Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Sep 27 12:30:32 2025
| Host         : ThinkBook running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file SoC_EV_BD_wrapper_timing_summary_routed.rpt -pb SoC_EV_BD_wrapper_timing_summary_routed.pb -rpx SoC_EV_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SoC_EV_BD_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.164        0.000                      0                15327        0.037        0.000                      0                15327        3.000        0.000                       0                  5764  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                               ------------       ----------      --------------
SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}     33.333          30.000          
  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}     66.666          15.000          
SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}     33.333          30.000          
sys_clock                                                                                           {0.000 5.000}      10.000          100.000         
  clk_out1_SoC_EV_BD_clk_wiz_0                                                                      {0.000 5.000}      10.000          100.000         
  clkfbout_SoC_EV_BD_clk_wiz_0                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  9.696        0.000                      0                  437        0.037        0.000                      0                  437       15.686        0.000                       0                   287  
  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       58.954        0.000                      0                   88        0.173        0.000                      0                   88       32.833        0.000                       0                    99  
sys_clock                                                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_SoC_EV_BD_clk_wiz_0                                                                            0.164        0.000                      0                14383        0.037        0.000                      0                14383        3.750        0.000                       0                  5374  
  clkfbout_SoC_EV_BD_clk_wiz_0                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_SoC_EV_BD_clk_wiz_0  clk_out1_SoC_EV_BD_clk_wiz_0        0.816        0.000                      0                  419        1.119        0.000                      0                  419  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                        From Clock                                                                                        To Clock                                                                                        
----------                                                                                        ----------                                                                                        --------                                                                                        
(none)                                                                                            SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                            clk_out1_SoC_EV_BD_clk_wiz_0                                                                      SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                                                                                                              SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                            SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                            clk_out1_SoC_EV_BD_clk_wiz_0                                                                      SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                                                                                                                              clk_out1_SoC_EV_BD_clk_wiz_0                                                                      
(none)                                                                                            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_SoC_EV_BD_clk_wiz_0                                                                      
(none)                                                                                            SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_SoC_EV_BD_clk_wiz_0                                                                      
(none)                                                                                            clk_out1_SoC_EV_BD_clk_wiz_0                                                                      clk_out1_SoC_EV_BD_clk_wiz_0                                                                      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                
----------                                                ----------                                                --------                                                
(none)                                                    clk_out1_SoC_EV_BD_clk_wiz_0                                                                                        
(none)                                                                                                              SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  
(none)                                                                                                              clk_out1_SoC_EV_BD_clk_wiz_0                              


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        7.078ns  (logic 1.516ns (21.418%)  route 5.562ns (78.582%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.885    21.317    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.441 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.759    22.201    <hidden>
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.124    22.325 f  <hidden>
                         net (fo=1, routed)           0.639    22.963    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.087 r  <hidden>
                         net (fo=1, routed)           0.934    24.021    <hidden>
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  <hidden>
                         net (fo=1, routed)           0.614    24.759    <hidden>
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.883 r  <hidden>
                         net (fo=2, routed)           0.654    25.537    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124    25.661 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.177    25.837    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.124    25.961 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=1, routed)           0.901    26.863    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I0_O)        0.124    26.987 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    26.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.923    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.440    36.453    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism              0.232    36.685    
                         clock uncertainty           -0.035    36.650    
    SLICE_X48Y58         FDRE (Setup_fdre_C_D)        0.032    36.682    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         36.682    
                         arrival time                         -26.987    
  -------------------------------------------------------------------
                         slack                                  9.696    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        6.314ns  (logic 1.392ns (22.046%)  route 4.922ns (77.954%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.885    21.317    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.441 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.759    22.201    <hidden>
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.124    22.325 f  <hidden>
                         net (fo=1, routed)           0.639    22.963    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.087 r  <hidden>
                         net (fo=1, routed)           0.934    24.021    <hidden>
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  <hidden>
                         net (fo=1, routed)           0.614    24.759    <hidden>
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.883 r  <hidden>
                         net (fo=2, routed)           0.654    25.537    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124    25.661 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.438    26.098    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.222 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=1, routed)           0.000    26.222    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X45Y59         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    36.225    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y59         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.310    36.536    
                         clock uncertainty           -0.035    36.500    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)        0.029    36.529    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.529    
                         arrival time                         -26.222    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.727ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        5.949ns  (logic 1.144ns (19.230%)  route 4.805ns (80.770%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 36.454 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.885    21.317    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.441 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.759    22.201    <hidden>
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.124    22.325 f  <hidden>
                         net (fo=1, routed)           0.639    22.963    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.087 r  <hidden>
                         net (fo=1, routed)           0.934    24.021    <hidden>
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124    24.145 f  <hidden>
                         net (fo=1, routed)           0.614    24.759    <hidden>
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124    24.883 r  <hidden>
                         net (fo=2, routed)           0.974    25.857    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X48Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.923    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441    36.454    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                         clock pessimism              0.232    36.686    
                         clock uncertainty           -0.035    36.651    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)       -0.067    36.584    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]
  -------------------------------------------------------------------
                         required time                         36.584    
                         arrival time                         -25.857    
  -------------------------------------------------------------------
                         slack                                 10.727    

Slack (MET) :             12.637ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
                            (falling edge-triggered cell BUFGCTRL clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.773ns (31.999%)  route 1.643ns (68.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.552     3.241    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y60         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.478     3.719 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_tck_reg/Q
                         net (fo=4, routed)           0.499     4.218    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_2
    SLICE_X42Y60         LUT2 (Prop_lut2_I1_O)        0.295     4.513 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           1.144     5.657    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Test_Access_Port.drck_ena
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    18.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    18.256    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
                         clock pessimism              0.232    18.488    
                         clock uncertainty           -0.035    18.453    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    18.294    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                 12.637    

Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CE
                            (rising edge-triggered cell SRLC32E clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.361ns  (logic 0.648ns (19.280%)  route 2.713ns (80.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.455 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.057    21.489    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.124    21.613 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=18, routed)          1.656    23.269    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X52Y53         SRLC32E                                      r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.923    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442    36.455    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y53         SRLC32E                                      r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
                         clock pessimism              0.232    36.687    
                         clock uncertainty           -0.035    36.652    
    SLICE_X52Y53         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    36.135    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27
  -------------------------------------------------------------------
                         required time                         36.135    
                         arrival time                         -23.269    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.915ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.312ns  (logic 0.648ns (19.567%)  route 2.664ns (80.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.455 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.057    21.489    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.124    21.613 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=18, routed)          1.607    23.220    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X52Y54         SRL16E                                       r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.923    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442    36.455    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y54         SRL16E                                       r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
                         clock pessimism              0.232    36.687    
                         clock uncertainty           -0.035    36.652    
    SLICE_X52Y54         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    36.135    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                         36.135    
                         arrival time                         -23.220    
  -------------------------------------------------------------------
                         slack                                 12.915    

Slack (MET) :             13.096ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/CE0
                            (falling edge-triggered cell BUFGCTRL clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.456ns (30.621%)  route 1.033ns (69.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 18.032 - 16.667 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.604     1.604    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.700 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.552     3.252    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X37Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/Q
                         net (fo=3, routed)           1.033     4.742    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/CE0
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    18.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
                         clock pessimism              0.000    18.032    
                         clock uncertainty           -0.035    17.997    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    17.838    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         17.838    
                         arrival time                          -4.742    
  -------------------------------------------------------------------
                         slack                                 13.096    

Slack (MET) :             13.214ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.361ns  (logic 0.648ns (19.280%)  route 2.713ns (80.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.455 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.057    21.489    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.124    21.613 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=18, routed)          1.656    23.269    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X52Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.923    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442    36.455    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[3]/C
                         clock pessimism              0.232    36.687    
                         clock uncertainty           -0.035    36.652    
    SLICE_X52Y53         FDRE (Setup_fdre_C_CE)      -0.169    36.483    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         36.483    
                         arrival time                         -23.269    
  -------------------------------------------------------------------
                         slack                                 13.214    

Slack (MET) :             13.263ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.312ns  (logic 0.648ns (19.567%)  route 2.664ns (80.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 36.455 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.057    21.489    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.124    21.613 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=18, routed)          1.607    23.220    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X52Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.923    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442    36.455    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[31]/C
                         clock pessimism              0.232    36.687    
                         clock uncertainty           -0.035    36.652    
    SLICE_X52Y54         FDRE (Setup_fdre_C_CE)      -0.169    36.483    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[31]
  -------------------------------------------------------------------
                         required time                         36.483    
                         arrival time                         -23.220    
  -------------------------------------------------------------------
                         slack                                 13.263    

Slack (MET) :             13.350ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.423ns  (logic 0.896ns (26.174%)  route 2.527ns (73.826%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 36.453 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          1.057    21.489    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.124    21.613 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=18, routed)          0.883    22.496    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.620 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_5/O
                         net (fo=2, routed)           0.588    23.208    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_5_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I2_O)        0.124    23.332 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000    23.332    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133    34.923    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.440    36.453    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C
                         clock pessimism              0.232    36.685    
                         clock uncertainty           -0.035    36.650    
    SLICE_X48Y58         FDRE (Setup_fdre_C_D)        0.031    36.681    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                         -23.332    
  -------------------------------------------------------------------
                         slack                                 13.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.304%)  route 0.237ns (62.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.561     1.246    <hidden>
    SLICE_X37Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.387 r  <hidden>
                         net (fo=5, routed)           0.237     1.624    <hidden>
    SLICE_X33Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.830     1.624    <hidden>
    SLICE_X33Y51         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.511    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.076     1.587    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.631 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.197    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.164     1.361 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/Q
                         net (fo=1, routed)           0.056     1.417    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[1]
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C
                         clock pessimism             -0.372     1.197    
    SLICE_X56Y55         FDSE (Hold_fdse_C_D)         0.060     1.257    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.853%)  route 0.365ns (72.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.562     1.247    <hidden>
    SLICE_X31Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  <hidden>
                         net (fo=9, routed)           0.365     1.754    <hidden>
    SLICE_X36Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.833     1.626    <hidden>
    SLICE_X36Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.513    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.070     1.583    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.564     1.249    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     1.413 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[24]/Q
                         net (fo=1, routed)           0.082     1.496    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[24]
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.048     1.544 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[23]_i_1/O
                         net (fo=1, routed)           0.000     1.544    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[23]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.834     1.628    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]/C
                         clock pessimism             -0.366     1.262    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.107     1.369    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.631 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.566     1.197    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDSE (Prop_fdse_C_Q)         0.141     1.338 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/Q
                         net (fo=1, routed)           0.113     1.451    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[23]
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C
                         clock pessimism             -0.356     1.213    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.063     1.276    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X44Y61         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.330 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[2]/Q
                         net (fo=5, routed)           0.095     1.426    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg_n_0_[2]
    SLICE_X45Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.471 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_i_1/O
                         net (fo=1, routed)           0.000     1.471    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_dtmcs
    SLICE_X45Y61         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y61         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/C
                         clock pessimism             -0.359     1.202    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.092     1.294    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.561     1.246    <hidden>
    SLICE_X37Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     1.387 f  <hidden>
                         net (fo=1, routed)           0.098     1.485    <hidden>
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.530 r  <hidden>
                         net (fo=1, routed)           0.000     1.530    <hidden>
    SLICE_X36Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.829     1.623    <hidden>
    SLICE_X36Y56         FDRE                                         r  <hidden>
                         clock pessimism             -0.364     1.259    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.092     1.351    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[26]/Q
                         net (fo=1, routed)           0.140     1.530    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg_n_0_[26]
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.046     1.576 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.576    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs[25]_i_1_n_0
    SLICE_X50Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.833     1.627    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]/C
                         clock pessimism             -0.366     1.261    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.131     1.392    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.926%)  route 0.131ns (48.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    <hidden>
    SLICE_X31Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  <hidden>
                         net (fo=4, routed)           0.131     1.520    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.831     1.624    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
                         clock pessimism             -0.361     1.263    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.070     1.333    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.564     1.249    <hidden>
    SLICE_X36Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  <hidden>
                         net (fo=11, routed)          0.379     1.769    <hidden>
    SLICE_X34Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.832     1.625    <hidden>
    SLICE_X34Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.512    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.059     1.571    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y50   SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y50   SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X38Y60   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X38Y60   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X38Y60   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X38Y60   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X39Y60   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X60Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X52Y54   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y54   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         16.667      15.687     SLICE_X52Y53   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X52Y53   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y56   SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y54   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X52Y54   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X52Y53   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         16.667      15.687     SLICE_X52Y53   SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       58.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.954ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 1.200ns (16.297%)  route 6.163ns (83.703%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 72.479 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.817    12.447    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.571 r  <hidden>
                         net (fo=32, routed)          1.311    13.882    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445    72.479    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.076    
                         clock uncertainty           -0.035    73.040    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205    72.835    <hidden>
  -------------------------------------------------------------------
                         required time                         72.835    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 58.954    

Slack (MET) :             58.954ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 1.200ns (16.297%)  route 6.163ns (83.703%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 72.479 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.817    12.447    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.571 r  <hidden>
                         net (fo=32, routed)          1.311    13.882    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445    72.479    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.076    
                         clock uncertainty           -0.035    73.040    
    SLICE_X37Y44         FDRE (Setup_fdre_C_CE)      -0.205    72.835    <hidden>
  -------------------------------------------------------------------
                         required time                         72.835    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                 58.954    

Slack (MET) :             59.073ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 1.200ns (16.570%)  route 6.042ns (83.430%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 72.477 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.817    12.447    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.571 r  <hidden>
                         net (fo=32, routed)          1.190    13.760    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.477    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.074    
                         clock uncertainty           -0.035    73.038    
    SLICE_X31Y40         FDRE (Setup_fdre_C_CE)      -0.205    72.833    <hidden>
  -------------------------------------------------------------------
                         required time                         72.833    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 59.073    

Slack (MET) :             59.073ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 1.200ns (16.570%)  route 6.042ns (83.430%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 72.477 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.817    12.447    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.571 r  <hidden>
                         net (fo=32, routed)          1.190    13.760    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.477    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.074    
                         clock uncertainty           -0.035    73.038    
    SLICE_X31Y40         FDRE (Setup_fdre_C_CE)      -0.205    72.833    <hidden>
  -------------------------------------------------------------------
                         required time                         72.833    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 59.073    

Slack (MET) :             59.073ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 1.200ns (16.570%)  route 6.042ns (83.430%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 72.477 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.817    12.447    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.571 r  <hidden>
                         net (fo=32, routed)          1.190    13.760    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443    72.477    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.074    
                         clock uncertainty           -0.035    73.038    
    SLICE_X31Y40         FDRE (Setup_fdre_C_CE)      -0.205    72.833    <hidden>
  -------------------------------------------------------------------
                         required time                         72.833    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 59.073    

Slack (MET) :             59.082ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 1.200ns (16.586%)  route 6.035ns (83.414%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 72.479 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.718    12.348    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.472 r  <hidden>
                         net (fo=32, routed)          1.282    13.753    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445    72.479    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.076    
                         clock uncertainty           -0.035    73.040    
    SLICE_X33Y44         FDRE (Setup_fdre_C_CE)      -0.205    72.835    <hidden>
  -------------------------------------------------------------------
                         required time                         72.835    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                 59.082    

Slack (MET) :             59.082ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 1.200ns (16.586%)  route 6.035ns (83.414%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 72.479 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.718    12.348    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.472 r  <hidden>
                         net (fo=32, routed)          1.282    13.753    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445    72.479    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.076    
                         clock uncertainty           -0.035    73.040    
    SLICE_X33Y44         FDRE (Setup_fdre_C_CE)      -0.205    72.835    <hidden>
  -------------------------------------------------------------------
                         required time                         72.835    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                 59.082    

Slack (MET) :             59.082ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 1.200ns (16.586%)  route 6.035ns (83.414%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 72.479 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.718    12.348    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124    12.472 r  <hidden>
                         net (fo=32, routed)          1.282    13.753    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445    72.479    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.076    
                         clock uncertainty           -0.035    73.040    
    SLICE_X33Y44         FDRE (Setup_fdre_C_CE)      -0.205    72.835    <hidden>
  -------------------------------------------------------------------
                         required time                         72.835    
                         arrival time                         -13.753    
  -------------------------------------------------------------------
                         slack                                 59.082    

Slack (MET) :             59.111ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.200ns (16.655%)  route 6.005ns (83.345%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 72.478 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.817    12.447    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.571 r  <hidden>
                         net (fo=32, routed)          1.152    13.723    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.444    72.478    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.075    
                         clock uncertainty           -0.035    73.039    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.205    72.834    <hidden>
  -------------------------------------------------------------------
                         required time                         72.834    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                 59.111    

Slack (MET) :             59.111ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.200ns (16.655%)  route 6.005ns (83.345%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 72.478 - 66.666 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.622     8.733    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.857 f  <hidden>
                         net (fo=3, routed)           0.760     9.617    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.741 r  <hidden>
                         net (fo=5, routed)           0.969    10.709    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  <hidden>
                         net (fo=4, routed)           0.672    11.506    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    11.630 f  <hidden>
                         net (fo=2, routed)           0.817    12.447    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.571 r  <hidden>
                         net (fo=32, routed)          1.152    13.723    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436    69.559    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423    69.981 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961    70.943    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    71.034 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.444    72.478    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
                         clock pessimism              0.596    73.075    
                         clock uncertainty           -0.035    73.039    
    SLICE_X36Y42         FDRE (Setup_fdre_C_CE)      -0.205    72.834    <hidden>
  -------------------------------------------------------------------
                         required time                         72.834    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                 59.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.095%)  route 0.344ns (64.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X35Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     2.512 r  <hidden>
                         net (fo=9, routed)           0.344     2.856    <hidden>
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.045     2.901 r  <hidden>
                         net (fo=1, routed)           0.000     2.901    <hidden>
    SLICE_X36Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.830     3.117    <hidden>
    SLICE_X36Y51         FDRE                                         r  <hidden>
                         clock pessimism             -0.482     2.635    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.092     2.727    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.374    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     2.515 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.179     2.694    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X51Y53         LUT4 (Prop_lut4_I0_O)        0.042     2.736 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1/O
                         net (fo=1, routed)           0.000     2.736    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1_n_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                         clock pessimism             -0.748     2.374    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.107     2.481    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.213%)  route 0.430ns (69.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X35Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     2.512 f  <hidden>
                         net (fo=9, routed)           0.430     2.941    <hidden>
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.045     2.986 r  <hidden>
                         net (fo=1, routed)           0.000     2.986    <hidden>
    SLICE_X36Y52         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.830     3.117    <hidden>
    SLICE_X36Y52         FDPE                                         r  <hidden>
                         clock pessimism             -0.482     2.635    
    SLICE_X36Y52         FDPE (Hold_fdpe_C_D)         0.091     2.726    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     2.512 r  <hidden>
                         net (fo=4, routed)           0.168     2.680    <hidden>
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.045     2.725 r  <hidden>
                         net (fo=1, routed)           0.000     2.725    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     3.116    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>
                         clock pessimism             -0.746     2.371    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.091     2.462    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    <hidden>
    SLICE_X37Y52         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     2.513 r  <hidden>
                         net (fo=2, routed)           0.168     2.681    <hidden>
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.045     2.726 r  <hidden>
                         net (fo=1, routed)           0.000     2.726    <hidden>
    SLICE_X37Y52         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.830     3.117    <hidden>
    SLICE_X37Y52         FDCE                                         r  <hidden>
                         clock pessimism             -0.746     2.372    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.091     2.463    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X35Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     2.512 r  <hidden>
                         net (fo=7, routed)           0.168     2.680    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.725 r  <hidden>
                         net (fo=1, routed)           0.000     2.725    <hidden>
    SLICE_X35Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     3.116    <hidden>
    SLICE_X35Y51         FDCE                                         r  <hidden>
                         clock pessimism             -0.746     2.371    
    SLICE_X35Y51         FDCE (Hold_fdce_C_D)         0.091     2.462    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.374    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     2.515 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.179     2.694    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X51Y53         LUT3 (Prop_lut3_I2_O)        0.045     2.739 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1/O
                         net (fo=1, routed)           0.000     2.739    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1_n_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                         clock pessimism             -0.748     2.374    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.091     2.465    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.370    <hidden>
    SLICE_X35Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     2.511 r  <hidden>
                         net (fo=4, routed)           0.179     2.690    <hidden>
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.735 r  <hidden>
                         net (fo=1, routed)           0.000     2.735    <hidden>
    SLICE_X35Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     3.115    <hidden>
    SLICE_X35Y53         FDRE                                         r  <hidden>
                         clock pessimism             -0.746     2.370    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.091     2.461    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.374    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     2.515 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.181     2.696    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X51Y53         LUT4 (Prop_lut4_I0_O)        0.045     2.741 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1/O
                         net (fo=1, routed)           0.000     2.741    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1_n_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                         clock pessimism             -0.748     2.374    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.092     2.466    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X35Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     2.512 r  <hidden>
                         net (fo=9, routed)           0.180     2.692    <hidden>
    SLICE_X35Y52         LUT3 (Prop_lut3_I2_O)        0.045     2.737 r  <hidden>
                         net (fo=1, routed)           0.000     2.737    <hidden>
    SLICE_X35Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     3.116    <hidden>
    SLICE_X35Y52         FDRE                                         r  <hidden>
                         clock pessimism             -0.746     2.371    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.091     2.462    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X51Y53  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X51Y53  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y56  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X45Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y57  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SoC_EV_BD_clk_wiz_0
  To Clock:  clk_out1_SoC_EV_BD_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.435ns  (logic 2.886ns (30.589%)  route 6.549ns (69.411%))
  Logic Levels:           10  (CARRY4=1 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.933 r  <hidden>
                         net (fo=26, routed)          1.050     5.983    <hidden>
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.335     6.318 r  <hidden>
                         net (fo=1, routed)           0.505     6.823    <hidden>
    SLICE_X52Y33         LUT4 (Prop_lut4_I2_O)        0.331     7.154 r  <hidden>
                         net (fo=4, routed)           0.661     7.815    <hidden>
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.150     7.965 r  <hidden>
                         net (fo=1, routed)           0.525     8.490    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.445     8.450    <hidden>
    SLICE_X53Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.285     8.654    <hidden>
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 3.068ns (32.890%)  route 6.260ns (67.110%))
  Logic Levels:           10  (CARRY4=2 LUT4=4 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.843 r  <hidden>
                         net (fo=1, routed)           0.000     4.843    <hidden>
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.177 r  <hidden>
                         net (fo=21, routed)          1.083     6.260    <hidden>
    SLICE_X55Y28         MUXF7 (Prop_muxf7_S_O)       0.455     6.715 r  <hidden>
                         net (fo=4, routed)           0.793     7.508    <hidden>
    SLICE_X58Y24         LUT4 (Prop_lut4_I2_O)        0.299     7.807 r  <hidden>
                         net (fo=2, routed)           0.577     8.384    <hidden>
    SLICE_X57Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.436     8.441    <hidden>
    SLICE_X57Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X57Y24         FDRE (Setup_fdre_C_D)       -0.067     8.863    <hidden>
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.860ns (30.664%)  route 6.467ns (69.336%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.933 r  <hidden>
                         net (fo=26, routed)          1.050     5.983    <hidden>
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.335     6.318 r  <hidden>
                         net (fo=1, routed)           0.505     6.823    <hidden>
    SLICE_X52Y33         LUT4 (Prop_lut4_I2_O)        0.331     7.154 r  <hidden>
                         net (fo=4, routed)           0.627     7.781    <hidden>
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.905 r  <hidden>
                         net (fo=2, routed)           0.477     8.382    <hidden>
    SLICE_X51Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.445     8.450    <hidden>
    SLICE_X51Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X51Y33         FDRE (Setup_fdre_C_D)       -0.067     8.872    <hidden>
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 2.538ns (27.890%)  route 6.562ns (72.110%))
  Logic Levels:           9  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=11, routed)          1.071     0.583    <hidden>
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     0.707 r  <hidden>
                         net (fo=4, routed)           0.796     1.502    <hidden>
    SLICE_X54Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  <hidden>
                         net (fo=4, routed)           0.832     2.459    <hidden>
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.152     2.611 f  <hidden>
                         net (fo=1, routed)           0.267     2.877    <hidden>
    SLICE_X55Y39         LUT5 (Prop_lut5_I3_O)        0.332     3.209 r  <hidden>
                         net (fo=42, routed)          0.869     4.078    <hidden>
    SLICE_X60Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.202 r  <hidden>
                         net (fo=1, routed)           0.000     4.202    <hidden>
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.845 r  <hidden>
                         net (fo=41, routed)          1.110     5.955    <hidden>
    SLICE_X65Y40         LUT6 (Prop_lut6_I3_O)        0.307     6.262 r  <hidden>
                         net (fo=1, routed)           0.598     6.860    <hidden>
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.984 r  <hidden>
                         net (fo=2, routed)           0.678     7.662    <hidden>
    SLICE_X63Y40         LUT5 (Prop_lut5_I0_O)        0.152     7.814 r  <hidden>
                         net (fo=1, routed)           0.342     8.156    <hidden>
    SLICE_X62Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.517     8.522    <hidden>
    SLICE_X62Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)       -0.275     8.736    <hidden>
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 2.860ns (31.065%)  route 6.346ns (68.935%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.933 r  <hidden>
                         net (fo=26, routed)          1.050     5.983    <hidden>
    SLICE_X52Y33         LUT5 (Prop_lut5_I3_O)        0.335     6.318 r  <hidden>
                         net (fo=1, routed)           0.505     6.823    <hidden>
    SLICE_X52Y33         LUT4 (Prop_lut4_I2_O)        0.331     7.154 r  <hidden>
                         net (fo=4, routed)           0.661     7.815    <hidden>
    SLICE_X52Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.939 r  <hidden>
                         net (fo=2, routed)           0.323     8.262    <hidden>
    SLICE_X51Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.445     8.450    <hidden>
    SLICE_X51Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X51Y33         FDRE (Setup_fdre_C_D)       -0.081     8.858    <hidden>
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 3.082ns (33.569%)  route 6.099ns (66.431%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.843 r  <hidden>
                         net (fo=1, routed)           0.000     4.843    <hidden>
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.177 r  <hidden>
                         net (fo=21, routed)          0.880     6.057    <hidden>
    SLICE_X54Y34         MUXF7 (Prop_muxf7_S_O)       0.471     6.528 r  <hidden>
                         net (fo=4, routed)           0.831     7.359    <hidden>
    SLICE_X56Y26         LUT5 (Prop_lut5_I0_O)        0.297     7.656 r  <hidden>
                         net (fo=2, routed)           0.580     8.236    <hidden>
    SLICE_X56Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.438     8.443    <hidden>
    SLICE_X56Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.074     8.932    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)       -0.045     8.887    <hidden>
  -------------------------------------------------------------------
                         required time                          8.887    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 2.733ns (29.697%)  route 6.470ns (70.303%))
  Logic Levels:           9  (CARRY4=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.933 f  <hidden>
                         net (fo=26, routed)          1.541     6.473    <hidden>
    SLICE_X59Y26         LUT4 (Prop_lut4_I2_O)        0.336     6.809 r  <hidden>
                         net (fo=1, routed)           0.640     7.449    <hidden>
    SLICE_X58Y26         LUT6 (Prop_lut6_I2_O)        0.327     7.776 r  <hidden>
                         net (fo=2, routed)           0.483     8.259    <hidden>
    SLICE_X58Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.501     8.506    <hidden>
    SLICE_X58Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.043     8.952    <hidden>
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 3.082ns (33.691%)  route 6.066ns (66.309%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.843 r  <hidden>
                         net (fo=1, routed)           0.000     4.843    <hidden>
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.177 r  <hidden>
                         net (fo=21, routed)          0.787     5.964    <hidden>
    SLICE_X54Y33         MUXF7 (Prop_muxf7_S_O)       0.471     6.435 r  <hidden>
                         net (fo=4, routed)           0.891     7.325    <hidden>
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.297     7.622 r  <hidden>
                         net (fo=2, routed)           0.581     8.203    <hidden>
    SLICE_X58Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.503     8.508    <hidden>
    SLICE_X58Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.071    
                         clock uncertainty           -0.074     8.997    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.081     8.916    <hidden>
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 3.068ns (33.558%)  route 6.074ns (66.442%))
  Logic Levels:           10  (CARRY4=2 LUT4=4 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.843 r  <hidden>
                         net (fo=1, routed)           0.000     4.843    <hidden>
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.177 r  <hidden>
                         net (fo=21, routed)          1.083     6.260    <hidden>
    SLICE_X55Y28         MUXF7 (Prop_muxf7_S_O)       0.455     6.715 r  <hidden>
                         net (fo=4, routed)           0.793     7.508    <hidden>
    SLICE_X58Y24         LUT4 (Prop_lut4_I2_O)        0.299     7.807 r  <hidden>
                         net (fo=2, routed)           0.391     8.198    <hidden>
    SLICE_X59Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.501     8.506    <hidden>
    SLICE_X59Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.069    
                         clock uncertainty           -0.074     8.995    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)       -0.081     8.914    <hidden>
  -------------------------------------------------------------------
                         required time                          8.914    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@10.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.904ns  (logic 2.917ns (32.760%)  route 5.987ns (67.240%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.567    -0.945    <hidden>
    SLICE_X47Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  <hidden>
                         net (fo=3, routed)           1.041     0.553    <hidden>
    SLICE_X49Y45         LUT4 (Prop_lut4_I0_O)        0.152     0.705 f  <hidden>
                         net (fo=2, routed)           0.650     1.354    <hidden>
    SLICE_X53Y40         LUT4 (Prop_lut4_I3_O)        0.326     1.680 r  <hidden>
                         net (fo=1, routed)           0.294     1.975    <hidden>
    SLICE_X50Y40         LUT6 (Prop_lut6_I0_O)        0.124     2.099 r  <hidden>
                         net (fo=6, routed)           0.542     2.640    <hidden>
    SLICE_X52Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.764 r  <hidden>
                         net (fo=2, routed)           0.294     3.058    <hidden>
    SLICE_X52Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.182 r  <hidden>
                         net (fo=28, routed)          0.986     4.169    <hidden>
    SLICE_X53Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.293 r  <hidden>
                         net (fo=1, routed)           0.000     4.293    <hidden>
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.933 f  <hidden>
                         net (fo=26, routed)          1.232     6.164    <hidden>
    SLICE_X55Y32         LUT6 (Prop_lut6_I3_O)        0.306     6.470 r  <hidden>
                         net (fo=1, routed)           0.000     6.470    <hidden>
    SLICE_X55Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     6.687 r  <hidden>
                         net (fo=4, routed)           0.451     7.138    <hidden>
    SLICE_X55Y32         LUT5 (Prop_lut5_I3_O)        0.324     7.462 r  <hidden>
                         net (fo=1, routed)           0.497     7.960    <hidden>
    SLICE_X56Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.445     8.450    <hidden>
    SLICE_X56Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X56Y32         FDRE (Setup_fdre_C_D)       -0.253     8.686    <hidden>
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  0.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.852%)  route 0.222ns (61.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.562    -0.619    <hidden>
    SLICE_X36Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=3, routed)           0.222    -0.256    <hidden>
    SLICE_X34Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.830    -0.860    <hidden>
    SLICE_X34Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.356    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.063    -0.293    <hidden>
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.977%)  route 0.240ns (63.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.562    -0.619    <hidden>
    SLICE_X35Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=5, routed)           0.240    -0.238    <hidden>
    SLICE_X39Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    <hidden>
    SLICE_X39Y46         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.354    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.070    -0.284    <hidden>
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.975%)  route 0.251ns (64.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.563    -0.618    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X32Y3          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/al_i_reg/Q
                         net (fo=1, routed)           0.251    -0.226    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]_0[4]
    SLICE_X40Y5          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.833    -0.857    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X40Y5          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.075    -0.278    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.562    -0.619    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X35Y3          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/Q
                         net (fo=1, routed)           0.231    -0.247    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/IIC2Bus_IntrEvent[1]
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.045    -0.202 r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0
    SLICE_X40Y5          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.833    -0.857    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X40Y5          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.092    -0.261    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.543%)  route 0.267ns (65.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.560    -0.621    <hidden>
    SLICE_X35Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  <hidden>
                         net (fo=3, routed)           0.267    -0.213    <hidden>
    SLICE_X39Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.827    -0.863    <hidden>
    SLICE_X39Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.359    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.070    -0.289    <hidden>
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.248ns (54.825%)  route 0.204ns (45.175%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.564    -0.617    <hidden>
    SLICE_X43Y49         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.476 r  <hidden>
                         net (fo=52, routed)          0.204    -0.272    <hidden>
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.045    -0.227 r  <hidden>
                         net (fo=1, routed)           0.000    -0.227    <hidden>
    SLICE_X44Y50         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.165 r  <hidden>
                         net (fo=1, routed)           0.000    -0.165    <hidden>
    SLICE_X44Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.833    -0.857    <hidden>
    SLICE_X44Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.348    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105    -0.243    <hidden>
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.472%)  route 0.262ns (58.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.560    -0.621    <hidden>
    SLICE_X35Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  <hidden>
                         net (fo=3, routed)           0.262    -0.218    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.173 r  <hidden>
                         net (fo=1, routed)           0.000    -0.173    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.830    -0.860    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.356    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.091    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.317ns (67.522%)  route 0.152ns (32.478%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.563    -0.618    <hidden>
    SLICE_X46Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  <hidden>
                         net (fo=4, routed)           0.152    -0.318    <hidden>
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.098    -0.220 r  <hidden>
                         net (fo=1, routed)           0.000    -0.220    <hidden>
    SLICE_X47Y49         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.149 r  <hidden>
                         net (fo=1, routed)           0.000    -0.149    <hidden>
    SLICE_X47Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.835    -0.855    <hidden>
    SLICE_X47Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.346    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.105    -0.241    <hidden>
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.130%)  route 0.244ns (53.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.562    -0.619    <hidden>
    SLICE_X34Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=3, routed)           0.244    -0.211    <hidden>
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.166 r  <hidden>
                         net (fo=1, routed)           0.000    -0.166    <hidden>
    SLICE_X36Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    <hidden>
    SLICE_X36Y44         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.354    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.092    -0.262    <hidden>
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_SoC_EV_BD_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.273ns (53.731%)  route 0.235ns (46.269%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.562    -0.619    <hidden>
    SLICE_X42Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=52, routed)          0.235    -0.220    <hidden>
    SLICE_X46Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.175 r  <hidden>
                         net (fo=1, routed)           0.000    -0.175    <hidden>
    SLICE_X46Y49         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.111 r  <hidden>
                         net (fo=1, routed)           0.000    -0.111    <hidden>
    SLICE_X46Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.835    -0.855    <hidden>
    SLICE_X46Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.508    -0.346    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.134    -0.212    <hidden>
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SoC_EV_BD_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SoC_EV_BD_clk_wiz_0
  To Clock:  clkfbout_SoC_EV_BD_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SoC_EV_BD_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    SoC_EV_BD_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_SoC_EV_BD_clk_wiz_0
  To Clock:  clk_out1_SoC_EV_BD_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.642ns (18.341%)  route 2.858ns (81.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.379     2.628    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X35Y60         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.432     3.436    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X35Y60         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.920    
                         clock uncertainty           -0.074     3.845    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.402     3.443    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.443    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.642ns (18.341%)  route 2.858ns (81.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.379     2.628    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X35Y60         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.432     3.436    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X35Y60         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.920    
                         clock uncertainty           -0.074     3.845    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.402     3.443    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.443    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.642ns (18.341%)  route 2.858ns (81.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.379     2.628    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X35Y60         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.432     3.436    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X35Y60         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.920    
                         clock uncertainty           -0.074     3.845    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.402     3.443    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.443    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.642ns (18.341%)  route 2.858ns (81.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.379     2.628    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X35Y60         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.432     3.436    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X35Y60         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.920    
                         clock uncertainty           -0.074     3.845    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.402     3.443    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/state_reg[5]
  -------------------------------------------------------------------
                         required time                          3.443    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.642ns (18.970%)  route 2.742ns (81.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 3.437 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.262     2.512    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X32Y59         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.433     3.437    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X32Y59         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.921    
                         clock uncertainty           -0.074     3.846    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.402     3.444    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          3.444    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.642ns (18.970%)  route 2.742ns (81.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 3.437 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.262     2.512    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X32Y59         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.433     3.437    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X32Y59         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.921    
                         clock uncertainty           -0.074     3.846    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.402     3.444    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[5]
  -------------------------------------------------------------------
                         required time                          3.444    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.642ns (18.970%)  route 2.742ns (81.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 3.437 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.262     2.512    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X32Y59         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.433     3.437    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X32Y59         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.921    
                         clock uncertainty           -0.074     3.846    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.402     3.444    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[6]
  -------------------------------------------------------------------
                         required time                          3.444    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.642ns (18.970%)  route 2.742ns (81.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 3.437 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.480     1.125    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.249 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         1.262     2.512    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/SR[0]
    SLICE_X32Y59         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.433     3.437    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/s00_axi_aclk
    SLICE_X32Y59         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.921    
                         clock uncertainty           -0.074     3.846    
    SLICE_X32Y59         FDCE (Recov_fdce_C_CLR)     -0.402     3.444    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/cnt_delay_reg[7]
  -------------------------------------------------------------------
                         required time                          3.444    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.642ns (19.023%)  route 2.733ns (80.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.519     1.164    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/s00_axi_aresetn
    SLICE_X50Y23         LUT1 (Prop_lut1_I0_O)        0.124     1.288 f  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/IN1_i_2/O
                         net (fo=317, routed)         1.214     2.502    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/SR[0]
    SLICE_X32Y11         FDCE                                         f  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.442     3.447    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/s00_axi_aclk
    SLICE_X32Y11         FDCE                                         r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.938    
                         clock uncertainty           -0.074     3.864    
    SLICE_X32Y11         FDCE (Recov_fdce_C_CLR)     -0.402     3.462    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.462    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 fall@5.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.642ns (19.023%)  route 2.733ns (80.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 3.447 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          1.519     1.164    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/s00_axi_aresetn
    SLICE_X50Y23         LUT1 (Prop_lut1_I0_O)        0.124     1.288 f  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/divclk_ed/IN1_i_2/O
                         net (fo=317, routed)         1.214     2.502    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/SR[0]
    SLICE_X32Y11         FDCE                                         f  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.005 f  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.442     3.447    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/s00_axi_aclk
    SLICE_X32Y11         FDCE                                         r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.492     3.938    
                         clock uncertainty           -0.074     3.864    
    SLICE_X32Y11         FDCE (Recov_fdce_C_CLR)     -0.402     3.462    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.462    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  0.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.209ns (16.554%)  route 1.054ns (83.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.384     0.677    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X28Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[0]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.209ns (16.554%)  route 1.054ns (83.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.384     0.677    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X28Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[1]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.209ns (16.554%)  route 1.054ns (83.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.384     0.677    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X28Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[2]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.209ns (16.554%)  route 1.054ns (83.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.384     0.677    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X28Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[3]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X28Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.209ns (16.455%)  route 1.061ns (83.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.391     0.685    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.830    -0.859    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[0]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.209ns (16.455%)  route 1.061ns (83.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.391     0.685    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.830    -0.859    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[1]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.209ns (16.455%)  route 1.061ns (83.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.391     0.685    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.830    -0.859    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[2]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.209ns (16.455%)  route 1.061ns (83.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.391     0.685    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X32Y50         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.830    -0.859    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X32Y50         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[3]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/cnt_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.209ns (15.934%)  route 1.103ns (84.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.433     0.726    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y52         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X28Y52         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[10]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X28Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[10]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns - clk_out1_SoC_EV_BD_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.209ns (15.934%)  route 1.103ns (84.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.596    -0.585    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y48         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  SoC_EV_BD_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=53, routed)          0.670     0.248    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/s00_axi_aresetn
    SLICE_X30Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.293 f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/divclk_ed/srclk_i_2/O
                         net (fo=255, routed)         0.433     0.726    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X28Y52         FDCE                                         f  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X28Y52         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[11]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X28Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/delay_time_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  1.168    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.539ns  (logic 1.268ns (16.819%)  route 6.271ns (83.181%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.817    26.012    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    26.136 r  <hidden>
                         net (fo=32, routed)          1.311    27.447    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.539ns  (logic 1.268ns (16.819%)  route 6.271ns (83.181%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.817    26.012    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    26.136 r  <hidden>
                         net (fo=32, routed)          1.311    27.447    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.268ns (17.094%)  route 6.150ns (82.906%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.817    26.012    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    26.136 r  <hidden>
                         net (fo=32, routed)          1.190    27.326    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.811    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.268ns (17.094%)  route 6.150ns (82.906%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.817    26.012    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    26.136 r  <hidden>
                         net (fo=32, routed)          1.190    27.326    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.811    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.268ns (17.094%)  route 6.150ns (82.906%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.817    26.012    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    26.136 r  <hidden>
                         net (fo=32, routed)          1.190    27.326    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.811    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.411ns  (logic 1.268ns (17.110%)  route 6.143ns (82.890%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.718    25.913    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124    26.037 r  <hidden>
                         net (fo=32, routed)          1.282    27.319    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.411ns  (logic 1.268ns (17.110%)  route 6.143ns (82.890%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.718    25.913    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124    26.037 r  <hidden>
                         net (fo=32, routed)          1.282    27.319    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.411ns  (logic 1.268ns (17.110%)  route 6.143ns (82.890%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.718    25.913    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124    26.037 r  <hidden>
                         net (fo=32, routed)          1.282    27.319    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.380ns  (logic 1.268ns (17.180%)  route 6.112ns (82.819%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.817    26.012    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    26.136 r  <hidden>
                         net (fo=32, routed)          1.152    27.289    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.444     5.812    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.380ns  (logic 1.268ns (17.180%)  route 6.112ns (82.819%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    3.242ns = ( 19.908 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553    19.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524    20.432 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=17, routed)          0.893    21.325    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.124    21.449 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.850    22.299    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.423 f  <hidden>
                         net (fo=3, routed)           0.760    23.183    <hidden>
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.307 r  <hidden>
                         net (fo=5, routed)           0.969    24.275    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.399 f  <hidden>
                         net (fo=4, routed)           0.672    25.071    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124    25.195 f  <hidden>
                         net (fo=2, routed)           0.817    26.012    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124    26.136 r  <hidden>
                         net (fo=32, routed)          1.152    27.289    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.444     5.812    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    <hidden>
    SLICE_X31Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  <hidden>
                         net (fo=5, routed)           0.133     1.522    <hidden>
    SLICE_X31Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.118    <hidden>
    SLICE_X31Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.344%)  route 0.134ns (48.656%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    <hidden>
    SLICE_X31Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  <hidden>
                         net (fo=4, routed)           0.134     1.523    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.118    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.564     1.249    <hidden>
    SLICE_X32Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  <hidden>
                         net (fo=6, routed)           0.133     1.524    <hidden>
    SLICE_X33Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.833     3.119    <hidden>
    SLICE_X33Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.408%)  route 0.129ns (46.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    <hidden>
    SLICE_X30Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.148     1.396 r  <hidden>
                         net (fo=4, routed)           0.129     1.526    <hidden>
    SLICE_X30Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.118    <hidden>
    SLICE_X30Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.230%)  route 0.130ns (46.770%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    <hidden>
    SLICE_X30Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.148     1.396 r  <hidden>
                         net (fo=3, routed)           0.130     1.526    <hidden>
    SLICE_X32Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.118    <hidden>
    SLICE_X32Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.564     1.249    <hidden>
    SLICE_X32Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  <hidden>
                         net (fo=5, routed)           0.141     1.532    <hidden>
    SLICE_X33Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.833     3.119    <hidden>
    SLICE_X33Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.337%)  route 0.151ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.562     1.247    <hidden>
    SLICE_X31Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  <hidden>
                         net (fo=4, routed)           0.151     1.539    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.831     3.117    <hidden>
    SLICE_X31Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.148ns (50.632%)  route 0.144ns (49.368%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    <hidden>
    SLICE_X30Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.148     1.396 r  <hidden>
                         net (fo=4, routed)           0.144     1.541    <hidden>
    SLICE_X32Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.118    <hidden>
    SLICE_X32Y45         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.844%)  route 0.154ns (52.156%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.562     1.247    <hidden>
    SLICE_X33Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  <hidden>
                         net (fo=5, routed)           0.154     1.542    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.118    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.200%)  route 0.133ns (44.800%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.563     1.248    <hidden>
    SLICE_X30Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.412 r  <hidden>
                         net (fo=4, routed)           0.133     1.545    <hidden>
    SLICE_X31Y45         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.830     1.561    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.208     1.769 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.488     2.258    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.287 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.832     3.118    <hidden>
    SLICE_X31Y45         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_SoC_EV_BD_clk_wiz_0
  To Clock:  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.751ns  (logic 1.211ns (17.939%)  route 5.540ns (82.061%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.817     4.363    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  <hidden>
                         net (fo=32, routed)          1.311     5.798    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.751ns  (logic 1.211ns (17.939%)  route 5.540ns (82.061%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.817     4.363    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  <hidden>
                         net (fo=32, routed)          1.311     5.798    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X37Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.211ns (18.268%)  route 5.418ns (81.732%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.817     4.363    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  <hidden>
                         net (fo=32, routed)          1.190     5.676    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.811    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.211ns (18.268%)  route 5.418ns (81.732%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.817     4.363    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  <hidden>
                         net (fo=32, routed)          1.190     5.676    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.811    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 1.211ns (18.268%)  route 5.418ns (81.732%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.817     4.363    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  <hidden>
                         net (fo=32, routed)          1.190     5.676    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.443     5.811    <hidden>
    SLICE_X31Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.211ns (18.287%)  route 5.411ns (81.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.718     4.264    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  <hidden>
                         net (fo=32, routed)          1.282     5.669    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.211ns (18.287%)  route 5.411ns (81.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.718     4.264    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  <hidden>
                         net (fo=32, routed)          1.282     5.669    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.211ns (18.287%)  route 5.411ns (81.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.718     4.264    <hidden>
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124     4.388 r  <hidden>
                         net (fo=32, routed)          1.282     5.669    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.445     5.813    <hidden>
    SLICE_X33Y44         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.592ns  (logic 1.211ns (18.371%)  route 5.381ns (81.629%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.817     4.363    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  <hidden>
                         net (fo=32, routed)          1.152     5.639    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.444     5.812    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.592ns  (logic 1.211ns (18.371%)  route 5.381ns (81.629%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    <hidden>
    SLICE_X48Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.534 f  <hidden>
                         net (fo=2, routed)           0.682     0.148    <hidden>
    SLICE_X48Y50         LUT5 (Prop_lut5_I1_O)        0.296     0.444 f  <hidden>
                         net (fo=4, routed)           0.688     1.133    <hidden>
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.257 r  <hidden>
                         net (fo=16, routed)          1.369     2.625    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.749 f  <hidden>
                         net (fo=4, routed)           0.672     3.422    <hidden>
    SLICE_X35Y51         LUT4 (Prop_lut4_I3_O)        0.124     3.546 f  <hidden>
                         net (fo=2, routed)           0.817     4.363    <hidden>
    SLICE_X33Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.487 r  <hidden>
                         net (fo=32, routed)          1.152     5.639    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.423     3.315 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.961     4.277    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.368 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.444     5.812    <hidden>
    SLICE_X36Y42         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.672ns  (logic 0.367ns (54.575%)  route 0.305ns (45.425%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.531ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.448    -1.547    <hidden>
    SLICE_X29Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.367    -1.180 f  <hidden>
                         net (fo=34, routed)          0.305    -0.875    <hidden>
    SLICE_X31Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.531    <hidden>
    SLICE_X31Y47         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.807ns  (logic 0.367ns (45.504%)  route 0.440ns (54.496%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.518ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.436    -1.560    <hidden>
    SLICE_X39Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  <hidden>
                         net (fo=11, routed)          0.440    -0.753    <hidden>
    SLICE_X37Y52         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    <hidden>
    SLICE_X37Y52         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.367ns (43.712%)  route 0.473ns (56.288%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.518ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.436    -1.560    <hidden>
    SLICE_X39Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  <hidden>
                         net (fo=7, routed)           0.473    -0.720    <hidden>
    SLICE_X38Y52         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    <hidden>
    SLICE_X38Y52         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.418ns (50.232%)  route 0.414ns (49.768%))
  Logic Levels:           0  
  Clock Path Skew:        8.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.531ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.446    -1.549    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.418    -1.131 f  <hidden>
                         net (fo=33, routed)          0.414    -0.717    <hidden>
    SLICE_X32Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.531    <hidden>
    SLICE_X32Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.418ns (43.460%)  route 0.544ns (56.540%))
  Logic Levels:           0  
  Clock Path Skew:        8.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.531ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.446    -1.549    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.418    -1.131 f  <hidden>
                         net (fo=5, routed)           0.544    -0.587    <hidden>
    SLICE_X31Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.531    <hidden>
    SLICE_X31Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.418ns (43.460%)  route 0.544ns (56.540%))
  Logic Levels:           0  
  Clock Path Skew:        8.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.531ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.446    -1.549    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.418    -1.131 f  <hidden>
                         net (fo=5, routed)           0.544    -0.587    <hidden>
    SLICE_X31Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.531    <hidden>
    SLICE_X31Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.077ns  (logic 0.367ns (34.062%)  route 0.710ns (65.938%))
  Logic Levels:           0  
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.517ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.435    -1.561    <hidden>
    SLICE_X39Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.367    -1.194 f  <hidden>
                         net (fo=6, routed)           0.710    -0.483    <hidden>
    SLICE_X38Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.517    <hidden>
    SLICE_X38Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.077ns  (logic 0.418ns (38.804%)  route 0.659ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        8.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.531ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.446    -1.549    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.418    -1.131 f  <hidden>
                         net (fo=5, routed)           0.659    -0.472    <hidden>
    SLICE_X31Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.531    <hidden>
    SLICE_X31Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.209ns  (logic 0.567ns (46.899%)  route 0.642ns (53.101%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        8.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.517ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.435    -1.561    <hidden>
    SLICE_X36Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.194 r  <hidden>
                         net (fo=3, routed)           0.488    -0.706    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.100    -0.606 f  <hidden>
                         net (fo=4, routed)           0.154    -0.452    <hidden>
    SLICE_X35Y51         LUT6 (Prop_lut6_I1_O)        0.100    -0.352 r  <hidden>
                         net (fo=1, routed)           0.000    -0.352    <hidden>
    SLICE_X35Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.517    <hidden>
    SLICE_X35Y51         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.567ns (40.988%)  route 0.816ns (59.012%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        8.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.517ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.436    -1.560    <hidden>
    SLICE_X37Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.367    -1.193 f  <hidden>
                         net (fo=4, routed)           0.559    -0.634    <hidden>
    SLICE_X35Y53         LUT5 (Prop_lut5_I4_O)        0.100    -0.534 f  <hidden>
                         net (fo=1, routed)           0.258    -0.276    <hidden>
    SLICE_X31Y53         LUT5 (Prop_lut5_I2_O)        0.100    -0.176 r  <hidden>
                         net (fo=1, routed)           0.000    -0.176    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.553     6.517    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 0.248ns (5.207%)  route 4.515ns (94.793%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.958     1.958    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.082 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.557     4.639    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X50Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.763 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     4.763    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]_0
    SLICE_X50Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 0.248ns (5.781%)  route 4.042ns (94.219%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.958     1.958    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.082 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.084     4.166    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.290 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Test_Access_Port.ir[4]_i_2/O
                         net (fo=1, routed)           0.000     4.290    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]_0[0]
    SLICE_X44Y61         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.435     2.891    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X44Y61         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.275ns  (logic 0.248ns (5.801%)  route 4.027ns (94.199%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.958     1.958    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.082 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.069     4.151    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X49Y54         LUT3 (Prop_lut3_I2_O)        0.124     4.275 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     4.275    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X49Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X49Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 0.605ns (14.367%)  route 3.606ns (85.633%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.958     1.958    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.082 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.989     3.071    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.149     3.220 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_2/O
                         net (fo=1, routed)           0.659     3.879    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg5_out
    SLICE_X36Y58         LUT3 (Prop_lut3_I1_O)        0.332     4.211 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     4.211    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X36Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.434     2.900    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X36Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/D
                            (rising edge-triggered cell SRL16E clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.134ns  (logic 0.124ns (3.000%)  route 4.010ns (97.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.958     1.958    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124     2.082 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.052     4.134    SoC_EV_BD_i/mdm_1/U0/Dbg_TDI_0
    SLICE_X52Y56         SRL16E                                       r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.442     2.908    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X52Y56         SRL16E                                       r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.124ns (3.312%)  route 3.619ns (96.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.201     2.201    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124     2.325 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     3.743    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.124ns (3.312%)  route 3.619ns (96.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.201     2.201    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124     2.325 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     3.743    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.124ns (3.312%)  route 3.619ns (96.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.201     2.201    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124     2.325 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     3.743    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.124ns (3.312%)  route 3.619ns (96.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.201     2.201    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124     2.325 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     3.743    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.124ns (3.312%)  route 3.619ns (96.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           2.201     2.201    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.124     2.325 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     3.743    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.045ns (5.531%)  route 0.769ns (94.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.769     0.769    SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.814 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.000     0.814    <hidden>
    SLICE_X37Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.829     1.623    <hidden>
    SLICE_X37Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.048ns (5.899%)  route 0.766ns (94.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.766     0.766    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.048     0.814 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.814    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X39Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X39Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.045ns (5.001%)  route 0.855ns (94.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.855     0.855    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.045     0.900 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.000     0.900    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X37Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X37Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.044ns (4.379%)  route 0.961ns (95.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.961     0.961    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.044     1.005 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     1.005    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X38Y50         FDCE                                         r  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y50         FDCE                                         r  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.090ns (8.634%)  route 0.952ns (91.366%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.045     0.915 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_2/O
                         net (fo=1, routed)           0.082     0.997    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_2_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.042 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000     1.042    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X37Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X37Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.046ns (4.316%)  route 1.020ns (95.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.764     0.764    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.046     0.810 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.066    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.046ns (4.316%)  route 1.020ns (95.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.764     0.764    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.046     0.810 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.066    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.046ns (4.316%)  route 1.020ns (95.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.764     0.764    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.046     0.810 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.066    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.046ns (4.316%)  route 1.020ns (95.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.764     0.764    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.046     0.810 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.066    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.046ns (4.295%)  route 1.025ns (95.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.764     0.764    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.046     0.810 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     1.071    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X40Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.564    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X40Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.448ns (20.285%)  route 5.690ns (79.715%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.759     8.871    <hidden>
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.995 f  <hidden>
                         net (fo=1, routed)           0.639     9.633    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.757 r  <hidden>
                         net (fo=1, routed)           0.934    10.691    <hidden>
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.815 f  <hidden>
                         net (fo=1, routed)           0.614    11.429    <hidden>
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.553 r  <hidden>
                         net (fo=2, routed)           0.654    12.207    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.331 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.177    12.507    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.631 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=1, routed)           0.901    13.533    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X48Y58         LUT5 (Prop_lut5_I0_O)        0.124    13.657 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    13.657    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.440     3.120    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.374ns  (logic 1.324ns (20.771%)  route 5.050ns (79.229%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.759     8.871    <hidden>
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.995 f  <hidden>
                         net (fo=1, routed)           0.639     9.633    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.757 r  <hidden>
                         net (fo=1, routed)           0.934    10.691    <hidden>
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.815 f  <hidden>
                         net (fo=1, routed)           0.614    11.429    <hidden>
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.553 r  <hidden>
                         net (fo=2, routed)           0.654    12.207    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.124    12.331 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3/O
                         net (fo=2, routed)           0.438    12.768    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_3_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.892 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=1, routed)           0.000    12.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X45Y59         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.436     2.892    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X45Y59         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.076ns (17.906%)  route 4.933ns (82.094%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.554     6.518    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.456     6.974 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=5, routed)           1.013     7.987    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124     8.111 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.759     8.871    <hidden>
    SLICE_X43Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.995 f  <hidden>
                         net (fo=1, routed)           0.639     9.633    <hidden>
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.757 r  <hidden>
                         net (fo=1, routed)           0.934    10.691    <hidden>
    SLICE_X34Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.815 f  <hidden>
                         net (fo=1, routed)           0.614    11.429    <hidden>
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.553 r  <hidden>
                         net (fo=2, routed)           0.974    12.527    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X48Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.822ns  (logic 0.890ns (31.543%)  route 1.932ns (68.457%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.555     6.519    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     7.037 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           1.064     8.101    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.225 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_13/O
                         net (fo=1, routed)           0.280     8.505    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_13_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.629 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_5/O
                         net (fo=2, routed)           0.588     9.217    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_5_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I2_O)        0.124     9.341 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000     9.341    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.440     3.120    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.522ns  (logic 0.842ns (33.382%)  route 1.680ns (66.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.521    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X48Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     6.940 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           1.086     8.026    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I2_O)        0.299     8.325 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.594     8.920    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.044 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.044    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.511ns  (logic 0.842ns (33.531%)  route 1.669ns (66.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.521    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X48Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.419     6.940 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           1.086     8.026    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I2_O)        0.299     8.325 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.583     8.908    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.032 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.032    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.569ns  (logic 0.580ns (36.965%)  route 0.989ns (63.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.521    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X48Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     6.977 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.989     7.966    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.090 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     8.090    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.440     3.120    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.562ns  (logic 0.580ns (37.137%)  route 0.982ns (62.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.557     6.521    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X48Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.456     6.977 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.982     7.959    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.083 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     8.083    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.440     3.120    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.540ns  (logic 0.580ns (37.656%)  route 0.960ns (62.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.559     6.523    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     6.979 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.960     7.939    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X50Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.063 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1/O
                         net (fo=1, routed)           0.000     8.063    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442     3.122    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.580ns (40.387%)  route 0.856ns (59.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.559     6.523    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     6.979 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.856     7.835    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X49Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.959 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     7.959    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X49Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.441     3.121    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X49Y54         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.791%)  route 0.181ns (56.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X31Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     2.512 r  <hidden>
                         net (fo=4, routed)           0.181     2.693    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.828     1.622    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.700%)  route 0.197ns (58.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.370    <hidden>
    SLICE_X35Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     2.511 r  <hidden>
                         net (fo=4, routed)           0.197     2.708    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.828     1.622    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.499%)  route 0.225ns (61.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X35Y51         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     2.512 r  <hidden>
                         net (fo=7, routed)           0.225     2.737    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.828     1.622    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.757%)  route 0.232ns (62.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    <hidden>
    SLICE_X36Y52         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDPE (Prop_fdpe_C_Q)         0.141     2.513 r  <hidden>
                         net (fo=2, routed)           0.232     2.745    <hidden>
    SLICE_X36Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.829     1.623    <hidden>
    SLICE_X36Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.838%)  route 0.219ns (57.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.370    <hidden>
    SLICE_X34Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     2.534 r  <hidden>
                         net (fo=5, routed)           0.219     2.752    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.828     1.622    <hidden>
    SLICE_X34Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.943%)  route 0.241ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    <hidden>
    SLICE_X36Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     2.513 r  <hidden>
                         net (fo=2, routed)           0.241     2.753    <hidden>
    SLICE_X36Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.829     1.623    <hidden>
    SLICE_X36Y54         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.469%)  route 0.198ns (46.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.563     2.373    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X48Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128     2.501 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.198     2.698    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.099     2.797 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.797    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.832     1.626    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.227ns (53.343%)  route 0.199ns (46.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.563     2.373    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X48Y57         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128     2.501 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.199     2.699    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.099     2.798 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.798    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.832     1.626    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.572%)  route 0.260ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     2.536 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.260     2.796    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.841 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.841    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.833     1.627    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.477%)  route 0.261ns (55.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X46Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.164     2.536 f  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.261     2.797    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.045     2.842 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.842    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.033     0.765    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.833     1.627    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X48Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.124ns (3.506%)  route 3.412ns (96.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.225    20.203    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X39Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.434     2.900    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X39Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 0.124ns (3.506%)  route 3.412ns (96.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.225    20.203    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X39Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.434     2.900    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X39Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.142    20.120    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y60         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.433     2.899    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y60         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.142    20.120    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y60         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.433     2.899    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y60         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.142    20.120    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y60         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.433     2.899    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y60         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.142    20.120    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y60         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.433     2.899    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y60         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.124ns (3.590%)  route 3.330ns (96.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          1.142    20.120    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X39Y60         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.433     2.899    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X39Y60         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 0.248ns (7.355%)  route 3.124ns (92.645%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.936    19.914    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    20.038 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000    20.038    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X37Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.434     2.900    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X37Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.308ns  (logic 0.124ns (3.749%)  route 3.184ns (96.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.996    19.974    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X38Y59         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.433     2.899    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y59         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.290ns  (logic 0.248ns (7.538%)  route 3.042ns (92.462%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           2.188    18.854    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124    18.978 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.854    19.832    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    19.956 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000    19.956    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X37Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.434     2.900    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X37Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.045ns (5.597%)  route 0.759ns (94.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.759     0.759    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.045     0.804 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.000     0.804    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X37Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X37Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.045ns (5.117%)  route 0.834ns (94.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.834     0.834    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.879 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_done_i_1/O
                         net (fo=1, routed)           0.000     0.879    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_15
    SLICE_X38Y50         FDCE                                         r  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y50         FDCE                                         r  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.048ns (5.439%)  route 0.834ns (94.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.834     0.834    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.048     0.882 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.882    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X38Y50         FDCE                                         f  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y50         FDCE                                         r  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.044ns (3.765%)  route 1.125ns (96.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.044     0.914 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.169    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.044ns (3.765%)  route 1.125ns (96.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.044     0.914 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.169    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.044ns (3.765%)  route 1.125ns (96.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.044     0.914 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.169    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.044ns (3.765%)  route 1.125ns (96.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.044     0.914 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.255     1.169    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X38Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.828     1.563    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.044ns (3.748%)  route 1.130ns (96.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.044     0.914 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     1.174    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X40Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.564    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X40Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.044ns (3.748%)  route 1.130ns (96.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.044     0.914 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     1.174    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X40Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.564    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X40Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.044ns (3.748%)  route 1.130ns (96.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.870     0.870    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X37Y50         LUT4 (Prop_lut4_I2_O)        0.044     0.914 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.261     1.174    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X40Y58         FDRE                                         f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.564    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X40Y58         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_SoC_EV_BD_clk_wiz_0
  To Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.770ns  (logic 0.518ns (29.266%)  route 1.252ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        4.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.571    -0.941    <hidden>
    SLICE_X50Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  <hidden>
                         net (fo=2, routed)           1.252     0.829    <hidden>
    SLICE_X45Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.439     3.119    <hidden>
    SLICE_X45Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.564    -0.948    <hidden>
    SLICE_X38Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478    -0.470 r  <hidden>
                         net (fo=1, routed)           0.879     0.410    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.126    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.210ns  (logic 0.478ns (39.504%)  route 0.732ns (60.496%))
  Logic Levels:           0  
  Clock Path Skew:        4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.560    -0.952    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  <hidden>
                         net (fo=1, routed)           0.732     0.258    <hidden>
    SLICE_X39Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.443     3.124    <hidden>
    SLICE_X39Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.180ns  (logic 0.518ns (43.881%)  route 0.662ns (56.119%))
  Logic Levels:           0  
  Clock Path Skew:        4.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.565    -0.947    <hidden>
    SLICE_X42Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  <hidden>
                         net (fo=1, routed)           0.662     0.234    <hidden>
    SLICE_X39Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.444     3.125    <hidden>
    SLICE_X39Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.173ns  (logic 0.518ns (44.152%)  route 0.655ns (55.848%))
  Logic Levels:           0  
  Clock Path Skew:        4.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.566    -0.946    <hidden>
    SLICE_X42Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.428 r  <hidden>
                         net (fo=1, routed)           0.655     0.228    <hidden>
    SLICE_X37Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.126    <hidden>
    SLICE_X37Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.172ns  (logic 0.518ns (44.189%)  route 0.654ns (55.811%))
  Logic Levels:           0  
  Clock Path Skew:        4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.560    -0.952    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  <hidden>
                         net (fo=1, routed)           0.654     0.221    <hidden>
    SLICE_X39Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.443     3.124    <hidden>
    SLICE_X39Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.139ns  (logic 0.478ns (41.970%)  route 0.661ns (58.030%))
  Logic Levels:           0  
  Clock Path Skew:        4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.565    -0.947    <hidden>
    SLICE_X38Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.469 r  <hidden>
                         net (fo=1, routed)           0.661     0.192    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.126    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.589%)  route 0.618ns (54.411%))
  Logic Levels:           0  
  Clock Path Skew:        4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.565    -0.947    <hidden>
    SLICE_X38Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  <hidden>
                         net (fo=1, routed)           0.618     0.190    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.445     3.126    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.598%)  route 0.618ns (54.402%))
  Logic Levels:           0  
  Clock Path Skew:        4.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.562    -0.950    <hidden>
    SLICE_X42Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  <hidden>
                         net (fo=1, routed)           0.618     0.186    <hidden>
    SLICE_X37Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442     3.123    <hidden>
    SLICE_X37Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.110ns  (logic 0.518ns (46.659%)  route 0.592ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        4.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.561    -0.951    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  <hidden>
                         net (fo=1, routed)           0.592     0.160    <hidden>
    SLICE_X37Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.133     1.590    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.442     3.123    <hidden>
    SLICE_X37Y38         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.385ns (61.441%)  route 0.242ns (38.559%))
  Logic Levels:           0  
  Clock Path Skew:        5.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.445    -1.550    <hidden>
    SLICE_X38Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.385    -1.165 r  <hidden>
                         net (fo=1, routed)           0.242    -0.923    <hidden>
    SLICE_X37Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.565     3.490    <hidden>
    SLICE_X37Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.385ns (58.294%)  route 0.275ns (41.706%))
  Logic Levels:           0  
  Clock Path Skew:        5.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.444    -1.551    <hidden>
    SLICE_X38Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.385    -1.166 r  <hidden>
                         net (fo=1, routed)           0.275    -0.891    <hidden>
    SLICE_X37Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.563     3.488    <hidden>
    SLICE_X37Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.385ns (57.402%)  route 0.286ns (42.598%))
  Logic Levels:           0  
  Clock Path Skew:        5.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.445    -1.550    <hidden>
    SLICE_X42Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.385    -1.165 r  <hidden>
                         net (fo=1, routed)           0.286    -0.879    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.565     3.490    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.418ns (59.439%)  route 0.285ns (40.561%))
  Logic Levels:           0  
  Clock Path Skew:        5.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.443    -1.552    <hidden>
    SLICE_X38Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.418    -1.134 r  <hidden>
                         net (fo=1, routed)           0.285    -0.849    <hidden>
    SLICE_X37Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.563     3.488    <hidden>
    SLICE_X37Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.418ns (59.439%)  route 0.285ns (40.561%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.444    -1.551    <hidden>
    SLICE_X38Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.418    -1.133 r  <hidden>
                         net (fo=1, routed)           0.285    -0.848    <hidden>
    SLICE_X37Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.565     3.490    <hidden>
    SLICE_X37Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.418ns (59.439%)  route 0.285ns (40.561%))
  Logic Levels:           0  
  Clock Path Skew:        5.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.445    -1.550    <hidden>
    SLICE_X42Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.418    -1.132 r  <hidden>
                         net (fo=1, routed)           0.285    -0.847    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.565     3.490    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.737ns  (logic 0.385ns (52.247%)  route 0.352ns (47.753%))
  Logic Levels:           0  
  Clock Path Skew:        5.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.385    -1.163 r  <hidden>
                         net (fo=1, routed)           0.352    -0.811    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.565     3.490    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.385ns (50.543%)  route 0.377ns (49.457%))
  Logic Levels:           0  
  Clock Path Skew:        5.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.441    -1.554    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.385    -1.169 r  <hidden>
                         net (fo=1, routed)           0.377    -0.792    <hidden>
    SLICE_X37Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.562     3.487    <hidden>
    SLICE_X37Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.367ns (47.060%)  route 0.413ns (52.940%))
  Logic Levels:           0  
  Clock Path Skew:        5.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    -1.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.435    -1.561    <hidden>
    SLICE_X36Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.367    -1.194 r  <hidden>
                         net (fo=3, routed)           0.413    -0.781    <hidden>
    SLICE_X37Y56         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.553     3.478    <hidden>
    SLICE_X37Y56         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.385ns (48.681%)  route 0.406ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        5.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.385    -1.163 r  <hidden>
                         net (fo=1, routed)           0.406    -0.757    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.565     3.490    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_SoC_EV_BD_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.921ns  (logic 1.456ns (21.041%)  route 5.464ns (78.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           5.464     6.921    SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/src_in
    SLICE_X49Y11         FDRE                                         r  SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.448    -1.547    SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X49Y11         FDRE                                         r  SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.445ns  (logic 1.565ns (28.747%)  route 3.880ns (71.253%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.880     5.321    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.124     5.445 r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     5.445    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.443    -1.553    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 iic_rtl_sda_io
                            (input port)
  Destination:            SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.479ns  (logic 1.464ns (42.085%)  route 2.015ns (57.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  iic_rtl_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_rtl_sda_iobuf/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  iic_rtl_sda_iobuf/IBUF/O
                         net (fo=1, routed)           2.015     3.479    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/src_in
    SLICE_X15Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.450    -1.545    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/dest_clk
    SLICE_X15Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 iic_rtl_scl_io
                            (input port)
  Destination:            SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.476ns (44.546%)  route 1.838ns (55.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  iic_rtl_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_rtl_scl_iobuf/IO
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  iic_rtl_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.838     3.314    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/src_in
    SLICE_X14Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.450    -1.545    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/dest_clk
    SLICE_X14Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic_rtl_scl_io
                            (input port)
  Destination:            SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.244ns (22.640%)  route 0.834ns (77.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  iic_rtl_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_rtl_scl_iobuf/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  iic_rtl_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.834     1.077    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/src_in
    SLICE_X14Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.836    -0.854    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/dest_clk
    SLICE_X14Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 iic_rtl_sda_io
                            (input port)
  Destination:            SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.232ns (20.728%)  route 0.888ns (79.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  iic_rtl_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic_rtl_sda_iobuf/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  iic_rtl_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.888     1.120    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/src_in
    SLICE_X15Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.836    -0.854    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/dest_clk
    SLICE_X15Y6          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.969ns  (logic 0.255ns (12.924%)  route 1.715ns (87.076%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.715     1.924    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X56Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.969 r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.969    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.834    -0.855    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.616ns  (logic 0.224ns (8.574%)  route 2.391ns (91.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.391     2.616    SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/src_in
    SLICE_X49Y11         FDRE                                         r  SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.834    -0.856    SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/dest_clk
    SLICE_X49Y11         FDRE                                         r  SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_SoC_EV_BD_clk_wiz_0

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.239ns  (logic 0.718ns (57.928%)  route 0.521ns (42.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -8.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    6.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.559     6.523    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.419     6.942 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=5, routed)           0.521     7.464    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X56Y53         LUT2 (Prop_lut2_I1_O)        0.299     7.763 r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     7.763    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.443    -1.553    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMS32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 0.606ns (14.545%)  route 3.560ns (85.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.795    10.695    <hidden>
    SLICE_X42Y44         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y44         RAMS32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 0.606ns (15.055%)  route 3.419ns (84.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -8.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    6.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          1.553     3.242    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.524     3.766 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           1.102     4.868    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.964 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.529    <hidden>
    SLICE_X35Y44         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     6.985 r  <hidden>
                         net (fo=2, routed)           0.766     7.750    <hidden>
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.150     7.900 r  <hidden>
                         net (fo=128, routed)         2.653    10.554    <hidden>
    SLICE_X42Y42         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.446    -1.549    <hidden>
    SLICE_X42Y42         RAMD32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.227ns (48.148%)  route 0.244ns (51.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.374    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X51Y53         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.128     2.502 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=5, routed)           0.244     2.746    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/mb_debug_sys_rst
    SLICE_X56Y53         LUT2 (Prop_lut2_I1_O)        0.099     2.845 r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.845    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/src_in
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.834    -0.855    SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/dest_clk
    SLICE_X56Y53         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        -3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.373    <hidden>
    SLICE_X31Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.141     2.514 r  <hidden>
                         net (fo=1, routed)           0.114     2.629    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.833    -0.857    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        -3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.373    <hidden>
    SLICE_X31Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141     2.514 r  <hidden>
                         net (fo=1, routed)           0.116     2.631    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.833    -0.857    <hidden>
    SLICE_X30Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        -3.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.371    <hidden>
    SLICE_X38Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.164     2.535 r  <hidden>
                         net (fo=1, routed)           0.104     2.639    <hidden>
    SLICE_X39Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.829    -0.860    <hidden>
    SLICE_X39Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.544%)  route 0.173ns (57.456%))
  Logic Levels:           0  
  Clock Path Skew:        -3.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.373    <hidden>
    SLICE_X31Y48         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.128     2.501 r  <hidden>
                         net (fo=1, routed)           0.173     2.674    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.834    -0.856    <hidden>
    SLICE_X29Y48         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.064%)  route 0.172ns (54.936%))
  Logic Levels:           0  
  Clock Path Skew:        -3.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.373    <hidden>
    SLICE_X31Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.141     2.514 r  <hidden>
                         net (fo=1, routed)           0.172     2.686    <hidden>
    SLICE_X29Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.834    -0.856    <hidden>
    SLICE_X29Y47         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.282%)  route 0.177ns (55.718%))
  Logic Levels:           0  
  Clock Path Skew:        -3.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    <hidden>
    SLICE_X36Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     2.513 r  <hidden>
                         net (fo=2, routed)           0.177     2.690    <hidden>
    SLICE_X37Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.830    -0.859    <hidden>
    SLICE_X37Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.572%)  route 0.183ns (56.428%))
  Logic Levels:           0  
  Clock Path Skew:        -3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.373    <hidden>
    SLICE_X32Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     2.514 r  <hidden>
                         net (fo=1, routed)           0.183     2.697    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.833    -0.857    <hidden>
    SLICE_X30Y49         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.352%)  route 0.168ns (50.648%))
  Logic Levels:           0  
  Clock Path Skew:        -3.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    <hidden>
    SLICE_X38Y52         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     2.536 r  <hidden>
                         net (fo=1, routed)           0.168     2.704    <hidden>
    SLICE_X39Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.829    -0.860    <hidden>
    SLICE_X39Y53         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.560%)  route 0.234ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        -3.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.560     1.189    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.167     1.356 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.427     1.784    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.810 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.372    <hidden>
    SLICE_X37Y52         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     2.513 r  <hidden>
                         net (fo=2, routed)           0.234     2.747    <hidden>
    SLICE_X40Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.831    -0.859    <hidden>
    SLICE_X40Y53         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_SoC_EV_BD_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.365%)  route 0.646ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        -5.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.140     1.829    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         1.553     3.478    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     3.934 f  <hidden>
                         net (fo=1, routed)           0.646     4.580    <hidden>
    SLICE_X36Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.435    -1.561    <hidden>
    SLICE_X36Y53         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.865%)  route 0.231ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=32, routed)          0.030     0.660    SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  SoC_EV_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=202, routed)         0.561     1.246    <hidden>
    SLICE_X36Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.387 f  <hidden>
                         net (fo=1, routed)           0.231     1.619    <hidden>
    SLICE_X36Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.829    -0.860    <hidden>
    SLICE_X36Y53         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_SoC_EV_BD_clk_wiz_0
  To Clock:  clk_out1_SoC_EV_BD_clk_wiz_0

Max Delay           239 Endpoints
Min Delay           239 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 0.642ns (14.379%)  route 3.823ns (85.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.201     2.846    <hidden>
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.970 f  <hidden>
                         net (fo=3, routed)           0.622     3.591    <hidden>
    SLICE_X60Y22         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.504    -1.491    <hidden>
    SLICE_X60Y22         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 0.642ns (14.379%)  route 3.823ns (85.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.201     2.846    <hidden>
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.970 f  <hidden>
                         net (fo=3, routed)           0.622     3.591    <hidden>
    SLICE_X60Y22         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.504    -1.491    <hidden>
    SLICE_X60Y22         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 0.642ns (14.379%)  route 3.823ns (85.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.201     2.846    <hidden>
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.124     2.970 f  <hidden>
                         net (fo=3, routed)           0.622     3.591    <hidden>
    SLICE_X60Y22         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.504    -1.491    <hidden>
    SLICE_X60Y22         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 0.672ns (15.256%)  route 3.733ns (84.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.201     2.846    <hidden>
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.154     3.000 f  <hidden>
                         net (fo=3, routed)           0.532     3.531    <hidden>
    SLICE_X61Y22         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.504    -1.491    <hidden>
    SLICE_X61Y22         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 0.672ns (15.256%)  route 3.733ns (84.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.201     2.846    <hidden>
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.154     3.000 f  <hidden>
                         net (fo=3, routed)           0.532     3.531    <hidden>
    SLICE_X61Y22         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.504    -1.491    <hidden>
    SLICE_X61Y22         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 0.672ns (15.256%)  route 3.733ns (84.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.201     2.846    <hidden>
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.154     3.000 f  <hidden>
                         net (fo=3, routed)           0.532     3.531    <hidden>
    SLICE_X61Y22         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.504    -1.491    <hidden>
    SLICE_X61Y22         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 0.671ns (15.363%)  route 3.697ns (84.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.124     2.769    <hidden>
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.153     2.922 f  <hidden>
                         net (fo=3, routed)           0.573     3.494    <hidden>
    SLICE_X61Y21         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.506    -1.489    <hidden>
    SLICE_X61Y21         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 0.671ns (15.363%)  route 3.697ns (84.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.124     2.769    <hidden>
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.153     2.922 f  <hidden>
                         net (fo=3, routed)           0.573     3.494    <hidden>
    SLICE_X61Y21         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.506    -1.489    <hidden>
    SLICE_X61Y21         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 0.671ns (15.363%)  route 3.697ns (84.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          3.124     2.769    <hidden>
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.153     2.922 f  <hidden>
                         net (fo=3, routed)           0.573     3.494    <hidden>
    SLICE_X61Y21         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.506    -1.489    <hidden>
    SLICE_X61Y21         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.285ns  (logic 0.642ns (14.981%)  route 3.643ns (85.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          2.763     2.407    <hidden>
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.531 f  <hidden>
                         net (fo=3, routed)           0.881     3.412    <hidden>
    SLICE_X62Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.508    -1.487    <hidden>
    SLICE_X62Y30         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.028ns  (logic 0.467ns (45.411%)  route 0.561ns (54.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.444    -1.552    SoC_EV_BD_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  SoC_EV_BD_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367    -1.185 r  SoC_EV_BD_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.561    -0.623    <hidden>
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.100    -0.523 r  <hidden>
                         net (fo=1, routed)           0.000    -0.523    <hidden>
    SLICE_X57Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.560    -0.952    <hidden>
    SLICE_X57Y52         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.515ns (33.533%)  route 1.021ns (66.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.519    -1.476    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.058 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.493    -0.565    <hidden>
    SLICE_X59Y1          LUT1 (Prop_lut1_I0_O)        0.097    -0.468 f  <hidden>
                         net (fo=3, routed)           0.528     0.060    <hidden>
    SLICE_X58Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    <hidden>
    SLICE_X58Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.515ns (33.533%)  route 1.021ns (66.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.519    -1.476    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.058 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.493    -0.565    <hidden>
    SLICE_X59Y1          LUT1 (Prop_lut1_I0_O)        0.097    -0.468 f  <hidden>
                         net (fo=3, routed)           0.528     0.060    <hidden>
    SLICE_X58Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    <hidden>
    SLICE_X58Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.515ns (33.533%)  route 1.021ns (66.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.519    -1.476    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.058 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.493    -0.565    <hidden>
    SLICE_X59Y1          LUT1 (Prop_lut1_I0_O)        0.097    -0.468 f  <hidden>
                         net (fo=3, routed)           0.528     0.060    <hidden>
    SLICE_X58Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.638    -0.874    <hidden>
    SLICE_X58Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.515ns (33.348%)  route 1.029ns (66.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.519    -1.476    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.058 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.506    -0.552    <hidden>
    SLICE_X63Y1          LUT1 (Prop_lut1_I0_O)        0.097    -0.455 f  <hidden>
                         net (fo=3, routed)           0.524     0.068    <hidden>
    SLICE_X63Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    <hidden>
    SLICE_X63Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.515ns (33.348%)  route 1.029ns (66.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.519    -1.476    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.058 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.506    -0.552    <hidden>
    SLICE_X63Y1          LUT1 (Prop_lut1_I0_O)        0.097    -0.455 f  <hidden>
                         net (fo=3, routed)           0.524     0.068    <hidden>
    SLICE_X63Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    <hidden>
    SLICE_X63Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.515ns (33.348%)  route 1.029ns (66.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.519    -1.476    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.418    -1.058 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.506    -0.552    <hidden>
    SLICE_X63Y1          LUT1 (Prop_lut1_I0_O)        0.097    -0.455 f  <hidden>
                         net (fo=3, routed)           0.524     0.068    <hidden>
    SLICE_X63Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.639    -0.873    <hidden>
    SLICE_X63Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.263%)  route 0.460ns (68.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.595    -0.586    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.214    -0.209    <hidden>
    SLICE_X59Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.164 f  <hidden>
                         net (fo=3, routed)           0.246     0.082    <hidden>
    SLICE_X59Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.865    -0.825    <hidden>
    SLICE_X59Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.263%)  route 0.460ns (68.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.595    -0.586    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.214    -0.209    <hidden>
    SLICE_X59Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.164 f  <hidden>
                         net (fo=3, routed)           0.246     0.082    <hidden>
    SLICE_X59Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.865    -0.825    <hidden>
    SLICE_X59Y1          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.263%)  route 0.460ns (68.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.595    -0.586    SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y0          FDRE                                         r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  SoC_EV_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=79, routed)          0.214    -0.209    <hidden>
    SLICE_X59Y1          LUT1 (Prop_lut1_I0_O)        0.045    -0.164 f  <hidden>
                         net (fo=3, routed)           0.246     0.082    <hidden>
    SLICE_X59Y1          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.865    -0.825    <hidden>
    SLICE_X59Y1          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_SoC_EV_BD_clk_wiz_0
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.898ns  (logic 3.974ns (40.148%)  route 5.924ns (59.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.565    -0.947    SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X44Y10         FDSE                                         r  SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDSE (Prop_fdse_C_Q)         0.456    -0.491 r  SoC_EV_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.924     5.433    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.951 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.951    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/rclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rclk_fnd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 3.968ns (42.145%)  route 5.447ns (57.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.555    -0.957    SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/s00_axi_aclk
    SLICE_X11Y28         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/rclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.501 r  SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/rclk_reg/Q
                         net (fo=1, routed)           5.447     4.946    rclk_fnd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512     8.458 r  rclk_fnd_OBUF_inst/O
                         net (fo=0)                   0.000     8.458    rclk_fnd
    A16                                                               r  rclk_fnd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 3.948ns (45.257%)  route 4.776ns (54.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.559    -0.953    SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/s00_axi_aclk
    SLICE_X53Y30         FDCE                                         r  SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.497 r  SoC_EV_BD_i/CustomIP_PWM_1/inst/CustomIP_PWM_slave_lite_v1_0_S00_AXI_inst/instance_pwm/pwm_reg/Q
                         net (fo=1, routed)           4.776     4.279    pwm_buzzer_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492     7.771 r  pwm_buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     7.771    pwm_buzzer
    C16                                                               r  pwm_buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/ser_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ser_fnd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 3.976ns (45.674%)  route 4.729ns (54.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.562    -0.950    SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/s00_axi_aclk
    SLICE_X11Y15         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456    -0.494 r  SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/ser_reg/Q
                         net (fo=1, routed)           4.729     4.236    ser_fnd_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     7.755 r  ser_fnd_OBUF_inst/O
                         net (fo=0)                   0.000     7.755    ser_fnd
    A14                                                               r  ser_fnd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iic_rtl_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.126ns (48.360%)  route 4.406ns (51.640%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.566    -0.946    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X36Y2          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          1.353     0.863    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X31Y3          LUT4 (Prop_lut4_I2_O)        0.124     0.987 f  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           3.053     4.041    iic_rtl_scl_iobuf/T
    L17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546     7.587 r  iic_rtl_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     7.587    iic_rtl_scl_io
    L17                                                               r  iic_rtl_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 3.977ns (46.788%)  route 4.523ns (53.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.556    -0.956    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y18         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.523     4.024    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.545 r  led_16bits_tri_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.545    led_16bits_tri_o[15]
    L1                                                                r  led_16bits_tri_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iic_rtl_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 4.114ns (48.717%)  route 4.331ns (51.283%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.566    -0.946    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X33Y1          FDRE                                         r  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=15, routed)          1.140     0.651    SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X33Y3          LUT5 (Prop_lut5_I0_O)        0.124     0.775 f  SoC_EV_BD_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           3.191     3.965    iic_rtl_sda_iobuf/T
    M19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534     7.500 r  iic_rtl_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     7.500    iic_rtl_sda_io
    M19                                                               r  iic_rtl_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ser_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ser_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.343ns  (logic 3.959ns (47.453%)  route 4.384ns (52.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.552    -0.960    SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/s00_axi_aclk
    SLICE_X33Y58         FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ser_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  SoC_EV_BD_i/CustomIP_EXTERNAL_LE_0/inst/CustomIP_EXTERNAL_LED_CNTR_slave_lite_v1_0_S00_AXI_inst/nolabel_line305/sr_led/ser_reg/Q
                         net (fo=1, routed)           4.384     3.880    ser_led_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503     7.383 r  ser_led_OBUF_inst/O
                         net (fo=0)                   0.000     7.383    ser_led
    A15                                                               r  ser_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.036ns (48.599%)  route 4.269ns (51.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.556    -0.956    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y18         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.269     3.831    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.349 r  led_16bits_tri_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.349    led_16bits_tri_o[12]
    P3                                                                r  led_16bits_tri_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/srclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            srclk_fnd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 3.981ns (48.386%)  route 4.246ns (51.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.558    -0.954    SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/s00_axi_aclk
    SLICE_X9Y31          FDCE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/srclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.456    -0.498 r  SoC_EV_BD_i/CustomIP_EXTERNAL_FN_0/inst/CustomIP_EXTERNAL_FND_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_seg/sr_seg/srclk_reg/Q
                         net (fo=3, routed)           4.246     3.749    srclk_fnd_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525     7.273 r  srclk_fnd_OBUF_inst/O
                         net (fo=0)                   0.000     7.273    srclk_fnd
    B15                                                               r  srclk_fnd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.351ns (60.235%)  route 0.892ns (39.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.558    -0.623    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y17         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.892     0.409    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.619 r  led_16bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.619    led_16bits_tri_o[4]
    W18                                                               r  led_16bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.356ns (60.521%)  route 0.885ns (39.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.561    -0.620    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/s00_axi_aclk
    SLICE_X28Y11         FDPE                                         r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDPE (Prop_fdpe_C_Q)         0.141    -0.479 r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN4_reg/Q
                         net (fo=1, routed)           0.885     0.405    IN4_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.215     1.620 r  IN4_OBUF_inst/O
                         net (fo=0)                   0.000     1.620    IN4
    P18                                                               r  IN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.388ns (61.467%)  route 0.870ns (38.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.560    -0.621    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y13         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.870     0.377    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         1.260     1.637 r  led_16bits_tri_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.637    led_16bits_tri_o[6]
    U14                                                               r  led_16bits_tri_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.346ns (59.427%)  route 0.919ns (40.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.560    -0.621    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y13         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.919     0.439    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         1.205     1.644 r  led_16bits_tri_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.644    led_16bits_tri_o[8]
    V13                                                               r  led_16bits_tri_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.335ns (58.890%)  route 0.932ns (41.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.561    -0.620    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/s00_axi_aclk
    SLICE_X28Y11         FDCE                                         r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN3_reg/Q
                         net (fo=1, routed)           0.932     0.452    IN3_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.194     1.646 r  IN3_OBUF_inst/O
                         net (fo=0)                   0.000     1.646    IN3
    N17                                                               r  IN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.351ns (59.352%)  route 0.925ns (40.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.558    -0.623    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y17         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.925     0.443    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.653 r  led_16bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.653    led_16bits_tri_o[3]
    V19                                                               r  led_16bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.346ns (58.837%)  route 0.942ns (41.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.557    -0.624    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y18         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.942     0.458    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.663 r  led_16bits_tri_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.663    led_16bits_tri_o[11]
    U3                                                                r  led_16bits_tri_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.350ns (58.097%)  route 0.974ns (41.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.561    -0.620    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/s00_axi_aclk
    SLICE_X28Y11         FDCE                                         r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN2_reg/Q
                         net (fo=1, routed)           0.974     0.494    IN2_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     1.703 r  IN2_OBUF_inst/O
                         net (fo=0)                   0.000     1.703    IN2
    M18                                                               r  IN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.379ns (58.371%)  route 0.983ns (41.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.561    -0.620    SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/s00_axi_aclk
    SLICE_X28Y11         FDCE                                         r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  SoC_EV_BD_i/CustomIP_STEPPER_0/inst/CustomIP_STEPPER_slave_lite_v1_0_S00_AXI_inst/instance_step/IN1_reg/Q
                         net (fo=1, routed)           0.983     0.504    IN1_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     1.742 r  IN1_OBUF_inst/O
                         net (fo=0)                   0.000     1.742    IN1
    K17                                                               r  IN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_16bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.383ns (58.074%)  route 0.999ns (41.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.558    -0.623    SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y17         FDRE                                         r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  SoC_EV_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.999     0.503    lopt_8
    U19                  OBUF (Prop_obuf_I_O)         1.255     1.758 r  led_16bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.758    led_16bits_tri_o[2]
    U19                                                               r  led_16bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y56         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.419     4.188    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y56         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.124ns (3.067%)  route 3.919ns (96.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.273     4.043    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.124ns (3.067%)  route 3.919ns (96.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           2.646     2.646    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.124     2.770 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.273     4.043    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.443     2.909    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.045ns (5.978%)  route 0.708ns (94.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.708     0.708    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.753 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.000     0.753    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X37Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X37Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.000ns (0.000%)  route 0.817ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.817     0.817    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X38Y50         FDCE                                         f  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y50         FDCE                                         r  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
                            (removal check against rising-edge clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.000ns (0.000%)  route 0.817ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.817     0.817    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X38Y50         FDCE                                         f  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X38Y50         FDCE                                         r  SoC_EV_BD_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.044ns (4.074%)  route 1.036ns (95.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.036     1.036    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.044     1.080 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     1.080    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X39Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X39Y50         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.036     1.036    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.081 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.548     1.629    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.036     1.036    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.081 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.548     1.629    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.036     1.036    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.081 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.548     1.629    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDSE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.036     1.036    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.081 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.548     1.629    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.036     1.036    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.081 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.548     1.629    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X56Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.045ns (2.763%)  route 1.584ns (97.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.036     1.036    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.081 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.548     1.629    SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I_n_10
    SLICE_X57Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  SoC_EV_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    SoC_EV_BD_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  SoC_EV_BD_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.569    SoC_EV_BD_i/mdm_1/U0/tck_BUFG
    SLICE_X57Y55         FDRE                                         r  SoC_EV_BD_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_SoC_EV_BD_clk_wiz_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 photo_INT[1]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.195ns  (logic 1.604ns (30.875%)  route 3.591ns (69.125%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  photo_INT[1] (IN)
                         net (fo=0)                   0.000     0.000    photo_INT[1]
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  photo_INT_IBUF[1]_inst/O
                         net (fo=1, routed)           3.591     5.045    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/photo_INT[1]
    SLICE_X50Y19         LUT2 (Prop_lut2_I1_O)        0.150     5.195 r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.195    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[1]_i_1_n_0
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.441    -1.554    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/s00_axi_aclk
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[1]/C

Slack:                    inf
  Source:                 photo_INT[2]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.985ns  (logic 1.576ns (31.622%)  route 3.408ns (68.378%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  photo_INT[2] (IN)
                         net (fo=0)                   0.000     0.000    photo_INT[2]
    G3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  photo_INT_IBUF[2]_inst/O
                         net (fo=1, routed)           3.408     4.861    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/photo_INT[2]
    SLICE_X50Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.985 r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[2]_i_1/O
                         net (fo=1, routed)           0.000     4.985    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[2]_i_1_n_0
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.441    -1.554    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/s00_axi_aclk
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[2]/C

Slack:                    inf
  Source:                 photo_INT[0]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.963ns  (logic 1.576ns (31.751%)  route 3.387ns (68.249%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  photo_INT[0] (IN)
                         net (fo=0)                   0.000     0.000    photo_INT[0]
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  photo_INT_IBUF[0]_inst/O
                         net (fo=1, routed)           3.387     4.839    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/photo_INT[0]
    SLICE_X50Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.963 r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[0]_i_1/O
                         net (fo=1, routed)           0.000     4.963    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[0]_i_1_n_0
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.441    -1.554    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/s00_axi_aclk
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.453ns (31.453%)  route 3.167ns (68.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           3.167     4.620    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn[0]
    SLICE_X51Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/s00_axi_aclk
    SLICE_X51Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.467ns  (logic 1.461ns (32.709%)  route 3.006ns (67.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           3.006     4.467    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn[0]
    SLICE_X55Y18         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.442    -1.553    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/s00_axi_aclk
    SLICE_X55Y18         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.286ns  (logic 1.450ns (33.826%)  route 2.836ns (66.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           2.836     4.286    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn[0]
    SLICE_X54Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.447    -1.548    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/s00_axi_aclk
    SLICE_X54Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 1.450ns (34.374%)  route 2.769ns (65.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.769     4.219    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn[0]
    SLICE_X63Y19         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.508    -1.487    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/s00_axi_aclk
    SLICE_X63Y19         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 1.435ns (34.897%)  route 2.677ns (65.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           2.677     4.112    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn[0]
    SLICE_X63Y20         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        1.508    -1.487    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/s00_axi_aclk
    SLICE_X63Y20         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.203ns (16.288%)  route 1.045ns (83.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.045     1.249    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn[0]
    SLICE_X63Y20         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.855    -0.835    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/s00_axi_aclk
    SLICE_X63Y20         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_3/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.218ns (16.564%)  route 1.100ns (83.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.100     1.318    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn[0]
    SLICE_X63Y19         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.856    -0.834    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/s00_axi_aclk
    SLICE_X63Y19         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.218ns (16.091%)  route 1.136ns (83.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           1.136     1.354    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn[0]
    SLICE_X54Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/s00_axi_aclk
    SLICE_X54Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_4/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.229ns (15.279%)  route 1.271ns (84.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.271     1.500    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn[0]
    SLICE_X55Y18         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.828    -0.862    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/s00_axi_aclk
    SLICE_X55Y18         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.221ns (14.352%)  route 1.321ns (85.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.321     1.543    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn[0]
    SLICE_X51Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.832    -0.858    SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/s00_axi_aclk
    SLICE_X51Y14         FDRE                                         r  SoC_EV_BD_i/CustomIP_EXTERNAL_BT_0/inst/CustomIP_EXTERNAL_BTN_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_btn/db_btn_2/btn_sync_0_reg/C

Slack:                    inf
  Source:                 photo_INT[0]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.643ns  (logic 0.265ns (16.127%)  route 1.378ns (83.873%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  photo_INT[0] (IN)
                         net (fo=0)                   0.000     0.000    photo_INT[0]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  photo_INT_IBUF[0]_inst/O
                         net (fo=1, routed)           1.378     1.598    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/photo_INT[0]
    SLICE_X50Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.643 r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.643    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[0]_i_1_n_0
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.827    -0.863    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/s00_axi_aclk
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[0]/C

Slack:                    inf
  Source:                 photo_INT[2]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.265ns (15.846%)  route 1.409ns (84.154%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  photo_INT[2] (IN)
                         net (fo=0)                   0.000     0.000    photo_INT[2]
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  photo_INT_IBUF[2]_inst/O
                         net (fo=1, routed)           1.409     1.630    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/photo_INT[2]
    SLICE_X50Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.675 r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.675    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[2]_i_1_n_0
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.827    -0.863    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/s00_axi_aclk
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[2]/C

Slack:                    inf
  Source:                 photo_INT[1]
                            (input port)
  Destination:            SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SoC_EV_BD_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.266ns (15.371%)  route 1.465ns (84.629%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  photo_INT[1] (IN)
                         net (fo=0)                   0.000     0.000    photo_INT[1]
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  photo_INT_IBUF[1]_inst/O
                         net (fo=1, routed)           1.465     1.687    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/photo_INT[1]
    SLICE_X50Y19         LUT2 (Prop_lut2_I1_O)        0.044     1.731 r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.731    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out[1]_i_1_n_0
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SoC_EV_BD_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_EV_BD_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SoC_EV_BD_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SoC_EV_BD_i/clk_wiz/inst/clk_in1_SoC_EV_BD_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SoC_EV_BD_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SoC_EV_BD_i/clk_wiz/inst/clk_out1_SoC_EV_BD_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SoC_EV_BD_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=5372, routed)        0.827    -0.863    SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/s00_axi_aclk
    SLICE_X50Y19         FDCE                                         r  SoC_EV_BD_i/CustomIP_PHOTO_INT_C_0/inst/CustomIP_PHOTO_INT_CNTR_slave_lite_v1_0_S00_AXI_inst/instance_photoINT/signal_out_reg[1]/C





