--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf Connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1219 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.533ns.
--------------------------------------------------------------------------------

Paths for end point CD/count_1 (SLICE_X14Y29.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_10 (FF)
  Destination:          CD/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_10 to CD/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.408   CD/count<11>
                                                       CD/count_10
    SLICE_X15Y31.B1      net (fanout=2)        0.587   CD/count<10>
    SLICE_X15Y31.B       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>3
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>4
    SLICE_X15Y33.A1      net (fanout=1)        0.644   CD/GND_2_o_GND_2_o_equal_3_o<27>3
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.455   CD/count<3>
                                                       CD/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.487ns (1.381ns logic, 2.106ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_16 (FF)
  Destination:          CD/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.604 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_16 to CD/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.408   CD/count<19>
                                                       CD/count_16
    SLICE_X15Y33.D4      net (fanout=2)        0.841   CD/count<16>
    SLICE_X15Y33.D       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>2
    SLICE_X15Y33.A3      net (fanout=1)        0.291   CD/GND_2_o_GND_2_o_equal_3_o<27>1
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.455   CD/count<3>
                                                       CD/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.381ns logic, 2.007ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_8 (FF)
  Destination:          CD/count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_8 to CD/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.408   CD/count<11>
                                                       CD/count_8
    SLICE_X15Y31.B4      net (fanout=2)        0.495   CD/count<8>
    SLICE_X15Y31.B       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>3
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>4
    SLICE_X15Y33.A1      net (fanout=1)        0.644   CD/GND_2_o_GND_2_o_equal_3_o<27>3
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.455   CD/count<3>
                                                       CD/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.381ns logic, 2.014ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point CD/count_0 (SLICE_X14Y29.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_10 (FF)
  Destination:          CD/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_10 to CD/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.408   CD/count<11>
                                                       CD/count_10
    SLICE_X15Y31.B1      net (fanout=2)        0.587   CD/count<10>
    SLICE_X15Y31.B       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>3
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>4
    SLICE_X15Y33.A1      net (fanout=1)        0.644   CD/GND_2_o_GND_2_o_equal_3_o<27>3
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.444   CD/count<3>
                                                       CD/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.370ns logic, 2.106ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_16 (FF)
  Destination:          CD/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.604 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_16 to CD/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.408   CD/count<19>
                                                       CD/count_16
    SLICE_X15Y33.D4      net (fanout=2)        0.841   CD/count<16>
    SLICE_X15Y33.D       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>2
    SLICE_X15Y33.A3      net (fanout=1)        0.291   CD/GND_2_o_GND_2_o_equal_3_o<27>1
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.444   CD/count<3>
                                                       CD/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (1.370ns logic, 2.007ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_8 (FF)
  Destination:          CD/count_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_8 to CD/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.408   CD/count<11>
                                                       CD/count_8
    SLICE_X15Y31.B4      net (fanout=2)        0.495   CD/count<8>
    SLICE_X15Y31.B       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>3
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>4
    SLICE_X15Y33.A1      net (fanout=1)        0.644   CD/GND_2_o_GND_2_o_equal_3_o<27>3
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.444   CD/count<3>
                                                       CD/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.370ns logic, 2.014ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point CD/count_2 (SLICE_X14Y29.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_10 (FF)
  Destination:          CD/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_10 to CD/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.CQ      Tcko                  0.408   CD/count<11>
                                                       CD/count_10
    SLICE_X15Y31.B1      net (fanout=2)        0.587   CD/count<10>
    SLICE_X15Y31.B       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>3
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>4
    SLICE_X15Y33.A1      net (fanout=1)        0.644   CD/GND_2_o_GND_2_o_equal_3_o<27>3
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.421   CD/count<3>
                                                       CD/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.347ns logic, 2.106ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_16 (FF)
  Destination:          CD/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.604 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_16 to CD/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.AQ      Tcko                  0.408   CD/count<19>
                                                       CD/count_16
    SLICE_X15Y33.D4      net (fanout=2)        0.841   CD/count<16>
    SLICE_X15Y33.D       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>2
    SLICE_X15Y33.A3      net (fanout=1)        0.291   CD/GND_2_o_GND_2_o_equal_3_o<27>1
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.421   CD/count<3>
                                                       CD/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.347ns logic, 2.007ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CD/count_8 (FF)
  Destination:          CD/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CD/count_8 to CD/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.408   CD/count<11>
                                                       CD/count_8
    SLICE_X15Y31.B4      net (fanout=2)        0.495   CD/count<8>
    SLICE_X15Y31.B       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>3
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>4
    SLICE_X15Y33.A1      net (fanout=1)        0.644   CD/GND_2_o_GND_2_o_equal_3_o<27>3
    SLICE_X15Y33.A       Tilo                  0.259   CD/GND_2_o_GND_2_o_equal_3_o<27>1
                                                       CD/GND_2_o_GND_2_o_equal_3_o<27>6
    SLICE_X14Y29.SR      net (fanout=8)        0.875   CD/GND_2_o_GND_2_o_equal_3_o
    SLICE_X14Y29.CLK     Tsrck                 0.421   CD/count<3>
                                                       CD/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.347ns logic, 2.014ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CD/clk_out (SLICE_X15Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/clk_out (FF)
  Destination:          CD/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/clk_out to CD/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.198   CD/clk_out
                                                       CD/clk_out
    SLICE_X15Y29.D6      net (fanout=3)        0.026   CD/clk_out
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.215   CD/clk_out
                                                       CD/clk_out_BUFG_LUT1_INV_0
                                                       CD/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point CD/count_27 (SLICE_X14Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/count_27 (FF)
  Destination:          CD/count_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/count_27 to CD/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.DQ      Tcko                  0.200   CD/count<27>
                                                       CD/count_27
    SLICE_X14Y35.D6      net (fanout=2)        0.026   CD/count<27>
    SLICE_X14Y35.CLK     Tah         (-Th)    -0.237   CD/count<27>
                                                       CD/count<27>_rt
                                                       CD/Mcount_count_xor<27>
                                                       CD/count_27
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point CD/count_5 (SLICE_X14Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CD/count_5 (FF)
  Destination:          CD/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CD/count_5 to CD/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.200   CD/count<7>
                                                       CD/count_5
    SLICE_X14Y30.B5      net (fanout=2)        0.075   CD/count<5>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.234   CD/count<7>
                                                       CD/count<5>_rt
                                                       CD/Mcount_count_cy<7>
                                                       CD/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CD/count<3>/CLK
  Logical resource: CD/count_0/CK
  Location pin: SLICE_X14Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CD/count<3>/CLK
  Logical resource: CD/count_1/CK
  Location pin: SLICE_X14Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.533|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1219 paths, 0 nets, and 85 connections

Design statistics:
   Minimum period:   3.533ns{1}   (Maximum frequency: 283.046MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 26 15:46:49 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



