#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Nov 16 19:28:29 2023
# Process ID: 20708
# Current directory: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21604 C:\Users\pbartolome\OneDrive - Universidad de Alcala\Todo\16_QAM_Transmissor\QAM_ZP\QAM_ZP.xpr
# Log file: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP/vivado.log
# Journal file: C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP/QAM_ZP.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP'
INFO: [Project 1-313] Project file moved from 'C:/Users/Paula/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 762.422 ; gain = 32.875
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP/QAM_ZP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mapeado_16QAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP/QAM_ZP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mapeado_16QAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP/QAM_ZP.srcs/sim_1/new/tb_mapeado_16QAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mapeado_16QAM
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP/QAM_ZP.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4ec176a805f84ad7aa2a3401a00f540a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mapeado_16QAM_behav xil_defaultlib.tb_mapeado_16QAM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_I [mapeado_16qam_i_default]
Compiling architecture behavioral of entity xil_defaultlib.mapeado_16QAM_Q [mapeado_16qam_q_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mapeado_16qam
Built simulation snapshot tb_mapeado_16QAM_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 814.645 ; gain = 0.109
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pbartolome/OneDrive - Universidad de Alcala/Todo/16_QAM_Transmissor/QAM_ZP/QAM_ZP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mapeado_16QAM_behav -key {Behavioral:sim_1:Functional:tb_mapeado_16QAM} -tclbatch {tb_mapeado_16QAM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/Paula/OneDrive' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 825.770 ; gain = 11.660
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 19:40:24 2023...
