Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/cad_code/project_phase_1/SCC_tb_isim_beh.exe -prj E:/cad_code/project_phase_1/SCC_tb_beh.prj work.SCC_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/cad_code/project_phase_1/slt2.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/signext.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/Registerfile.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/PCcontrol.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/mux2.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/ALU.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/adder.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/PCmemory.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/Memory.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/Datapath.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/Control.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/SCC.v" into library work
Analyzing Verilog file "E:/cad_code/project_phase_1/SCC_tb.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PCmemory
Compiling module Control
Compiling module Memory
Compiling module PCcontrol
Compiling module FA
Compiling module adder_default
Compiling module slt2
Compiling module mux2
Compiling module Registerfile
Compiling module mux2(n=5)
Compiling module ALU
Compiling module signext
Compiling module Datapath
Compiling module SCC
Compiling module SCC_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable E:/cad_code/project_phase_1/SCC_tb_isim_beh.exe
Fuse Memory Usage: 28136 KB
Fuse CPU Usage: 515 ms
