<dec f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='355' type='unsigned int llvm::FastISel::fastEmit_rr(llvm::MVT VT, llvm::MVT RetVT, unsigned int Opcode, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='572' u='c' c='_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='659' u='c' c='_ZN4llvm8FastISel19selectGetElementPtrEPKNS_4UserE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1891' ll='1895' type='unsigned int llvm::FastISel::fastEmit_rr(llvm::MVT , llvm::MVT , unsigned int , unsigned int , bool , unsigned int , bool )'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1955' u='c' c='_ZN4llvm8FastISel12fastEmit_ri_ENS_3MVTEjjbmS1_'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1891'>/*Op0*/</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='353'>/// This method is called by target-independent code to request that an
  /// instruction with the given type, opcode, and register operands be emitted.</doc>
<ovr f='llvm/build/lib/Target/AArch64/AArch64GenFastISel.inc' l='10712' c='_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
<ovr f='llvm/build/lib/Target/ARM/ARMGenFastISel.inc' l='5896' c='_ZN12_GLOBAL__N_111ARMFastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
<ovr f='llvm/build/lib/Target/Mips/MipsGenFastISel.inc' l='3404' c='_ZN12_GLOBAL__N_112MipsFastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
<ovr f='llvm/build/lib/Target/PowerPC/PPCGenFastISel.inc' l='4760' c='_ZN12_GLOBAL__N_111PPCFastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
<ovr f='llvm/build/lib/Target/WebAssembly/WebAssemblyGenFastISel.inc' l='2014' c='_ZN12_GLOBAL__N_119WebAssemblyFastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
<ovr f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='15240' c='_ZN12_GLOBAL__N_111X86FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
