TimeQuest Timing Analyzer report for face_blur
Fri Jul 10 16:09:54 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'iCLK'
 13. Slow 1200mV 85C Model Hold: 'iCLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'iCLK'
 22. Slow 1200mV 0C Model Hold: 'iCLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'iCLK'
 30. Fast 1200mV 0C Model Hold: 'iCLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; face_blur                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE55F23C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 96.02 MHz ; 96.02 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -9.414 ; -3953.557          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.353 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; iCLK  ; -3.000 ; -1193.088                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.414 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.242      ; 10.684     ;
; -9.414 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.242      ; 10.684     ;
; -9.412 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.247      ; 10.687     ;
; -9.356 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 10.593     ;
; -9.356 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 10.593     ;
; -9.355 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.232      ; 10.615     ;
; -9.355 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.232      ; 10.615     ;
; -9.354 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.214      ; 10.596     ;
; -9.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.237      ; 10.618     ;
; -9.351 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.236      ; 10.615     ;
; -9.351 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.236      ; 10.615     ;
; -9.349 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.241      ; 10.618     ;
; -9.337 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.205      ; 10.570     ;
; -9.337 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.205      ; 10.570     ;
; -9.335 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.210      ; 10.573     ;
; -9.332 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.185      ; 10.545     ;
; -9.332 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.185      ; 10.545     ;
; -9.332 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.240      ; 10.600     ;
; -9.332 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.240      ; 10.600     ;
; -9.330 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.190      ; 10.548     ;
; -9.330 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.245      ; 10.603     ;
; -9.319 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 10.556     ;
; -9.316 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.220      ; 10.564     ;
; -9.316 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.220      ; 10.564     ;
; -9.314 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.225      ; 10.567     ;
; -9.310 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.236      ; 10.574     ;
; -9.310 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.236      ; 10.574     ;
; -9.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.241      ; 10.577     ;
; -9.298 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.240      ; 10.566     ;
; -9.298 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.240      ; 10.566     ;
; -9.296 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.222      ; 10.546     ;
; -9.296 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.245      ; 10.569     ;
; -9.293 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.229      ; 10.550     ;
; -9.291 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.225      ; 10.544     ;
; -9.290 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.192      ; 10.510     ;
; -9.290 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.192      ; 10.510     ;
; -9.288 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.197      ; 10.513     ;
; -9.283 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 10.518     ;
; -9.278 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.197      ; 10.503     ;
; -9.278 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.197      ; 10.503     ;
; -9.276 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.202      ; 10.506     ;
; -9.274 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 10.509     ;
; -9.274 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 10.509     ;
; -9.273 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.230      ; 10.531     ;
; -9.273 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.230      ; 10.531     ;
; -9.273 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.240      ; 10.541     ;
; -9.273 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.240      ; 10.541     ;
; -9.272 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.213      ; 10.513     ;
; -9.272 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.197      ; 10.497     ;
; -9.272 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.197      ; 10.497     ;
; -9.272 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.213      ; 10.513     ;
; -9.272 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.212      ; 10.512     ;
; -9.271 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.235      ; 10.534     ;
; -9.271 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 10.506     ;
; -9.271 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.245      ; 10.544     ;
; -9.270 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.202      ; 10.500     ;
; -9.270 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.218      ; 10.516     ;
; -9.269 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.234      ; 10.531     ;
; -9.269 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.234      ; 10.531     ;
; -9.268 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.245      ; 10.541     ;
; -9.267 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.242      ; 10.537     ;
; -9.267 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.242      ; 10.537     ;
; -9.267 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.239      ; 10.534     ;
; -9.265 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.220      ; 10.513     ;
; -9.265 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.247      ; 10.540     ;
; -9.263 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.242      ; 10.533     ;
; -9.263 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.242      ; 10.533     ;
; -9.261 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.247      ; 10.536     ;
; -9.260 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.220      ; 10.508     ;
; -9.259 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 10.494     ;
; -9.257 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.226      ; 10.511     ;
; -9.257 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.512     ;
; -9.256 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.192      ; 10.476     ;
; -9.255 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.203      ; 10.486     ;
; -9.255 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.203      ; 10.486     ;
; -9.255 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.223      ; 10.506     ;
; -9.254 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.245      ; 10.527     ;
; -9.253 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.220      ; 10.501     ;
; -9.253 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.218      ; 10.499     ;
; -9.253 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.218      ; 10.499     ;
; -9.253 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.208      ; 10.489     ;
; -9.252 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.250      ; 10.530     ;
; -9.251 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.223      ; 10.502     ;
; -9.251 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.225      ; 10.504     ;
; -9.251 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.247      ; 10.526     ;
; -9.250 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.183      ; 10.461     ;
; -9.250 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.183      ; 10.461     ;
; -9.248 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.188      ; 10.464     ;
; -9.248 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.220      ; 10.496     ;
; -9.245 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.227      ; 10.500     ;
; -9.243 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.223      ; 10.494     ;
; -9.242 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.255      ; 10.525     ;
; -9.242 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.255      ; 10.525     ;
; -9.241 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.257      ; 10.526     ;
; -9.241 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.257      ; 10.526     ;
; -9.240 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.212      ; 10.480     ;
; -9.240 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.212      ; 10.480     ;
; -9.240 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.260      ; 10.528     ;
; -9.240 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 10.475     ;
; -9.240 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 10.475     ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                            ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[4]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[4]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[7]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[7]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[8]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[8]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[9]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[9]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[0]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[0]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[9]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[9]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[7]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[7]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[4]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[4]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[2]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[2]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[1]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[1]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[3]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[3]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[5]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[5]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[6]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[6]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.353 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[8]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[8]                 ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.577      ;
; 0.354 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0]                 ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3]                 ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.577      ;
; 0.393 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[16] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[16] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.617      ;
; 0.394 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[16]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[16]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.617      ;
; 0.396 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.619      ;
; 0.404 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.10  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.628      ;
; 0.427 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.651      ;
; 0.428 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.652      ;
; 0.429 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.653      ;
; 0.469 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.01    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.693      ;
; 0.470 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.01  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.694      ;
; 0.559 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.783      ;
; 0.560 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.783      ;
; 0.560 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.784      ;
; 0.561 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.784      ;
; 0.564 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.787      ;
; 0.564 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.787      ;
; 0.564 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.788      ;
; 0.567 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.01  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.791      ;
; 0.569 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.793      ;
; 0.570 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[2]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[2]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.793      ;
; 0.571 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.795      ;
; 0.571 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.795      ;
; 0.572 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.795      ;
; 0.572 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.795      ;
; 0.573 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.797      ;
; 0.573 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.797      ;
; 0.574 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[14] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[14] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.798      ;
; 0.574 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.798      ;
; 0.574 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.797      ;
; 0.574 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.797      ;
; 0.575 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.799      ;
; 0.575 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.798      ;
; 0.575 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.799      ;
; 0.576 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[1]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[1]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.799      ;
; 0.576 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.800      ;
; 0.576 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.799      ;
; 0.577 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.800      ;
; 0.578 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.801      ;
; 0.580 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.804      ;
; 0.582 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.805      ;
; 0.585 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[0]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[0]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.809      ;
; 0.590 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.814      ;
; 0.593 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.001             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.816      ;
; 0.597 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[0]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[0]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.820      ;
; 0.604 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.827      ;
; 0.609 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.833      ;
; 0.613 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.837      ;
; 0.615 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.839      ;
; 0.616 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.01    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.840      ;
; 0.634 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.857      ;
; 0.693 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.917      ;
; 0.711 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.934      ;
; 0.740 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.963      ;
; 0.743 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.967      ;
; 0.748 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 0.972      ;
; 0.774 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.001             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.997      ;
; 0.807 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.10  ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.031      ;
; 0.816 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 1.039      ;
; 0.834 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.058      ;
; 0.835 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 1.058      ;
; 0.835 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.059      ;
; 0.836 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 1.059      ;
; 0.838 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.062      ;
; 0.846 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.070      ;
; 0.847 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.071      ;
; 0.847 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 1.070      ;
; 0.848 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.072      ;
; 0.848 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 1.070      ;
; 0.848 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 1.070      ;
; 0.848 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 1.071      ;
; 0.850 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[16] ; iCLK         ; iCLK        ; 0.000        ; 0.067      ; 1.074      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 107.22 MHz ; 107.22 MHz      ; iCLK       ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -8.327 ; -3476.855         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.307 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; iCLK  ; -3.000 ; -1193.088                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                           ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.327 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.556      ;
; -8.327 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.556      ;
; -8.326 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.213      ; 9.559      ;
; -8.258 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.484      ;
; -8.258 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.484      ;
; -8.257 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.210      ; 9.487      ;
; -8.254 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.191      ; 9.465      ;
; -8.253 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.194      ; 9.467      ;
; -8.251 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.202      ; 9.473      ;
; -8.251 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.181      ; 9.452      ;
; -8.251 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.202      ; 9.473      ;
; -8.251 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.181      ; 9.452      ;
; -8.250 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.476      ;
; -8.250 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.185      ; 9.455      ;
; -8.250 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.183      ; 9.453      ;
; -8.250 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.476      ;
; -8.250 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.476      ;
; -8.249 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.210      ; 9.479      ;
; -8.246 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.197      ; 9.463      ;
; -8.241 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.179      ; 9.440      ;
; -8.241 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.179      ; 9.440      ;
; -8.241 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.196      ; 9.457      ;
; -8.240 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.183      ; 9.443      ;
; -8.234 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.164      ; 9.418      ;
; -8.233 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.160      ; 9.413      ;
; -8.233 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.160      ; 9.413      ;
; -8.232 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.164      ; 9.416      ;
; -8.224 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.188      ; 9.432      ;
; -8.223 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.191      ; 9.434      ;
; -8.220 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.180      ; 9.420      ;
; -8.218 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.444      ;
; -8.218 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.444      ;
; -8.217 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.212      ; 9.449      ;
; -8.217 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.186      ; 9.423      ;
; -8.217 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.210      ; 9.447      ;
; -8.216 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.194      ; 9.430      ;
; -8.214 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.216      ; 9.450      ;
; -8.211 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.193      ; 9.424      ;
; -8.210 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.189      ; 9.419      ;
; -8.209 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.192      ; 9.421      ;
; -8.206 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.181      ; 9.407      ;
; -8.204 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a1~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.188      ; 9.412      ;
; -8.204 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.161      ; 9.385      ;
; -8.203 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.191      ; 9.414      ;
; -8.202 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.195      ; 9.417      ;
; -8.200 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.180      ; 9.400      ;
; -8.200 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.199      ; 9.419      ;
; -8.199 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.172      ; 9.391      ;
; -8.199 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.172      ; 9.391      ;
; -8.198 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a99~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.176      ; 9.394      ;
; -8.197 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.171      ; 9.388      ;
; -8.197 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.171      ; 9.388      ;
; -8.197 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.194      ; 9.411      ;
; -8.196 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.175      ; 9.391      ;
; -8.196 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a29~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.194      ; 9.410      ;
; -8.196 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 9.423      ;
; -8.196 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 9.423      ;
; -8.195 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.211      ; 9.426      ;
; -8.193 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.164      ; 9.377      ;
; -8.193 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.164      ; 9.377      ;
; -8.193 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a55~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.168      ; 9.381      ;
; -8.191 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a53~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.193      ; 9.404      ;
; -8.190 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.162      ; 9.372      ;
; -8.188 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.417      ;
; -8.188 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.417      ;
; -8.187 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.413      ;
; -8.187 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.206      ; 9.413      ;
; -8.187 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.213      ; 9.420      ;
; -8.187 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.416      ;
; -8.187 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.183      ; 9.390      ;
; -8.186 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.210      ; 9.416      ;
; -8.186 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.200      ; 9.406      ;
; -8.185 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.179      ; 9.384      ;
; -8.185 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.179      ; 9.384      ;
; -8.185 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.183      ; 9.388      ;
; -8.185 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.414      ;
; -8.185 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.414      ;
; -8.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a96~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.161      ; 9.365      ;
; -8.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.213      ; 9.417      ;
; -8.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.213      ; 9.417      ;
; -8.181 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.203      ; 9.404      ;
; -8.181 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.203      ; 9.404      ;
; -8.180 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.207      ; 9.407      ;
; -8.180 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.199      ; 9.399      ;
; -8.176 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.186      ; 9.382      ;
; -8.175 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.190      ; 9.385      ;
; -8.174 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.191      ; 9.385      ;
; -8.174 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.191      ; 9.385      ;
; -8.174 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.199      ; 9.393      ;
; -8.174 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.178      ; 9.372      ;
; -8.174 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.178      ; 9.372      ;
; -8.173 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a100~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.195      ; 9.388      ;
; -8.173 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.203      ; 9.396      ;
; -8.173 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.182      ; 9.375      ;
; -8.173 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.210      ; 9.403      ;
; -8.173 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.184      ; 9.377      ;
; -8.170 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.214      ; 9.404      ;
; -8.168 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a78~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.222      ; 9.410      ;
; -8.167 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.209      ; 9.396      ;
; -8.167 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.183      ; 9.370      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                             ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.307 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[8]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[8]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[9]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[9]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[0]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[0]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[9]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[9]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[2]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[2]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[1]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[1]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[3]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[3]                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.307 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[4]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[4]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[7]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[7]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[7]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[7]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[4]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[4]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[5]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[5]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[6]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[6]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[8]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[8]                 ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.511      ;
; 0.350 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[16] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[16] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.553      ;
; 0.350 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[16]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[16]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.553      ;
; 0.351 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.555      ;
; 0.368 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.10  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.571      ;
; 0.376 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.579      ;
; 0.377 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.580      ;
; 0.385 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.588      ;
; 0.417 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.01    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.620      ;
; 0.418 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.01  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.621      ;
; 0.501 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.704      ;
; 0.501 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.704      ;
; 0.501 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.704      ;
; 0.502 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.705      ;
; 0.505 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.708      ;
; 0.505 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.708      ;
; 0.506 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.709      ;
; 0.511 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.01  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.714      ;
; 0.512 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[2]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[2]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.715      ;
; 0.512 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.715      ;
; 0.512 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.715      ;
; 0.512 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.715      ;
; 0.513 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.716      ;
; 0.513 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.716      ;
; 0.514 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.717      ;
; 0.514 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.717      ;
; 0.516 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[14] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[14] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.719      ;
; 0.516 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[1]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[1]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.719      ;
; 0.516 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.719      ;
; 0.516 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.719      ;
; 0.516 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.719      ;
; 0.517 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.720      ;
; 0.517 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.720      ;
; 0.517 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.720      ;
; 0.518 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.721      ;
; 0.518 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.721      ;
; 0.518 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.721      ;
; 0.518 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.721      ;
; 0.522 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.725      ;
; 0.522 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[0]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[0]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.725      ;
; 0.523 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.726      ;
; 0.530 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.001             ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.734      ;
; 0.530 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.733      ;
; 0.535 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[0]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[0]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.738      ;
; 0.539 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.743      ;
; 0.545 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.748      ;
; 0.549 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.752      ;
; 0.552 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.755      ;
; 0.552 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.01    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.755      ;
; 0.568 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.771      ;
; 0.636 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.839      ;
; 0.638 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.841      ;
; 0.662 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.865      ;
; 0.675 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.879      ;
; 0.684 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.887      ;
; 0.701 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.001             ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 0.905      ;
; 0.729 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.932      ;
; 0.731 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.10  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.934      ;
; 0.745 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.948      ;
; 0.745 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.948      ;
; 0.745 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.948      ;
; 0.746 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.949      ;
; 0.746 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.949      ;
; 0.754 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.957      ;
; 0.754 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.957      ;
; 0.755 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.958      ;
; 0.755 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[0]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.958      ;
; 0.757 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 0.959      ;
; 0.757 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 0.959      ;
; 0.757 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.960      ;
; 0.757 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 0.960      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -4.926 ; -1954.280         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.183 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; iCLK  ; -3.000 ; -659.106                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                           ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.926 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.128      ; 6.063      ;
; -4.926 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.128      ; 6.063      ;
; -4.924 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.131      ; 6.064      ;
; -4.910 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.108      ; 6.027      ;
; -4.907 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.124      ; 6.040      ;
; -4.907 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.124      ; 6.040      ;
; -4.905 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.127      ; 6.041      ;
; -4.904 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.117      ; 6.030      ;
; -4.904 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.117      ; 6.030      ;
; -4.902 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.120      ; 6.031      ;
; -4.900 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.121      ; 6.030      ;
; -4.900 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.121      ; 6.030      ;
; -4.898 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.124      ; 6.031      ;
; -4.881 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.101      ; 5.991      ;
; -4.881 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.101      ; 5.991      ;
; -4.879 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.104      ; 5.992      ;
; -4.879 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.127      ; 6.015      ;
; -4.879 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.127      ; 6.015      ;
; -4.877 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.130      ; 6.016      ;
; -4.874 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.127      ; 6.010      ;
; -4.874 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.127      ; 6.010      ;
; -4.872 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.130      ; 6.011      ;
; -4.870 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a74~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.135      ; 6.014      ;
; -4.869 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.106      ; 5.984      ;
; -4.867 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.127      ; 6.003      ;
; -4.867 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.127      ; 6.003      ;
; -4.866 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.021      ;
; -4.866 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.021      ;
; -4.865 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.130      ; 6.004      ;
; -4.864 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a79~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.149      ; 6.022      ;
; -4.863 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.107      ; 5.979      ;
; -4.861 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.143      ; 6.013      ;
; -4.861 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.143      ; 6.013      ;
; -4.860 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.992      ;
; -4.860 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.992      ;
; -4.859 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a76~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.146      ; 6.014      ;
; -4.858 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.107      ; 5.974      ;
; -4.858 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.126      ; 5.993      ;
; -4.857 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.107      ; 5.973      ;
; -4.857 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.107      ; 5.973      ;
; -4.855 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a103~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.110      ; 5.974      ;
; -4.855 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.987      ;
; -4.855 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.987      ;
; -4.853 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.126      ; 5.988      ;
; -4.853 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.120      ; 5.982      ;
; -4.853 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.120      ; 5.982      ;
; -4.852 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.977      ;
; -4.852 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.977      ;
; -4.851 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.085      ; 5.945      ;
; -4.851 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.085      ; 5.945      ;
; -4.851 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a168~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.107      ; 5.967      ;
; -4.851 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.983      ;
; -4.850 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.119      ; 5.978      ;
; -4.849 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a27~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.112      ; 5.970      ;
; -4.849 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a101~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.088      ; 5.946      ;
; -4.849 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a27~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.112      ; 5.970      ;
; -4.848 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a77~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.138      ; 5.995      ;
; -4.848 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a77~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.138      ; 5.995      ;
; -4.848 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.980      ;
; -4.848 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.980      ;
; -4.848 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.120      ; 5.977      ;
; -4.848 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.120      ; 5.977      ;
; -4.847 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a27~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.115      ; 5.971      ;
; -4.846 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a77~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.141      ; 5.996      ;
; -4.846 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a147~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.126      ; 5.981      ;
; -4.846 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.978      ;
; -4.841 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.120      ; 5.970      ;
; -4.841 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.120      ; 5.970      ;
; -4.839 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.111      ; 5.959      ;
; -4.839 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.111      ; 5.959      ;
; -4.839 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a149~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.123      ; 5.971      ;
; -4.837 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a175~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.114      ; 5.960      ;
; -4.832 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.104      ; 5.945      ;
; -4.832 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.104      ; 5.945      ;
; -4.832 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a6~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.957      ;
; -4.830 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a102~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.107      ; 5.946      ;
; -4.829 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a5~porta_we_reg          ; iCLK         ; iCLK        ; 1.000        ; 0.119      ; 5.957      ;
; -4.829 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_address_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.100      ; 5.938      ;
; -4.829 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.100      ; 5.938      ;
; -4.828 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.128      ; 5.965      ;
; -4.828 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.128      ; 5.965      ;
; -4.827 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_datain_reg0    ; iCLK         ; iCLK        ; 1.000        ; 0.103      ; 5.939      ;
; -4.827 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.952      ;
; -4.827 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.952      ;
; -4.826 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.131      ; 5.966      ;
; -4.825 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.119      ; 5.953      ;
; -4.825 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_address_reg0 ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.950      ;
; -4.825 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_we_reg       ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.950      ;
; -4.825 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.128      ; 5.962      ;
; -4.825 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.128      ; 5.962      ;
; -4.824 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.113      ; 5.946      ;
; -4.824 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.113      ; 5.946      ;
; -4.823 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a78~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.140      ; 5.972      ;
; -4.823 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[2] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a170~porta_datain_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.119      ; 5.951      ;
; -4.823 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a144~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.131      ; 5.963      ;
; -4.822 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a73~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.129      ; 5.960      ;
; -4.822 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a24~porta_datain_reg0   ; iCLK         ; iCLK        ; 1.000        ; 0.116      ; 5.947      ;
; -4.822 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a73~porta_we_reg        ; iCLK         ; iCLK        ; 1.000        ; 0.129      ; 5.960      ;
; -4.822 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0] ; ram2:u1_data|ram1:ram1_high|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a0~porta_we_reg         ; iCLK         ; iCLK        ; 1.000        ; 0.105      ; 5.936      ;
; -4.821 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1] ; ram2:u1_data|ram1:ram1_low|altsyncram:altsyncram_component|altsyncram_rkf1:auto_generated|ram_block1a146~porta_address_reg0  ; iCLK         ; iCLK        ; 1.000        ; 0.131      ; 5.961      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                             ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[8]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[8]                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[9]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[9]                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[0]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[6]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[1]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[3]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[4]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[4]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[5]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[7]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|row[7]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[0]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[0]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[9]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[9]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[7]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[7]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[4]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[4]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[2]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[2]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[1]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[1]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[3]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[3]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[5]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[5]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[6]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[6]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[8]                 ; data_ctrl:data_ctrl_inst|blur:blur_inst|col[8]                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.206 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[16] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[16] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.329      ;
; 0.206 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[16]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[16]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.329      ;
; 0.212 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.336      ;
; 0.213 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.10  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.336      ;
; 0.227 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.350      ;
; 0.229 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.352      ;
; 0.233 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.356      ;
; 0.250 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.01    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.373      ;
; 0.251 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.01  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.374      ;
; 0.297 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.421      ;
; 0.298 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.421      ;
; 0.300 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.423      ;
; 0.300 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.423      ;
; 0.302 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.01  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[2]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[2]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.427      ;
; 0.306 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[14] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[14] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[1]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[1]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[15] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.431      ;
; 0.309 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.432      ;
; 0.310 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[13] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.433      ;
; 0.312 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[0]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[0]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.435      ;
; 0.315 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.001             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.439      ;
; 0.316 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.439      ;
; 0.318 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[0]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[0]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.442      ;
; 0.323 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.000             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.447      ;
; 0.328 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.00  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.451      ;
; 0.330 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[0]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.453      ;
; 0.332 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.01    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.455      ;
; 0.336 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[1]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[3]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.459      ;
; 0.344 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[13]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.467      ;
; 0.367 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.490      ;
; 0.385 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[14]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.508      ;
; 0.391 ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.010             ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.011             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.515      ;
; 0.397 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[0]       ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.00    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.520      ;
; 0.406 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[2]       ; data_ctrl:data_ctrl_inst|blur:blur_inst|STATUS.001             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.530      ;
; 0.408 ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|STATUS[2]    ; data_ctrl:data_ctrl_inst|flow_ctrl:flow_ctrl_inst|ena[1]       ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.531      ;
; 0.436 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|STATUS.10  ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.559      ;
; 0.439 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[15]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|STATUS.10    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.562      ;
; 0.446 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[5]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.570      ;
; 0.447 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[3]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[4]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.571      ;
; 0.447 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[5]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[6]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.570      ;
; 0.449 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[3]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[4]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.572      ;
; 0.454 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[8]  ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[7]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[8]     ; iCLK         ; iCLK        ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[9]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[10] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[9]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[10]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[11]    ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[12]    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[11] ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[12] ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[1]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[2]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[6]  ; data_ctrl:data_ctrl_inst|output_jpg:output_jpg_inst|iAddrA[7]  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.580      ;
; 0.456 ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[1]     ; data_ctrl:data_ctrl_inst|read_data:read_data_inst|iAddr[2]     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.579      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.414    ; 0.183 ; N/A      ; N/A     ; -3.000              ;
;  iCLK            ; -9.414    ; 0.183 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3953.557 ; 0.0   ; 0.0      ; 0.0     ; -1193.088           ;
;  iCLK            ; -3953.557 ; 0.000 ; N/A      ; N/A     ; -1193.088           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDVAL         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDATA[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iDATA[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDATA[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST_N                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iDVAL                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDVAL         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDVAL         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; oDATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDVAL         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oDATA[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oDATA[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 5824944  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 5824944  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 78    ; 78   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 373   ; 373  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; iDVAL      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST_N     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oDATA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDVAL       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; iDVAL      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST_N     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oDATA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDATA[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDVAL       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Fri Jul 10 16:09:50 2020
Info: Command: quartus_sta face_blur -c face_blur
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'face_blur.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iCLK iCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.414           -3953.557 iCLK 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1193.088 iCLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.327           -3476.855 iCLK 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1193.088 iCLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.926           -1954.280 iCLK 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -659.106 iCLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Fri Jul 10 16:09:54 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


