{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714475973206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714475973212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 05:19:33 2024 " "Processing started: Tue Apr 30 05:19:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714475973212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475973212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475973212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714475973474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714475973474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut files/gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "Gumnut Files/gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut files/gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "Gumnut Files/gumnut_with_mem-struct.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "Gumnut Files/gumnut_with_mem.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut files/gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "Gumnut Files/gumnut_defs.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "Gumnut Files/gumnut_defs.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "Gumnut Files/gumnut.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Gumnut Files/data_mem.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/test.v 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "Gumnut Files/test.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "Gumnut Files/inst_mem.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/spi_pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/spi_pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll " "Found entity 1: spi_pll" {  } { { "Accelerometer Files/spi_pll_bb.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_pll_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "Accelerometer Files/spi_ee_config.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "Accelerometer Files/spi_param.h" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714475979986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "Accelerometer Files/spi_controller.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "Accelerometer Files/reset_delay.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "Accelerometer Files/led_driver.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "Accelerometer Files/led_driver.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavior " "Found design unit 1: debounce-Behavior" {  } { { "debounce.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/debounce.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accelerometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accelerometer-Structural " "Found design unit 1: accelerometer-Structural" {  } { { "accelerometer.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""} { "Info" "ISGN_ENTITY_NAME" "1 accelerometer " "Found entity 1: accelerometer" {  } { { "accelerometer.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_BCDTo7Seg-Dataflow " "Found design unit 1: Decoder_BCDTo7Seg-Dataflow" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_BCDTo7Seg " "Found entity 1: Decoder_BCDTo7Seg" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-Structural " "Found design unit 1: interface-Structural" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714475979998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475979998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_ack_i Interface.vhd(122) " "VHDL Signal Declaration warning at Interface.vhd(122): used implicit default value for signal \"port_ack_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req Interface.vhd(125) " "VHDL Signal Declaration warning at Interface.vhd(125): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack Interface.vhd(125) " "Verilog HDL or VHDL warning at Interface.vhd(125): object \"int_ack\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset_n_de10 Interface.vhd(129) " "VHDL Signal Declaration warning at Interface.vhd(129): used explicit default value for signal \"reset_n_de10\" because signal was never assigned a value" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_busy_de10 Interface.vhd(132) " "Verilog HDL or VHDL warning at Interface.vhd(132): object \"rx_busy_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_error_de10 Interface.vhd(133) " "Verilog HDL or VHDL warning at Interface.vhd(133): object \"rx_error_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_de10 Interface.vhd(134) " "Verilog HDL or VHDL warning at Interface.vhd(134): object \"rx_data_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_busy_de10 Interface.vhd(135) " "Verilog HDL or VHDL warning at Interface.vhd(135): object \"tx_busy_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 "|Interface"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[7\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[7\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Interface.vhd(263) " "Constant driver at Interface.vhd(263)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 263 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[6\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[6\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[5\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[5\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[4\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[4\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[3\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[3\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[2\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[2\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[1\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[1\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "port_dat_i\[0\] Interface.vhd(282) " "Can't resolve multiple constant drivers for net \"port_dat_i\[0\]\" at Interface.vhd(282)" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 282 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714475980034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/gumnut_with_mem.map.smsg " "Generated suppressed messages file C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/gumnut_with_mem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714475980130 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 05:19:40 2024 " "Processing ended: Tue Apr 30 05:19:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714475980130 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714475980130 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714475980130 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980130 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714475980706 ""}
