
                    Nyquest Technology Co., Ltd.

NYASM 2.42

    ADDR  OPCODE/VALUE              LINE   TAG  SOURCE                   STATEMENT    

                                    1-    1     ;--------------------------------------------------------
                                    1-    2     ; File Created by SDCC : free open source ISO C Compiler 
                                    1-    3     ; Version 4.2.2 #0 (MSVC)
                                    1-    4     ;--------------------------------------------------------
                                    1-    5     ; NY8A port
                                    1-    6     ;--------------------------------------------------------
                                    1-    7     	.file	"main.c"
                                    1-    8     	list	p=NY8A054E,c=on
                                    1-    9     	#include "ny8a054e.inc"
                                    2-    1     #include "common.inc"
                                    3-    1     ;; header file for 8 bit series assembly -*- mode:asm; coding:utf-8; -*-
                                    3-    2     ;; author    Ting
                                    3-    3     ;; date      2020-12-24
                                    3-    4     ;;
                                    3-    5     ;; # constant definition
                                    3-    6     ;;
                                    3-    7     ;; ## instruction result store destination
                                    3-    8     ;;  - W: the result is stored in the ACC.
                                    3-    9     ;;  - F: the result is stored back in register.
                                    3-   10     ;; ## flag name in STATUS register
                                    3-   11     ;;  - C, DC, Z
                                    3-   12     ;;
                                    3-   13     ;; # macro define
                                    3-   14     ;;
                                    3-   15     ;; ## RETURN, used by C compiler, end of function
                                    3-   16     ;; ## PAGESEL, empty macro, maybe used by C compiler (bug?)
                                    3-   17     ;; ## BANKSEL, replace by .banksel pseudo command, empty if disable bank.
                                    3-   18     ;; ## MGOTO, replace by LGOTO (ic<=2K word) or FGOTO (ic>2K word)
                                    3-   19     ;; ## MCALL, same as above
                                    3-   20     ;;
                                    3-   21     W       EQU 0
                                    3-   21     ;W = 0
                                    3-   22     F       EQU 1
                                    3-   22     ;F = 1
                                    3-   23     C		EQU	0
                                    3-   23     ;C = 0
                                    3-   24     DC		EQU	1
                                    3-   24     ;DC = 1
                                    3-   25     Z		EQU	2
                                    3-   25     ;Z = 2
                                    3-   28     ;; common register for all series
                                    3-   29     INDF    EQU 0x00
                                    3-   29     ;INDF = 0
                                    3-   30     PCL     EQU 0x02
                                    3-   30     ;PCL = 2
                                    3-   31     STATUS  EQU 0x03
                                    3-   31     ;STATUS = 3
                                    3-   32     FSR     EQU 0x04
                                    3-   32     ;FSR = 4
                                    3-   33     PCHBUF  EQU 0x0A
                                    3-   33     ;PCHBUF = 10
                                    1-   11     ;--------------------------------------------------------
                                    1-   12     ; external declarations
                                    1-   13     ;--------------------------------------------------------
                                    1-   14     	extern	_usart_send_string
                                    1-   15     	extern	_usart_send_byte
                                    1-   16     	extern	_usart_init
                                    1-   17     	extern	_send_ble_packet
                                    1-   18     	extern	_Check_Keydown
                                    1-   19     	extern	_set_PB_low
                                    1-   20     	extern	_set_PA_low
                                    1-   21     	extern	_key_init
                                    1-   22     	extern	_delay_40us
                                    1-   23     	extern	_delay_us
                                    1-   24     	extern	_delay_250ms
                                    1-   25     	extern	_delay_ms
                                    1-   26     	extern	_HS6230_Dump_RF_Register
                                    1-   27     	extern	_Enter_sleep
                                    1-   28     	extern	_HS6230_SendPack
                                    1-   29     	extern	_HS6230_wr_buffer
                                    1-   30     	extern	_HS6230_write_byte
                                    1-   31     	extern	_HS6230_read_byte
                                    1-   32     	extern	_HS6230_read_buffer
                                    1-   33     	extern	_HS6230_Bank_Switch
                                    1-   34     	extern	_HS6230_ModeSwitch
                                    1-   35     	extern	_HS6230_CE_Low
                                    1-   36     	extern	_HS6230_CE_High
                                    1-   37     	extern	_HS6230_Flush_Tx
                                    1-   38     	extern	_HS6230_Clear_All_Irq
                                    1-   39     	extern	_HS6230_Init
                                    1-   40     	extern	_HS6230_Soft_Rst
                                    1-   41     	extern	_SPI_ReadByte
                                    1-   42     	extern	_SPI_SendByte
                                    1-   43     	extern	_RF_softSPI_Init
                                    1-   44     	extern	_RF_Init
                                    1-   45     	extern	_RF_wr_cmd
                                    1-   46     	extern	_RF_write_byte
                                    1-   47     	extern	_RF_wr_buffer
                                    1-   48     	extern	_RF_Write_Ack_Payload
                                    1-   49     	extern	_RF_spi_wrd
                                    1-   50     	extern	_RF_Soft_Rst
                                    1-   51     	extern	_RF_SendPack
                                    1-   52     	extern	_RF_ReceivePack
                                    1-   53     	extern	_RF_Read_Status
                                    1-   54     	extern	_RF_read_byte
                                    1-   55     	extern	_RF_read_buffer
                                    1-   56     	extern	_RF_Operation
                                    1-   57     	extern	_RF_ModeSwitch
                                    1-   58     	extern	_RF_Get_RSSI
                                    1-   59     	extern	_RF_Get_Chip_ID
                                    1-   60     	extern	_RF_Flush_Tx
                                    1-   61     	extern	_RF_Flush_Rx
                                    1-   62     	extern	_RF_Configure_Reg
                                    1-   63     	extern	_RF_Clear_All_Irq
                                    1-   64     	extern	_RF_Change_Pwr
                                    1-   65     	extern	_RF_Change_CH
                                    1-   66     	extern	_RF_ChangeAddr_Reg
                                    1-   67     	extern	_RF_CE_Low
                                    1-   68     	extern	_RF_CE_High_Pulse
                                    1-   69     	extern	_RF_CE_High
                                    1-   70     	extern	_RF_Bank_Switch
                                    1-   71     	extern	_clear_ram
                                    1-   72     	extern	_multi_16b
                                    1-   73     	extern	_T0MD
                                    1-   74     	extern	_PCON1
                                    1-   75     	extern	_CMPCR
                                    1-   76     	extern	_BODCON
                                    1-   77     	extern	_PS0CV
                                    1-   78     	extern	_APHCON
                                    1-   79     	extern	_IOSTB
                                    1-   80     	extern	_IOSTA
                                    1-   81     	extern	_PWM5RH
                                    1-   82     	extern	_PWM5DUTY
                                    1-   83     	extern	_P5CR1
                                    1-   84     	extern	_PWM4DUTY
                                    1-   85     	extern	_P4CR1
                                    1-   86     	extern	_PS3CV
                                    1-   87     	extern	_PWM3DUTY
                                    1-   88     	extern	_T3CR2
                                    1-   89     	extern	_T3CR1
                                    1-   90     	extern	_TMR3
                                    1-   91     	extern	_OSCCR
                                    1-   92     	extern	_PWM2DUTY
                                    1-   93     	extern	_P2CR1
                                    1-   94     	extern	_TBHD
                                    1-   95     	extern	_TBHP
                                    1-   96     	extern	_IRCR
                                    1-   97     	extern	_BZ1CR
                                    1-   98     	extern	_PS1CV
                                    1-   99     	extern	_PWM1DUTY
                                    1-  100     	extern	_T1CR2
                                    1-  101     	extern	_T1CR1
                                    1-  102     	extern	_TMR1
                                    1-  103     	extern	_TM34RH
                                    1-  104     	extern	_TMRH
                                    1-  105     	extern	_PCHBUF
                                    1-  106     	extern	_STATUS
                                    1-  107     	extern	_PCL
                                    1-  108     	extern	_TMR0
                                    1-  109     	extern	_SLEEP_STATUS
                                    1-  110     	extern	_INTE2bits
                                    1-  111     	extern	_RFCbits
                                    1-  112     	extern	_INTEDGbits
                                    1-  113     	extern	_AWUCONbits
                                    1-  114     	extern	_INTFbits
                                    1-  115     	extern	_INTEbits
                                    1-  116     	extern	_BPHCONbits
                                    1-  117     	extern	_ABPLCONbits
                                    1-  118     	extern	_BWUCONbits
                                    1-  119     	extern	_PCONbits
                                    1-  120     	extern	_PORTBbits
                                    1-  121     	extern	_PORTAbits
                                    1-  122     	extern	__nyc_ny8_startup
                                    1-  123     ;--------------------------------------------------------
                                    1-  124     ; global declarations
                                    1-  125     ;--------------------------------------------------------
                                    1-  126     	extern	_main
                                    1-  127     	extern	_wake_up_init
                                    1-  128     	extern	_timer_init
                                    1-  129     	extern	_isr_wake_up
                                    1-  130     	extern	_isr_sleep
                                    1-  131     	extern	_INTE2
                                    1-  132     	extern	_RFC
                                    1-  133     	extern	_INTEDG
                                    1-  134     	extern	_AWUCON
                                    1-  135     	extern	_INTF
                                    1-  136     	extern	_INTE
                                    1-  137     	extern	_BPHCON
                                    1-  138     	extern	_ABPLCON
                                    1-  139     	extern	_BWUCON
                                    1-  140     	extern	_PCON
                                    1-  141     	extern	_PORTB
                                    1-  142     	extern	_PORTA
                                    1-  143     	extern	_system_tick
                                    1-  145     	extern PSAVE
                                    1-  146     	extern SSAVE
                                    1-  147     	extern WSAVE
                                    1-  148     	extern STK12
                                    1-  149     	extern ___STK12
                                    1-  150     	extern STK11
                                    1-  151     	extern ___STK11
                                    1-  152     	extern STK10
                                    1-  153     	extern ___STK10
                                    1-  154     	extern STK09
                                    1-  155     	extern ___STK09
                                    1-  156     	extern STK08
                                    1-  157     	extern ___STK08
                                    1-  158     	extern STK07
                                    1-  159     	extern ___STK07
                                    1-  160     	extern STK06
                                    1-  161     	extern ___STK06
                                    1-  162     	extern STK05
                                    1-  163     	extern ___STK05
                                    1-  164     	extern STK04
                                    1-  165     	extern ___STK04
                                    1-  166     	extern STK03
                                    1-  167     	extern ___STK03
                                    1-  168     	extern STK02
                                    1-  169     	extern ___STK02
                                    1-  170     	extern STK01
                                    1-  171     	extern ___STK01
                                    1-  172     	extern STK00
                                    1-  173     	extern ___STK00
                                    1-  175     .segment "share_bank"
     0000                           1-  176     PSAVE:
                                    1-  177     	.res 1
                                    1-  178     .segment "share_bank"
     0000                           1-  179     SSAVE:
                                    1-  180     	.res 1
                                    1-  181     .segment "share_bank"
     0000                           1-  182     WSAVE:
                                    1-  183     	.res 1
                                    1-  184     .segment "share_bank"
     0000                           1-  185     ___STK12:
     0000                           1-  186     STK12:
                                    1-  187     	.res 1
                                    1-  188     .segment "share_bank"
     0000                           1-  189     ___STK11:
     0000                           1-  190     STK11:
                                    1-  191     	.res 1
                                    1-  192     .segment "share_bank"
     0000                           1-  193     ___STK10:
     0000                           1-  194     STK10:
                                    1-  195     	.res 1
                                    1-  196     .segment "share_bank"
     0000                           1-  197     ___STK09:
     0000                           1-  198     STK09:
                                    1-  199     	.res 1
                                    1-  200     .segment "share_bank"
     0000                           1-  201     ___STK08:
     0000                           1-  202     STK08:
                                    1-  203     	.res 1
                                    1-  204     .segment "share_bank"
     0000                           1-  205     ___STK07:
     0000                           1-  206     STK07:
                                    1-  207     	.res 1
                                    1-  208     .segment "share_bank"
     0000                           1-  209     ___STK06:
     0000                           1-  210     STK06:
                                    1-  211     	.res 1
                                    1-  212     .segment "share_bank"
     0000                           1-  213     ___STK05:
     0000                           1-  214     STK05:
                                    1-  215     	.res 1
                                    1-  216     .segment "share_bank"
     0000                           1-  217     ___STK04:
     0000                           1-  218     STK04:
                                    1-  219     	.res 1
                                    1-  220     .segment "share_bank"
     0000                           1-  221     ___STK03:
     0000                           1-  222     STK03:
                                    1-  223     	.res 1
                                    1-  224     .segment "share_bank"
     0000                           1-  225     ___STK02:
     0000                           1-  226     STK02:
                                    1-  227     	.res 1
                                    1-  228     .segment "share_bank"
     0000                           1-  229     ___STK01:
     0000                           1-  230     STK01:
                                    1-  231     	.res 1
                                    1-  232     .segment "share_bank"
     0000                           1-  233     ___STK00:
     0000                           1-  234     STK00:
                                    1-  235     	.res 1
                                    1-  237     ;--------------------------------------------------------
                                    1-  238     ; global definitions
                                    1-  239     ;--------------------------------------------------------
                                    1-  240     ;--------------------------------------------------------
                                    1-  241     ; absolute symbol definitions
                                    1-  242     ;--------------------------------------------------------
                                    1-  243     ;--------------------------------------------------------
                                    1-  244     ; compiler-defined variables
                                    1-  245     ;--------------------------------------------------------
                                    1-  246     .segment "uninit"
     0000                           1-  247     r0x1006:
                                    1-  248     	.res	1
                                    1-  249     .segment "uninit"
     0000                           1-  250     ___sdcc_saved_fsr:
                                    1-  251     	.res	1
                                    1-  253     .segment "uninit"
     0000                           1-  254     ___sdcc_saved_stk00:
                                    1-  255     	.res	1
                                    1-  257     .segment "uninit"
     0000                           1-  258     ___sdcc_saved_stk01:
                                    1-  259     	.res	1
                                    1-  261     ;--------------------------------------------------------
                                    1-  262     ; initialized data
                                    1-  263     ;--------------------------------------------------------
                                    1-  265     .segment "idata"
     0000                           1-  266     _system_tick:
     0000 0000                      1-  269     	dw	0x00	; 0
                                    1-  272     .segment "idata"
     0000                           1-  273     _isr_sleep_tick_1s_65536_60:
     0000 0000                      1-  276     	dw	0x00	; 0
                                    1-  279     .segment "idata"
     0000                           1-  280     _isr_sleep_tick_30s_65536_60:
     0000 0000                      1-  283     	dw	0x00	; 0
                                    1-  285     ;--------------------------------------------------------
                                    1-  286     ; initialized absolute data
                                    1-  287     ;--------------------------------------------------------
                                    1-  288     ;--------------------------------------------------------
                                    1-  289     ; overlayable items in internal ram 
                                    1-  290     ;--------------------------------------------------------
                                    1-  291     ;	udata_ovr
                                    1-  292     ;--------------------------------------------------------
                                    1-  293     ; reset vector 
                                    1-  294     ;--------------------------------------------------------
                                    1-  295     ORG	0x0000
     0000 3rrr                      1-  296     	LGOTO	__nyc_ny8_startup
                                    1-  297     ;--------------------------------------------------------
                                    1-  298     ; software interrupt and initialization code
                                    1-  299     ;--------------------------------------------------------
                                    1-  300     ORG 0x0001
                                    1-  301     	MGOTO	__sdcc_sw_interrupt
     0001 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  303     .segment "code"
     0000                           1-  304     __sdcc_sw_interrupt:
                                    1-  305     ;***
                                    1-  306     ;  pBlock Stats: dbName = U
                                    1-  307     ;***
                                    1-  308     ;2 compiler assigned registers:
                                    1-  309     ;   STK00
                                    1-  310     ;   STK01
                                    1-  311     ;; Starting pCode block
     0000                           1-  312     _isr_wake_up:
                                    1-  313     ; 0 exit points
                                    1-  314     	.line	40, "main.c"; 	void isr_wake_up() __interrupt(1)
     0000 00rr                      1-  315     	MOVAR	WSAVE
     0001 1503                      1-  316     	SWAPR	STATUS,W
     0002 0283                      1-  317     	CLRR	STATUS
     0003 00rr                      1-  318     	MOVAR	SSAVE
     0004 010A                      1-  319     	MOVR	PCHBUF,W
     0005 028A                      1-  320     	CLRR	PCHBUF
     0006 00rr                      1-  321     	MOVAR	PSAVE
     0007 0104                      1-  322     	MOVR	FSR,W
                                    1-  323     	BANKSEL	___sdcc_saved_fsr
     0008 rrrr                      3-  109 m1      .banksel ram_address
     0009 00rr                      1-  324     	MOVAR	___sdcc_saved_fsr
     000A 01rr                      1-  325     	MOVR	STK00,W
                                    1-  326     	BANKSEL	___sdcc_saved_stk00
     000B rrrr                      3-  109 m1      .banksel ram_address
     000C 00rr                      1-  327     	MOVAR	___sdcc_saved_stk00
     000D 01rr                      1-  328     	MOVR	STK01,W
                                    1-  329     	BANKSEL	___sdcc_saved_stk01
     000E rrrr                      3-  109 m1      .banksel ram_address
     000F 00rr                      1-  330     	MOVAR	___sdcc_saved_stk01
                                    1-  331     	.line	42, "main.c"; 	if(INTFbits.PABIF)
     0010 08rr                      1-  332     	BTRSS	_INTFbits,1
                                    1-  333     	MGOTO	_02020_DS_
     0011 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  334     	.line	44, "main.c"; 	INTFbits.PABIF = 0;
     0012 21FD                      1-  335     	MOVIA	0xfd
     0013 00rr                      1-  336     	MOVAR	(_INTFbits + 0)
     0014                           1-  337     _02020_DS_:
                                    1-  338     	.line	46, "main.c"; 	}
                                    1-  339     	BANKSEL	___sdcc_saved_stk01
     0014 rrrr                      3-  109 m1      .banksel ram_address
     0015 01rr                      1-  340     	MOVR	___sdcc_saved_stk01,W
     0016 00rr                      1-  341     	MOVAR	STK01
                                    1-  342     	BANKSEL	___sdcc_saved_stk00
     0017 rrrr                      3-  109 m1      .banksel ram_address
     0018 01rr                      1-  343     	MOVR	___sdcc_saved_stk00,W
     0019 00rr                      1-  344     	MOVAR	STK00
                                    1-  345     	BANKSEL	___sdcc_saved_fsr
     001A rrrr                      3-  109 m1      .banksel ram_address
     001B 01rr                      1-  346     	MOVR	___sdcc_saved_fsr,W
     001C 0084                      1-  347     	MOVAR	FSR
     001D 01rr                      1-  348     	MOVR	PSAVE,W
     001E 008A                      1-  349     	MOVAR	PCHBUF
     001F 0283                      1-  350     	CLRR	STATUS
     0020 15rr                      1-  351     	SWAPR	SSAVE,W
     0021 0083                      1-  352     	MOVAR	STATUS
     0022 15rr                      1-  353     	SWAPR	WSAVE,F
     0023 15rr                      1-  354     	SWAPR	WSAVE,W
     0024                           1-  355     END_OF_SW_INTERRUPT:
     0024 0011                      1-  356     	RETIE	
                                    1-  358     ;--------------------------------------------------------
                                    1-  359     ; interrupt and initialization code
                                    1-  360     ;--------------------------------------------------------
                                    1-  361     ORG 0x0008
                                    1-  362     	MGOTO	__sdcc_interrupt
     0008 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  364     .segment "code"
     0000                           1-  365     __sdcc_interrupt:
                                    1-  366     ;***
                                    1-  367     ;  pBlock Stats: dbName = I
                                    1-  368     ;***
                                    1-  369     ;2 compiler assigned registers:
                                    1-  370     ;   STK00
                                    1-  371     ;   STK01
                                    1-  372     ;; Starting pCode block
     0000                           1-  373     _isr_sleep:
                                    1-  374     ; 0 exit points
                                    1-  375     	.line	16, "main.c"; 	void isr_sleep() __interrupt(0)
     0000 00rr                      1-  376     	MOVAR	WSAVE
     0001 1503                      1-  377     	SWAPR	STATUS,W
     0002 0283                      1-  378     	CLRR	STATUS
     0003 00rr                      1-  379     	MOVAR	SSAVE
     0004 010A                      1-  380     	MOVR	PCHBUF,W
     0005 028A                      1-  381     	CLRR	PCHBUF
     0006 00rr                      1-  382     	MOVAR	PSAVE
     0007 0104                      1-  383     	MOVR	FSR,W
                                    1-  384     	BANKSEL	___sdcc_saved_fsr
     0008 rrrr                      3-  109 m1      .banksel ram_address
     0009 00rr                      1-  385     	MOVAR	___sdcc_saved_fsr
     000A 01rr                      1-  386     	MOVR	STK00,W
                                    1-  387     	BANKSEL	___sdcc_saved_stk00
     000B rrrr                      3-  109 m1      .banksel ram_address
     000C 00rr                      1-  388     	MOVAR	___sdcc_saved_stk00
     000D 01rr                      1-  389     	MOVR	STK01,W
                                    1-  390     	BANKSEL	___sdcc_saved_stk01
     000E rrrr                      3-  109 m1      .banksel ram_address
     000F 00rr                      1-  391     	MOVAR	___sdcc_saved_stk01
                                    1-  392     	.line	20, "main.c"; 	if(INTFbits.T0IF)
     0010 08rr                      1-  393     	BTRSS	_INTFbits,0
                                    1-  394     	MGOTO	_02013_DS_
     0011 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  395     	.line	22, "main.c"; 	INTFbits.T0IF = 0;//清除中断标志
     0012 21FE                      1-  396     	MOVIA	0xfe
     0013 00rr                      1-  397     	MOVAR	(_INTFbits + 0)
                                    1-  398     	.line	23, "main.c"; 	TMR0 = 100;//Timer0寄存器重新从100开始计数
     0014 2164                      1-  399     	MOVIA	0x64
     0015 00rr                      1-  400     	MOVAR	_TMR0
                                    1-  401     	.line	25, "main.c"; 	if(++tick_1s >= 200)
                                    1-  402     	BANKSEL	_isr_sleep_tick_1s_65536_60
     0016 rrrr                      3-  109 m1      .banksel ram_address
     0017 05rr                      1-  403     	INCR	_isr_sleep_tick_1s_65536_60,F
                                    1-  404     ;;unsigned compare: left < lit(0xC8=200), size=1
     0018 21C8                      1-  405     	MOVIA	0xc8
     0019 04rr                      1-  406     	SUBAR	_isr_sleep_tick_1s_65536_60,W
     001A 0803                      1-  407     	BTRSS	STATUS,0
                                    1-  408     	MGOTO	_02013_DS_
     001B 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  409     	.line	27, "main.c"; 	tick_1s = 0;
     001C 02rr                      1-  410     	CLRR	_isr_sleep_tick_1s_65536_60
                                    1-  411     	.line	28, "main.c"; 	if(++tick_30s >= 30)
                                    1-  412     	BANKSEL	_isr_sleep_tick_30s_65536_60
     001D rrrr                      3-  109 m1      .banksel ram_address
     001E 05rr                      1-  413     	INCR	_isr_sleep_tick_30s_65536_60,F
                                    1-  414     ;;unsigned compare: left < lit(0x1E=30), size=1
     001F 211E                      1-  415     	MOVIA	0x1e
     0020 04rr                      1-  416     	SUBAR	_isr_sleep_tick_30s_65536_60,W
     0021 0803                      1-  417     	BTRSS	STATUS,0
                                    1-  418     	MGOTO	_02013_DS_
     0022 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  419     	.line	30, "main.c"; 	tick_30s = 0;
     0023 02rr                      1-  420     	CLRR	_isr_sleep_tick_30s_65536_60
                                    1-  421     	.line	31, "main.c"; 	if(SLEEP_STATUS == 1)
                                    1-  422     	BANKSEL	_SLEEP_STATUS
     0024 rrrr                      3-  109 m1      .banksel ram_address
     0025 01rr                      1-  423     	MOVR	_SLEEP_STATUS,W
     0026 2401                      1-  424     	XORIA	0x01
     0027 0903                      1-  425     	BTRSS	STATUS,2
                                    1-  426     	MGOTO	_02013_DS_
     0028 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  427     	.line	33, "main.c"; 	SLEEP();
     0029 0001                      1-  428     	sleep
     002A                           1-  429     _02013_DS_:
                                    1-  430     	.line	38, "main.c"; 	}
                                    1-  431     	BANKSEL	___sdcc_saved_stk01
     002A rrrr                      3-  109 m1      .banksel ram_address
     002B 01rr                      1-  432     	MOVR	___sdcc_saved_stk01,W
     002C 00rr                      1-  433     	MOVAR	STK01
                                    1-  434     	BANKSEL	___sdcc_saved_stk00
     002D rrrr                      3-  109 m1      .banksel ram_address
     002E 01rr                      1-  435     	MOVR	___sdcc_saved_stk00,W
     002F 00rr                      1-  436     	MOVAR	STK00
                                    1-  437     	BANKSEL	___sdcc_saved_fsr
     0030 rrrr                      3-  109 m1      .banksel ram_address
     0031 01rr                      1-  438     	MOVR	___sdcc_saved_fsr,W
     0032 0084                      1-  439     	MOVAR	FSR
     0033 01rr                      1-  440     	MOVR	PSAVE,W
     0034 008A                      1-  441     	MOVAR	PCHBUF
     0035 0283                      1-  442     	CLRR	STATUS
     0036 15rr                      1-  443     	SWAPR	SSAVE,W
     0037 0083                      1-  444     	MOVAR	STATUS
     0038 15rr                      1-  445     	SWAPR	WSAVE,F
     0039 15rr                      1-  446     	SWAPR	WSAVE,W
     003A                           1-  447     END_OF_INTERRUPT:
     003A 0011                      1-  448     	RETIE	
                                    1-  450     ;--------------------------------------------------------
                                    1-  451     ; code
                                    1-  452     ;--------------------------------------------------------
                                    1-  453     ; code_main	code
                                    1-  454     ;***
                                    1-  455     ;  pBlock Stats: dbName = M
                                    1-  456     ;***
                                    1-  457     ;has an exit
                                    1-  458     ;functions called:
                                    1-  459     ;   _HS6230_Init
                                    1-  460     ;   _send_ble_packet
                                    1-  461     ;   _delay_250ms
                                    1-  462     ;   _HS6230_Init
                                    1-  463     ;   _send_ble_packet
                                    1-  464     ;   _delay_250ms
                                    1-  465     ;; Starting pCode block
                                    1-  466     .segment "code"; module=main, function=_main
     0000                           1-  468     _main:
                                    1-  469     ; 2 exit points
                                    1-  470     	.line	68, "main.c"; 	DISI();
     0000 0013                      1-  471     	DISI
                                    1-  472     	.line	71, "main.c"; 	HS6230_Init();
                                    1-  473     	MCALL	_HS6230_Init
     0001 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  474     	.line	75, "main.c"; 	ENI();
     0002 0004                      1-  475     	ENI
     0003                           1-  476     _02034_DS_:
                                    1-  477     	.line	80, "main.c"; 	send_ble_packet(0x02);
     0003 2102                      1-  478     	MOVIA	0x02
                                    1-  479     	MCALL	_send_ble_packet
     0004 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  480     	.line	81, "main.c"; 	delay_250ms();
                                    1-  481     	MCALL	_delay_250ms
     0005 2rrr                      3-   65 m1      LCALL rom_address
                                    1-  482     	MGOTO	_02034_DS_
     0006 3rrr                      3-   62 m1      LGOTO rom_address
                                    1-  483     	.line	83, "main.c"; 	} 
                                    1-  484     	RETURN	
     0007 0010                      3-   39 m1      ret
                                    1-  485     ; exit point of _main
                                    1-  487     ;***
                                    1-  488     ;  pBlock Stats: dbName = C
                                    1-  489     ;***
                                    1-  490     ;has an exit
                                    1-  491     ;; Starting pCode block
                                    1-  492     .segment "code"; module=main, function=_wake_up_init
     0000                           1-  494     _wake_up_init:
                                    1-  495     ; 2 exit points
                                    1-  496     	.line	60, "main.c"; 	AWUCON = 0xC3;
     0000 21C3                      1-  497     	MOVIA	0xc3
     0001 00rr                      1-  498     	MOVAR	_AWUCON
                                    1-  499     	.line	61, "main.c"; 	BWUCON = 0x0f;
     0002 210F                      1-  500     	MOVIA	0x0f
     0003 00rr                      1-  501     	MOVAR	_BWUCON
                                    1-  502     	.line	62, "main.c"; 	INTE |= C_INT_PABKey;
     0004 18rr                      1-  503     	BSR	_INTE,1
                                    1-  504     	.line	63, "main.c"; 	INTF = 0;
     0005 02rr                      1-  505     	CLRR	_INTF
                                    1-  506     	.line	64, "main.c"; 	}
                                    1-  507     	RETURN	
     0006 0010                      3-   39 m1      ret
                                    1-  508     ; exit point of _wake_up_init
                                    1-  510     ;***
                                    1-  511     ;  pBlock Stats: dbName = C
                                    1-  512     ;***
                                    1-  513     ;has an exit
                                    1-  514     ;1 compiler assigned register :
                                    1-  515     ;   r0x1006
                                    1-  516     ;; Starting pCode block
                                    1-  517     .segment "code"; module=main, function=_timer_init
     0000                           1-  519     _timer_init:
                                    1-  520     ; 2 exit points
                                    1-  521     	.line	50, "main.c"; 	PCON1 = C_TMR0_Dis;
     0000 0200                      1-  522     	CLRA	
     0001 000r                      1-  523     	IOST	_PCON1
                                    1-  524     	.line	51, "main.c"; 	TMR0 = 100;
     0002 2164                      1-  525     	MOVIA	0x64
     0003 00rr                      1-  526     	MOVAR	_TMR0
                                    1-  527     	.line	52, "main.c"; 	T0MD = C_PS0_TMR0;
     0004 0200                      1-  528     	CLRA	
     0005 0003                      1-  529     	T0MD	
                                    1-  530     	.line	53, "main.c"; 	T0MD |= C_PS0_Div64;
     0006 0014                      1-  531     	T0MDR	
                                    1-  532     	BANKSEL	r0x1006
     0007 rrrr                      3-  109 m1      .banksel ram_address
     0008 00rr                      1-  533     	MOVAR	r0x1006
     0009 2105                      1-  534     	MOVIA	0x05
     000A 11rr                      1-  535     	IORAR	r0x1006,F
     000B 01rr                      1-  536     	MOVR	r0x1006,W
     000C 0003                      1-  537     	T0MD	
                                    1-  538     	.line	54, "main.c"; 	INTE = C_INT_TMR0;
     000D 2101                      1-  539     	MOVIA	0x01
     000E 00rr                      1-  540     	MOVAR	_INTE
                                    1-  541     	.line	55, "main.c"; 	INTF = 0;
     000F 02rr                      1-  542     	CLRR	_INTF
                                    1-  543     	.line	56, "main.c"; 	}
                                    1-  544     	RETURN	
     0010 0010                      3-   39 m1      ret
                                    1-  545     ; exit point of _timer_init
                                    1-  548     ;	code size estimation:
                                    1-  549     ;	  109+   16 =   125 instructions (  282 byte)
                                    1-  551     	end

SYMBOL TABLE            TYPE     VALUE
__pin_count__           Constant 0000000E
__processor__           Constant 00800544
C                       Constant 00000000
DC                      Constant 00000001
ENABLE_RAM_BANK         Constant 00000001
F                       Constant 00000001
FSR                     Constant 00000004
INDF                    Constant 00000000
PCHBUF                  Constant 0000000A
PCL                     Constant 00000002
STATUS                  Constant 00000003
USEFGOTO                Constant 00000000
W                       Constant 00000000
Z                       Constant 00000002


SOURCE FILE TABLE
001 OBJ/main.s
002 ny8a054e.inc
003 common.inc
004 main.c

PROCESSOR    = NY8A054E (8 bits)
PROGRAM ROM  = 0x00000000 - 0x000007FF
DATA ROM     = 0x00000000 - 0x000007FF
RESERVED MEM = 0x00000800 - 0x00000810
SRAM / SFR   = 0x00000000 - 0x00000000
