<idea-plugin url="https://www.easysoc.org">
    <id>org.easysoc.verilog</id>
    <name>EasySoC Verilog</name>
    <vendor url="https://www.easysoc.org">EasySoC</vendor>
    <change-notes><![CDATA[
        <ul>
            <li>Support IntelliJ 2021.3</li>
        </ul>
    ]]></change-notes>
    <description><![CDATA[
    Jump to the corresponding Chisel code by Ctrl+Click on the special verilog comment.<br>
    Currently depends on the SystemVerilog plugin by Edaphic.Studio.
    ]]></description>

    <depends>studio.edaphic.sv</depends>
    <depends>org.easysoc.chisel</depends>
    <depends>com.intellij.modules.platform</depends>

    <extensions defaultExtensionNs="com.intellij">
        <notificationGroup id="SystemVerilog" displayType="BALLOON"/>

        <psi.referenceContributor language="SystemVerilog" implementation="org.easysoc.plugins.verilog.resolve.reference.VerilogReferenceContributor"/>
        <lang.documentationProvider language="SystemVerilog" implementationClass="org.easysoc.plugins.verilog.paths.FileInfoRefDocumentationProvider"/>
    </extensions>

    <actions>
        <!-- Add your actions here -->
    </actions>
</idea-plugin>
