// Seed: 897393689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_5 = (1);
  wire id_6, id_7, id_8, id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
    , id_14,
    input wand id_2,
    output tri id_3,
    output tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    input wor id_7,
    output supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output uwire id_11,
    output wand id_12
);
  id_15(
      .id_0(1), .id_1(1), .id_2(id_0 - 1), .id_3(1), .id_4(1)
  );
  wire id_16;
  assign id_14 = 1'd0;
  module_0(
      id_16, id_14, id_16, id_14
  );
endmodule
