#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 14 19:08:44 2020
# Process ID: 13424
# Current directory: C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12400 C:\Vivado\master_ee_224-indev\src\firmware\zybo_z7_firmware\full_firmware_build\full_firmware_build.xpr
# Log file: C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/vivado.log
# Journal file: C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_rst_ps7_0_50M_0 design_1_axi_gpio_0_0 design_1_processing_system7_0_0}] -log ip_upgrade.log
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {8} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
connect_bd_intf_net [get_bd_intf_ports btns_4bits] [get_bd_intf_pins axi_gpio_0/GPIO]
connect_bd_intf_net [get_bd_intf_ports je] [get_bd_intf_pins axi_gpio_0/GPIO2]
set_property location {1402 626} [get_bd_intf_ports btns_4bits]
set_property location {1408 593} [get_bd_intf_ports btns_4bits]
set_property location {4 1257 610} [get_bd_cells axi_gpio_0]
set_property location {1405 622} [get_bd_intf_ports je]
set_property location {1415 599} [get_bd_intf_ports btns_4bits]
set_property location {1407 622} [get_bd_intf_ports je]
set_property location {1408 626} [get_bd_intf_ports je]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
create_bd_port -dir I -from 3 -to 0 -type data btns_4bits
set_property location {1470 600} [get_bd_ports btns_4bits]
set_property location {1411 589} [get_bd_ports btns_4bits]
set_property location {1413 587} [get_bd_ports btns_4bits]
connect_bd_net [get_bd_ports btns_4bits] [get_bd_pins axi_gpio_0/gpio_io_i]
set_property location {1411 607} [get_bd_ports btns_4bits]
delete_bd_objs [get_bd_nets btns_4bits_1] [get_bd_ports btns_4bits]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
set_property name btns_4bits [get_bd_intf_ports GPIO_0]
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
create_bd_port -dir I -from 3 -to 0 -type data btns_4bits
set_property location {1537 582} [get_bd_ports btns_4bits]
connect_bd_net [get_bd_ports btns_4bits] [get_bd_pins axi_gpio_0/gpio_io_i]
set_property location {1391 610} [get_bd_ports btns_4bits]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
file copy -force C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.runs/impl_1/design_1_wrapper.sysdef C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk -hwspec C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf
file copy -force C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.runs/impl_1/design_1_wrapper.sysdef C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk -hwspec C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf
file copy -force C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.runs/impl_1/design_1_wrapper.sysdef C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk -hwspec C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf
open_bd_design {C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.runs/impl_1/design_1_wrapper.sysdef C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk -hwspec C:/Vivado/master_ee_224-indev/src/firmware/zybo_z7_firmware/full_firmware_build/full_firmware_build.sdk/design_1_wrapper.hdf
