<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ethercat Slave: project/rzt2m_rsk+rzt2m/ecat_IO/e2studio/CPU0/rzt/fsp/src/bsp/mcu/all/bsp_clocks.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Ethercat Slave<span id="projectnumber">&#160;v1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_167790342fb55959539d550b874be046.html">project</a></li><li class="navelem"><a class="el" href="dir_c789265d78f9c658be582d685f0afd05.html">rzt2m_rsk+rzt2m</a></li><li class="navelem"><a class="el" href="dir_8e36b3267af140f0e5ba5d5688712ba6.html">ecat_IO</a></li><li class="navelem"><a class="el" href="dir_f101f0f466eba63dc9ecf5f778f21958.html">e2studio</a></li><li class="navelem"><a class="el" href="dir_e1520421cde7e51fa6aef19ddc4c9ac4.html">CPU0</a></li><li class="navelem"><a class="el" href="dir_eec85ecf0c9c7183ffcad35301a1a227.html">rzt</a></li><li class="navelem"><a class="el" href="dir_b8972487b5921cb82c523d970c796f15.html">fsp</a></li><li class="navelem"><a class="el" href="dir_e9d164667156afa10835e5028ebb8d40.html">src</a></li><li class="navelem"><a class="el" href="dir_87911d4979bc72cf4dcbab41a4c543d3.html">bsp</a></li><li class="navelem"><a class="el" href="dir_0c67da584f065e563116b35cb36d0a6f.html">mcu</a></li><li class="navelem"><a class="el" href="dir_104ff4942c0286f35209e596b682f120.html">all</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">bsp_clocks.c File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="bsp__clocks_8h_source.html">bsp_clocks.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3e78d6e22fee1d26b7e9a0e4ddedd204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a3e78d6e22fee1d26b7e9a0e4ddedd204">BSP_PRV_PRCR_KEY</a>&#160;&#160;&#160;(0xA500U)</td></tr>
<tr class="separator:a3e78d6e22fee1d26b7e9a0e4ddedd204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483236be61d059624f85d10b861e5bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a483236be61d059624f85d10b861e5bc3">BSP_PRV_PRCR_CGC_UNLOCK</a>&#160;&#160;&#160;((<a class="el" href="bsp__clocks_8c.html#a3e78d6e22fee1d26b7e9a0e4ddedd204">BSP_PRV_PRCR_KEY</a>) | 0x1U)</td></tr>
<tr class="separator:a483236be61d059624f85d10b861e5bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca5c806d6f3f0523849dfbb0b5915a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a6ca5c806d6f3f0523849dfbb0b5915a0">BSP_PRV_PRCR_LOCK</a>&#160;&#160;&#160;((<a class="el" href="bsp__clocks_8c.html#a3e78d6e22fee1d26b7e9a0e4ddedd204">BSP_PRV_PRCR_KEY</a>) | 0x0U)</td></tr>
<tr class="separator:a6ca5c806d6f3f0523849dfbb0b5915a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab331960790ee9d8201ee0da3bec3be49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#ab331960790ee9d8201ee0da3bec3be49">BSP_PRV_PCMD_KEY</a>&#160;&#160;&#160;(0xA5U)</td></tr>
<tr class="separator:ab331960790ee9d8201ee0da3bec3be49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add66c8259071b659ea4b31b2db8b3881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#add66c8259071b659ea4b31b2db8b3881">BSP_PRV_STARTUP_SCKCR_FSELXSPI0_DIVSELXSPI0_BITS</a>&#160;&#160;&#160;(<a class="el" href="bsp__clock__cfg_8h.html#adffe9ec5fe0a6b8fe478de160254bf3b">BSP_CFG_FSELXSPI0_DIVSELXSPI0</a> &amp; 0x47U)</td></tr>
<tr class="separator:add66c8259071b659ea4b31b2db8b3881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44cc629f791616967306d4aca612ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#ae44cc629f791616967306d4aca612ba5">BSP_PRV_STARTUP_SCKCR_FSELXSPI1_DIVSELXSPI1_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a884c8fd40d94249eb08c8798072e72bc">BSP_CFG_FSELXSPI1_DIVSELXSPI1</a> &amp; 0x47U) &lt;&lt; 8U)</td></tr>
<tr class="separator:ae44cc629f791616967306d4aca612ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd561c0f85bab8401f95c2b71a6b451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#afcd561c0f85bab8401f95c2b71a6b451">BSP_PRV_STARTUP_SCKCR_CKIO_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#afb4d96dfb85c4890e2f015942cc27d3f">BSP_CFG_CKIO</a> &amp; 7U) &lt;&lt; 16U)</td></tr>
<tr class="separator:afcd561c0f85bab8401f95c2b71a6b451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863f853fb97d2313f8ea403477389012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a863f853fb97d2313f8ea403477389012">BSP_PRV_STARTUP_SCKCR_FSELCANFD_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a108b3de4020806b3dea67e1ca7b4ba6f">BSP_CFG_FSELCANFD</a> &amp; 1U) &lt;&lt; 20U)</td></tr>
<tr class="separator:a863f853fb97d2313f8ea403477389012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8534748577d5461e82dc11ad9a6428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a4c8534748577d5461e82dc11ad9a6428">BSP_PRV_STARTUP_SCKCR_PHYSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#aa80a8a26b4e632221a2ad388968c879a">BSP_CFG_PHYSEL</a> &amp; 1U) &lt;&lt; 21U)</td></tr>
<tr class="separator:a4c8534748577d5461e82dc11ad9a6428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a07583a110020f3a26d532aeeb931b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a4a07583a110020f3a26d532aeeb931b7">BSP_PRV_STARTUP_SCKCR_CLMASEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#ad799782ab437c604d6c6e443f54876b0">BSP_CFG_CLMASEL</a> &amp; 1U) &lt;&lt; 22U)</td></tr>
<tr class="separator:a4a07583a110020f3a26d532aeeb931b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9509d8fe308d9b14e9616236e2010aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a9509d8fe308d9b14e9616236e2010aac">BSP_PRV_STARTUP_SCKCR_SPI0ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a06a80d819ccdb38436246181b96422dd">BSP_CFG_SPI0ASYNCCLK</a> &amp; 1U) &lt;&lt; 24U)</td></tr>
<tr class="separator:a9509d8fe308d9b14e9616236e2010aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b6d282d90ea73320b86c3cd46c56bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a49b6d282d90ea73320b86c3cd46c56bc">BSP_PRV_STARTUP_SCKCR_SPI1ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#abf184351cf42ad7452f7cf5bc4d413db">BSP_CFG_SPI1ASYNCCLK</a> &amp; 1U) &lt;&lt; 25U)</td></tr>
<tr class="separator:a49b6d282d90ea73320b86c3cd46c56bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6715427d3b21b28e4e426cd3014600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#acb6715427d3b21b28e4e426cd3014600">BSP_PRV_STARTUP_SCKCR_SPI2ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a27cc50f345b629019b827c293e8c3330">BSP_CFG_SPI2ASYNCCLK</a> &amp; 1U) &lt;&lt; 26U)</td></tr>
<tr class="separator:acb6715427d3b21b28e4e426cd3014600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8c21b83ad47ee88a7af33301aa5889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#aeb8c21b83ad47ee88a7af33301aa5889">BSP_PRV_STARTUP_SCKCR_SCI0ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a75e427aac6db6b60768a44c4f4039a0a">BSP_CFG_SCI0ASYNCCLK</a> &amp; 1U) &lt;&lt; 27U)</td></tr>
<tr class="separator:aeb8c21b83ad47ee88a7af33301aa5889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa630fe4dec81929ba0f6f1b3bf21db9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#aa630fe4dec81929ba0f6f1b3bf21db9c">BSP_PRV_STARTUP_SCKCR_SCI1ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a288334c6dcda56d8e2d0cb9b256969bc">BSP_CFG_SCI1ASYNCCLK</a> &amp; 1U) &lt;&lt; 28U)</td></tr>
<tr class="separator:aa630fe4dec81929ba0f6f1b3bf21db9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684222bbbbd600bcc08571346549b0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a684222bbbbd600bcc08571346549b0a8">BSP_PRV_STARTUP_SCKCR_SCI2ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#ad4cdc118f5306644571177a115ad15c6">BSP_CFG_SCI2ASYNCCLK</a> &amp; 1U) &lt;&lt; 29U)</td></tr>
<tr class="separator:a684222bbbbd600bcc08571346549b0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676287ef168b53c11e831fda49fe7b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a676287ef168b53c11e831fda49fe7b6f">BSP_PRV_STARTUP_SCKCR_SCI3ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a9c9225de1b3eda0a6821c63df671aa37">BSP_CFG_SCI3ASYNCCLK</a> &amp; 1U) &lt;&lt; 30U)</td></tr>
<tr class="separator:a676287ef168b53c11e831fda49fe7b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe408d1f58d6ad6d3c5121f84c8a59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a0fe408d1f58d6ad6d3c5121f84c8a59b">BSP_PRV_STARTUP_SCKCR_SCI4ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#ab1ab5ea928a75205983ae961555cfbdf">BSP_CFG_SCI4ASYNCCLK</a> &amp; 1U) &lt;&lt; 31U)</td></tr>
<tr class="separator:a0fe408d1f58d6ad6d3c5121f84c8a59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91fe5a3bd9067a65dfa39b8f460f2a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a91fe5a3bd9067a65dfa39b8f460f2a12">BSP_PRV_STARTUP_SCKCR2_FSELCPU0_BITS</a>&#160;&#160;&#160;(<a class="el" href="bsp__clock__cfg_8h.html#ab47241b7215c150e7c83d4964247c00e">BSP_CFG_FSELCPU0</a> &amp; 3U)</td></tr>
<tr class="separator:a91fe5a3bd9067a65dfa39b8f460f2a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364e4792c8aa21b3d82b5c7e7cea5668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a364e4792c8aa21b3d82b5c7e7cea5668">BSP_PRV_STARTUP_SCKCR2_FSELCPU1_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#afd0414d0a89d0584ac4a852592d50e82">BSP_CFG_FSELCPU1</a> &amp; 3U) &lt;&lt; 2U)</td></tr>
<tr class="separator:a364e4792c8aa21b3d82b5c7e7cea5668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4370a3e9e1889a7cece7d06c3bc2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#abd4370a3e9e1889a7cece7d06c3bc2a3">BSP_PRV_STARTUP_SCKCR2_RESERVED_BIT4_BITS</a>&#160;&#160;&#160;(1U &lt;&lt; 4U)</td></tr>
<tr class="separator:abd4370a3e9e1889a7cece7d06c3bc2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3644a8e3e6bffcd8b4a5242199b63e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a3644a8e3e6bffcd8b4a5242199b63e05">BSP_PRV_STARTUP_SCKCR2_DIVSELSUB_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#afd1ed1ec2cdad6a528f4876ebde946ea">BSP_CFG_DIVSELSUB</a> &amp; 1U) &lt;&lt; 5U)</td></tr>
<tr class="separator:a3644a8e3e6bffcd8b4a5242199b63e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357b74accf0aa6c81bfe6fff697bc34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a357b74accf0aa6c81bfe6fff697bc34d">BSP_PRV_STARTUP_SCKCR2_SPI3ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a107eb79d6776b0054b3b2a980b8e6cd2">BSP_CFG_SPI3ASYNCCLK</a> &amp; 1U) &lt;&lt; 24U)</td></tr>
<tr class="separator:a357b74accf0aa6c81bfe6fff697bc34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05bbef1b569fe4b3da905bb3e53ff889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a05bbef1b569fe4b3da905bb3e53ff889">BSP_PRV_STARTUP_SCKCR2_SCI5ASYNCSEL_BITS</a>&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#af78ed142011016b3a05d880552819420">BSP_CFG_SCI5ASYNCCLK</a> &amp; 1U) &lt;&lt; 25U)</td></tr>
<tr class="separator:a05bbef1b569fe4b3da905bb3e53ff889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c563457c89df4b4cd025112b83326fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a7c563457c89df4b4cd025112b83326fe">BSP_PRV_STARTUP_SCKCR</a></td></tr>
<tr class="separator:a7c563457c89df4b4cd025112b83326fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab360c5923e069309bda4d479e0d9ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#aab360c5923e069309bda4d479e0d9ed5">BSP_PRV_STARTUP_SCKCR2</a></td></tr>
<tr class="separator:aab360c5923e069309bda4d479e0d9ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81896d9964229b108d2f469a778e53cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a81896d9964229b108d2f469a778e53cf">BSP_PRV_STARTUP_SCKCR2_FSELCPU0_ICLK_MUL2</a></td></tr>
<tr class="separator:a81896d9964229b108d2f469a778e53cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fa20e8f50024f8b1bf2794ce31fa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#aa1fa20e8f50024f8b1bf2794ce31fa68">BSP_PRV_STARTUP_SCKCR2_FSELCPU1_ICLK_MUL2</a></td></tr>
<tr class="separator:aa1fa20e8f50024f8b1bf2794ce31fa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859f10800e5103a91d86c10ed7a5ec8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a859f10800e5103a91d86c10ed7a5ec8e">BSP_PRV_STARTUP_HIZCTRLEN</a></td></tr>
<tr class="separator:a859f10800e5103a91d86c10ed7a5ec8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c47ecfadc44b60363bfdb204492f05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a8c47ecfadc44b60363bfdb204492f05f">BSP_PRV_CPU_FREQ_800_MHZ</a>&#160;&#160;&#160;(800000000U)</td></tr>
<tr class="separator:a8c47ecfadc44b60363bfdb204492f05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524ad0319fd87b399cbbdddae44a081c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a524ad0319fd87b399cbbdddae44a081c">BSP_PRV_CPU_FREQ_600_MHZ</a>&#160;&#160;&#160;(600000000U)</td></tr>
<tr class="separator:a524ad0319fd87b399cbbdddae44a081c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e88a35ab88f13533b3f6f5e5cdb386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a33e88a35ab88f13533b3f6f5e5cdb386">BSP_PRV_CTL0_ENABLE_TARGET_CMD</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:a33e88a35ab88f13533b3f6f5e5cdb386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff4be15922f561a41b3a30de329c51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#adff4be15922f561a41b3a30de329c51d">BSP_PRV_CTL0_ENABLE_REVERSED_CMD</a>&#160;&#160;&#160;(0xFE)</td></tr>
<tr class="separator:adff4be15922f561a41b3a30de329c51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8660347cb5c99074daa046da2ff3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#aac8660347cb5c99074daa046da2ff3ba">BSP_PRV_LOCO_STABILIZATION_COUNT</a>&#160;&#160;&#160;(40000)</td></tr>
<tr class="separator:aac8660347cb5c99074daa046da2ff3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af9cb7fb1c6e6e47845d773f063b817f0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#af9cb7fb1c6e6e47845d773f063b817f0">bsp_prv_clock_temporaliy_set_system_clock</a> (uint32_t sckcr2)</td></tr>
<tr class="separator:af9cb7fb1c6e6e47845d773f063b817f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca30f6e86dfe9fbd468ad7adc4cdb0c8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#aca30f6e86dfe9fbd468ad7adc4cdb0c8">bsp_prv_clock_set_hard_reset</a> (void)</td></tr>
<tr class="separator:aca30f6e86dfe9fbd468ad7adc4cdb0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="memdesc:ae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Updates the SystemCoreClock with current core Clock retrieved from cpu registers.  <a href="bsp__clocks_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">More...</a><br /></td></tr>
<tr class="separator:ae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6399c1746827e109bd492e26ef3fcca7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#a6399c1746827e109bd492e26ef3fcca7">bsp_prv_clock_set</a> (uint32_t sckcr, uint32_t sckcr2)</td></tr>
<tr class="separator:a6399c1746827e109bd492e26ef3fcca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24d476ad05a73d0f06801505c0ddf33"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__clocks_8c.html#ac24d476ad05a73d0f06801505c0ddf33">bsp_clock_init</a> (void)</td></tr>
<tr class="separator:ac24d476ad05a73d0f06801505c0ddf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a524ad0319fd87b399cbbdddae44a081c" name="a524ad0319fd87b399cbbdddae44a081c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524ad0319fd87b399cbbdddae44a081c">&#9670;&#160;</a></span>BSP_PRV_CPU_FREQ_600_MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_CPU_FREQ_600_MHZ&#160;&#160;&#160;(600000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c47ecfadc44b60363bfdb204492f05f" name="a8c47ecfadc44b60363bfdb204492f05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c47ecfadc44b60363bfdb204492f05f">&#9670;&#160;</a></span>BSP_PRV_CPU_FREQ_800_MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_CPU_FREQ_800_MHZ&#160;&#160;&#160;(800000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff4be15922f561a41b3a30de329c51d" name="adff4be15922f561a41b3a30de329c51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff4be15922f561a41b3a30de329c51d">&#9670;&#160;</a></span>BSP_PRV_CTL0_ENABLE_REVERSED_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_CTL0_ENABLE_REVERSED_CMD&#160;&#160;&#160;(0xFE)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33e88a35ab88f13533b3f6f5e5cdb386" name="a33e88a35ab88f13533b3f6f5e5cdb386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e88a35ab88f13533b3f6f5e5cdb386">&#9670;&#160;</a></span>BSP_PRV_CTL0_ENABLE_TARGET_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_CTL0_ENABLE_TARGET_CMD&#160;&#160;&#160;(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac8660347cb5c99074daa046da2ff3ba" name="aac8660347cb5c99074daa046da2ff3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8660347cb5c99074daa046da2ff3ba">&#9670;&#160;</a></span>BSP_PRV_LOCO_STABILIZATION_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_LOCO_STABILIZATION_COUNT&#160;&#160;&#160;(40000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab331960790ee9d8201ee0da3bec3be49" name="ab331960790ee9d8201ee0da3bec3be49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab331960790ee9d8201ee0da3bec3be49">&#9670;&#160;</a></span>BSP_PRV_PCMD_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_PCMD_KEY&#160;&#160;&#160;(0xA5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a483236be61d059624f85d10b861e5bc3" name="a483236be61d059624f85d10b861e5bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483236be61d059624f85d10b861e5bc3">&#9670;&#160;</a></span>BSP_PRV_PRCR_CGC_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_PRCR_CGC_UNLOCK&#160;&#160;&#160;((<a class="el" href="bsp__clocks_8c.html#a3e78d6e22fee1d26b7e9a0e4ddedd204">BSP_PRV_PRCR_KEY</a>) | 0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e78d6e22fee1d26b7e9a0e4ddedd204" name="a3e78d6e22fee1d26b7e9a0e4ddedd204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e78d6e22fee1d26b7e9a0e4ddedd204">&#9670;&#160;</a></span>BSP_PRV_PRCR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_PRCR_KEY&#160;&#160;&#160;(0xA500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca5c806d6f3f0523849dfbb0b5915a0" name="a6ca5c806d6f3f0523849dfbb0b5915a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca5c806d6f3f0523849dfbb0b5915a0">&#9670;&#160;</a></span>BSP_PRV_PRCR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_PRCR_LOCK&#160;&#160;&#160;((<a class="el" href="bsp__clocks_8c.html#a3e78d6e22fee1d26b7e9a0e4ddedd204">BSP_PRV_PRCR_KEY</a>) | 0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a859f10800e5103a91d86c10ed7a5ec8e" name="a859f10800e5103a91d86c10ed7a5ec8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859f10800e5103a91d86c10ed7a5ec8e">&#9670;&#160;</a></span>BSP_PRV_STARTUP_HIZCTRLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_HIZCTRLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                             ((<a class="code hl_define" href="bsp__clock__cfg_8h.html#a8ffac9d9a5f84173ec9cb41e37f251f2">BSP_CFG_CLMA1MASK</a> &lt;&lt; 2) | (<a class="code hl_define" href="bsp__clock__cfg_8h.html#a7c0e4abeffda7d1eea8eec2773066af6">BSP_CFG_CLMA0MASK</a> &lt;&lt; 1) | \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clock__cfg_8h.html#a121ad9163dba4e5df0a4e456645a5b41">BSP_CFG_CLMA3MASK</a>)</div>
<div class="ttc" id="absp__clock__cfg_8h_html_a121ad9163dba4e5df0a4e456645a5b41"><div class="ttname"><a href="bsp__clock__cfg_8h.html#a121ad9163dba4e5df0a4e456645a5b41">BSP_CFG_CLMA3MASK</a></div><div class="ttdeci">#define BSP_CFG_CLMA3MASK</div><div class="ttdef"><b>Definition:</b> bsp_clock_cfg.h:12</div></div>
<div class="ttc" id="absp__clock__cfg_8h_html_a7c0e4abeffda7d1eea8eec2773066af6"><div class="ttname"><a href="bsp__clock__cfg_8h.html#a7c0e4abeffda7d1eea8eec2773066af6">BSP_CFG_CLMA0MASK</a></div><div class="ttdeci">#define BSP_CFG_CLMA0MASK</div><div class="ttdef"><b>Definition:</b> bsp_clock_cfg.h:11</div></div>
<div class="ttc" id="absp__clock__cfg_8h_html_a8ffac9d9a5f84173ec9cb41e37f251f2"><div class="ttname"><a href="bsp__clock__cfg_8h.html#a8ffac9d9a5f84173ec9cb41e37f251f2">BSP_CFG_CLMA1MASK</a></div><div class="ttdeci">#define BSP_CFG_CLMA1MASK</div><div class="ttdef"><b>Definition:</b> bsp_clock_cfg.h:13</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7c563457c89df4b4cd025112b83326fe" name="a7c563457c89df4b4cd025112b83326fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c563457c89df4b4cd025112b83326fe">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                             (<a class="code hl_define" href="bsp__clocks_8c.html#add66c8259071b659ea4b31b2db8b3881">BSP_PRV_STARTUP_SCKCR_FSELXSPI0_DIVSELXSPI0_BITS</a> | \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#ae44cc629f791616967306d4aca612ba5">BSP_PRV_STARTUP_SCKCR_FSELXSPI1_DIVSELXSPI1_BITS</a> | \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#afcd561c0f85bab8401f95c2b71a6b451">BSP_PRV_STARTUP_SCKCR_CKIO_BITS</a> |                  \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a863f853fb97d2313f8ea403477389012">BSP_PRV_STARTUP_SCKCR_FSELCANFD_BITS</a> |             \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a4c8534748577d5461e82dc11ad9a6428">BSP_PRV_STARTUP_SCKCR_PHYSEL_BITS</a> |                \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a4a07583a110020f3a26d532aeeb931b7">BSP_PRV_STARTUP_SCKCR_CLMASEL_BITS</a> |               \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a9509d8fe308d9b14e9616236e2010aac">BSP_PRV_STARTUP_SCKCR_SPI0ASYNCSEL_BITS</a> |          \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a49b6d282d90ea73320b86c3cd46c56bc">BSP_PRV_STARTUP_SCKCR_SPI1ASYNCSEL_BITS</a> |          \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#acb6715427d3b21b28e4e426cd3014600">BSP_PRV_STARTUP_SCKCR_SPI2ASYNCSEL_BITS</a> |          \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#aeb8c21b83ad47ee88a7af33301aa5889">BSP_PRV_STARTUP_SCKCR_SCI0ASYNCSEL_BITS</a> |          \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#aa630fe4dec81929ba0f6f1b3bf21db9c">BSP_PRV_STARTUP_SCKCR_SCI1ASYNCSEL_BITS</a> |          \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a684222bbbbd600bcc08571346549b0a8">BSP_PRV_STARTUP_SCKCR_SCI2ASYNCSEL_BITS</a> |          \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a676287ef168b53c11e831fda49fe7b6f">BSP_PRV_STARTUP_SCKCR_SCI3ASYNCSEL_BITS</a> |          \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a0fe408d1f58d6ad6d3c5121f84c8a59b">BSP_PRV_STARTUP_SCKCR_SCI4ASYNCSEL_BITS</a>)</div>
<div class="ttc" id="absp__clocks_8c_html_a0fe408d1f58d6ad6d3c5121f84c8a59b"><div class="ttname"><a href="bsp__clocks_8c.html#a0fe408d1f58d6ad6d3c5121f84c8a59b">BSP_PRV_STARTUP_SCKCR_SCI4ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SCI4ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:52</div></div>
<div class="ttc" id="absp__clocks_8c_html_a49b6d282d90ea73320b86c3cd46c56bc"><div class="ttname"><a href="bsp__clocks_8c.html#a49b6d282d90ea73320b86c3cd46c56bc">BSP_PRV_STARTUP_SCKCR_SPI1ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SPI1ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:46</div></div>
<div class="ttc" id="absp__clocks_8c_html_a4a07583a110020f3a26d532aeeb931b7"><div class="ttname"><a href="bsp__clocks_8c.html#a4a07583a110020f3a26d532aeeb931b7">BSP_PRV_STARTUP_SCKCR_CLMASEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_CLMASEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:44</div></div>
<div class="ttc" id="absp__clocks_8c_html_a4c8534748577d5461e82dc11ad9a6428"><div class="ttname"><a href="bsp__clocks_8c.html#a4c8534748577d5461e82dc11ad9a6428">BSP_PRV_STARTUP_SCKCR_PHYSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_PHYSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:43</div></div>
<div class="ttc" id="absp__clocks_8c_html_a676287ef168b53c11e831fda49fe7b6f"><div class="ttname"><a href="bsp__clocks_8c.html#a676287ef168b53c11e831fda49fe7b6f">BSP_PRV_STARTUP_SCKCR_SCI3ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SCI3ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:51</div></div>
<div class="ttc" id="absp__clocks_8c_html_a684222bbbbd600bcc08571346549b0a8"><div class="ttname"><a href="bsp__clocks_8c.html#a684222bbbbd600bcc08571346549b0a8">BSP_PRV_STARTUP_SCKCR_SCI2ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SCI2ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:50</div></div>
<div class="ttc" id="absp__clocks_8c_html_a863f853fb97d2313f8ea403477389012"><div class="ttname"><a href="bsp__clocks_8c.html#a863f853fb97d2313f8ea403477389012">BSP_PRV_STARTUP_SCKCR_FSELCANFD_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_FSELCANFD_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:42</div></div>
<div class="ttc" id="absp__clocks_8c_html_a9509d8fe308d9b14e9616236e2010aac"><div class="ttname"><a href="bsp__clocks_8c.html#a9509d8fe308d9b14e9616236e2010aac">BSP_PRV_STARTUP_SCKCR_SPI0ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SPI0ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:45</div></div>
<div class="ttc" id="absp__clocks_8c_html_aa630fe4dec81929ba0f6f1b3bf21db9c"><div class="ttname"><a href="bsp__clocks_8c.html#aa630fe4dec81929ba0f6f1b3bf21db9c">BSP_PRV_STARTUP_SCKCR_SCI1ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SCI1ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:49</div></div>
<div class="ttc" id="absp__clocks_8c_html_acb6715427d3b21b28e4e426cd3014600"><div class="ttname"><a href="bsp__clocks_8c.html#acb6715427d3b21b28e4e426cd3014600">BSP_PRV_STARTUP_SCKCR_SPI2ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SPI2ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:47</div></div>
<div class="ttc" id="absp__clocks_8c_html_add66c8259071b659ea4b31b2db8b3881"><div class="ttname"><a href="bsp__clocks_8c.html#add66c8259071b659ea4b31b2db8b3881">BSP_PRV_STARTUP_SCKCR_FSELXSPI0_DIVSELXSPI0_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_FSELXSPI0_DIVSELXSPI0_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:39</div></div>
<div class="ttc" id="absp__clocks_8c_html_ae44cc629f791616967306d4aca612ba5"><div class="ttname"><a href="bsp__clocks_8c.html#ae44cc629f791616967306d4aca612ba5">BSP_PRV_STARTUP_SCKCR_FSELXSPI1_DIVSELXSPI1_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_FSELXSPI1_DIVSELXSPI1_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:40</div></div>
<div class="ttc" id="absp__clocks_8c_html_aeb8c21b83ad47ee88a7af33301aa5889"><div class="ttname"><a href="bsp__clocks_8c.html#aeb8c21b83ad47ee88a7af33301aa5889">BSP_PRV_STARTUP_SCKCR_SCI0ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_SCI0ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:48</div></div>
<div class="ttc" id="absp__clocks_8c_html_afcd561c0f85bab8401f95c2b71a6b451"><div class="ttname"><a href="bsp__clocks_8c.html#afcd561c0f85bab8401f95c2b71a6b451">BSP_PRV_STARTUP_SCKCR_CKIO_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR_CKIO_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:41</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aab360c5923e069309bda4d479e0d9ed5" name="aab360c5923e069309bda4d479e0d9ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab360c5923e069309bda4d479e0d9ed5">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                             (<a class="code hl_define" href="bsp__clocks_8c.html#a91fe5a3bd9067a65dfa39b8f460f2a12">BSP_PRV_STARTUP_SCKCR2_FSELCPU0_BITS</a> |      \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a364e4792c8aa21b3d82b5c7e7cea5668">BSP_PRV_STARTUP_SCKCR2_FSELCPU1_BITS</a> |      \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#abd4370a3e9e1889a7cece7d06c3bc2a3">BSP_PRV_STARTUP_SCKCR2_RESERVED_BIT4_BITS</a> | \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a3644a8e3e6bffcd8b4a5242199b63e05">BSP_PRV_STARTUP_SCKCR2_DIVSELSUB_BITS</a> |     \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a357b74accf0aa6c81bfe6fff697bc34d">BSP_PRV_STARTUP_SCKCR2_SPI3ASYNCSEL_BITS</a> |  \</div>
<div class="line">                                                             <a class="code hl_define" href="bsp__clocks_8c.html#a05bbef1b569fe4b3da905bb3e53ff889">BSP_PRV_STARTUP_SCKCR2_SCI5ASYNCSEL_BITS</a>)</div>
<div class="ttc" id="absp__clocks_8c_html_a05bbef1b569fe4b3da905bb3e53ff889"><div class="ttname"><a href="bsp__clocks_8c.html#a05bbef1b569fe4b3da905bb3e53ff889">BSP_PRV_STARTUP_SCKCR2_SCI5ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR2_SCI5ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:60</div></div>
<div class="ttc" id="absp__clocks_8c_html_a357b74accf0aa6c81bfe6fff697bc34d"><div class="ttname"><a href="bsp__clocks_8c.html#a357b74accf0aa6c81bfe6fff697bc34d">BSP_PRV_STARTUP_SCKCR2_SPI3ASYNCSEL_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR2_SPI3ASYNCSEL_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:59</div></div>
<div class="ttc" id="absp__clocks_8c_html_a3644a8e3e6bffcd8b4a5242199b63e05"><div class="ttname"><a href="bsp__clocks_8c.html#a3644a8e3e6bffcd8b4a5242199b63e05">BSP_PRV_STARTUP_SCKCR2_DIVSELSUB_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR2_DIVSELSUB_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:58</div></div>
<div class="ttc" id="absp__clocks_8c_html_a364e4792c8aa21b3d82b5c7e7cea5668"><div class="ttname"><a href="bsp__clocks_8c.html#a364e4792c8aa21b3d82b5c7e7cea5668">BSP_PRV_STARTUP_SCKCR2_FSELCPU1_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR2_FSELCPU1_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:56</div></div>
<div class="ttc" id="absp__clocks_8c_html_a91fe5a3bd9067a65dfa39b8f460f2a12"><div class="ttname"><a href="bsp__clocks_8c.html#a91fe5a3bd9067a65dfa39b8f460f2a12">BSP_PRV_STARTUP_SCKCR2_FSELCPU0_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR2_FSELCPU0_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:55</div></div>
<div class="ttc" id="absp__clocks_8c_html_abd4370a3e9e1889a7cece7d06c3bc2a3"><div class="ttname"><a href="bsp__clocks_8c.html#abd4370a3e9e1889a7cece7d06c3bc2a3">BSP_PRV_STARTUP_SCKCR2_RESERVED_BIT4_BITS</a></div><div class="ttdeci">#define BSP_PRV_STARTUP_SCKCR2_RESERVED_BIT4_BITS</div><div class="ttdef"><b>Definition:</b> bsp_clocks.c:57</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3644a8e3e6bffcd8b4a5242199b63e05" name="a3644a8e3e6bffcd8b4a5242199b63e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3644a8e3e6bffcd8b4a5242199b63e05">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_DIVSELSUB_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_DIVSELSUB_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#afd1ed1ec2cdad6a528f4876ebde946ea">BSP_CFG_DIVSELSUB</a> &amp; 1U) &lt;&lt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91fe5a3bd9067a65dfa39b8f460f2a12" name="a91fe5a3bd9067a65dfa39b8f460f2a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91fe5a3bd9067a65dfa39b8f460f2a12">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_FSELCPU0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_FSELCPU0_BITS&#160;&#160;&#160;(<a class="el" href="bsp__clock__cfg_8h.html#ab47241b7215c150e7c83d4964247c00e">BSP_CFG_FSELCPU0</a> &amp; 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81896d9964229b108d2f469a778e53cf" name="a81896d9964229b108d2f469a778e53cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81896d9964229b108d2f469a778e53cf">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_FSELCPU0_ICLK_MUL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_FSELCPU0_ICLK_MUL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                             (<a class="code hl_define" href="bsp__clocks_8h.html#a130e0219d0a2d9965aab02c4bcb4442c">BSP_CLOCKS_FSELCPU0_ICLK_MUL2</a> &lt;&lt; \</div>
<div class="line">                                                             <a class="code hl_define" href="group___pos_mask__peripherals.html#gad57d71e4325eb67adeca73fe8b3687b1">R_SYSC_S_SCKCR2_FSELCPU0_Pos</a>)</div>
<div class="ttc" id="absp__clocks_8h_html_a130e0219d0a2d9965aab02c4bcb4442c"><div class="ttname"><a href="bsp__clocks_8h.html#a130e0219d0a2d9965aab02c4bcb4442c">BSP_CLOCKS_FSELCPU0_ICLK_MUL2</a></div><div class="ttdeci">#define BSP_CLOCKS_FSELCPU0_ICLK_MUL2</div><div class="ttdef"><b>Definition:</b> bsp_clocks.h:113</div></div>
<div class="ttc" id="agroup___pos_mask__peripherals_html_gad57d71e4325eb67adeca73fe8b3687b1"><div class="ttname"><a href="group___pos_mask__peripherals.html#gad57d71e4325eb67adeca73fe8b3687b1">R_SYSC_S_SCKCR2_FSELCPU0_Pos</a></div><div class="ttdeci">#define R_SYSC_S_SCKCR2_FSELCPU0_Pos</div><div class="ttdef"><b>Definition:</b> renesas.h:38729</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a364e4792c8aa21b3d82b5c7e7cea5668" name="a364e4792c8aa21b3d82b5c7e7cea5668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364e4792c8aa21b3d82b5c7e7cea5668">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_FSELCPU1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_FSELCPU1_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#afd0414d0a89d0584ac4a852592d50e82">BSP_CFG_FSELCPU1</a> &amp; 3U) &lt;&lt; 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1fa20e8f50024f8b1bf2794ce31fa68" name="aa1fa20e8f50024f8b1bf2794ce31fa68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fa20e8f50024f8b1bf2794ce31fa68">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_FSELCPU1_ICLK_MUL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_FSELCPU1_ICLK_MUL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                             (<a class="code hl_define" href="bsp__clocks_8h.html#ac3be1733c025a013e8856d15d2655def">BSP_CLOCKS_FSELCPU1_ICLK_MUL2</a> &lt;&lt; \</div>
<div class="line">                                                             <a class="code hl_define" href="group___pos_mask__peripherals.html#gae98533184c50b820d7a0b11108fffd05">R_SYSC_S_SCKCR2_FSELCPU1_Pos</a>)</div>
<div class="ttc" id="absp__clocks_8h_html_ac3be1733c025a013e8856d15d2655def"><div class="ttname"><a href="bsp__clocks_8h.html#ac3be1733c025a013e8856d15d2655def">BSP_CLOCKS_FSELCPU1_ICLK_MUL2</a></div><div class="ttdeci">#define BSP_CLOCKS_FSELCPU1_ICLK_MUL2</div><div class="ttdef"><b>Definition:</b> bsp_clocks.h:121</div></div>
<div class="ttc" id="agroup___pos_mask__peripherals_html_gae98533184c50b820d7a0b11108fffd05"><div class="ttname"><a href="group___pos_mask__peripherals.html#gae98533184c50b820d7a0b11108fffd05">R_SYSC_S_SCKCR2_FSELCPU1_Pos</a></div><div class="ttdeci">#define R_SYSC_S_SCKCR2_FSELCPU1_Pos</div><div class="ttdef"><b>Definition:</b> renesas.h:38731</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="abd4370a3e9e1889a7cece7d06c3bc2a3" name="abd4370a3e9e1889a7cece7d06c3bc2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd4370a3e9e1889a7cece7d06c3bc2a3">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_RESERVED_BIT4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_RESERVED_BIT4_BITS&#160;&#160;&#160;(1U &lt;&lt; 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05bbef1b569fe4b3da905bb3e53ff889" name="a05bbef1b569fe4b3da905bb3e53ff889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05bbef1b569fe4b3da905bb3e53ff889">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_SCI5ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_SCI5ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#af78ed142011016b3a05d880552819420">BSP_CFG_SCI5ASYNCCLK</a> &amp; 1U) &lt;&lt; 25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a357b74accf0aa6c81bfe6fff697bc34d" name="a357b74accf0aa6c81bfe6fff697bc34d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357b74accf0aa6c81bfe6fff697bc34d">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR2_SPI3ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR2_SPI3ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a107eb79d6776b0054b3b2a980b8e6cd2">BSP_CFG_SPI3ASYNCCLK</a> &amp; 1U) &lt;&lt; 24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcd561c0f85bab8401f95c2b71a6b451" name="afcd561c0f85bab8401f95c2b71a6b451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd561c0f85bab8401f95c2b71a6b451">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_CKIO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_CKIO_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#afb4d96dfb85c4890e2f015942cc27d3f">BSP_CFG_CKIO</a> &amp; 7U) &lt;&lt; 16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a07583a110020f3a26d532aeeb931b7" name="a4a07583a110020f3a26d532aeeb931b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a07583a110020f3a26d532aeeb931b7">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_CLMASEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_CLMASEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#ad799782ab437c604d6c6e443f54876b0">BSP_CFG_CLMASEL</a> &amp; 1U) &lt;&lt; 22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a863f853fb97d2313f8ea403477389012" name="a863f853fb97d2313f8ea403477389012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863f853fb97d2313f8ea403477389012">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_FSELCANFD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_FSELCANFD_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a108b3de4020806b3dea67e1ca7b4ba6f">BSP_CFG_FSELCANFD</a> &amp; 1U) &lt;&lt; 20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add66c8259071b659ea4b31b2db8b3881" name="add66c8259071b659ea4b31b2db8b3881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add66c8259071b659ea4b31b2db8b3881">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_FSELXSPI0_DIVSELXSPI0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_FSELXSPI0_DIVSELXSPI0_BITS&#160;&#160;&#160;(<a class="el" href="bsp__clock__cfg_8h.html#adffe9ec5fe0a6b8fe478de160254bf3b">BSP_CFG_FSELXSPI0_DIVSELXSPI0</a> &amp; 0x47U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae44cc629f791616967306d4aca612ba5" name="ae44cc629f791616967306d4aca612ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae44cc629f791616967306d4aca612ba5">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_FSELXSPI1_DIVSELXSPI1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_FSELXSPI1_DIVSELXSPI1_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a884c8fd40d94249eb08c8798072e72bc">BSP_CFG_FSELXSPI1_DIVSELXSPI1</a> &amp; 0x47U) &lt;&lt; 8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c8534748577d5461e82dc11ad9a6428" name="a4c8534748577d5461e82dc11ad9a6428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8534748577d5461e82dc11ad9a6428">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_PHYSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_PHYSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#aa80a8a26b4e632221a2ad388968c879a">BSP_CFG_PHYSEL</a> &amp; 1U) &lt;&lt; 21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb8c21b83ad47ee88a7af33301aa5889" name="aeb8c21b83ad47ee88a7af33301aa5889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8c21b83ad47ee88a7af33301aa5889">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SCI0ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SCI0ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a75e427aac6db6b60768a44c4f4039a0a">BSP_CFG_SCI0ASYNCCLK</a> &amp; 1U) &lt;&lt; 27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa630fe4dec81929ba0f6f1b3bf21db9c" name="aa630fe4dec81929ba0f6f1b3bf21db9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa630fe4dec81929ba0f6f1b3bf21db9c">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SCI1ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SCI1ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a288334c6dcda56d8e2d0cb9b256969bc">BSP_CFG_SCI1ASYNCCLK</a> &amp; 1U) &lt;&lt; 28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a684222bbbbd600bcc08571346549b0a8" name="a684222bbbbd600bcc08571346549b0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684222bbbbd600bcc08571346549b0a8">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SCI2ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SCI2ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#ad4cdc118f5306644571177a115ad15c6">BSP_CFG_SCI2ASYNCCLK</a> &amp; 1U) &lt;&lt; 29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676287ef168b53c11e831fda49fe7b6f" name="a676287ef168b53c11e831fda49fe7b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676287ef168b53c11e831fda49fe7b6f">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SCI3ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SCI3ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a9c9225de1b3eda0a6821c63df671aa37">BSP_CFG_SCI3ASYNCCLK</a> &amp; 1U) &lt;&lt; 30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe408d1f58d6ad6d3c5121f84c8a59b" name="a0fe408d1f58d6ad6d3c5121f84c8a59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe408d1f58d6ad6d3c5121f84c8a59b">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SCI4ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SCI4ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#ab1ab5ea928a75205983ae961555cfbdf">BSP_CFG_SCI4ASYNCCLK</a> &amp; 1U) &lt;&lt; 31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9509d8fe308d9b14e9616236e2010aac" name="a9509d8fe308d9b14e9616236e2010aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9509d8fe308d9b14e9616236e2010aac">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SPI0ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SPI0ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a06a80d819ccdb38436246181b96422dd">BSP_CFG_SPI0ASYNCCLK</a> &amp; 1U) &lt;&lt; 24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b6d282d90ea73320b86c3cd46c56bc" name="a49b6d282d90ea73320b86c3cd46c56bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b6d282d90ea73320b86c3cd46c56bc">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SPI1ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SPI1ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#abf184351cf42ad7452f7cf5bc4d413db">BSP_CFG_SPI1ASYNCCLK</a> &amp; 1U) &lt;&lt; 25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb6715427d3b21b28e4e426cd3014600" name="acb6715427d3b21b28e4e426cd3014600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6715427d3b21b28e4e426cd3014600">&#9670;&#160;</a></span>BSP_PRV_STARTUP_SCKCR_SPI2ASYNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_PRV_STARTUP_SCKCR_SPI2ASYNCSEL_BITS&#160;&#160;&#160;((<a class="el" href="bsp__clock__cfg_8h.html#a27cc50f345b629019b827c293e8c3330">BSP_CFG_SPI2ASYNCCLK</a> &amp; 1U) &lt;&lt; 26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac24d476ad05a73d0f06801505c0ddf33" name="ac24d476ad05a73d0f06801505c0ddf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24d476ad05a73d0f06801505c0ddf33">&#9670;&#160;</a></span>bsp_clock_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void bsp_clock_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Initializes system clocks. Makes no assumptions about current register settings. </p>

</div>
</div>
<a id="a6399c1746827e109bd492e26ef3fcca7" name="a6399c1746827e109bd492e26ef3fcca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6399c1746827e109bd492e26ef3fcca7">&#9670;&#160;</a></span>bsp_prv_clock_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void bsp_prv_clock_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sckcr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sckcr2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Applies system core clock source and divider changes. The MCU is expected to be in high speed mode during this configuration and the CGC registers are expected to be unlocked in PRCR.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sckcr</td><td>Value to set in SCKCR register </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sckcr2</td><td>Value to set in SCKCR2 register </td></tr>
  </table>
  </dd>
</dl>
<p >In order to secure processing after clock frequency is changed, dummy read the same register at least eight times. Refer to "Notes on Clock Generation Circuit" in the RZ microprocessor manual.</p>
<p >In order to secure processing after clock frequency is changed, dummy read the same register at least eight times. Refer to "Notes on Clock Generation Circuit" in the RZ microprocessor manual.</p>

</div>
</div>
<a id="aca30f6e86dfe9fbd468ad7adc4cdb0c8" name="aca30f6e86dfe9fbd468ad7adc4cdb0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca30f6e86dfe9fbd468ad7adc4cdb0c8">&#9670;&#160;</a></span>bsp_prv_clock_set_hard_reset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void bsp_prv_clock_set_hard_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >In order to secure processing after clock frequency is changed, dummy read the same register at least eight times. Refer to "Notes on Clock Generation Circuit" in the RZ microprocessor manual.</p>
<p >In order to secure processing after clock frequency is changed, dummy read the same register at least eight times. Refer to "Notes on Clock Generation Circuit" in the RZ microprocessor manual.</p>

</div>
</div>
<a id="af9cb7fb1c6e6e47845d773f063b817f0" name="af9cb7fb1c6e6e47845d773f063b817f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9cb7fb1c6e6e47845d773f063b817f0">&#9670;&#160;</a></span>bsp_prv_clock_temporaliy_set_system_clock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void bsp_prv_clock_temporaliy_set_system_clock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sckcr2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >Temporarily set system clock. Note that if switching CPU clock to 800MHz, switch to 400MHz and then to 800MHz. The same applies to changing the clock frequency when the bus reference clock is 150MHz.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">sckcr2</td><td>Value to set in SCKCR2 register </td></tr>
  </table>
  </dd>
</dl>
<p >In order to secure processing after clock frequency is changed, dummy read the same register at least eight times. Refer to "Notes on Clock Generation Circuit" in the RZ microprocessor manual.</p>

</div>
</div>
<a id="ae0c36a9591fe6e9c45ecb21a794f0f0f" name="ae0c36a9591fe6e9c45ecb21a794f0f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c36a9591fe6e9c45ecb21a794f0f0f">&#9670;&#160;</a></span>SystemCoreClockUpdate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemCoreClockUpdate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Updates the SystemCoreClock with current core Clock retrieved from cpu registers. </p>
<p >Update SystemCoreClock variable based on current clock settings. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
