Classic Timing Analyzer report for Sersum_V8
Sun Sep 18 12:05:57 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -1.365 ns                                      ; first     ; ci        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.645 ns                                       ; ssum~reg0 ; ssum      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.282 ns                                       ; xs        ; ci        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ci        ; ssum~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM2210F324C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                    ;
+-------+------------------------------------------------+------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ci   ; ssum~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.942 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; ci   ; ci        ; clk        ; clk      ; None                        ; None                      ; 0.940 ns                ;
+-------+------------------------------------------------+------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; -1.365 ns  ; first ; ssum~reg0 ; clk      ;
; N/A   ; None         ; -1.365 ns  ; first ; ci        ; clk      ;
; N/A   ; None         ; -1.681 ns  ; ys    ; ssum~reg0 ; clk      ;
; N/A   ; None         ; -1.682 ns  ; ys    ; ci        ; clk      ;
; N/A   ; None         ; -1.932 ns  ; xs    ; ssum~reg0 ; clk      ;
; N/A   ; None         ; -1.936 ns  ; xs    ; ci        ; clk      ;
+-------+--------------+------------+-------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 8.645 ns   ; ssum~reg0 ; ssum ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; 2.282 ns  ; xs    ; ci        ; clk      ;
; N/A           ; None        ; 2.278 ns  ; xs    ; ssum~reg0 ; clk      ;
; N/A           ; None        ; 2.028 ns  ; ys    ; ci        ; clk      ;
; N/A           ; None        ; 2.027 ns  ; ys    ; ssum~reg0 ; clk      ;
; N/A           ; None        ; 1.711 ns  ; first ; ssum~reg0 ; clk      ;
; N/A           ; None        ; 1.711 ns  ; first ; ci        ; clk      ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Sep 18 12:05:57 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Sersum_V8 -c Sersum_V8
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 304.04 MHz between source register "ci" and destination register "ssum~reg0"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N2; Fanout = 2; REG Node = 'ci'
            Info: 2: + IC(0.573 ns) + CELL(0.369 ns) = 0.942 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; REG Node = 'ssum~reg0'
            Info: Total cell delay = 0.369 ns ( 39.17 % )
            Info: Total interconnect delay = 0.573 ns ( 60.83 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 5.789 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A5; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(4.507 ns) + CELL(0.574 ns) = 5.789 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; REG Node = 'ssum~reg0'
                Info: Total cell delay = 1.282 ns ( 22.15 % )
                Info: Total interconnect delay = 4.507 ns ( 77.85 % )
            Info: - Longest clock path from clock "clk" to source register is 5.789 ns
                Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A5; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(4.507 ns) + CELL(0.574 ns) = 5.789 ns; Loc. = LC_X9_Y13_N2; Fanout = 2; REG Node = 'ci'
                Info: Total cell delay = 1.282 ns ( 22.15 % )
                Info: Total interconnect delay = 4.507 ns ( 77.85 % )
        Info: + Micro clock to output delay of source is 0.235 ns
        Info: + Micro setup delay of destination is 0.208 ns
Info: tsu for register "ssum~reg0" (data pin = "first", clock pin = "clk") is -1.365 ns
    Info: + Longest pin to register delay is 4.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A6; Fanout = 2; PIN Node = 'first'
        Info: 2: + IC(2.731 ns) + CELL(0.777 ns) = 4.216 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; REG Node = 'ssum~reg0'
        Info: Total cell delay = 1.485 ns ( 35.22 % )
        Info: Total interconnect delay = 2.731 ns ( 64.78 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.789 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A5; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(4.507 ns) + CELL(0.574 ns) = 5.789 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; REG Node = 'ssum~reg0'
        Info: Total cell delay = 1.282 ns ( 22.15 % )
        Info: Total interconnect delay = 4.507 ns ( 77.85 % )
Info: tco from clock "clk" to destination pin "ssum" through register "ssum~reg0" is 8.645 ns
    Info: + Longest clock path from clock "clk" to source register is 5.789 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A5; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(4.507 ns) + CELL(0.574 ns) = 5.789 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; REG Node = 'ssum~reg0'
        Info: Total cell delay = 1.282 ns ( 22.15 % )
        Info: Total interconnect delay = 4.507 ns ( 77.85 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 2.621 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; REG Node = 'ssum~reg0'
        Info: 2: + IC(1.167 ns) + CELL(1.454 ns) = 2.621 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'ssum'
        Info: Total cell delay = 1.454 ns ( 55.48 % )
        Info: Total interconnect delay = 1.167 ns ( 44.52 % )
Info: th for register "ci" (data pin = "xs", clock pin = "clk") is 2.282 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.789 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A5; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(4.507 ns) + CELL(0.574 ns) = 5.789 ns; Loc. = LC_X9_Y13_N2; Fanout = 2; REG Node = 'ci'
        Info: Total cell delay = 1.282 ns ( 22.15 % )
        Info: Total interconnect delay = 4.507 ns ( 77.85 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 3.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A8; Fanout = 2; PIN Node = 'xs'
        Info: 2: + IC(2.435 ns) + CELL(0.502 ns) = 3.645 ns; Loc. = LC_X9_Y13_N2; Fanout = 2; REG Node = 'ci'
        Info: Total cell delay = 1.210 ns ( 33.20 % )
        Info: Total interconnect delay = 2.435 ns ( 66.80 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Sun Sep 18 12:05:57 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


