#--  Synopsys, Inc.
#--  Version R-2021.03L-SP1
#--  Project file E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\scratchproject.prs

#project files
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/bmc_reset_ctrl.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/cpu_power_control.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/debounce_button_FSM_run.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/eeprom_i2c.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/i2c_master.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/i2c_slave_for_register.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/power_on_reset.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/power_signal_detect.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/server_power_control.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/switch_reset_control.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/timer.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/top.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/uart_sol.v"
add_file -verilog -vlog_std v2001 "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/source/usb_reset_ctrl.v"


#implementation: "impl1"
impl -add E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/}
set_option -include_path {E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ}

#device options
set_option -technology MACHXO3LF
set_option -part LCMXO3LF_2100C
set_option -package BG256C
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "server_top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 0
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1
set_option -seqshift_no_replicate 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/Server_CPLD_V11_PRJ_impl1.edi"

#set log file 
set_option log_file "E:/01_Project/07_SG2042_Server/99_CPLD/Project/03_Server_CPLD_V11/Pre_Final/Server_CPLD_V11_PRJ/impl1/Server_CPLD_V11_PRJ_impl1.srf" 
impl -active "impl1"
