Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Fri Jan 31 00:43:43 2025
| Host              : M_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file v2_ft600_256B_loopback_timing_summary_routed.rpt -pb v2_ft600_256B_loopback_timing_summary_routed.pb -rpx v2_ft600_256B_loopback_timing_summary_routed.rpx -warn_on_violation
| Design            : v2_ft600_256B_loopback
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.734        0.000                      0                  585        0.038        0.000                      0                  585        4.468        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
ftdi_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk            3.734        0.000                      0                  585        0.038        0.000                      0                  585        4.468        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ftdi_clk                    
(none)                      ftdi_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.897ns  (logic 0.168ns (18.736%)  route 0.729ns (81.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 f  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          0.389     7.131    v2_custom_sync_fifo/ftdi_be_TRI[0]
    SLICE_X2Y158         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.221 r  v2_custom_sync_fifo/data_out[17]_i_1/O
                         net (fo=25, routed)          0.339     7.560    v2_custom_sync_fifo/data_out[17]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.657    11.281    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[0]/C
                         clock pessimism              0.309    11.589    
                         clock uncertainty           -0.235    11.354    
    SLICE_X3Y157         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.294    v2_custom_sync_fifo/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.898ns  (logic 0.168ns (18.715%)  route 0.730ns (81.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 f  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          0.389     7.131    v2_custom_sync_fifo/ftdi_be_TRI[0]
    SLICE_X2Y158         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.221 r  v2_custom_sync_fifo/data_out[17]_i_1/O
                         net (fo=25, routed)          0.340     7.561    v2_custom_sync_fifo/data_out[17]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.657    11.281    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[1]/C
                         clock pessimism              0.309    11.589    
                         clock uncertainty           -0.235    11.354    
    SLICE_X3Y157         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.295    v2_custom_sync_fifo/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.897ns  (logic 0.168ns (18.736%)  route 0.729ns (81.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 f  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          0.389     7.131    v2_custom_sync_fifo/ftdi_be_TRI[0]
    SLICE_X2Y158         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.221 r  v2_custom_sync_fifo/data_out[17]_i_1/O
                         net (fo=25, routed)          0.339     7.560    v2_custom_sync_fifo/data_out[17]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.657    11.281    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[2]/C
                         clock pessimism              0.309    11.589    
                         clock uncertainty           -0.235    11.354    
    SLICE_X3Y157         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    11.294    v2_custom_sync_fifo/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.898ns  (logic 0.168ns (18.715%)  route 0.730ns (81.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 f  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          0.389     7.131    v2_custom_sync_fifo/ftdi_be_TRI[0]
    SLICE_X2Y158         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.221 r  v2_custom_sync_fifo/data_out[17]_i_1/O
                         net (fo=25, routed)          0.340     7.561    v2_custom_sync_fifo/data_out[17]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.657    11.281    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[3]/C
                         clock pessimism              0.309    11.589    
                         clock uncertainty           -0.235    11.354    
    SLICE_X3Y157         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.295    v2_custom_sync_fifo/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.897ns  (logic 0.168ns (18.736%)  route 0.729ns (81.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 f  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          0.389     7.131    v2_custom_sync_fifo/ftdi_be_TRI[0]
    SLICE_X2Y158         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.221 r  v2_custom_sync_fifo/data_out[17]_i_1/O
                         net (fo=25, routed)          0.339     7.560    v2_custom_sync_fifo/data_out[17]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.657    11.281    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[4]/C
                         clock pessimism              0.309    11.589    
                         clock uncertainty           -0.235    11.354    
    SLICE_X3Y157         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    11.294    v2_custom_sync_fifo/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.294    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.898ns  (logic 0.168ns (18.715%)  route 0.730ns (81.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 f  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          0.389     7.131    v2_custom_sync_fifo/ftdi_be_TRI[0]
    SLICE_X2Y158         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.221 r  v2_custom_sync_fifo/data_out[17]_i_1/O
                         net (fo=25, routed)          0.340     7.561    v2_custom_sync_fifo/data_out[17]_i_1_n_0
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.657    11.281    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y157         FDRE                                         r  v2_custom_sync_fifo/data_out_reg[5]/C
                         clock pessimism              0.309    11.589    
                         clock uncertainty           -0.235    11.354    
    SLICE_X3Y157         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    11.295    v2_custom_sync_fifo/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ready_to_send_negedge_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.794ns  (logic 0.300ns (37.785%)  route 0.494ns (62.215%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 11.315 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 6.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.748ns (routing 0.001ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.748     6.664    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  v2_send_recieve_module/ready_to_send_negedge_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.743 r  v2_send_recieve_module/ready_to_send_negedge_o_reg/Q
                         net (fo=1, routed)           0.094     6.837    v2_custom_sync_fifo/w_ptr_reg[6]_0
    SLICE_X2Y160         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.935 r  v2_custom_sync_fifo/w_ptr[6]_i_1/O
                         net (fo=9, routed)           0.063     6.998    v2_custom_sync_fifo/w_ptr[6]_i_1_n_0
    SLICE_X2Y160         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     7.121 r  v2_custom_sync_fifo/fifo_reg_64_127_0_6_i_1/O
                         net (fo=24, routed)          0.337     7.458    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WE
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.691    11.315    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WCLK
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMA/CLK
                         clock pessimism              0.309    11.624    
                         clock uncertainty           -0.235    11.388    
    SLICE_X4Y158         RAMD64E (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.208    v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ready_to_send_negedge_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.794ns  (logic 0.300ns (37.785%)  route 0.494ns (62.215%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 11.315 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 6.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.748ns (routing 0.001ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.748     6.664    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  v2_send_recieve_module/ready_to_send_negedge_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.743 r  v2_send_recieve_module/ready_to_send_negedge_o_reg/Q
                         net (fo=1, routed)           0.094     6.837    v2_custom_sync_fifo/w_ptr_reg[6]_0
    SLICE_X2Y160         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.935 r  v2_custom_sync_fifo/w_ptr[6]_i_1/O
                         net (fo=9, routed)           0.063     6.998    v2_custom_sync_fifo/w_ptr[6]_i_1_n_0
    SLICE_X2Y160         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     7.121 r  v2_custom_sync_fifo/fifo_reg_64_127_0_6_i_1/O
                         net (fo=24, routed)          0.337     7.458    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WE
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.691    11.315    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WCLK
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMB/CLK
                         clock pessimism              0.309    11.624    
                         clock uncertainty           -0.235    11.388    
    SLICE_X4Y158         RAMD64E (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.208    v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMB
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ready_to_send_negedge_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.794ns  (logic 0.300ns (37.785%)  route 0.494ns (62.215%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 11.315 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 6.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.748ns (routing 0.001ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.748     6.664    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  v2_send_recieve_module/ready_to_send_negedge_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.743 r  v2_send_recieve_module/ready_to_send_negedge_o_reg/Q
                         net (fo=1, routed)           0.094     6.837    v2_custom_sync_fifo/w_ptr_reg[6]_0
    SLICE_X2Y160         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.935 r  v2_custom_sync_fifo/w_ptr[6]_i_1/O
                         net (fo=9, routed)           0.063     6.998    v2_custom_sync_fifo/w_ptr[6]_i_1_n_0
    SLICE_X2Y160         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     7.121 r  v2_custom_sync_fifo/fifo_reg_64_127_0_6_i_1/O
                         net (fo=24, routed)          0.337     7.458    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WE
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.691    11.315    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WCLK
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMC/CLK
                         clock pessimism              0.309    11.624    
                         clock uncertainty           -0.235    11.388    
    SLICE_X4Y158         RAMD64E (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.208    v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMC
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 v2_send_recieve_module/ready_to_send_negedge_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.794ns  (logic 0.300ns (37.785%)  route 0.494ns (62.215%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.315ns = ( 11.315 - 10.000 ) 
    Source Clock Delay      (SCD):    1.664ns = ( 6.664 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.748ns (routing 0.001ns, distribution 0.747ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.001ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.748     6.664    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  v2_send_recieve_module/ready_to_send_negedge_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.743 r  v2_send_recieve_module/ready_to_send_negedge_o_reg/Q
                         net (fo=1, routed)           0.094     6.837    v2_custom_sync_fifo/w_ptr_reg[6]_0
    SLICE_X2Y160         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     6.935 r  v2_custom_sync_fifo/w_ptr[6]_i_1/O
                         net (fo=9, routed)           0.063     6.998    v2_custom_sync_fifo/w_ptr[6]_i_1_n_0
    SLICE_X2Y160         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     7.121 r  v2_custom_sync_fifo/fifo_reg_64_127_0_6_i_1/O
                         net (fo=24, routed)          0.337     7.458    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WE
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    10.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.691    11.315    v2_custom_sync_fifo/fifo_reg_64_127_0_6/WCLK
    SLICE_X4Y158         RAMD64E                                      r  v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMD/CLK
                         clock pessimism              0.309    11.624    
                         clock uncertainty           -0.235    11.388    
    SLICE_X4Y158         RAMD64E (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.180    11.208    v2_custom_sync_fifo/fifo_reg_64_127_0_6/RAMD
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  3.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 v2_send_recieve_module/write_rd_delay_flag_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_send_recieve_module/reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.907%)  route 0.035ns (37.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 6.062 - 5.000 ) 
    Source Clock Delay      (SCD):    0.779ns = ( 5.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.424     5.779    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  v2_send_recieve_module/write_rd_delay_flag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     5.818 r  v2_send_recieve_module/write_rd_delay_flag_reg/Q
                         net (fo=4, routed)           0.029     5.846    v2_send_recieve_module/write_rd_delay_flag
    SLICE_X2Y161         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     5.866 r  v2_send_recieve_module/reg_ftdi_oe_n_i_2/O
                         net (fo=1, routed)           0.006     5.872    v2_send_recieve_module/reg_ftdi_oe_n_i_2_n_0
    SLICE_X2Y161         FDPE                                         r  v2_send_recieve_module/reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.481     6.062    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y161         FDPE                                         r  v2_send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
                         clock pessimism             -0.274     5.787    
    SLICE_X2Y161         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     5.834    v2_send_recieve_module/reg_ftdi_oe_n_reg
  -------------------------------------------------------------------
                         required time                         -5.834    
                         arrival time                           5.872    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 v2_custom_sync_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/r_ptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.326%)  route 0.039ns (39.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.419     0.774    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y157         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.813 r  v2_custom_sync_fifo/r_ptr_reg[0]/Q
                         net (fo=51, routed)          0.032     0.845    v2_custom_sync_fifo/r_ptr_reg[0]
    SLICE_X2Y157         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.866 r  v2_custom_sync_fifo/r_ptr[1]_i_1/O
                         net (fo=1, routed)           0.007     0.873    v2_custom_sync_fifo/r_ptr[1]_i_1_n_0
    SLICE_X2Y157         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.479     1.060    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y157         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[1]/C
                         clock pessimism             -0.280     0.780    
    SLICE_X2Y157         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.827    v2_custom_sync_fifo/r_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 v2_custom_sync_fifo/r_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/r_ptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.059ns (57.287%)  route 0.044ns (42.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.431     0.786    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y158         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.825 r  v2_custom_sync_fifo/r_ptr_reg[2]/Q
                         net (fo=49, routed)          0.038     0.863    v2_custom_sync_fifo/r_ptr_reg[2]
    SLICE_X3Y158         LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.883 r  v2_custom_sync_fifo/r_ptr[3]_i_1/O
                         net (fo=1, routed)           0.006     0.889    v2_custom_sync_fifo/r_ptr[3]_i_1_n_0
    SLICE_X3Y158         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.491     1.072    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X3Y158         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[3]/C
                         clock pessimism             -0.280     0.792    
    SLICE_X3Y158         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.839    v2_custom_sync_fifo/r_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_send_recieve_module/ftdi_data_tx_en_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.219%)  route 0.055ns (50.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 6.062 - 5.000 ) 
    Source Clock Delay      (SCD):    0.775ns = ( 5.775 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.420ns (routing 0.000ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.420     5.775    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     5.814 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          0.029     5.842    v2_send_recieve_module/ftdi_be_TRI[0]
    SLICE_X1Y154         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     5.856 r  v2_send_recieve_module/ftdi_data_tx_en_i_1/O
                         net (fo=1, routed)           0.026     5.882    v2_send_recieve_module/ftdi_data_tx_en_i_1_n_0
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.481     6.062    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
                         clock pessimism             -0.281     5.781    
    SLICE_X1Y154         FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.046     5.827    v2_send_recieve_module/ftdi_data_tx_en_reg
  -------------------------------------------------------------------
                         required time                         -5.827    
                         arrival time                           5.882    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 v2_custom_sync_fifo/r_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v2_custom_sync_fifo/r_ptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.062ns (56.642%)  route 0.047ns (43.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.419     0.774    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y157         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.813 f  v2_custom_sync_fifo/r_ptr_reg[0]/Q
                         net (fo=51, routed)          0.032     0.845    v2_custom_sync_fifo/r_ptr_reg[0]
    SLICE_X2Y157         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.868 r  v2_custom_sync_fifo/r_ptr[0]_i_1/O
                         net (fo=1, routed)           0.015     0.883    v2_custom_sync_fifo/r_ptr[0]_i_1_n_0
    SLICE_X2Y157         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.479     1.060    v2_custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y157         FDRE                                         r  v2_custom_sync_fifo/r_ptr_reg[0]/C
                         clock pessimism             -0.280     0.780    
    SLICE_X2Y157         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.826    v2_custom_sync_fifo/r_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.429     0.784    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y178         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.823 r  u_ftdi_clk_beat/count_reg[11]/Q
                         net (fo=2, routed)           0.048     0.871    u_ftdi_clk_beat/count_reg[11]
    SLICE_X2Y178         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.888 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.895    u_ftdi_clk_beat/count_reg[8]_i_1_n_12
    SLICE_X2Y178         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/C
                         clock pessimism             -0.281     0.790    
    SLICE_X2Y178         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.836    u_ftdi_clk_beat/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.426     0.781    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y179         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.820 r  u_ftdi_clk_beat/count_reg[19]/Q
                         net (fo=2, routed)           0.048     0.867    u_ftdi_clk_beat/count_reg[19]
    SLICE_X2Y179         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[16]_i_1_n_12
    SLICE_X2Y179         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y179         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C
                         clock pessimism             -0.280     0.787    
    SLICE_X2Y179         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.833    u_ftdi_clk_beat/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.426     0.781    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y177         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y177         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.820 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.048     0.867    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y177         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[0]_i_2_n_12
    SLICE_X2Y177         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y177         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
                         clock pessimism             -0.280     0.787    
    SLICE_X2Y177         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.833    u_ftdi_clk_beat/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.429     0.784    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y178         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.823 r  u_ftdi_clk_beat/count_reg[9]/Q
                         net (fo=2, routed)           0.049     0.872    u_ftdi_clk_beat/count_reg[9]
    SLICE_X2Y178         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.889 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.896    u_ftdi_clk_beat/count_reg[8]_i_1_n_14
    SLICE_X2Y178         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y178         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/C
                         clock pessimism             -0.281     0.790    
    SLICE_X2Y178         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.836    u_ftdi_clk_beat/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ftdi_clk_beat/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.426     0.781    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y179         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.820 r  u_ftdi_clk_beat/count_reg[17]/Q
                         net (fo=2, routed)           0.049     0.868    u_ftdi_clk_beat/count_reg[17]
    SLICE_X2Y179         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.885 r  u_ftdi_clk_beat/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.892    u_ftdi_clk_beat/count_reg[16]_i_1_n_14
    SLICE_X2Y179         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y179         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
                         clock pessimism             -0.280     0.787    
    SLICE_X2Y179         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.833    u_ftdi_clk_beat/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         10.000      8.710      BUFGCE_X0Y56  ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMA/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMB/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMC/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMD/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAME/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMF/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMG/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMH/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y157  v2_custom_sync_fifo/fifo_reg_0_63_14_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAME/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAME/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAME/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.532         5.000       4.468      SLICE_X4Y157  v2_custom_sync_fifo/fifo_reg_0_63_0_6/RAME/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.638ns  (logic 1.339ns (36.800%)  route 2.300ns (63.200%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          2.300     2.814    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.824     3.638 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     3.638    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 0.551ns (35.764%)  route 0.989ns (64.236%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          0.989     1.138    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     1.539 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     1.539    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.666ns  (logic 4.826ns (32.909%)  route 9.840ns (67.091%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          9.840    16.581    ftdi_data_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.748    21.329 r  ftdi_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.329    ftdi_data[4]
    B14                                                               r  ftdi_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.540ns  (logic 4.824ns (35.624%)  route 8.717ns (64.376%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          8.717    15.458    ftdi_data_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.746    20.203 r  ftdi_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.203    ftdi_data[3]
    B15                                                               r  ftdi_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 4.809ns (38.457%)  route 7.696ns (61.543%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          7.696    14.437    ftdi_data_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.731    19.168 r  ftdi_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.168    ftdi_data[6]
    D13                                                               r  ftdi_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.542ns  (logic 4.834ns (41.877%)  route 6.709ns (58.123%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          6.709    13.450    ftdi_data_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.756    18.205 r  ftdi_data_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.205    ftdi_data[2]
    A15                                                               r  ftdi_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 4.806ns (42.062%)  route 6.620ns (57.938%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          6.620    13.361    ftdi_data_IOBUF[1]_inst/T
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      4.728    18.090 r  ftdi_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.090    ftdi_data[1]
    D15                                                               r  ftdi_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.426ns  (logic 4.806ns (42.060%)  route 6.620ns (57.940%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          6.620    13.361    ftdi_data_IOBUF[7]_inst/T
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.728    18.089 r  ftdi_data_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.089    ftdi_data[7]
    C13                                                               r  ftdi_data[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.403ns  (logic 4.812ns (42.200%)  route 6.591ns (57.800%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          6.591    13.332    ftdi_data_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.734    18.067 r  ftdi_data_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.067    ftdi_data[9]
    C12                                                               r  ftdi_data[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.378ns  (logic 4.828ns (42.431%)  route 6.550ns (57.569%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          6.550    13.291    ftdi_data_IOBUF[5]_inst/T
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.750    18.041 r  ftdi_data_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.041    ftdi_data[5]
    A14                                                               r  ftdi_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.367ns  (logic 4.834ns (42.522%)  route 6.534ns (57.478%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          6.534    13.275    ftdi_data_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.756    18.030 r  ftdi_data_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.030    ftdi_data[10]
    A12                                                               r  ftdi_data[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.284ns  (logic 4.817ns (42.688%)  route 6.467ns (57.312%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.747     6.663    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y154         FDPE                                         r  v2_send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.741 r  v2_send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=38, routed)          6.467    13.208    ftdi_data_IOBUF[11]_inst/T
    B12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.739    17.947 r  ftdi_data_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.947    ftdi_data[11]
    B12                                                               r  ftdi_data[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_clk_beat/beat_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.440ns (49.306%)  route 0.452ns (50.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.432ns (routing 0.000ns, distribution 0.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.432     0.787    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X1Y178         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.826 r  u_ftdi_clk_beat/beat_reg/Q
                         net (fo=2, routed)           0.452     1.278    LED_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     1.679 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.679    LED[0]
    H11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_wr_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_wr_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.444ns (53.113%)  route 0.392ns (46.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.414     5.769    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y154         FDPE                                         r  v2_send_recieve_module/reg_ftdi_wr_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.808 r  v2_send_recieve_module/reg_ftdi_wr_n_reg/Q
                         net (fo=1, routed)           0.392     6.200    ftdi_wr_n_OBUF
    D11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     6.605 r  ftdi_wr_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.605    ftdi_wr_n
    D11                                                               r  ftdi_wr_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_data_output_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.463ns (53.970%)  route 0.395ns (46.030%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.416     5.771    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y157         FDCE                                         r  v2_send_recieve_module/reg_ftdi_data_output_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.810 r  v2_send_recieve_module/reg_ftdi_data_output_reg[15]/Q
                         net (fo=1, routed)           0.395     6.205    ftdi_data_IOBUF[15]_inst/I
    D9                   OBUFT (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.424     6.629 r  ftdi_data_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.629    ftdi_data[15]
    D9                                                                r  ftdi_data[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_data_output_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.871ns  (logic 0.472ns (54.173%)  route 0.399ns (45.827%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.421     5.776    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y159         FDCE                                         r  v2_send_recieve_module/reg_ftdi_data_output_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.815 r  v2_send_recieve_module/reg_ftdi_data_output_reg[12]/Q
                         net (fo=1, routed)           0.399     6.214    ftdi_data_IOBUF[12]_inst/I
    E8                   OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.433     6.646 r  ftdi_data_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.646    ftdi_data[12]
    E8                                                                r  ftdi_data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_be_output_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.461ns (51.853%)  route 0.428ns (48.147%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.417     5.772    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y155         FDCE                                         r  v2_send_recieve_module/reg_ftdi_be_output_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y155         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     5.811 r  v2_send_recieve_module/reg_ftdi_be_output_reg[0]/Q
                         net (fo=1, routed)           0.428     6.239    ftdi_be_IOBUF[0]_inst/I
    E11                  OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.422     6.661 r  ftdi_be_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.661    ftdi_be[0]
    E11                                                               r  ftdi_be[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_data_output_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.473ns (52.696%)  route 0.425ns (47.304%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.421     5.776    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y159         FDCE                                         r  v2_send_recieve_module/reg_ftdi_data_output_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     5.816 r  v2_send_recieve_module/reg_ftdi_data_output_reg[13]/Q
                         net (fo=1, routed)           0.425     6.241    ftdi_data_IOBUF[13]_inst/I
    D8                   OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.433     6.674 r  ftdi_data_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.674    ftdi_data[13]
    D8                                                                r  ftdi_data[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_oe_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.454ns (50.303%)  route 0.448ns (49.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.421     5.776    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y161         FDPE                                         r  v2_send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.817 r  v2_send_recieve_module/reg_ftdi_oe_n_reg/Q
                         net (fo=3, routed)           0.448     6.265    ftdi_oe_n_OBUF
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.413     6.677 r  ftdi_oe_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.677    ftdi_oe_n
    B10                                                               r  ftdi_oe_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_LED_data_out_reg[0]_lopt_replica/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.438ns (47.763%)  route 0.479ns (52.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.416     5.771    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y157         FDCE                                         r  v2_send_recieve_module/reg_LED_data_out_reg[0]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.810 r  v2_send_recieve_module/reg_LED_data_out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.479     6.289    lopt
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     6.688 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.688    LED[1]
    J11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_data_output_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.477ns (51.114%)  route 0.456ns (48.886%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.422     5.777    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  v2_send_recieve_module/reg_ftdi_data_output_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     5.816 r  v2_send_recieve_module/reg_ftdi_data_output_reg[14]/Q
                         net (fo=1, routed)           0.456     6.272    ftdi_data_IOBUF[14]_inst/I
    C8                   OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.438     6.709 r  ftdi_data_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.709    ftdi_data[14]
    C8                                                                r  ftdi_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v2_send_recieve_module/reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.454ns (48.501%)  route 0.482ns (51.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.424     5.779    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y161         FDPE                                         r  v2_send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     5.818 r  v2_send_recieve_module/reg_ftdi_rd_n_reg/Q
                         net (fo=7, routed)           0.482     6.299    ftdi_rd_n_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     6.714 r  ftdi_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.714    ftdi_rd_n
    A10                                                               r  ftdi_rd_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 0.565ns (20.926%)  route 2.133ns (79.074%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.352     2.698    v2_send_recieve_module/p_0_in[0]
    SLICE_X4Y156         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.664     1.288    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X4Y156         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.676ns  (logic 0.565ns (21.093%)  route 2.112ns (78.907%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.331     2.676    v2_send_recieve_module/p_0_in[0]
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.669     1.293    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.676ns  (logic 0.565ns (21.093%)  route 2.112ns (78.907%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.331     2.676    v2_send_recieve_module/p_0_in[0]
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.669     1.293    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.676ns  (logic 0.565ns (21.093%)  route 2.112ns (78.907%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.331     2.676    v2_send_recieve_module/p_0_in[0]
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.669     1.293    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.676ns  (logic 0.565ns (21.093%)  route 2.112ns (78.907%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.331     2.676    v2_send_recieve_module/p_0_in[0]
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.669     1.293    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_be_posedge_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.581ns (22.118%)  route 2.044ns (77.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.362 r  v2_send_recieve_module/reg_ftdi_be_posedge_i[1]_i_1/O
                         net (fo=2, routed)           0.263     2.625    v2_send_recieve_module/reg_ftdi_be_posedge_i[1]_i_1_n_0
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_be_posedge_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.669     1.293    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_be_posedge_i_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_be_posedge_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.625ns  (logic 0.581ns (22.118%)  route 2.044ns (77.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.001ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.362 r  v2_send_recieve_module/reg_ftdi_be_posedge_i[1]_i_1/O
                         net (fo=2, routed)           0.263     2.625    v2_send_recieve_module/reg_ftdi_be_posedge_i[1]_i_1_n_0
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_be_posedge_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.669     1.293    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X4Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_be_posedge_i_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.565ns (21.664%)  route 2.041ns (78.336%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.653ns (routing 0.001ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.260     2.606    v2_send_recieve_module/p_0_in[0]
    SLICE_X3Y156         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.653     1.277    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X3Y156         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.565ns (21.665%)  route 2.041ns (78.335%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.260     2.606    v2_send_recieve_module/p_0_in[0]
    SLICE_X3Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.660     1.284    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X3Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.605ns  (logic 0.565ns (21.673%)  route 2.040ns (78.327%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          1.781     2.296    v2_send_recieve_module/ftdi_resetn_OBUF
    SLICE_X3Y160         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.346 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[7]_i_1/O
                         net (fo=8, routed)           0.259     2.605    v2_send_recieve_module/p_0_in[0]
    SLICE_X3Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.660     1.284    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X3Y159         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_data[15]
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.238ns (47.331%)  route 0.265ns (52.669%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  ftdi_data[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[15]_inst/IO
    D9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.200     0.200 r  ftdi_data_IOBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.200    ftdi_data_IOBUF[15]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.200 r  ftdi_data_IOBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.259     0.459    v2_send_recieve_module/ftdi_data_IBUF[15]
    SLICE_X0Y158         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     0.497 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[15]_i_3/O
                         net (fo=1, routed)           0.006     0.503    v2_send_recieve_module/reg_ftdi_data_posedge_i[15]_i_3_n_0
    SLICE_X0Y158         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.477     1.058    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[15]/C

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            v2_send_recieve_module/ready_to_recieve_posedge_o_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.219ns (38.636%)  route 0.348ns (61.364%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.342     0.541    v2_send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y158         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.561 r  v2_send_recieve_module/ready_to_recieve_posedge_o_i_1/O
                         net (fo=1, routed)           0.006     0.567    v2_send_recieve_module/ready_to_recieve_posedge_o_i_1_n_0
    SLICE_X2Y158         FDRE                                         r  v2_send_recieve_module/ready_to_recieve_posedge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.475     1.055    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDRE                                         r  v2_send_recieve_module/ready_to_recieve_posedge_o_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/beat_reg/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.150ns (26.307%)  route 0.419ns (73.693%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=92, routed)          0.419     0.569    u_ftdi_clk_beat/SR[0]
    SLICE_X1Y178         FDRE                                         r  u_ftdi_clk_beat/beat_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.495     1.076    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X1Y178         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C

Slack:                    inf
  Source:                 ftdi_data[12]
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.259ns (43.135%)  route 0.341ns (56.865%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E8                                                0.000     0.000 r  ftdi_data[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[12]_inst/IO
    E8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.209     0.209 r  ftdi_data_IOBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    ftdi_data_IOBUF[12]_inst/OUT
    E8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.209 r  ftdi_data_IOBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.325     0.534    v2_send_recieve_module/ftdi_data_IBUF[12]
    SLICE_X0Y160         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.584 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[12]_i_1/O
                         net (fo=1, routed)           0.016     0.600    v2_send_recieve_module/reg_ftdi_data_posedge_i[12]_i_1_n_0
    SLICE_X0Y160         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.475     1.055    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y160         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[12]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            v2_send_recieve_module/end_write_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.198ns (32.898%)  route 0.404ns (67.102%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 6.066 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.404     0.601    v2_send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X2Y161         FDCE                                         r  v2_send_recieve_module/end_write_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.485     6.066    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  v2_send_recieve_module/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_data[13]
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.266ns (43.791%)  route 0.342ns (56.209%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  ftdi_data[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_IOBUF[13]_inst/IO
    D8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.209     0.209 r  ftdi_data_IOBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    ftdi_data_IOBUF[13]_inst/OUT
    D8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.209 r  ftdi_data_IOBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.545    v2_send_recieve_module/ftdi_data_IBUF[13]
    SLICE_X0Y160         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     0.602 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[13]_i_1/O
                         net (fo=1, routed)           0.006     0.608    v2_send_recieve_module/reg_ftdi_data_posedge_i[13]_i_1_n_0
    SLICE_X0Y160         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.475     1.055    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y160         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[13]/C

Slack:                    inf
  Source:                 ftdi_be[0]
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.220ns (35.892%)  route 0.393ns (64.108%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  ftdi_be[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_be_IOBUF[0]_inst/IO
    E11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_be_IOBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_be_IOBUF[0]_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_be_IOBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          0.376     0.574    v2_send_recieve_module/D[0]
    SLICE_X0Y158         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.596 r  v2_send_recieve_module/reg_ftdi_data_posedge_i[14]_i_1/O
                         net (fo=1, routed)           0.017     0.613    v2_send_recieve_module/reg_ftdi_data_posedge_i[14]_i_1_n_0
    SLICE_X0Y158         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.477     1.058    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y158         FDRE                                         r  v2_send_recieve_module/reg_ftdi_data_posedge_i_reg[14]/C

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            v2_send_recieve_module/ready_to_send_negedge_o_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.248ns (40.391%)  route 0.366ns (59.609%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 6.062 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 f  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 f  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 f  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.349     0.547    v2_send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X2Y160         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     0.597 r  v2_send_recieve_module/ready_to_send_negedge_o_i_1/O
                         net (fo=1, routed)           0.017     0.614    v2_send_recieve_module/p_2_in
    SLICE_X2Y160         FDCE                                         r  v2_send_recieve_module/ready_to_send_negedge_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.481     6.062    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y160         FDCE                                         r  v2_send_recieve_module/ready_to_send_negedge_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            v2_send_recieve_module/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.212ns (34.092%)  route 0.410ns (65.908%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 6.066 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.394     0.591    v2_send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X2Y161         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.605 r  v2_send_recieve_module/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.016     0.621    v2_send_recieve_module/write_rd_delay_flag_i_1_n_0
    SLICE_X2Y161         FDCE                                         r  v2_send_recieve_module/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.485     6.066    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y161         FDCE                                         r  v2_send_recieve_module/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n
                            (input port)
  Destination:            v2_send_recieve_module/reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.213ns (34.143%)  route 0.411ns (65.857%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 6.066 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.394     0.591    v2_send_recieve_module/ftdi_rxf_n_IBUF
    SLICE_X2Y161         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.606 r  v2_send_recieve_module/reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.017     0.623    v2_send_recieve_module/reg_ftdi_rd_n_i_1_n_0
    SLICE_X2Y161         FDPE                                         r  v2_send_recieve_module/reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=174, routed)         0.485     6.066    v2_send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y161         FDPE                                         r  v2_send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)





