
*** Running vivado
    with args -log Gaussianblur_design_gaussian_filter_accel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Gaussianblur_design_gaussian_filter_accel_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Gaussianblur_design_gaussian_filter_accel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1461.824 ; gain = 161.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspaceHLS/Guassianfilter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Gaussianblur_design_gaussian_filter_accel_0_0
Command: synth_design -top Gaussianblur_design_gaussian_filter_accel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9544
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2316.629 ; gain = 410.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Gaussianblur_design_gaussian_filter_accel_0_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ip/Gaussianblur_design_gaussian_filter_accel_0_0/synth/Gaussianblur_design_gaussian_filter_accel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_control_s_axi' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_control_s_axi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_control_s_axi' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_entry_proc' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_entry_proc' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_Block_entry1_proc' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_Block_entry1_proc' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_s' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_flow_control_loop_pipe_sequential_init' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_flow_control_loop_pipe_sequential_init' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_regslice_both' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_regslice_both' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_regslice_both__parameterized0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_regslice_both__parameterized0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_regslice_both__parameterized1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_regslice_both__parameterized1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_s' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s_cf_RAM_AUTO_1R1W' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s_cf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s_cf_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s_cf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_buf_RAM_S2P_BRAM_1R1W' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_buf_RAM_S2P_BRAM_1R1W' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xfapplygaussian7x7_3_16_s' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xfapplygaussian7x7_3_16_s.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_mul_8ns_8ns_16_1_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_mul_8ns_8ns_16_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_mul_8ns_8ns_16_1_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_mul_8ns_8ns_16_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_DSP48_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_DSP48_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xfapplygaussian7x7_3_16_s' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xfapplygaussian7x7_3_16_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Clear_Row_Loop' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Clear_Row_Loop' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row1_Loop' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row1_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row1_Loop' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row1_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row2_Loop' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row2_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row2_Loop' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row2_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_mux_7_3_24_1_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_mux_7_3_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_mux_7_3_24_1_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_mux_7_3_24_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_frp_pipeline_valid' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:11]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:54]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_frp_pipeline_valid' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_frp_fifoout' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_fifoout.v:11]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_fifoout.v:90]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_frp_fifoout' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_fifoout.v:11]
WARNING: [Synth 8-7071] port 'empty' of module 'gaussian_filter_accel_frp_fifoout' is unconnected for instance 'pf_out_mat_data_U' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop.v:1339]
WARNING: [Synth 8-7023] instance 'pf_out_mat_data_U' of module 'gaussian_filter_accel_frp_fifoout' has 16 connections declared, but only 15 given [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop.v:1339]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/ip/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_GaussianBlur_7_0_16_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w32_d4_S' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w32_d4_S_ShiftReg' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w32_d4_S_ShiftReg' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w32_d4_S' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w32_d2_S' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w32_d2_S_ShiftReg' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w32_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w32_d2_S' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w24_d3_S' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w24_d3_S_ShiftReg' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w24_d3_S_ShiftReg' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w24_d3_S' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w24_d2_S' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_fifo_w24_d2_S_ShiftReg' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w24_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_fifo_w24_d2_S' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0_ShiftReg' [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter_accel' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Gaussianblur_design_gaussian_filter_accel_0_0' (0#1) [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ip/Gaussianblur_design_gaussian_filter_accel_0_0/synth/Gaussianblur_design_gaussian_filter_accel_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_control_s_axi.v:285]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_frp_pipeline_valid.v:112]
WARNING: [Synth 8-7129] Port reset in module gaussian_filter_accel_start_for_GaussianBlur_7_0_16_3840_2160_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gaussian_filter_accel_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gaussian_filter_accel_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gaussian_filter_accel_fifo_w24_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gaussian_filter_accel_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module gaussian_filter_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized152 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2698.816 ; gain = 792.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2698.816 ; gain = 792.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 2698.816 ; gain = 792.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ip/Gaussianblur_design_gaussian_filter_accel_0_0/constraints/gaussian_filter_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ip/Gaussianblur_design_gaussian_filter_accel_0_0/constraints/gaussian_filter_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.runs/Gaussianblur_design_gaussian_filter_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.runs/Gaussianblur_design_gaussian_filter_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2781.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  FDE => FDRE: 40 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2813.344 ; gain = 31.770
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.runs/Gaussianblur_design_gaussian_filter_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gaussian_filter_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gaussian_filter_accel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln1096_reg_188_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Clear_Row_Loop.v:178]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_reg_120_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row1_Loop.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_1_reg_120_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_xFGaussianFilter7x7_Pipeline_Read_Row2_Loop.v:148]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gaussian_filter_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gaussian_filter_accel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fadd_32ns_32ns_32_5_full_dsp_1_U33/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fadd_32ns_32ns_32_5_full_dsp_1_U33/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fadd_32ns_32ns_32_5_full_dsp_1_U33/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fadd_32ns_32ns_32_5_full_dsp_1_U33/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fadd_32ns_32ns_32_5_full_dsp_1_U33/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fadd_32ns_32ns_32_5_full_dsp_1_U33/gaussian_filter_accel_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/sitofp_32s_32_6_no_dsp_1_U35/gaussian_filter_accel_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_121_1_fu_104/fexp_32ns_32ns_32_10_full_dsp_1_U36/gaussian_filter_accel_fexp_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1:/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1:/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1:/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1:/gaussian_filter_accel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/fpext_32ns_64_2_no_dsp_1_U45/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/fpext_32ns_64_2_no_dsp_1_U45/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/fpext_32ns_64_2_no_dsp_1_U45/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/fpext_32ns_64_2_no_dsp_1_U45/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/fpext_32ns_64_2_no_dsp_1_U45/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/fpext_32ns_64_2_no_dsp_1_U45/gaussian_filter_accel_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_GaussianBlur_7_0_16_3840_2160_1_2_2_Pipeline_VITIS_LOOP_130_2_fu_111/dadd_64ns_64ns_64_7_full_dsp_1_U46/gaussian_filter_accel_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fdiv_32ns_32ns_32_16_no_dsp_1_U274/gaussian_filter_accel_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U275/gaussian_filter_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U124/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U124/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9_U/m_reg_reg' and it is trimmed from '43' to '30' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U126/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U126/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9_U/m_reg_reg' and it is trimmed from '43' to '30' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U125/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9_U/p_reg_reg' and it is trimmed from '44' to '30' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_U125/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0_DSP48_9_U/m_reg_reg' and it is trimmed from '43' to '30' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_29ns_30_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U120/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U120/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U118/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U118/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U116/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_U116/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0_DSP48_7_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_19ns_19ns_8ns_16ns_28_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U98/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U98/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U114/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U114/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U112/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U112/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U123/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_19ns_19ns_8ns_28_4_0_U119/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6_U/p_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_19ns_19ns_8ns_28_4_0_U119/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U110/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U110/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U107/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U107/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U105/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U105/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U122/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_19ns_19ns_8ns_28_4_0_U117/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6_U/p_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_19ns_19ns_8ns_28_4_0_U117/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U103/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U103/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U100/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U100/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U121/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8_U/p_reg_reg' and it is trimmed from '44' to '29' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_19ns_19ns_8ns_28_4_0_U115/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6_U/p_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_19ns_19ns_8ns_28_4_0_U115/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_19ns_19ns_8ns_28_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U96/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_U96/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U123/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_U87/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U122/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_U79/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_U121/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0_DSP48_8_U/m_reg_reg' and it is trimmed from '43' to '29' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_18ns_18ns_8ns_28ns_29_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_U71/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_16ns_18_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U97/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U97/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U113/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U113/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U111/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U111/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U109/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U109/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U108/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U108/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U106/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U106/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U104/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U104/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U102/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U102/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U101/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U101/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U99/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U99/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U95/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_U95/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_9ns_9ns_8ns_18ns_19_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U94/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_U94/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_ama_addmuladd_8ns_8ns_8ns_17ns_18_4_0.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U92/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U92/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U90/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U90/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U88/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U88/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_8ns_8ns_17_4_0_U86/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_8ns_8ns_17_4_0_U86/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U84/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U84/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U82/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U82/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U80/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U80/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_8ns_8ns_17_4_0_U78/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_8ns_8ns_17_4_0_U78/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U76/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U76/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U74/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U74/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U72/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U72/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_8ns_8ns_17_4_0_U70/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_8ns_8ns_8ns_17_4_0_U70/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_8ns_8ns_8ns_17_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U93/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U93/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U91/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_9ns_8ns_18_4_0_U91/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '18' bits. [c:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.gen/sources_1/bd/Gaussianblur_design/ipshared/4384/hdl/verilog/gaussian_filter_accel_am_addmul_9ns_9ns_8ns_18_4_0.v:38]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:55 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:11 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:17 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_1_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_2_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_3_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_3_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_3_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_4_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_4_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_4_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_5_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_5_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_5_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_6_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_6_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/GaussianBlur_7_0_16_3840_2160_1_2_2_U0/grp_xFGaussianFilter7x7_16_3840_2160_3_16_1_2_2_10_2160_s_fu_121/buf_6_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:28 ; elapsed = 00:03:36 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:03:47 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:03:47 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:44 ; elapsed = 00:03:52 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:44 ; elapsed = 00:03:52 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:44 ; elapsed = 00:03:53 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:45 ; elapsed = 00:03:53 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                     | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized6_480             | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7_481             | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8_478             | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                 | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4                 | C'+(D+A)'*B'          | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_434             | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                 | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3                 | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_433             | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1                 | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_428             | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized10                | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9                 | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5                 | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6                 | (A*B)'                | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7                 | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized8                 | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 8      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 8      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 8      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 9      | 8      | 18     | 9      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 0      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 0      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 0      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 9      | 8      | -      | 9      | 18     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 8      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 8      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 8      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 0      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 0      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 0      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D+A)'*B'')')'      | 19     | 8      | -      | 19     | 28     | 0    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 0      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 0      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 0      | 17     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (((D'+A')'*B'')')'    | 8      | 8      | -      | 8      | 18     | 1    | 2    | -    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 18     | 8      | 28     | 18     | 29     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D+A)'*B'')')'    | 19     | 8      | 16     | 19     | 28     | 0    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 19     | 8      | 29     | 19     | 30     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 0      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 0      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 16     | 0      | 18     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 0      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 0      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 0      | 8      | 17     | 8      | 18     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A'')'*B'')')' | 8      | 8      | 18     | 8      | 19     | 2    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | (C+((D'+A')'*B'')')'  | 8      | 8      | 18     | 8      | 19     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|gaussian_filter_accel_xfapplygaussian7x7_3_16_s | A''*B''               | 8      | 8      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   388|
|2     |DSP48E1  |   198|
|16    |LUT1     |   152|
|17    |LUT2     |  1304|
|18    |LUT3     |  2350|
|19    |LUT4     |   636|
|20    |LUT5     |   685|
|21    |LUT6     |  1734|
|22    |MUXCY    |  1052|
|23    |MUXF7    |   411|
|24    |MUXF8    |     5|
|25    |RAM32M   |     5|
|26    |RAM32X1D |     2|
|27    |RAMB36E1 |    21|
|28    |SRL16E   |  1096|
|29    |SRLC32E  |    30|
|30    |XORCY    |   823|
|31    |FDE      |    40|
|32    |FDRE     |  9345|
|33    |FDSE     |   147|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:45 ; elapsed = 00:03:53 . Memory (MB): peak = 2813.344 ; gain = 906.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:03:31 . Memory (MB): peak = 2813.344 ; gain = 792.461
Synthesis Optimization Complete : Time (s): cpu = 00:03:45 ; elapsed = 00:03:53 . Memory (MB): peak = 2813.344 ; gain = 906.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 2813.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2945 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2813.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 350 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 303 instances
  FDE => FDRE: 40 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: 639a8b7c
INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 227 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:04 ; elapsed = 00:04:18 . Memory (MB): peak = 2813.344 ; gain = 1313.434
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.runs/Gaussianblur_design_gaussian_filter_accel_0_0_synth_1/Gaussianblur_design_gaussian_filter_accel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.344 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2813.344 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Gaussianblur_design_gaussian_filter_accel_0_0, cache-ID = c71041b667c0fa08
INFO: [Coretcl 2-1174] Renamed 936 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/Gaussianfilter/Gaussianfilter.runs/Gaussianblur_design_gaussian_filter_accel_0_0_synth_1/Gaussianblur_design_gaussian_filter_accel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2813.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Gaussianblur_design_gaussian_filter_accel_0_0_utilization_synth.rpt -pb Gaussianblur_design_gaussian_filter_accel_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2813.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 12:05:09 2023...
