// Seed: 457571308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3 = id_7;
  assign id_1 = id_12;
  logic
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  logic id_32;
  assign id_10 = 1'b0;
  assign id_10 = id_29;
  logic id_33;
  logic id_34;
  type_40 id_35 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_2),
      .id_3(1'b0 != id_8),
      .id_4(1'h0),
      .id_5(id_8),
      .id_6((1)),
      .id_7(1 ? id_8 * 1 + 1 : 1),
      .id_8()
  );
endmodule
module module_1 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input reg id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input logic id_11,
    input id_12,
    output id_13,
    input reg id_14,
    output id_15,
    output id_16,
    input id_17,
    output id_18,
    input id_19,
    input id_20,
    output id_21
);
  initial begin
    id_15 <= {id_14{1}};
    SystemTFIdentifier(1);
  end
  always @(*) id_15 = id_4;
  assign id_13[1] = id_10;
  logic id_22;
  logic id_23;
  logic id_24;
endmodule
