# Verilog for Rednet

[![](https://jitpack.io/v/panther03/rednetverilog.svg)](https://jitpack.io/#panther03/rednetverilog)
[![](https://github.com/panther03/rednetverilog/actions/workflows/gradle.yml/badge.svg)](https://github.com/panther03/rednetverilog/actions/workflows/gradle.yml)

Uses example mod as base: https://github.com/SinTh0r4s/ExampleMod1.7.10/