Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 17:26:01 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_top_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 4.183ns (64.587%)  route 2.294ns (35.413%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[15]
                         net (fo=14, unplaced)        0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_90
                         LUT5 (Prop_lut5_I2_O)        0.051     6.074 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12/O
                         net (fo=4, unplaced)         0.431     6.505    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.548 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_7/O
                         net (fo=1, unplaced)         0.466     7.014    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[1]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 4.175ns (64.543%)  route 2.294ns (35.457%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[12]
                         net (fo=2, unplaced)         0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_93
                         LUT5 (Prop_lut5_I4_O)        0.043     6.066 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_11/O
                         net (fo=4, unplaced)         0.431     6.497    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.540 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_6/O
                         net (fo=1, unplaced)         0.466     7.006    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[2]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 4.175ns (64.603%)  route 2.288ns (35.397%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[10]
                         net (fo=2, unplaced)         0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_95
                         LUT5 (Prop_lut5_I4_O)        0.043     6.066 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_14/O
                         net (fo=3, unplaced)         0.425     6.491    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_14_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.534 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_8/O
                         net (fo=1, unplaced)         0.466     7.000    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 4.175ns (64.673%)  route 2.281ns (35.327%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[13])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, unplaced)         0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
                         LUT6 (Prop_lut6_I5_O)        0.043     6.066 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9/O
                         net (fo=2, unplaced)         0.418     6.484    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     6.527 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_5/O
                         net (fo=1, unplaced)         0.466     6.993    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[3]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 4.183ns (64.827%)  route 2.270ns (35.173%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[15]
                         net (fo=14, unplaced)        0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_90
                         LUT4 (Prop_lut4_I1_O)        0.051     6.074 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_13/O
                         net (fo=1, unplaced)         0.407     6.481    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.524 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_4/O
                         net (fo=1, unplaced)         0.466     6.990    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 4.183ns (65.982%)  route 2.157ns (34.018%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[15]
                         net (fo=14, unplaced)        0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_90
                         LUT5 (Prop_lut5_I2_O)        0.051     6.074 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12/O
                         net (fo=4, unplaced)         0.294     6.368    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_12_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     6.411 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_3/O
                         net (fo=1, unplaced)         0.466     6.877    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[5]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 4.175ns (65.939%)  route 2.157ns (34.061%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[12])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[12]
                         net (fo=2, unplaced)         0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_93
                         LUT5 (Prop_lut5_I4_O)        0.043     6.066 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_11/O
                         net (fo=4, unplaced)         0.294     6.360    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     6.403 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_2/O
                         net (fo=1, unplaced)         0.466     6.869    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[6]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 4.175ns (66.075%)  route 2.144ns (33.925%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[13])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, unplaced)         0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
                         LUT6 (Prop_lut6_I5_O)        0.043     6.066 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9/O
                         net (fo=2, unplaced)         0.281     6.347    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     6.390 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_1/O
                         net (fo=18, unplaced)        0.466     6.856    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[7]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[10])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 4.175ns (66.075%)  route 2.144ns (33.925%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[13])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, unplaced)         0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
                         LUT6 (Prop_lut6_I5_O)        0.043     6.066 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9/O
                         net (fo=2, unplaced)         0.281     6.347    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     6.390 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_1/O
                         net (fo=18, unplaced)        0.466     6.856    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[7]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[11])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 4.175ns (66.075%)  route 2.144ns (33.925%))
  Logic Levels:           4  (DSP48E1=1 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_909_reg/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.348     0.885 f  bd_0_i/hls_inst/inst/j_reg_909_reg/P[9]
                         net (fo=1, unplaced)         0.466     1.351    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/P[7]
                         LUT1 (Prop_lut1_I0_O)        0.043     1.394 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8/O
                         net (fo=23, unplaced)        0.466     1.859    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_i_8_n_0
                         DSP48E1 (Prop_dsp48e1_A[29]_P[13])
                                                      3.698     5.557 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout/P[13]
                         net (fo=3, unplaced)         0.466     6.023    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/dout_n_92
                         LUT6 (Prop_lut6_I5_O)        0.043     6.066 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9/O
                         net (fo=2, unplaced)         0.281     6.347    bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_9_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     6.390 r  bd_0_i/hls_inst/inst/mul_9s_7ns_16_1_1_U4/p_reg_reg_i_1/O
                         net (fo=18, unplaced)        0.466     6.856    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/D[7]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=81, unset)           0.510    10.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_D[12])
                                                     -1.159     9.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.316    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  2.460    




