Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Fri Apr 25 23:00:19 2025
| Host         : BOOK-U3EJ1RPPBB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |           50415 |        23494 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |           16570 |         4780 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_out1 | uart_inst/uart_rx_inst/next_rx_done          | reset_IBUF_BUFG  |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out1 | u_convolution_2D/OUT_RDY_i_1_n_0             | reset_IBUF_BUFG  |                3 |              9 |         3.00 |
|  instance_name/inst/clk_out1 | uart_inst/uart_rx_inst/clk_count[15]_i_1_n_0 | reset_IBUF_BUFG  |                5 |             16 |         3.20 |
|  instance_name/inst/clk_out1 | u_convolution_2D/col_idx[7]_i_1_n_0          | reset_IBUF_BUFG  |               10 |             25 |         2.50 |
|  instance_name/inst/clk_out1 | u_convolution_2D/E[0]                        | reset_IBUF_BUFG  |             2205 |           8192 |         3.72 |
|  instance_name/inst/clk_out1 | u_convolution_2D/p_24_out                    | reset_IBUF_BUFG  |             2555 |           8320 |         3.26 |
|  instance_name/inst/clk_out1 |                                              | reset_IBUF_BUFG  |            23494 |          50415 |         2.15 |
+------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+


