###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 04:02:10 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Removal Check with Pin \tx_core/tx_rs/xgmii_tx_hold_reg[12] /
CLK 
Endpoint:   \tx_core/tx_rs/xgmii_tx_hold_reg[12] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.215
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.694
  Arrival Time                  1.000
  Slack Time                   -0.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                      | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.694 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[12] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.694 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.694 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.465 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.191 | 
     | FECTS_clks_clk___L3_I6               | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.035 | 
     | FECTS_clks_clk___L4_I15              | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.266 | 
     | FECTS_clks_clk___L5_I58              | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.511 | 
     | \tx_core/tx_rs/xgmii_tx_hold_reg[12] | CLK ^        | DFFSR   | 0.188 | 0.010 |   1.215 |    0.521 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Removal Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[5] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[5] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.215
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.694
  Arrival Time                  1.000
  Slack Time                   -0.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.694 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.694 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.694 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.465 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.191 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.035 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.266 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.511 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[5] | CLK ^        | DFFSR   | 0.188 | 0.010 |   1.215 |    0.521 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Removal Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[1] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.215
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.694
  Arrival Time                  1.000
  Slack Time                   -0.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.694 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.694 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.694 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.465 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.191 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.035 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.266 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.511 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[1] | CLK ^        | DFFSR   | 0.188 | 0.010 |   1.215 |    0.521 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Removal Check with Pin \tx_core/tx_rs/bvalid_reg[3] /CLK 
Endpoint:   \tx_core/tx_rs/bvalid_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: \clks.rst                       (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.212
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  1.000
  Slack Time                   -0.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |              |       |       |       |  Time   |   Time   | 
     |------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.691 | 
     | \tx_core/tx_rs/bvalid_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.691 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.691 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.462 | 
     | FECTS_clks_clk___L2_I1       | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.188 | 
     | FECTS_clks_clk___L3_I6       | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.038 | 
     | FECTS_clks_clk___L4_I15      | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.269 | 
     | FECTS_clks_clk___L5_I58      | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.514 | 
     | \tx_core/tx_rs/bvalid_reg[3] | CLK ^        | DFFSR   | 0.188 | 0.007 |   1.212 |    0.521 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Removal Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[7] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[7] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.212
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.691
  Arrival Time                  1.000
  Slack Time                   -0.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.691 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[7] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.691 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.691 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.462 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.188 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.038 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.269 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.514 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[7] | CLK ^        | DFFSR   | 0.188 | 0.007 |   1.212 |    0.521 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt0_fifo/r_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.211
+ Removal                       0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.690
  Arrival Time                  1.000
  Slack Time                   -0.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.690 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.690 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.690 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.461 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.187 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.039 | 
     | FECTS_clks_clk___L4_I15                      | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.270 | 
     | FECTS_clks_clk___L5_I58                      | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.515 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[2] | CLK ^        | DFFSR   | 0.187 | 0.007 |   1.211 |    0.522 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr0_d_reg[15] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr0_d_reg[15] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.690
  Arrival Time                  1.000
  Slack Time                   -0.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.690 | 
     | \tx_core/axi_master /\haddr0_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.690 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.690 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.461 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.187 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.039 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.261 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.510 | 
     | \tx_core/axi_master /\haddr0_d_reg[15] | CLK ^        | DFFSR   | 0.191 | 0.010 |   1.209 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr1_d_reg[15] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr1_d_reg[15] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.689
  Arrival Time                  1.000
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.689 | 
     | \tx_core/axi_master /\haddr1_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.689 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.461 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.186 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.039 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.261 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.510 | 
     | \tx_core/axi_master /\haddr1_d_reg[15] | CLK ^        | DFFSR   | 0.191 | 0.010 |   1.209 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr2_d_reg[15] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr2_d_reg[15] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.689
  Arrival Time                  1.000
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.689 | 
     | \tx_core/axi_master /\haddr2_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.689 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.461 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.186 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.039 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.262 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.510 | 
     | \tx_core/axi_master /\haddr2_d_reg[15] | CLK ^        | DFFSR   | 0.191 | 0.010 |   1.209 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr1_d_reg[25] 
/CLK 
Endpoint:   \tx_core/axi_master /\haddr1_d_reg[25] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.689
  Arrival Time                  1.000
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.689 | 
     | \tx_core/axi_master /\haddr1_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.689 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.460 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.186 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.039 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.262 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.510 | 
     | \tx_core/axi_master /\haddr1_d_reg[25] | CLK ^        | DFFSR   | 0.191 | 0.010 |   1.209 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr1_d_reg[12] 
/CLK 
Endpoint:   \tx_core/axi_master /\haddr1_d_reg[12] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.689
  Arrival Time                  1.000
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.689 | 
     | \tx_core/axi_master /\haddr1_d_reg[12] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.689 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.460 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.186 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.039 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.262 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.510 | 
     | \tx_core/axi_master /\haddr1_d_reg[12] | CLK ^        | DFFSR   | 0.191 | 0.010 |   1.209 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[4] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.211
+ Removal                       0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.689
  Arrival Time                  1.000
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.689 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.689 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.460 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.186 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.040 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.271 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.516 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[4] | CLK ^        | DFFSR   | 0.187 | 0.006 |   1.211 |    0.522 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin \tx_core/axi_master /\pkt0_fifo/w_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
+ Removal                       0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.689
  Arrival Time                  1.000
  Slack Time                   -0.689
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                              | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.689 | 
     | \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.689 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.689 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.460 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.185 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.040 | 
     | FECTS_clks_clk___L4_I15                      | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.271 | 
     | FECTS_clks_clk___L5_I58                      | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.516 | 
     | \tx_core/axi_master /\pkt0_fifo/w_ptr_reg[2] | CLK ^        | DFFSR   | 0.187 | 0.006 |   1.210 |    0.522 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][2] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][2] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                     (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     | _ptr][2]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.460 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.185 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.040 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.263 | 
     | FECTS_clks_clk___L5_I162                           | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.511 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.191 | 0.009 |   1.208 |    0.520 | 
     | _ptr][2]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.270 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.511 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.209 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[0] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[0] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
+ Removal                       0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.185 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.041 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.272 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.517 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[0] | CLK ^        | DFFSR   | 0.187 | 0.005 |   1.210 |    0.522 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.270 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.209 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.270 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.209 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][5] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][5] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                     (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     | _ptr][5]                                           |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.185 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.263 | 
     | FECTS_clks_clk___L5_I162                           | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.511 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.191 | 0.009 |   1.208 |    0.520 | 
     | _ptr][5]                                           |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.270 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.209 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.270 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.209 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.271 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.208 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[62] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[62] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.688
  Arrival Time                  1.000
  Slack Time                   -0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.688 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[62] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.688 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.271 | 
     | FECTS_clks_clk___L5_I108                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[62] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.208 |    0.521 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr1_d_reg[3] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr1_d_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr1_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.263 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr1_d_reg[3] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.208 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr2_d_reg[3] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr2_d_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr2_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.263 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr2_d_reg[3] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.208 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr0_d_reg[18] 
/CLK 
Endpoint:   \tx_core/axi_master /\haddr0_d_reg[18] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr0_d_reg[18] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.263 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr0_d_reg[18] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.208 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[51] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[51] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.048 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.271 | 
     | FECTS_clks_clk___L5_I108                   | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[51] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.208 |    0.521 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr1_d_reg[2] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr1_d_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.264 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr1_d_reg[2] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.207 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr2_d_reg[2] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr2_d_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr2_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.264 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr2_d_reg[2] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.207 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin \tx_core/tx_rs/pkt_ctrl_d_reg[3] /CLK 
Endpoint:   \tx_core/tx_rs/pkt_ctrl_d_reg[3] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
+ Removal                       0.228
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |              |       |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                  | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.042 | 
     | FECTS_clks_clk___L4_I15          | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.231 |   0.960 |    0.273 | 
     | FECTS_clks_clk___L5_I58          | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.245 |   1.205 |    0.517 | 
     | \tx_core/tx_rs/pkt_ctrl_d_reg[3] | CLK ^        | DFFSR   | 0.186 | 0.004 |   1.209 |    0.522 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr1_d_reg[18] 
/CLK 
Endpoint:   \tx_core/axi_master /\haddr1_d_reg[18] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr1_d_reg[18] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.264 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr1_d_reg[18] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.207 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr0_d_reg[1] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr0_d_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr0_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.264 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr0_d_reg[1] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.207 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.459 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.181 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.049 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.271 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.512 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19] | CLK ^        | DFFSR   | 0.189 | 0.009 |   1.208 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr1_d_reg[5] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr1_d_reg[5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr1_d_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.458 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.041 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.264 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.512 | 
     | \tx_core/axi_master /\haddr1_d_reg[5] | CLK ^        | DFFSR   | 0.191 | 0.008 |   1.207 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.458 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.180 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.049 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.271 | 
     | FECTS_clks_clk___L5_I108                    | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.513 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26] | CLK ^        | DFFSR   | 0.189 | 0.008 |   1.208 |    0.521 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr0_d_reg[5] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr0_d_reg[5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/axi_master /\haddr0_d_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.458 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.184 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.042 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.264 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.513 | 
     | \tx_core/axi_master /\haddr0_d_reg[5] | CLK ^        | DFFSR   | 0.190 | 0.008 |   1.207 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data8_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data8_d_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.208
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.687
  Arrival Time                  1.000
  Slack Time                   -0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.687 | 
     | \tx_core/tx_crc/crcpkt2 /\data8_d_reg[6] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.687 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.687 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.458 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.180 | 
     | FECTS_clks_clk___L3_I11                  | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.049 | 
     | FECTS_clks_clk___L4_I27                  | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.271 | 
     | FECTS_clks_clk___L5_I108                 | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.513 | 
     | \tx_core/tx_crc/crcpkt2 /\data8_d_reg[6] | CLK ^        | DFFSR   | 0.189 | 0.008 |   1.208 |    0.521 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data8_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data8_d_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.686
  Arrival Time                  1.000
  Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.686 | 
     | \tx_core/tx_crc/crcpkt2 /\data8_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.686 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.457 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.179 | 
     | FECTS_clks_clk___L3_I11                  | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.050 | 
     | FECTS_clks_clk___L4_I27                  | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.272 | 
     | FECTS_clks_clk___L5_I108                 | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.513 | 
     | \tx_core/tx_crc/crcpkt2 /\data8_d_reg[2] | CLK ^        | DFFSR   | 0.189 | 0.008 |   1.207 |    0.521 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr0_d_reg[28] 
/CLK 
Endpoint:   \tx_core/axi_master /\haddr0_d_reg[28] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.206
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.686
  Arrival Time                  1.000
  Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.686 | 
     | \tx_core/axi_master /\haddr0_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.686 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.457 | 
     | FECTS_clks_clk___L2_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.183 | 
     | FECTS_clks_clk___L3_I15                | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.042 | 
     | FECTS_clks_clk___L4_I41                | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.265 | 
     | FECTS_clks_clk___L5_I162               | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.513 | 
     | \tx_core/axi_master /\haddr0_d_reg[28] | CLK ^        | DFFSR   | 0.190 | 0.007 |   1.206 |    0.520 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt2 /\data8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data8_d_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.207
+ Removal                       0.229
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.686
  Arrival Time                  1.000
  Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.686 | 
     | \tx_core/tx_crc/crcpkt2 /\data8_d_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.686 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.457 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.179 | 
     | FECTS_clks_clk___L3_I11                  | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    0.050 | 
     | FECTS_clks_clk___L4_I27                  | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    0.272 | 
     | FECTS_clks_clk___L5_I108                 | A ^ -> Y ^   | CLKBUF1 | 0.184 | 0.241 |   1.199 |    0.513 | 
     | \tx_core/tx_crc/crcpkt2 /\data8_d_reg[4] | CLK ^        | DFFSR   | 0.189 | 0.008 |   1.207 |    0.521 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin \tx_core/axi_master /\haddr2_d_reg[5] /
CLK 
Endpoint:   \tx_core/axi_master /\haddr2_d_reg[5] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.206
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.686
  Arrival Time                  1.000
  Slack Time                   -0.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                       |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                       | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.686 | 
     | \tx_core/axi_master /\haddr2_d_reg[5] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.686 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.686 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.457 | 
     | FECTS_clks_clk___L2_I3                | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.183 | 
     | FECTS_clks_clk___L3_I15               | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.043 | 
     | FECTS_clks_clk___L4_I41               | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.265 | 
     | FECTS_clks_clk___L5_I162              | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.514 | 
     | \tx_core/axi_master /\haddr2_d_reg[5] | CLK ^        | DFFSR   | 0.190 | 0.007 |   1.206 |    0.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin32_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.211
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.685
  Arrival Time                  1.000
  Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.685 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[11] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.685 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.685 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.457 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.182 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.045 | 
     | FECTS_clks_clk___L4_I14                     | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.273 | 
     | FECTS_clks_clk___L5_I54                     | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.510 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[11] | CLK ^        | DFFSR   | 0.179 | 0.015 |   1.211 |    0.525 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin32_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.211
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.685
  Arrival Time                  1.000
  Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.685 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.685 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.685 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.457 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.182 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.045 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.273 | 
     | FECTS_clks_clk___L5_I54                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.510 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[8] | CLK ^        | DFFSR   | 0.179 | 0.015 |   1.211 |    0.525 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin32_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.211
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.685
  Arrival Time                  1.000
  Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.685 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[14] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.685 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.685 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.456 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.182 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.045 | 
     | FECTS_clks_clk___L4_I14                     | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.273 | 
     | FECTS_clks_clk___L5_I54                     | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.510 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[14] | CLK ^        | DFFSR   | 0.179 | 0.015 |   1.211 |    0.525 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin \tx_core/dma_reg_tx /\clink_ptr_reg[l_
reg][0][head_ptr][25] /CLK 
Endpoint:   \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head_ptr][25] /R (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                      (^) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.205
+ Removal                       0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.685
  Arrival Time                  1.000
  Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.685 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.685 | 
     | _ptr][25]                                          |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.685 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.456 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.182 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |    0.043 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |    0.266 | 
     | FECTS_clks_clk___L5_I162                           | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.248 |   1.199 |    0.514 | 
     | \tx_core/dma_reg_tx /\clink_ptr_reg[l_reg][0][head | CLK ^        | DFFSR   | 0.190 | 0.006 |   1.205 |    0.520 | 
     | _ptr][25]                                          |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.685
  Arrival Time                  1.000
  Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.685 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[14] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.685 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.685 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.456 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.182 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.045 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.273 | 
     | FECTS_clks_clk___L5_I54                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.511 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[14] | CLK ^        | DFFSR   | 0.179 | 0.015 |   1.210 |    0.525 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin32_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.685
  Arrival Time                  1.000
  Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.685 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.685 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.685 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.456 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.182 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.046 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.273 | 
     | FECTS_clks_clk___L5_I54                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.511 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin32_d_reg[0] | CLK ^        | DFFSR   | 0.179 | 0.015 |   1.210 |    0.525 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[36] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[36] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.685
  Arrival Time                  1.000
  Slack Time                   -0.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.685 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[36] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.685 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.685 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.456 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.182 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.046 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.273 | 
     | FECTS_clks_clk___L5_I54                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.511 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[36] | CLK ^        | DFFSR   | 0.179 | 0.015 |   1.210 |    0.525 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin40_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[19] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.684
  Arrival Time                  1.000
  Slack Time                   -0.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.684 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[19] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.684 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.684 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.456 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.181 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.046 | 
     | FECTS_clks_clk___L4_I14                     | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.274 | 
     | FECTS_clks_clk___L5_I54                     | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.511 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin40_d_reg[19] | CLK ^        | DFFSR   | 0.179 | 0.014 |   1.210 |    0.525 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin \tx_core/tx_crc/crcpkt1 /\data32_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data32_d_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
+ Removal                       0.225
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.684
  Arrival Time                  1.000
  Slack Time                   -0.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    0.684 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    1.684 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.684 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.456 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.181 | 
     | FECTS_clks_clk___L3_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.046 | 
     | FECTS_clks_clk___L4_I14                   | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    0.274 | 
     | FECTS_clks_clk___L5_I54                   | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    0.511 | 
     | \tx_core/tx_crc/crcpkt1 /\data32_d_reg[0] | CLK ^        | DFFSR   | 0.179 | 0.014 |   1.210 |    0.525 | 
     +---------------------------------------------------------------------------------------------------------+ 

