/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* hdlname = "sync_ram_tdp" *)
(* dynports =  1  *)
(* src = "dut.sv:211.5-227.7" *)
module \$paramod\sync_ram_tdp\DATA_WIDTH=s32'00000000000000000000000000001000\ADDRESS_WIDTH=s32'00000000000000000000000000001010\WORD=s32'00000000000000000000000000000111\DEPTH=s32'00000000000000000000001111111111 (clk_a, clk_b, write_enable_a, write_enable_b, read_enable_a, read_enable_b, write_data_a, write_data_b, addr_a, addr_b, read_data_a, read_data_b);
  wire _0_;
  wire _1_;
  (* src = "dut.sv:160.38-160.44" *)
  input [9:0] addr_a;
  wire [9:0] addr_a;
  (* src = "dut.sv:160.46-160.52" *)
  input [9:0] addr_b;
  wire [9:0] addr_b;
  (* src = "dut.sv:156.38-156.43" *)
  input clk_a;
  wire clk_a;
  (* src = "dut.sv:156.45-156.50" *)
  input clk_b;
  wire clk_b;
  (* src = "dut.sv:161.38-161.49" *)
  output [7:0] read_data_a;
  wire [7:0] read_data_a;
  (* src = "dut.sv:161.51-161.62" *)
  output [7:0] read_data_b;
  wire [7:0] read_data_b;
  (* src = "dut.sv:158.38-158.51" *)
  input read_enable_a;
  wire read_enable_a;
  (* src = "dut.sv:158.53-158.66" *)
  input read_enable_b;
  wire read_enable_b;
  (* src = "dut.sv:159.38-159.50" *)
  input [7:0] write_data_a;
  wire [7:0] write_data_a;
  (* src = "dut.sv:159.52-159.64" *)
  input [7:0] write_data_b;
  wire [7:0] write_data_b;
  (* src = "dut.sv:157.38-157.52" *)
  input write_enable_a;
  wire write_enable_a;
  (* src = "dut.sv:157.54-157.68" *)
  input write_enable_b;
  wire write_enable_b;
  (* src = "dut.sv:166.16-166.19" *)
  reg [7:0] mem [1023:0];
  always @(posedge clk_b) begin
    if (write_enable_b)
      mem[addr_b] <= write_data_b;
  end
  always @(posedge clk_a) begin
    if (write_enable_a)
      mem[addr_a] <= write_data_a;
  end
  reg [7:0] _4_;
  reg [7:0] _5_;
  always @(posedge clk_a) begin
    if (_1_) begin
      _5_ <= mem[addr_a];
      if (write_enable_a)
        _5_ <= 8'hxx;
    end
  end
  always @(posedge clk_b) begin
    if (_0_) begin
      _4_ <= mem[addr_b];
      if (write_enable_b)
        _4_ <= 8'hxx;
    end
  end
  assign read_data_b = _4_;
  assign read_data_a = _5_;
  \$_NOT_  _2_ (
    .A(write_enable_b),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(write_enable_a),
    .Y(_1_)
  );
endmodule

(* top =  1  *)
(* dynports =  1  *)
(* src = "dut.sv:184.1-247.10" *)
module double_sync_ram_tdp(clk_a_0, write_enable_a_0, read_enable_a_0, write_data_a_0, addr_a_0, read_data_a_0, clk_a_1, write_enable_a_1, read_enable_a_1, write_data_a_1, addr_a_1, read_data_a_1, clk_b_0, write_enable_b_0, read_enable_b_0, write_data_b_0, addr_b_0, read_data_b_0, clk_b_1, write_enable_b_1, read_enable_b_1
, write_data_b_1, addr_b_1, read_data_b_1);
  (* src = "dut.sv:189.41-189.49" *)
  input [9:0] addr_a_0;
  wire [9:0] addr_a_0;
  (* src = "dut.sv:195.41-195.49" *)
  input [9:0] addr_a_1;
  wire [9:0] addr_a_1;
  (* src = "dut.sv:201.41-201.49" *)
  input [9:0] addr_b_0;
  wire [9:0] addr_b_0;
  (* src = "dut.sv:207.41-207.49" *)
  input [9:0] addr_b_1;
  wire [9:0] addr_b_1;
  (* src = "dut.sv:186.41-186.48" *)
  input clk_a_0;
  wire clk_a_0;
  (* src = "dut.sv:192.41-192.48" *)
  input clk_a_1;
  wire clk_a_1;
  (* src = "dut.sv:198.41-198.48" *)
  input clk_b_0;
  wire clk_b_0;
  (* src = "dut.sv:204.41-204.48" *)
  input clk_b_1;
  wire clk_b_1;
  (* src = "dut.sv:190.41-190.54" *)
  output [7:0] read_data_a_0;
  wire [7:0] read_data_a_0;
  (* src = "dut.sv:196.41-196.54" *)
  output [7:0] read_data_a_1;
  wire [7:0] read_data_a_1;
  (* src = "dut.sv:202.41-202.54" *)
  output [7:0] read_data_b_0;
  wire [7:0] read_data_b_0;
  (* src = "dut.sv:208.41-208.54" *)
  output [7:0] read_data_b_1;
  wire [7:0] read_data_b_1;
  (* src = "dut.sv:187.59-187.74" *)
  input read_enable_a_0;
  wire read_enable_a_0;
  (* src = "dut.sv:193.59-193.74" *)
  input read_enable_a_1;
  wire read_enable_a_1;
  (* src = "dut.sv:199.59-199.74" *)
  input read_enable_b_0;
  wire read_enable_b_0;
  (* src = "dut.sv:205.59-205.74" *)
  input read_enable_b_1;
  wire read_enable_b_1;
  (* src = "dut.sv:188.41-188.55" *)
  input [7:0] write_data_a_0;
  wire [7:0] write_data_a_0;
  (* src = "dut.sv:194.41-194.55" *)
  input [7:0] write_data_a_1;
  wire [7:0] write_data_a_1;
  (* src = "dut.sv:200.41-200.55" *)
  input [7:0] write_data_b_0;
  wire [7:0] write_data_b_0;
  (* src = "dut.sv:206.41-206.55" *)
  input [7:0] write_data_b_1;
  wire [7:0] write_data_b_1;
  (* src = "dut.sv:187.41-187.57" *)
  input write_enable_a_0;
  wire write_enable_a_0;
  (* src = "dut.sv:193.41-193.57" *)
  input write_enable_a_1;
  wire write_enable_a_1;
  (* src = "dut.sv:199.41-199.57" *)
  input write_enable_b_0;
  wire write_enable_b_0;
  (* src = "dut.sv:205.41-205.57" *)
  input write_enable_b_1;
  wire write_enable_b_1;
  \$paramod\sync_ram_tdp\DATA_WIDTH=s32'00000000000000000000000000001000\ADDRESS_WIDTH=s32'00000000000000000000000000001010\WORD=s32'00000000000000000000000000000111\DEPTH=s32'00000000000000000000001111111111  ram_0 (
    .addr_a(addr_a_0),
    .addr_b(addr_b_0),
    .clk_a(clk_a_0),
    .clk_b(clk_b_0),
    .read_data_a(read_data_a_0),
    .read_data_b(read_data_b_0),
    .read_enable_a(read_enable_a_0),
    .read_enable_b(read_enable_b_0),
    .write_data_a(write_data_a_0),
    .write_data_b(write_data_b_0),
    .write_enable_a(write_enable_a_0),
    .write_enable_b(write_enable_b_0)
  );
  \$paramod\sync_ram_tdp\DATA_WIDTH=s32'00000000000000000000000000001000\ADDRESS_WIDTH=s32'00000000000000000000000000001010\WORD=s32'00000000000000000000000000000111\DEPTH=s32'00000000000000000000001111111111  ram_1 (
    .addr_a(addr_a_1),
    .addr_b(addr_b_1),
    .clk_a(clk_a_1),
    .clk_b(clk_b_1),
    .read_data_a(read_data_a_1),
    .read_data_b(read_data_b_1),
    .read_enable_a(read_enable_a_1),
    .read_enable_b(read_enable_b_1),
    .write_data_a(write_data_a_1),
    .write_data_b(write_data_b_1),
    .write_enable_a(write_enable_a_1),
    .write_enable_b(write_enable_b_1)
  );
endmodule
