$comment
	File created using the following command:
		vcd file ex_2.msim.vcd -direction
$end
$date
	Thu Jun 18 15:16:34 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ex_2_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " Mealy_tick $end
$var wire 1 # reset $end
$var wire 1 $ x $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_x $end
$var wire 1 1 ww_Mealy_tick $end
$var wire 1 2 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 3 \clk~input_o\ $end
$var wire 1 4 \x~input_o\ $end
$var wire 1 5 \stateMealy_next~0_combout\ $end
$var wire 1 6 \stateMealy_reg~feeder_combout\ $end
$var wire 1 7 \reset~input_o\ $end
$var wire 1 8 \stateMealy_reg~q\ $end
$var wire 1 9 \ALT_INV_reset~input_o\ $end
$var wire 1 : \ALT_INV_x~input_o\ $end
$var wire 1 ; \ALT_INV_stateMealy_next~0_combout\ $end
$var wire 1 < \ALT_INV_stateMealy_reg~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
10
01
x2
03
14
05
06
07
08
19
0:
1;
1<
$end
#500
1!
1.
13
#1000
0!
0$
0.
00
04
03
1:
15
0;
16
#1500
1!
1$
1.
10
14
13
0:
18
05
0<
1;
06
11
1"
#2000
0!
0.
03
#2500
1!
1.
13
08
1<
01
0"
#3000
0!
0.
03
#3500
1!
0$
1.
00
04
13
1:
15
0;
16
#4000
0!
1$
0.
10
14
03
0:
05
1;
06
#4500
1!
1.
13
#5000
0!
0.
03
#5500
1!
0$
1.
00
04
13
1:
15
0;
16
#6000
0!
0.
03
#6500
1!
1.
13
18
0<
05
1;
11
06
1"
#7000
0!
0.
03
#7500
1!
1$
1.
10
14
13
0:
08
1<
01
0"
#8000
0!
0.
03
#8500
1!
1.
13
#9000
0!
0.
03
#9500
1!
0$
1.
00
04
13
1:
15
0;
16
#10000
