[{"DBLP title": "Exploiting error detection latency for parity-based soft error detection.", "DBLP authors": ["G\u00f6k\u00e7e Aydos", "G\u00f6rschwin Fey"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482440", "OA papers": [{"PaperId": "https://openalex.org/W2415900752", "PaperTitle": "Exploiting error detection latency for parity-based soft error detection", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 1.0, "German Aerospace Center": 1.0}, "Authors": ["G\u00f6k\u00e7e Aydos", "Goerschwin Fey"]}]}, {"DBLP title": "System-level reliability evaluation through cache-aware software-based fault injection.", "DBLP authors": ["Firas Kaddachi", "Maha Kooli", "Giorgio Di Natale", "Alberto Bosio", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482446", "OA papers": [{"PaperId": "https://openalex.org/W2413100097", "PaperTitle": "System-level reliability evaluation through cache-aware software-based fault injection", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Firas Kaddachi", "Maha Kooli", "Giorgio Di Natale", "Alberto Bosio", "Mojtaba Ebrahimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A fault injection platform for the analysis of soft error effects in FPGA soft processors.", "DBLP authors": ["Aitzan Sari", "Mihalis Psarakis"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482459", "OA papers": [{"PaperId": "https://openalex.org/W2408771053", "PaperTitle": "A fault injection platform for the analysis of soft error effects in FPGA soft processors", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Piraeus": 2.0}, "Authors": ["Aitzan Sari", "Mihalis Psarakis"]}]}, {"DBLP title": "Parity Waterfall method.", "DBLP authors": ["Jaroslav Boreck\u00fd", "Martin Kohl\u00edk", "Hana Kub\u00e1tov\u00e1"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482441", "OA papers": [{"PaperId": "https://openalex.org/W2412676732", "PaperTitle": "Parity Waterfall method", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Czech Technical University in Prague": 3.0}, "Authors": ["Jaroslav Borecky", "Martin Kohlik", "Hana Kubatova"]}]}, {"DBLP title": "Comparison of gate-driven and bulk-driven current mirror topologies.", "DBLP authors": ["Matej Rakus", "Viera Stopjakov\u00e1", "Daniel Arbet"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482457", "OA papers": [{"PaperId": "https://openalex.org/W2412622607", "PaperTitle": "Comparison of gate-driven and bulk-driven current mirror topologies", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Matej Rakus", "Viera Stopjakova", "Daniel Arbet"]}]}, {"DBLP title": "A chaotically injected timing technique for ring-based oscillators.", "DBLP authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Wei-Ren Wang", "Jen-Chieh Liu", "Hong-Yi Huang"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482467", "OA papers": [{"PaperId": "https://openalex.org/W2415545875", "PaperTitle": "A chaotically injected timing technique for ring-based oscillators", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 3.0, "National United University": 1.0, "National Taipei University": 1.0}, "Authors": ["Yo-Hao Tu", "Kuo-Hsing Cheng", "Weiren Wang", "Jen-Chieh Liu", "Hong-Yi Huang"]}]}, {"DBLP title": "Optical receivers in 0.35 \u03bcm BiCMOS for heterogeneous 3D integration.", "DBLP authors": ["Dinka Milovancev", "Paul Brandl", "Nemanja Vokic", "Bernhard Goll", "Kerstin Schneider-Hornstein", "Horst Zimmermann"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482450", "OA papers": [{"PaperId": "https://openalex.org/W2412947726", "PaperTitle": "Optical receivers in 0.35 \u03bcm BiCMOS for heterogeneous 3D integration", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 6.0}, "Authors": ["Dinka Milovan\u010dev", "Paul Brandl", "Nemanja Vokic", "Bernhard Goll", "Kerstin Schneider-Hornstein", "Horst Zimmermann"]}]}, {"DBLP title": "Low-voltage bulk-driven variable gain amplifier in 130 nm CMOS technology.", "DBLP authors": ["Daniel Arbet", "Martin Kov\u00e1c", "Luk\u00e1s Nagy", "Viera Stopjakov\u00e1", "Juraj Brenkus"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482439", "OA papers": [{"PaperId": "https://openalex.org/W2417844496", "PaperTitle": "Low-voltage bulk-driven variable gain amplifier in 130 nm CMOS technology", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Slovak University of Technology in Bratislava": 5.0}, "Authors": ["Daniel Arbet", "Martin Kovac", "Lukas Nagy", "Viera Stopjakova", "Juraj Brenkus"]}]}, {"DBLP title": "Multi-objective BDD optimization for RRAM based circuit design.", "DBLP authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Rolf Drechsler"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482461", "OA papers": [{"PaperId": "https://openalex.org/W2409932422", "PaperTitle": "Multi-objective BDD optimization for RRAM based circuit design", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Bremen": 2.0, "Integrated Systems Laboratory, EPFL, Lausanne, Switzerland#TAB#": 1.0}, "Authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Rolf Drechsler"]}]}, {"DBLP title": "FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization.", "DBLP authors": ["Sergiu Nimara", "Oana Boncalo", "Alexandru Amaricai", "Mircea Popa"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482452", "OA papers": [{"PaperId": "https://openalex.org/W2418313188", "PaperTitle": "FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Polytechnic University of Timi\u015foara": 4.0}, "Authors": ["Sergiu Nimara", "Oana Boncalo", "Alexandru Amaricai", "Mircea Ioan Popa"]}]}, {"DBLP title": "A general approach for comparing metastable behavior of digital CMOS gates.", "DBLP authors": ["Thomas Polzer", "Andreas Steininger"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482456", "OA papers": [{"PaperId": "https://openalex.org/W2418115660", "PaperTitle": "A general approach for comparing metastable behavior of digital CMOS gates", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Thomas Polzer", "Andreas Steininger"]}]}, {"DBLP title": "Hardware implementation of a medium access control layer for industrial wireless LAN.", "DBLP authors": ["Klaus Tittelbach-Helmrich", "Zoran Stamenkovic"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482465", "OA papers": [{"PaperId": "https://openalex.org/W2411327440", "PaperTitle": "Hardware implementation of a medium access control layer for industrial wireless LAN", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 2.0}, "Authors": ["Klaus Tittelbach-Helmrich", "Zoran Stamenkovic"]}]}, {"DBLP title": "Comparative BTI analysis for various sense amplifier designs.", "DBLP authors": ["Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Praveen Raghavan", "Francky Catthoor"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482438", "OA papers": [{"PaperId": "https://openalex.org/W2412027738", "PaperTitle": "Comparative BTI analysis for various sense amplifier designs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Delft University of Technology": 3.0, "Imec": 4.0}, "Authors": ["Innocent Agbo", "Mottaqiallah Taouil", "Said Hamdioui", "Pieter Weckx", "Stefan Cosemans", "Praveen Raghavan", "Francky Catthoor"]}]}, {"DBLP title": "Impedance calculation based method for AC fault analysis of mixed-signal circuits.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "Luk\u00e1s Nagy", "Daniel Arbet"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482442", "OA papers": [{"PaperId": "https://openalex.org/W2417916731", "PaperTitle": "Impedance calculation based method for AC fault analysis of mixed-signal circuits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Juraj Brenkus", "Viera Stopjakova", "Lukas Nagy", "Daniel Arbet"]}]}, {"DBLP title": "A mixed domain sizing approach for RF circuit synthesis.", "DBLP authors": ["Engin Afacan", "G\u00fcnhan D\u00fcndar"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482437", "OA papers": [{"PaperId": "https://openalex.org/W2412425681", "PaperTitle": "A mixed domain sizing approach for RF circuit synthesis", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Bo\u011fazi\u00e7i University": 2.0}, "Authors": ["Engin Afacan", "Gunhan Dundar"]}]}, {"DBLP title": "Co-design of CML IO and Interposer channel for low area and power signaling.", "DBLP authors": ["Muhammad Waqas Chaudhary", "Andy Heinig"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482444", "OA papers": [{"PaperId": "https://openalex.org/W2416248673", "PaperTitle": "Co-design of CML IO and Interposer channel for low area and power signaling", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 2.0}, "Authors": ["Muhammad Ali Chaudhary", "Andy Heinig"]}]}, {"DBLP title": "8 Channel neural stimulation ASIC for epidural visual cortex stimulation with on board 90 ppm/\u00b0C current reference.", "DBLP authors": ["Dmitry Osipov", "Steffen Paul"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482455", "OA papers": [{"PaperId": "https://openalex.org/W2417061860", "PaperTitle": "8 Channel neural stimulation ASIC for epidural visual cortex stimulation with on board 90 ppm/\u00b0C current reference", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Dmitry V. Osipov", "Steffen Paul"]}]}, {"DBLP title": "BioSoC: Highly integrated System-on-Chip for health monitoring.", "DBLP authors": ["Krzysztof Siwiec", "Krzysztof Marcinek", "Piotr Boguszewicz", "Tomasz Borejko", "Aleh Halauko", "Adam Jarosz", "Jakub Kopanski", "Ewa Kurjata-Pfitzner", "Pawel Narczyk", "Maciej Plasota", "Andrzej Wielgus", "Witold A. Pleskacz"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482464", "OA papers": [{"PaperId": "https://openalex.org/W2413837627", "PaperTitle": "BioSoC: Highly integrated System-on-Chip for health monitoring", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Warsaw University of Technology": 10.0, "Institute of Electron Technology": 2.0}, "Authors": ["Krzysztof Siwiec", "Krzysztof Marcinek", "P. Boguszewicz", "Tomasz Borejko", "Aleh Halauko", "Adam Jarosz", "Jakub Kopanski", "Ewa Kurjata-Pfitzner", "Pawel Narczyk", "Maciej Plasota", "Andrzej Wielgus", "Witold A. Pleskacz"]}]}, {"DBLP title": "Precision human body temperature measurement based on thermistor sensor.", "DBLP authors": ["Pawel Narczyk", "Krzysztof Siwiec", "Witold A. Pleskacz"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482451", "OA papers": [{"PaperId": "https://openalex.org/W2419677554", "PaperTitle": "Precision human body temperature measurement based on thermistor sensor", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Pawel Narczyk", "Krzysztof Siwiec", "Witold A. Pleskacz"]}]}, {"DBLP title": "Test of automotive embedded processors with high diagnostic resolution.", "DBLP authors": ["Christian Gleichner", "Heinrich Theodor Vierhaus"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482443", "OA papers": [{"PaperId": "https://openalex.org/W2409750926", "PaperTitle": "Test of automotive embedded processors with high diagnostic resolution", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0}, "Authors": ["Christian Gleichner", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "An effective approach for functional test programs compaction.", "DBLP authors": ["Aymen Touati", "Alberto Bosio", "Patrick Girard", "Arnaud Virazel", "Paolo Bernardi", "Matteo Sonza Reorda"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482466", "OA papers": [{"PaperId": "https://openalex.org/W2416978151", "PaperTitle": "An effective approach for functional test programs compaction", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"[LIRMM-UM/CNRS, France]": 4.0, "Polytechnic University of Turin": 2.0}, "Authors": ["A. Touati", "Alessio Bosio", "Patrick Girard", "Arnaud Virazel", "Paolo Bernardi", "M. Sonza Reorda"]}]}, {"DBLP title": "FPGA-controlled PCBA power-on self-test using processor's debug features.", "DBLP authors": ["Boyang Du", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda", "Julio P\u00e9rez Acle", "Anton Tsertov"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482458", "OA papers": [{"PaperId": "https://openalex.org/W2418269705", "PaperTitle": "FPGA-controlled PCBA power-on self-test using processor's debug features", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 3.0, "University of the Republic": 1.0, "Testonica Lab, Tallinn, Estonia": 1.0}, "Authors": ["Boxue Du", "E. J. Sanchez", "M. Sonza Reorda", "Julio P\u00e9rez Acle", "Anton Tsertov"]}]}, {"DBLP title": "Sequential test decompressors with fast variable wide spreading.", "DBLP authors": ["Ondrej Nov\u00e1k", "Jiri Jen\u00edcek", "Martin Rozkovec"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482454", "OA papers": [{"PaperId": "https://openalex.org/W2414307850", "PaperTitle": "Sequential test decompressors with fast variable wide spreading", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Liberec": 3.0}, "Authors": ["Ond\u0159ej Nov\u00e1k", "Jiri Jenicek", "Martin Rozkovec"]}]}, {"DBLP title": "Built-in self-repair architecture generator for digital cores.", "DBLP authors": ["Stefan Kristof\u00edk", "Marcel Bal\u00e1z"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482448", "OA papers": [{"PaperId": "https://openalex.org/W2414280258", "PaperTitle": "Built-in self-repair architecture generator for digital cores", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak Academy of Sciences": 1.0, "Institute of Informatics": 1.0}, "Authors": ["Stefan Kristofik", "Marcel Balaz"]}]}, {"DBLP title": "High-level modeling and testing of multiple control faults in digital systems.", "DBLP authors": ["Artjom Jasnetski", "Stephen Adeboye Oyeniran", "Anton Tsertov", "Mario Sch\u00f6lzel", "Raimund Ubar"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482445", "OA papers": [{"PaperId": "https://openalex.org/W2411718005", "PaperTitle": "High-level modeling and testing of multiple control faults in digital systems", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tallinn University of Technology": 4.0, "University of Potsdam": 1.0}, "Authors": ["Artjom Jasnetski", "Stephen Adeboye Oyeniran", "Anton Tsertov", "Mario Scholzel", "Raimund Ubar"]}]}, {"DBLP title": "A hybrid power modeling approach to enhance high-level power models.", "DBLP authors": ["Alejandro Nocua", "Arnaud Virazel", "Alberto Bosio", "Patrick Girard", "Cyril Chevalier"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482453", "OA papers": [{"PaperId": "https://openalex.org/W2413311472", "PaperTitle": "A hybrid power modeling approach to enhance high-level power models", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "University of Montpellier": 2.0, "STMicroelectronics (France)": 1.0}, "Authors": ["Alejandro Nocua", "Arnaud Virazel", "Alberto Bosio", "Patrick Girard", "Cyril Chevalier"]}]}, {"DBLP title": "Early-stage verification of power-management specification in low-power systems design.", "DBLP authors": ["Dominik Macko", "Katar\u00edna Jelemensk\u00e1", "Pavel Cicak"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482449", "OA papers": [{"PaperId": "https://openalex.org/W2414440454", "PaperTitle": "Early-stage verification of power-management specification in low-power systems design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0}, "Authors": ["Dominik Macko", "Katarina Jelemenska", "Pavel Cicak"]}]}, {"DBLP title": "Energy-aware scheduling of FIR filter structures using a timed automata model.", "DBLP authors": ["Erik Ramsgaard Wognsen", "Ren\u00e9 Rydhof Hansen", "Kim Guldstrand Larsen", "Peter Koch"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482468", "OA papers": [{"PaperId": "https://openalex.org/W2416944055", "PaperTitle": "Energy-aware scheduling of FIR filter structures using a timed automata model", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Aalborg University": 4.0}, "Authors": ["Erik Ramsgaard Wognsen", "Ren\u00e9 Rydhof Hansen", "Kim Guldstrand Larsen", "Peter Koch"]}]}, {"DBLP title": "Verification approach based on emulation technology.", "DBLP authors": ["Arkadiusz Koczor", "Lukasz Matoga", "Piotr Penkala", "Adam Pawlak"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482447", "OA papers": [{"PaperId": "https://openalex.org/W2409045768", "PaperTitle": "Verification approach based on emulation technology", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Evatronix S.A. Bielsko-Bia\u0142a, Poland": 3.0, "Silesian University of Technology": 1.0}, "Authors": ["Arkadiusz Koczor", "Lukasz Matoga", "Piotr Penkala", "Adam Pawlak"]}]}, {"DBLP title": "Implementation of DBFN processor for Synthetic Aperture Radar application.", "DBLP authors": ["Oliver Schrape", "Arkadiusz Koczor", "Piotr Penkala", "Vladimir Petrovic", "Milos Krstic"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482462", "OA papers": [{"PaperId": "https://openalex.org/W2410900624", "PaperTitle": "Implementation of DBFN processor for Synthetic Aperture Radar application", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 3.0, "Evatronix S.A., ul. Wiktora Przyby\u0142y 2, 43-300 Bielsko-Bia\u0142a, Poland": 2.0}, "Authors": ["Oliver Schrape", "Arkadiusz Koczor", "Piotr Penkala", "Vladimir Petrovic", "Milos Krstic"]}]}, {"DBLP title": "Implementation of a real time unit for satellite applications.", "DBLP authors": ["Aleksandar Simevski", "Klaus Schleisiek", "Vladimir Petrovic", "Norbert Beller", "Patryk Skoncej", "G\u00fcnter Schoof", "Milos Krstic"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482463", "OA papers": [{"PaperId": "https://openalex.org/W2415050777", "PaperTitle": "Implementation of a real time unit for satellite applications", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 5.0, "SpaceTech, Seelbachstr. 13, D-88090 Immenstaad, Germany": 2.0}, "Authors": ["Aleksandar Simevski", "Klaus Schleisiek", "Vladimir Petrovic", "Norbert Beller", "Patryk Skoncej", "Gunter Schoof", "Milos Krstic"]}]}, {"DBLP title": "The design features of low-temperature radiation-hardened instrumentation amplifiers and sensor interfaces.", "DBLP authors": ["Alexei Evgenievich Titov", "Nikolay Nikolaevich Prokopenko", "Ilya Viktorovich Pakhomov"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482479", "OA papers": [{"PaperId": "https://openalex.org/W2417231958", "PaperTitle": "The design features of low-temperature radiation-hardened instrumentation amplifiers and sensor interfaces", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern Federal University": 1.0, "Don State Technical University": 2.0}, "Authors": ["Anatoly V. Titov", "Nikolay N. Prokopenko", "I. V. Pakhomov"]}]}, {"DBLP title": "A new method for path criticality calculation.", "DBLP authors": ["R\u00f3bert Tam\u00e1si", "Miroslav Siebert", "Elena Gramatov\u00e1", "Petr Fiser"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482478", "OA papers": [{"PaperId": "https://openalex.org/W2412123552", "PaperTitle": "A new method for path criticality calculation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 3.0, "Czech Technical University in Prague": 1.0}, "Authors": ["Raymond Tamasi", "Miroslav Siebert", "Elena Gramatov\u00e1", "Petr Fiser"]}]}, {"DBLP title": "Low power voltage sensing through capacitance to digital conversion.", "DBLP authors": ["Delong Shang", "Yuqing Xu", "Kaiyuan Gao", "Fei Xia", "Alex Yakovlev"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482476", "OA papers": [{"PaperId": "https://openalex.org/W2416227476", "PaperTitle": "Low power voltage sensing through capacitance to digital conversion", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Newcastle University": 5.0}, "Authors": ["Delong Shang", "Yuqing Xu", "Kaiyuan Gao", "Fei Xia", "Alex Yakovlev"]}]}, {"DBLP title": "Efficient triggering of Trojan hardware logic.", "DBLP authors": ["Artemios G. Voyiatzis", "Kyriakos G. Stefanidis", "Paris Kitsos"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482481", "OA papers": [{"PaperId": "https://openalex.org/W2416737608", "PaperTitle": "Efficient triggering of Trojan hardware logic", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"SBA Research": 1.0, "Athena Research and Innovation Center In Information Communication & Knowledge Technologies": 0.5, "Industrial Systems Institute": 0.5, "Region of Western Greece": 1.0}, "Authors": ["Artemios G. Voyiatzis", "Kyriakos Stefanidis", "Paris Kitsos"]}]}, {"DBLP title": "Gm-C filter with automatic calibration scheme.", "DBLP authors": ["Hong-Yi Huang", "Kun-Yuan Chen", "Jia-Hao Xie", "Ming-Ta Lee", "Hao-Chiao Hong", "Kuo-Hsing Cheng"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482471", "OA papers": [{"PaperId": "https://openalex.org/W2416642101", "PaperTitle": "Gm-C filter with automatic calibration scheme", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taipei University": 4.0, "National Yang Ming Chiao Tung University": 1.0, "National Central University": 1.0}, "Authors": ["Hong-Yi Huang", "Kunyuan Chen", "Jia-Hao Xie", "Ming Ta Michael Lee", "Hao-Chiao Hong", "Kuo-Hsing Cheng"]}]}, {"DBLP title": "A new user-friendly ATPG platform for digital circuits.", "DBLP authors": ["Marek Lipovsk\u00fd", "J\u00e1n Svarc", "Elena Gramatov\u00e1", "Petr Fiser"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482474", "OA papers": [{"PaperId": "https://openalex.org/W2410863089", "PaperTitle": "A new user-friendly ATPG platform for digital circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Informatics and Statistics": 3.0, "Czech Technical University in Prague": 1.0}, "Authors": ["Michal Lipovsky", "Jerry L. Svarc", "Elena Gramatov\u00e1", "Petr Fiser"]}]}, {"DBLP title": "Comparing proton and neutron induced SEU cross section in FPGA.", "DBLP authors": ["Tomas Vanat", "Filip Krizek", "Jozef Ferencei", "Hana Kub\u00e1tov\u00e1"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482480", "OA papers": [{"PaperId": "https://openalex.org/W2411832876", "PaperTitle": "Comparing proton and neutron induced SEU cross section in FPGA", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Czech Academy of Sciences, Nuclear Physics Institute": 2.5, "Czech Technical University in Prague": 1.5}, "Authors": ["Tomas Vanat", "Filip Krizek", "J. Ferencei", "Hana Kubatova"]}]}, {"DBLP title": "Integer-N phase locked loop for bluetooth receiver in CMOS 130 nm technology.", "DBLP authors": ["Igor Butryn", "Krzysztof Siwiec", "Jakub Kopanski", "Witold A. Pleskacz"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482469", "OA papers": [{"PaperId": "https://openalex.org/W2409707616", "PaperTitle": "Integer-N phase locked loop for bluetooth receiver in CMOS 130 nm technology", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Warsaw University of Technology": 2.0, "Microelectronica (Romania)": 2.0}, "Authors": ["Igor Butryn", "Krzysztof Siwiec", "Jakub Kopanski", "Witold A. Pleskacz"]}]}, {"DBLP title": "Low-voltage indoor energy harvesting using photovoltaic cell.", "DBLP authors": ["Hong-Yi Huang", "Shao-Zu Yen", "Jhen-Hong Chen", "Hao-Chiao Hong", "Kuo-Hsing Cheng"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482472", "OA papers": [{"PaperId": "https://openalex.org/W2416060230", "PaperTitle": "Low-voltage indoor energy harvesting using photovoltaic cell", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taipei University": 3.0, "National Yang Ming Chiao Tung University": 1.0, "National Central University": 1.0}, "Authors": ["Hong-Yi Huang", "Shao-Zu Yen", "Jhen-Hong Chen", "Hao-Chiao Hong", "Kuo-Hsing Cheng"]}]}, {"DBLP title": "Optimized differencing algorithm for firmware updates of low-power devices.", "DBLP authors": ["Ondrej Kachman", "Marcel Bal\u00e1z"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482473", "OA papers": [{"PaperId": "https://openalex.org/W2412733208", "PaperTitle": "Optimized differencing algorithm for firmware updates of low-power devices", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Slovak Academy of Sciences": 1.0, "Institute of Informatics": 1.0}, "Authors": ["Ondrej Kachman", "Marcel Balaz"]}]}, {"DBLP title": "Real-time sleep detection and warning system to ensure driver's safety based on EEG.", "DBLP authors": ["Michael S. Saleab", "Mohamed A. Abd El-Ghany", "Ramez M. Toma", "Klaus Hofmann"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482475", "OA papers": [{"PaperId": "https://openalex.org/W2414833426", "PaperTitle": "Real-time sleep detection and warning system to ensure driver's safety based on EEG", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"German University in Cairo": 2.5, "Technical University of Darmstadt": 1.5}, "Authors": ["Michael S. Saleab", "Mohamed A. Abd El Ghany", "Ramez M. Toma", "Klaus Hofmann"]}]}, {"DBLP title": "A rule-based approach for minimizing power dissipation of digital circuits.", "DBLP authors": ["Subrata Das", "Parthasarathi Dasgupta", "Petr Fiser", "Sudip Ghosh", "Debesh Kumar Das"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482470", "OA papers": [{"PaperId": "https://openalex.org/W2411311708", "PaperTitle": "A rule-based approach for minimizing power dissipation of digital circuits", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Jadavpur University": 2.0, "Indian Institute of Management Calcutta": 1.0, "Czech Technical University in Prague": 1.0, "Indian Institute of Engineering Science and Technology, Shibpur": 1.0}, "Authors": ["Subrata Das", "Parthasarathi Dasgupta", "Petr Fiser", "Sudip Ghosh", "Debesh K. Das"]}]}, {"DBLP title": "CMOS variable-gain amplifier for low-frequency applications.", "DBLP authors": ["Michal Sovcik", "Michal Matuska", "Daniel Arbet", "Viera Stopjakov\u00e1"], "year": 2016, "doi": "https://doi.org/10.1109/DDECS.2016.7482477", "OA papers": [{"PaperId": "https://openalex.org/W2417406361", "PaperTitle": "CMOS variable-gain amplifier for low-frequency applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Slovak University of Technology in Bratislava": 4.0}, "Authors": ["Michal Sovcik", "Michal Matuska", "Daniel Arbet", "Viera Stopjakova"]}]}]