/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [11:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [25:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_1_0z = ~(in_data[157] & in_data[179]);
  assign celloutsig_0_25z = ~(celloutsig_0_18z & celloutsig_0_16z[1]);
  assign celloutsig_1_3z = !(celloutsig_1_1z[5] ? celloutsig_1_0z : in_data[157]);
  assign celloutsig_0_10z = ~in_data[78];
  assign celloutsig_0_4z = ~((in_data[75] | celloutsig_0_13z) & celloutsig_0_0z);
  assign celloutsig_0_26z = ~((celloutsig_0_11z[8] | celloutsig_0_25z) & celloutsig_0_6z);
  assign celloutsig_0_6z = celloutsig_0_5z[5] | celloutsig_0_4z;
  assign celloutsig_0_36z = celloutsig_0_2z[5] ^ celloutsig_0_26z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_1_1z[2:0], celloutsig_1_0z };
  reg [11:0] _13_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 12'h000;
    else _13_ <= { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z };
  assign { _02_[11:2], _00_, _02_[0] } = _13_;
  assign celloutsig_1_10z = _01_[2:0] / { 1'h1, in_data[104:103] };
  assign celloutsig_1_8z = _01_ >= { celloutsig_1_1z[6:4], celloutsig_1_0z };
  assign celloutsig_1_4z = { _01_[3:1], celloutsig_1_1z } <= { celloutsig_1_1z[6:5], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_5z[20:2] && { _01_, celloutsig_1_3z, celloutsig_1_8z, _01_, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_37z = { _02_[6:2], _00_, _02_[0] } < { celloutsig_0_15z[6:1], celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[40:36], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_6z } < { celloutsig_0_2z[7:1], celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[34:31], celloutsig_0_1z } < { celloutsig_0_5z[3:2], celloutsig_0_8z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } < in_data[62:58];
  assign celloutsig_1_11z = celloutsig_1_10z % { 1'h1, in_data[115:114] };
  assign celloutsig_1_17z = { celloutsig_1_16z[1], celloutsig_1_4z, celloutsig_1_8z } % { 1'h1, celloutsig_1_5z[12:11] };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[4:3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[9:7], celloutsig_0_0z } % { 1'h1, in_data[82:81], celloutsig_0_10z };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_4z } * celloutsig_1_5z[12:8];
  assign celloutsig_1_18z = celloutsig_1_6z ? { celloutsig_1_5z[11:4], _01_ } : { celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_11z, 1'h0 };
  assign celloutsig_1_19z = celloutsig_1_13z ? { celloutsig_1_5z[19], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z } : { celloutsig_1_18z[9:7], celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_12z[3:0], celloutsig_1_6z } >> { celloutsig_1_5z[19:16], celloutsig_1_8z };
  assign celloutsig_0_11z = in_data[50:35] >> { in_data[91:80], celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[79:74], celloutsig_0_1z, celloutsig_0_0z } <<< { in_data[82], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = { _01_[3:1], _01_, _01_, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } - in_data[158:138];
  assign celloutsig_0_15z = { in_data[50:44], celloutsig_0_13z, celloutsig_0_1z } - celloutsig_0_9z[10:2];
  assign celloutsig_1_1z = { in_data[183:179], celloutsig_1_0z, celloutsig_1_0z } ^ in_data[144:138];
  assign celloutsig_0_8z = { celloutsig_0_2z[4:3], celloutsig_0_7z } ^ { celloutsig_0_2z[0], celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[70:64], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z } ^ in_data[68:43];
  assign celloutsig_0_0z = ~((in_data[10] & in_data[10]) | (in_data[75] & in_data[14]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_1z[2] & celloutsig_1_5z[13]));
  assign celloutsig_1_9z = ~((celloutsig_1_3z & in_data[168]) | (celloutsig_1_5z[12] & celloutsig_1_1z[2]));
  assign celloutsig_0_18z = ~((celloutsig_0_6z & celloutsig_0_9z[19]) | (celloutsig_0_2z[2] & celloutsig_0_15z[1]));
  assign _02_[1] = _00_;
  assign { out_data[139:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
