// Seed: 3569191663
module module_0 (
    id_1,
    id_2
);
  inout supply1 id_2;
  inout wire id_1;
  wire id_3;
  assign id_2 = id_2;
  wire id_4;
  wire [-1 : -1] id_5;
  parameter id_6#(.id_7(-1)) = -1'd0;
  assign id_2 = -1;
endmodule
module module_1 (
    inout wand id_0
);
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (-1'b0) begin : LABEL_1
      id_2[-1'h0] <= 1;
    end
  end
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire id_7;
  ;
endmodule
