
Selected circuits
===================
 - **Circuit**: 8x2-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x2u_0C8 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x2u_0C8.v)]  [[C](mul8x2u_0C8.c)] |
| mul8x2u_13H | 0.024 | 0.098 | 25.00 | 0.59 | 0.25 |  [[Verilog](mul8x2u_13H.v)]  [[C](mul8x2u_13H.c)] |
| mul8x2u_0ZD | 0.073 | 0.20 | 37.50 | 1.64 | 1.5 |  [[Verilog](mul8x2u_0ZD.v)]  [[C](mul8x2u_0ZD.c)] |
| mul8x2u_14L | 0.067 | 0.29 | 37.50 | 1.45 | 1.5 |  [[Verilog](mul8x2u_14L.v)]  [[C](mul8x2u_14L.c)] |
| mul8x2u_0CY | 0.23 | 0.88 | 64.06 | 4.34 | 12 |  [[Verilog](mul8x2u_0CY.v)]  [[C](mul8x2u_0CY.c)] |
| mul8x2u_10D | 0.35 | 1.66 | 69.14 | 6.59 | 27 |  [[Verilog](mul8x2u_10D.v)]  [[C](mul8x2u_10D.c)] |
| mul8x2u_01C | 1.17 | 3.81 | 71.29 | 15.38 | 296 |  [[Verilog](mul8x2u_01C.v)]  [[C](mul8x2u_01C.c)] |
| mul8x2u_0X3 | 2.00 | 7.91 | 73.83 | 25.39 | 829 |  [[Verilog](mul8x2u_0X3.v)]  [[C](mul8x2u_0X3.c)] |
| mul8x2u_16T | 4.90 | 15.53 | 74.22 | 43.01 | 5217 |  [[Verilog](mul8x2u_16T.v)]  [[C](mul8x2u_16T.c)] |
| mul8x2u_0H8 | 7.50 | 25.39 | 74.71 | 60.33 | 10903 |  [[Verilog](mul8x2u_0H8.v)]  [[C](mul8x2u_0H8.c)] |
| mul8x2u_02A | 18.68 | 74.71 | 74.71 | 100.00 | 76011 |  [[Verilog](mul8x2u_02A.v)]  [[C](mul8x2u_02A.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             