{"Keith D. Cooper": [["Compiler-Controlled Memory", ["Keith D. Cooper", "Timothy J. Harvey"], "https://doi.org/10.1145/291069.291010", "asplos", 1998]], "Timothy J. Harvey": [["Compiler-Controlled Memory", ["Keith D. Cooper", "Timothy J. Harvey"], "https://doi.org/10.1145/291069.291010", "asplos", 1998]], "Matthew L. Seidl": [["Segregating Heap Objects by Reference Behavior and Lifetime", ["Matthew L. Seidl", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291012", "asplos", 1998]], "Benjamin G. Zorn": [["Segregating Heap Objects by Reference Behavior and Lifetime", ["Matthew L. Seidl", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291012", "asplos", 1998], ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", "asplos", 1998]], "Michelle Mills Strout": [["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", "asplos", 1998]], "Larry Carter": [["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", "asplos", 1998]], "Jeanne Ferrante": [["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", "asplos", 1998]], "Beth Simon": [["Schedule-Independent Storage Mapping for Loops", ["Michelle Mills Strout", "Larry Carter", "Jeanne Ferrante", "Beth Simon"], "https://doi.org/10.1145/291069.291015", "asplos", 1998]], "Avinash Sodani": [["An Empirical Analysis of Instruction Repetition", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291016", "asplos", 1998]], "Gurindar S. Sohi": [["An Empirical Analysis of Instruction Repetition", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291016", "asplos", 1998], ["Dependance Based Prefetching for Linked Data Structures", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291034", "asplos", 1998]], "Walter Lee": [["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", "asplos", 1998]], "Rajeev Barua": [["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", "asplos", 1998]], "Matthew I. Frank": [["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", "asplos", 1998]], "Devabhaktuni Srikrishna": [["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", "asplos", 1998]], "Jonathan Babb": [["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", "asplos", 1998]], "Vivek Sarkar": [["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", "asplos", 1998]], "Saman P. Amarasinghe": [["Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine", ["Walter Lee", "Rajeev Barua", "Matthew I. Frank", "Devabhaktuni Srikrishna", "Jonathan Babb", "Vivek Sarkar", "Saman P. Amarasinghe"], "https://doi.org/10.1145/291069.291018", "asplos", 1998]], "Lance Hammond": [["Data Speculation Support for a Chip Multiprocessor", ["Lance Hammond", "Mark Willey", "Kunle Olukotun"], "https://doi.org/10.1145/291069.291020", "asplos", 1998]], "Mark Willey": [["Data Speculation Support for a Chip Multiprocessor", ["Lance Hammond", "Mark Willey", "Kunle Olukotun"], "https://doi.org/10.1145/291069.291020", "asplos", 1998]], "Kunle Olukotun": [["Data Speculation Support for a Chip Multiprocessor", ["Lance Hammond", "Mark Willey", "Kunle Olukotun"], "https://doi.org/10.1145/291069.291020", "asplos", 1998]], "Rodney Van Meter": [["VISA: Netstation's Virtual Internet SCSI Adapter", ["Rodney Van Meter", "Gregory G. Finn", "Steve Hotz"], "https://doi.org/10.1145/291069.291023", "asplos", 1998]], "Gregory G. Finn": [["VISA: Netstation's Virtual Internet SCSI Adapter", ["Rodney Van Meter", "Gregory G. Finn", "Steve Hotz"], "https://doi.org/10.1145/291069.291023", "asplos", 1998]], "Steve Hotz": [["VISA: Netstation's Virtual Internet SCSI Adapter", ["Rodney Van Meter", "Gregory G. Finn", "Steve Hotz"], "https://doi.org/10.1145/291069.291023", "asplos", 1998]], "Anurag Acharya": [["Active Disks: Programming Model, Algorithms and Evaluation", ["Anurag Acharya", "Mustafa Uysal", "Joel H. Saltz"], "https://doi.org/10.1145/291069.291026", "asplos", 1998]], "Mustafa Uysal": [["Active Disks: Programming Model, Algorithms and Evaluation", ["Anurag Acharya", "Mustafa Uysal", "Joel H. Saltz"], "https://doi.org/10.1145/291069.291026", "asplos", 1998]], "Joel H. Saltz": [["Active Disks: Programming Model, Algorithms and Evaluation", ["Anurag Acharya", "Mustafa Uysal", "Joel H. Saltz"], "https://doi.org/10.1145/291069.291026", "asplos", 1998]], "Garth A. Gibson": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "David Nagle": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Khalil Amiri": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Jeff Butler": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Fay W. Chang": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Howard Gobioff": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Charles Hardin": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Erik Riedel": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "David Rochberg": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Jim Zelenka": [["A Cost-Effective, High-Bandwidth Storage Architecture", ["Garth A. Gibson", "David Nagle", "Khalil Amiri", "Jeff Butler", "Fay W. Chang", "Howard Gobioff", "Charles Hardin", "Erik Riedel", "David Rochberg", "Jim Zelenka"], "https://doi.org/10.1145/291069.291029", "asplos", 1998]], "Philip Machanick": [["Hardware-Software Trade-Offs in a Direct Rambus Implementation of the RAMpage Memory Hierarchy", ["Philip Machanick", "Pierre Salverda", "Lance Pompe"], "https://doi.org/10.1145/291069.291032", "asplos", 1998]], "Pierre Salverda": [["Hardware-Software Trade-Offs in a Direct Rambus Implementation of the RAMpage Memory Hierarchy", ["Philip Machanick", "Pierre Salverda", "Lance Pompe"], "https://doi.org/10.1145/291069.291032", "asplos", 1998]], "Lance Pompe": [["Hardware-Software Trade-Offs in a Direct Rambus Implementation of the RAMpage Memory Hierarchy", ["Philip Machanick", "Pierre Salverda", "Lance Pompe"], "https://doi.org/10.1145/291069.291032", "asplos", 1998]], "Amir Roth": [["Dependance Based Prefetching for Linked Data Structures", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291034", "asplos", 1998]], "Andreas Moshovos": [["Dependance Based Prefetching for Linked Data Structures", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/291069.291034", "asplos", 1998]], "Boris Weissman": [["Performance Counters and State Sharing Annotations: a Unified Approach to Thread Locality", ["Boris Weissman"], "https://doi.org/10.1145/291069.291035", "asplos", 1998]], "Brad Calder": [["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", "asplos", 1998], ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", "asplos", 1998]], "Chandra Krintz": [["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", "asplos", 1998], ["Overlapping Execution with Transfer Using Non-Strict Execution for Mobile Programs", ["Chandra Krintz", "Brad Calder", "Han Bok Lee", "Benjamin G. Zorn"], "https://doi.org/10.1145/291069.291040", "asplos", 1998]], "Simmi John": [["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", "asplos", 1998]], "Todd M. Austin": [["Cache-Conscious Data Placement", ["Brad Calder", "Chandra Krintz", "Simmi John", "Todd M. Austin"], "https://doi.org/10.1145/291069.291036", "asplos", 1998]], "Bich C. Le": [["An Out-of-Order Execution Technique for Runtime Binary Translators", ["Bich C. Le"], "https://doi.org/10.1145/291069.291039", "asplos", 1998]], "Jared Stark": [["Variable Length Path Branch Prediction", ["Jared Stark", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1145/291069.291042", "asplos", 1998]], "Marius Evers": [["Variable Length Path Branch Prediction", ["Jared Stark", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1145/291069.291042", "asplos", 1998]], "Yale N. Patt": [["Variable Length Path Branch Prediction", ["Jared Stark", "Marius Evers", "Yale N. Patt"], "https://doi.org/10.1145/291069.291042", "asplos", 1998]], "Ben Verghese": [["Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors", ["Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/291069.291044", "asplos", 1998]], "Anoop Gupta": [["Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors", ["Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/291069.291044", "asplos", 1998]], "Mendel Rosenblum": [["Performance Isolation: Sharing and Isolation in Shared-Memory Multiprocessors", ["Ben Verghese", "Anoop Gupta", "Mendel Rosenblum"], "https://doi.org/10.1145/291069.291044", "asplos", 1998]], "Yuqun Chen": [["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", "asplos", 1998]], "Angelos Bilas": [["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", "asplos", 1998]], "Stefanos N. Damianakis": [["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", "asplos", 1998]], "Cezary Dubnicki": [["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", "asplos", 1998]], "Kai Li": [["UTLB: A Mechanism for Address Translation on Network Interfaces", ["Yuqun Chen", "Angelos Bilas", "Stefanos N. Damianakis", "Cezary Dubnicki", "Kai Li"], "https://doi.org/10.1145/291069.291046", "asplos", 1998]], "Vivek S. Pai": [["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", "asplos", 1998]], "Mohit Aron": [["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", "asplos", 1998]], "Gaurav Banga": [["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", "asplos", 1998]], "Michael Svendsen": [["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", "asplos", 1998]], "Peter Druschel": [["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", "asplos", 1998]], "Willy Zwaenepoel": [["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", "asplos", 1998]], "Erich M. Nahum": [["Locality-Aware Request Distribution in Cluster-based Network Servers", ["Vivek S. Pai", "Mohit Aron", "Gaurav Banga", "Michael Svendsen", "Peter Druschel", "Willy Zwaenepoel", "Erich M. Nahum"], "https://doi.org/10.1145/291069.291048", "asplos", 1998]], "Olivier Temam": [["Investigating Optimal Local Memory Performance", ["Olivier Temam"], "https://doi.org/10.1145/291069.291050", "asplos", 1998]], "Somnath Ghosh": [["Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/291069.291051", "asplos", 1998]], "Margaret Martonosi": [["Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/291069.291051", "asplos", 1998]], "Sharad Malik": [["Precise Miss Analysis for Program Transformations with Caches of Arbitrary Associativity", ["Somnath Ghosh", "Margaret Martonosi", "Sharad Malik"], "https://doi.org/10.1145/291069.291051", "asplos", 1998]], "Jih-Kwon Peir": [["Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology", ["Jih-Kwon Peir", "Yongjoon Lee", "Windsor W. Hsu"], "https://doi.org/10.1145/291069.291053", "asplos", 1998]], "Windsor W. Hsu": [["Capturing Dynamic Memory Reference Behavior with Adaptive Cache Topology", ["Jih-Kwon Peir", "Yongjoon Lee", "Windsor W. Hsu"], "https://doi.org/10.1145/291069.291053", "asplos", 1998]], "Daniel Citron": [["Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units", ["Daniel Citron", "Dror G. Feitelson", "Larry Rudolph"], "https://doi.org/10.1145/291069.291056", "asplos", 1998]], "Dror G. Feitelson": [["Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units", ["Daniel Citron", "Dror G. Feitelson", "Larry Rudolph"], "https://doi.org/10.1145/291069.291056", "asplos", 1998]], "Larry Rudolph": [["Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units", ["Daniel Citron", "Dror G. Feitelson", "Larry Rudolph"], "https://doi.org/10.1145/291069.291056", "asplos", 1998]], "Chao-ying Fu": [["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", "asplos", 1998]], "Matthew D. Jennings": [["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", "asplos", 1998]], "Sergei Y. Larin": [["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", "asplos", 1998]], "Thomas M. Conte": [["Value Speculation Scheduling for High Performance Processors", ["Chao-ying Fu", "Matthew D. Jennings", "Sergei Y. Larin", "Thomas M. Conte"], "https://doi.org/10.1145/291069.291058", "asplos", 1998]], "Narayan Ranganathan": [["An Empirical Study of Decentralized ILP Execution Models", ["Narayan Ranganathan", "Manoj Franklin"], "https://doi.org/10.1145/291069.291061", "asplos", 1998]], "Manoj Franklin": [["An Empirical Study of Decentralized ILP Execution Models", ["Narayan Ranganathan", "Manoj Franklin"], "https://doi.org/10.1145/291069.291061", "asplos", 1998]], "Eric Schnarr": [["Fast Out-Of-Order Processor Simulation Using Memoization", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1145/291069.291063", "asplos", 1998]], "James R. Larus": [["Fast Out-Of-Order Processor Simulation Using Memoization", ["Eric Schnarr", "James R. Larus"], "https://doi.org/10.1145/291069.291063", "asplos", 1998]], "Bruce L. Jacob": [["A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1145/291069.291065", "asplos", 1998]], "Trevor N. Mudge": [["A Look at Several Memory Management Units, TLB-Refill Mechanisms, and Page Table Organizations", ["Bruce L. Jacob", "Trevor N. Mudge"], "https://doi.org/10.1145/291069.291065", "asplos", 1998]], "Parthasarathy Ranganathan": [["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", "asplos", 1998]], "Kourosh Gharachorloo": [["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", "asplos", 1998]], "Sarita V. Adve": [["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", "asplos", 1998]], "Luiz Andre Barroso": [["Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors", ["Parthasarathy Ranganathan", "Kourosh Gharachorloo", "Sarita V. Adve", "Luiz Andre Barroso"], "https://doi.org/10.1145/291069.291067", "asplos", 1998]]}