1
00:00:00,719 --> 00:00:04,049
I'm very very pleased to welcome dr.

2
00:00:02,730 --> 00:00:05,759
James<font color="#CCCCCC"> Bailey from</font><font color="#E5E5E5"> the University of</font>

3
00:00:04,049 --> 00:00:08,370
Glasgow he'll be talking<font color="#E5E5E5"> about designing</font>

4
00:00:05,759 --> 00:00:12,269
custom chips and<font color="#E5E5E5"> sensors</font><font color="#CCCCCC"> and lemon</font>

5
00:00:08,370 --> 00:00:17,549
<font color="#CCCCCC">appeal technology thanks very</font><font color="#E5E5E5"> much thank</font>

6
00:00:12,269 --> 00:00:20,279
you can everyone hear me okay<font color="#E5E5E5"> I'm going</font>

7
00:00:17,550 --> 00:00:22,680
<font color="#E5E5E5">to talk today about the process of</font>

8
00:00:20,279 --> 00:00:23,910
designing and<font color="#E5E5E5"> fabricating chips and I'm</font>

9
00:00:22,680 --> 00:00:27,300
also going to talk<font color="#E5E5E5"> a little about some</font>

10
00:00:23,910 --> 00:00:30,990
<font color="#CCCCCC">of the research prototype chip projects</font>

11
00:00:27,300 --> 00:00:32,489
have<font color="#E5E5E5"> involved designing so I'm basically</font>

12
00:00:30,990 --> 00:00:34,079
<font color="#CCCCCC">going to look at the process of</font>

13
00:00:32,488 --> 00:00:36,690
designing applications<font color="#CCCCCC"> difficult</font>

14
00:00:34,079 --> 00:00:38,280
<font color="#CCCCCC">aggression circuits</font><font color="#E5E5E5"> Asics</font><font color="#CCCCCC"> we look a</font>

15
00:00:36,690 --> 00:00:40,800
little<font color="#E5E5E5"> bit at chip foreigners and</font>

16
00:00:38,280 --> 00:00:43,410
<font color="#E5E5E5">processors I'm going to look at the</font>

17
00:00:40,800 --> 00:00:46,379
process of designing<font color="#E5E5E5"> and verifying</font>

18
00:00:43,410 --> 00:00:47,699
analog chip hardware and digital

19
00:00:46,379 --> 00:00:49,829
hardware<font color="#CCCCCC"> I'm going to look a</font><font color="#E5E5E5"> little</font>

20
00:00:47,700 --> 00:00:50,700
reverse engineering and fake chips<font color="#CCCCCC"> then</font>

21
00:00:49,829 --> 00:00:52,050
I'm going to<font color="#CCCCCC"> look at a couple</font><font color="#E5E5E5"> of</font>

22
00:00:50,700 --> 00:00:54,840
projects I've been involved<font color="#E5E5E5"> with and</font>

23
00:00:52,050 --> 00:00:57,059
which are capsules for doing

24
00:00:54,840 --> 00:01:00,690
autofluorescence<font color="#CCCCCC"> and ultrasound</font>

25
00:00:57,059 --> 00:01:02,910
<font color="#E5E5E5">examination</font><font color="#CCCCCC"> said the</font><font color="#E5E5E5"> human intestine so</font>

26
00:01:00,690 --> 00:01:04,080
the first question<font color="#E5E5E5"> is if you if you</font>

27
00:01:02,910 --> 00:01:06,899
looked at<font color="#CCCCCC"> a</font><font color="#E5E5E5"> check what would you find</font>

28
00:01:04,080 --> 00:01:09,990
<font color="#E5E5E5">okay</font><font color="#CCCCCC"> if you look around the edge of the</font>

29
00:01:06,900 --> 00:01:11,400
chip<font color="#E5E5E5"> and you will see a pod ring and</font>

30
00:01:09,990 --> 00:01:13,710
you've got<font color="#E5E5E5"> little bond pads and these</font>

31
00:01:11,400 --> 00:01:15,840
<font color="#CCCCCC">allow</font><font color="#E5E5E5"> you</font><font color="#CCCCCC"> to bring</font><font color="#E5E5E5"> out bond wires to a</font>

32
00:01:13,710 --> 00:01:17,640
<font color="#E5E5E5">chip package or to a circuit board and</font>

33
00:01:15,840 --> 00:01:21,240
they let you<font color="#E5E5E5"> bring in power and bring</font>

34
00:01:17,640 --> 00:01:23,189
<font color="#E5E5E5">out signals and this is an RF chip it</font>

35
00:01:21,240 --> 00:01:27,000
wasn't a quite prominent on the chip are

36
00:01:23,189 --> 00:01:29,279
in doctors in the middle of the and<font color="#CCCCCC"> to</font>

37
00:01:27,000 --> 00:01:31,229
<font color="#E5E5E5">the right these are these are fabricate</font>

38
00:01:29,280 --> 00:01:33,329
on the metal layers the chip<font color="#E5E5E5"> there's</font>

39
00:01:31,229 --> 00:01:34,439
also a digital<font color="#E5E5E5"> block on the</font><font color="#CCCCCC"> left</font><font color="#E5E5E5"> this</font>

40
00:01:33,329 --> 00:01:36,298
<font color="#E5E5E5">has been fabric this has been</font>

41
00:01:34,439 --> 00:01:40,548
synthesized by digital synthesis tool to

42
00:01:36,299 --> 00:01:43,250
fit into the<font color="#E5E5E5"> space and left the chip and</font>

43
00:01:40,549 --> 00:01:47,100
chips are built a number<font color="#E5E5E5"> of different</font>

44
00:01:43,250 --> 00:01:51,170
fabrication technologies<font color="#E5E5E5"> okay</font><font color="#CCCCCC"> the most</font>

45
00:01:47,100 --> 00:01:51,169
common the<font color="#E5E5E5"> most dominant is silicon</font>

46
00:01:55,909 --> 00:02:03,440
the really dominant technology<font color="#E5E5E5"> is CMOS</font>

47
00:02:00,210 --> 00:02:05,520
and<font color="#CCCCCC"> complimentary metal metal ox oxide</font>

48
00:02:03,440 --> 00:02:07,170
this<font color="#CCCCCC"> is where the</font><font color="#E5E5E5"> most widely used</font>

49
00:02:05,520 --> 00:02:12,450
technology used<font color="#E5E5E5"> in the great bulk of</font>

50
00:02:07,170 --> 00:02:14,550
digital chips<font color="#E5E5E5"> bipolar analog is also not</font>

51
00:02:12,450 --> 00:02:17,369
uncommon<font color="#E5E5E5"> and they're also more</font>

52
00:02:14,550 --> 00:02:20,250
<font color="#E5E5E5">specialized silicon technologies like</font><font color="#CCCCCC"> by</font>

53
00:02:17,370 --> 00:02:23,580
CMOS which combines bipolar and CMOS in

54
00:02:20,250 --> 00:02:25,890
the same<font color="#E5E5E5"> shares only</font><font color="#CCCCCC"> amps RF rock it's</font>

55
00:02:23,580 --> 00:02:28,070
also BCD which is used for<font color="#E5E5E5"> power</font>

56
00:02:25,890 --> 00:02:33,779
electronics but CMOS is really the

57
00:02:28,070 --> 00:02:37,470
<font color="#E5E5E5">become the dominant technology the</font>

58
00:02:33,780 --> 00:02:39,120
simple reason being that the<font color="#CCCCCC"> the two</font>

59
00:02:37,470 --> 00:02:43,350
main transistor types a bipolar

60
00:02:39,120 --> 00:02:45,540
<font color="#CCCCCC">transistor this will if you're using the</font>

61
00:02:43,350 --> 00:02:48,799
your devices as a<font color="#E5E5E5"> digital switch a</font>

62
00:02:45,540 --> 00:02:53,570
bipolar<font color="#CCCCCC"> transistor will draw</font><font color="#E5E5E5"> current and</font>

63
00:02:48,800 --> 00:02:55,860
when<font color="#E5E5E5"> it is switching and it will also</font>

64
00:02:53,570 --> 00:02:58,410
draw a<font color="#E5E5E5"> current in the steady state</font><font color="#CCCCCC"> a</font>

65
00:02:55,860 --> 00:03:00,180
CMOS transistor will only draw<font color="#E5E5E5"> current</font>

66
00:02:58,410 --> 00:03:01,920
when switching<font color="#E5E5E5"> when it's switched on or</font>

67
00:03:00,180 --> 00:03:03,750
off<font color="#E5E5E5"> it will draw with no current and</font>

68
00:03:01,920 --> 00:03:07,018
this<font color="#E5E5E5"> is</font><font color="#CCCCCC"> really why CMOS has become the</font>

69
00:03:03,750 --> 00:03:08,820
dominant technology<font color="#E5E5E5"> for digital design</font>

70
00:03:07,019 --> 00:03:10,170
simply because the power<font color="#E5E5E5"> consumption is</font>

71
00:03:08,820 --> 00:03:12,600
<font color="#E5E5E5">much lower okay</font>

72
00:03:10,170 --> 00:03:14,630
and because so many<font color="#E5E5E5"> of so much much of</font>

73
00:03:12,600 --> 00:03:17,190
<font color="#CCCCCC">the hardware design design CMOS and</font>

74
00:03:14,630 --> 00:03:19,590
there's been a<font color="#E5E5E5"> great emphasis on putting</font>

75
00:03:17,190 --> 00:03:20,940
other functionality into CMOS chips<font color="#E5E5E5"> so</font>

76
00:03:19,590 --> 00:03:23,430
there's been a lot<font color="#CCCCCC"> of interest</font><font color="#E5E5E5"> in</font>

77
00:03:20,940 --> 00:03:25,680
putting<font color="#E5E5E5"> an</font><font color="#CCCCCC"> analog functionality</font><font color="#E5E5E5"> onto</font>

78
00:03:23,430 --> 00:03:27,870
CMOS chips<font color="#E5E5E5"> and produce</font><font color="#CCCCCC"> mixed signal</font>

79
00:03:25,680 --> 00:03:30,600
chips and there are also more

80
00:03:27,870 --> 00:03:32,070
specialized technologies and for<font color="#E5E5E5"> example</font>

81
00:03:30,600 --> 00:03:34,500
silicon carbide repair<font color="#CCCCCC"> transistors</font>

82
00:03:32,070 --> 00:03:37,859
silicon germanium for<font color="#E5E5E5"> radio frequency</font>

83
00:03:34,500 --> 00:03:39,090
work and for LEDs light emitting diodes

84
00:03:37,860 --> 00:03:42,660
<font color="#CCCCCC">there are a number</font><font color="#E5E5E5"> of different</font>

85
00:03:39,090 --> 00:03:45,600
<font color="#E5E5E5">technologies gallium phosphide zinc</font>

86
00:03:42,660 --> 00:03:48,390
selenide etc<font color="#E5E5E5"> okay but the really key key</font>

87
00:03:45,600 --> 00:03:51,209
thing with<font color="#E5E5E5"> this is although CMOS is</font>

88
00:03:48,390 --> 00:03:53,309
dominant<font color="#E5E5E5"> there is no one technology</font><font color="#CCCCCC"> that</font>

89
00:03:51,209 --> 00:03:55,049
will do everything<font color="#E5E5E5"> okay</font>

90
00:03:53,310 --> 00:03:56,730
so although that<font color="#E5E5E5"> the semiconductor</font>

91
00:03:55,049 --> 00:04:00,269
industry is heavily<font color="#E5E5E5"> geared</font><font color="#CCCCCC"> toward CMOS</font>

92
00:03:56,730 --> 00:04:03,048
and there is no<font color="#E5E5E5"> single technology that</font>

93
00:04:00,269 --> 00:04:07,109
<font color="#E5E5E5">will do everything</font><font color="#CCCCCC"> that you want to do</font>

94
00:04:03,049 --> 00:04:09,330
if you<font color="#E5E5E5"> really the main the</font><font color="#CCCCCC"> main building</font>

95
00:04:07,109 --> 00:04:12,720
block of a CMOS chip is a MOSFET

96
00:04:09,330 --> 00:04:14,640
transistor<font color="#CCCCCC"> okay the picture it basically</font>

97
00:04:12,720 --> 00:04:17,488
shows what what you get if you took a

98
00:04:14,640 --> 00:04:20,519
vertical slice through a CMOS transistor

99
00:04:17,488 --> 00:04:23,280
and and it's basically<font color="#E5E5E5"> fabricated</font><font color="#CCCCCC"> I am</font>

100
00:04:20,519 --> 00:04:24,570
on a silicon<font color="#E5E5E5"> wafer and you're basically</font>

101
00:04:23,280 --> 00:04:27,450
<font color="#CCCCCC">fabricates</font><font color="#E5E5E5"> when you're fabricating</font>

102
00:04:24,570 --> 00:04:31,409
<font color="#CCCCCC">you're basically using a series of masks</font>

103
00:04:27,450 --> 00:04:35,120
and<font color="#CCCCCC"> a series of itching processes and</font>

104
00:04:31,410 --> 00:04:37,290
you're basically implanting and

105
00:04:35,120 --> 00:04:39,870
impurities<font color="#E5E5E5"> into the silicon to create</font>

106
00:04:37,290 --> 00:04:43,940
the injunctions<font color="#E5E5E5"> and in the case of the</font>

107
00:04:39,870 --> 00:04:47,550
<font color="#CCCCCC">the CMOS transistor also fabricating</font><font color="#E5E5E5"> a</font>

108
00:04:43,940 --> 00:04:50,550
<font color="#E5E5E5">poly silicon gate on top and when you</font>

109
00:04:47,550 --> 00:04:52,200
apply a<font color="#E5E5E5"> voltage in the gate the source</font>

110
00:04:50,550 --> 00:04:54,570
this will cause a current<font color="#E5E5E5"> to flow</font>

111
00:04:52,200 --> 00:04:56,729
between<font color="#E5E5E5"> source and drain and</font><font color="#CCCCCC"> in fact</font>

112
00:04:54,570 --> 00:05:01,260
<font color="#CCCCCC">immediate CMOS transistor is a voltage</font>

113
00:04:56,730 --> 00:05:05,490
<font color="#CCCCCC">controlled current device and and the</font>

114
00:05:01,260 --> 00:05:07,320
main defining<font color="#E5E5E5"> feature of a CMOS a CMOS</font>

115
00:05:05,490 --> 00:05:10,350
process is what's called feature<font color="#E5E5E5"> size</font>

116
00:05:07,320 --> 00:05:12,390
and feature<font color="#E5E5E5"> size is basically the</font>

117
00:05:10,350 --> 00:05:16,860
<font color="#E5E5E5">smallest gate width that</font><font color="#CCCCCC"> you can</font>

118
00:05:12,390 --> 00:05:18,419
fabricate in a<font color="#E5E5E5"> given</font><font color="#CCCCCC"> process and this</font>

119
00:05:16,860 --> 00:05:21,360
<font color="#E5E5E5">vessel</font><font color="#CCCCCC"> theory</font><font color="#E5E5E5"> current approach it might</font>

120
00:05:18,419 --> 00:05:22,770
be 0.5 micron in<font color="#CCCCCC"> our</font><font color="#E5E5E5"> process right down</font>

121
00:05:21,360 --> 00:05:27,600
to<font color="#E5E5E5"> 7 nanometer in a</font><font color="#CCCCCC"> state-of-the-art</font>

122
00:05:22,770 --> 00:05:29,969
<font color="#CCCCCC">let's say until processor there's a nice</font>

123
00:05:27,600 --> 00:05:31,770
talk chaos communication congress<font color="#CCCCCC"> my</font><font color="#E5E5E5"> RA</font>

124
00:05:29,970 --> 00:05:33,090
who enters<font color="#E5E5E5"> this in a lot more detail so</font>

125
00:05:31,770 --> 00:05:38,340
I'd strongly make it recommend look at

126
00:05:33,090 --> 00:05:40,049
that and on your chip you've got

127
00:05:38,340 --> 00:05:41,880
transistors you'll have resistors

128
00:05:40,050 --> 00:05:44,669
capacitors<font color="#E5E5E5"> inductors</font><font color="#CCCCCC"> note</font>

129
00:05:41,880 --> 00:05:47,909
<font color="#E5E5E5">interconnecting have metal layers</font><font color="#CCCCCC"> okay</font>

130
00:05:44,669 --> 00:05:50,370
<font color="#CCCCCC">and coming up</font><font color="#E5E5E5"> from each of these device</font>

131
00:05:47,910 --> 00:05:52,740
you'll<font color="#E5E5E5"> have vertical</font><font color="#CCCCCC"> metal wires</font><font color="#E5E5E5"> then</font>

132
00:05:50,370 --> 00:05:57,720
you'll have typically<font color="#E5E5E5"> between</font><font color="#CCCCCC"> 2 and 12</font>

133
00:05:52,740 --> 00:06:00,120
metal layers and now<font color="#CCCCCC"> your chips will be</font>

134
00:05:57,720 --> 00:06:03,900
fabricated<font color="#CCCCCC"> on a silicon</font><font color="#E5E5E5"> wafer which is</font>

135
00:06:00,120 --> 00:06:05,700
<font color="#E5E5E5">typically 30 centimeters diameter and</font>

136
00:06:03,900 --> 00:06:10,229
after fabrication<font color="#E5E5E5"> the chips will</font><font color="#CCCCCC"> be</font>

137
00:06:05,700 --> 00:06:12,810
separated<font color="#E5E5E5"> and using a dicing saw now</font>

138
00:06:10,229 --> 00:06:14,909
when your protein or the the<font color="#E5E5E5"> set up cost</font>

139
00:06:12,810 --> 00:06:16,890
<font color="#E5E5E5">of process is very high the order of a</font>

140
00:06:14,910 --> 00:06:18,690
hundred<font color="#E5E5E5"> thousand</font><font color="#CCCCCC"> points so if</font><font color="#E5E5E5"> you're</font>

141
00:06:16,890 --> 00:06:20,880
<font color="#CCCCCC">prototyping and</font><font color="#E5E5E5"> the work I have done is</font>

142
00:06:18,690 --> 00:06:22,710
<font color="#CCCCCC">basic basically</font><font color="#E5E5E5"> in developing early</font>

143
00:06:20,880 --> 00:06:24,870
<font color="#E5E5E5">stage proof of concept prototype</font>

144
00:06:22,710 --> 00:06:27,599
chips<font color="#E5E5E5"> use a</font><font color="#CCCCCC"> multi-project way for</font>

145
00:06:24,870 --> 00:06:30,510
service and in this case<font color="#CCCCCC"> anyone</font><font color="#E5E5E5"> choose</font>

146
00:06:27,600 --> 00:06:32,370
PCB pool or similar and basically the

147
00:06:30,510 --> 00:06:34,800
<font color="#E5E5E5">the</font><font color="#CCCCCC"> mount mpw serves they'll basically</font>

148
00:06:32,370 --> 00:06:37,050
<font color="#CCCCCC">do</font><font color="#E5E5E5"> a wafer and it will have a number of</font>

149
00:06:34,800 --> 00:06:39,720
<font color="#E5E5E5">different</font><font color="#CCCCCC"> chips a single wafer</font><font color="#E5E5E5"> and this</font>

150
00:06:37,050 --> 00:06:41,160
will<font color="#E5E5E5"> bring the cost down from</font><font color="#CCCCCC"> 100,000</font>

151
00:06:39,720 --> 00:06:42,600
pounds<font color="#E5E5E5"> maybe ten fifteen thousand</font><font color="#CCCCCC"> pound</font>

152
00:06:41,160 --> 00:06:46,890
<font color="#E5E5E5">in other words to what</font><font color="#CCCCCC"> a</font><font color="#E5E5E5"> university</font>

153
00:06:42,600 --> 00:06:48,570
<font color="#CCCCCC">research budget can afford</font><font color="#E5E5E5"> okay you've</font>

154
00:06:46,890 --> 00:06:50,219
got there's a whole range<font color="#E5E5E5"> device you can</font>

155
00:06:48,570 --> 00:06:51,330
have on chips you could have resistors

156
00:06:50,220 --> 00:06:54,170
which should we fabricate<font color="#E5E5E5"> in poly</font>

157
00:06:51,330 --> 00:06:57,570
silicon<font color="#E5E5E5"> and you've got you can fabricate</font>

158
00:06:54,170 --> 00:06:59,340
capacitors using to<font color="#CCCCCC"> eject the</font>

159
00:06:57,570 --> 00:07:01,500
capacitance win<font color="#E5E5E5"> to taste metal layers</font>

160
00:06:59,340 --> 00:07:04,229
you can<font color="#CCCCCC"> have inductors which are tiny</font>

161
00:07:01,500 --> 00:07:07,140
coils made of metal<font color="#CCCCCC"> and you almost got</font>

162
00:07:04,230 --> 00:07:09,360
bond pads to bring signals<font color="#CCCCCC"> out and you</font>

163
00:07:07,140 --> 00:07:11,190
can also<font color="#E5E5E5"> do sensors and for example</font>

164
00:07:09,360 --> 00:07:14,300
<font color="#CCCCCC">charge</font><font color="#E5E5E5"> coupled device or CMOS sensors</font>

165
00:07:11,190 --> 00:07:16,680
and for light sensing<font color="#CCCCCC"> photodiodes</font>

166
00:07:14,300 --> 00:07:20,220
<font color="#CCCCCC">aspired single photon Avalanche diodes</font>

167
00:07:16,680 --> 00:07:22,530
for sensing very low light levels is<font color="#CCCCCC"> ver</font>

168
00:07:20,220 --> 00:07:25,050
sensing pH and there's a lot<font color="#E5E5E5"> of interest</font>

169
00:07:22,530 --> 00:07:27,000
in putting sense and CMOS because it

170
00:07:25,050 --> 00:07:29,550
means<font color="#E5E5E5"> that you can put the sensor and</font>

171
00:07:27,000 --> 00:07:31,680
the processing electronics on<font color="#CCCCCC"> the same</font>

172
00:07:29,550 --> 00:07:35,310
chip<font color="#CCCCCC"> a lot</font><font color="#E5E5E5"> of the old</font><font color="#CCCCCC"> digital cameras</font>

173
00:07:31,680 --> 00:07:38,250
use<font color="#E5E5E5"> CCD charge coupled device</font><font color="#CCCCCC"> charge</font>

174
00:07:35,310 --> 00:07:41,160
<font color="#E5E5E5">crumpled device needs a separate chip to</font>

175
00:07:38,250 --> 00:07:44,300
address and process signals<font color="#E5E5E5"> the CMOS</font>

176
00:07:41,160 --> 00:07:47,130
sensor allows you to put the<font color="#E5E5E5"> imager and</font>

177
00:07:44,300 --> 00:07:49,650
electronics on<font color="#CCCCCC"> the same die with a</font>

178
00:07:47,130 --> 00:07:51,750
resultant saving and cross in size<font color="#CCCCCC"> you</font>

179
00:07:49,650 --> 00:07:55,289
can also process<font color="#E5E5E5"> up thanks for example</font>

180
00:07:51,750 --> 00:07:56,370
<font color="#CCCCCC">obstacle-filled on top of the chip so</font>

181
00:07:55,290 --> 00:07:59,130
we'll<font color="#E5E5E5"> talk about about the design</font>

182
00:07:56,370 --> 00:08:01,980
<font color="#CCCCCC">process</font><font color="#E5E5E5"> is what</font><font color="#CCCCCC"> i do for a job</font><font color="#E5E5E5"> and there</font>

183
00:07:59,130 --> 00:08:04,280
are really only three major<font color="#E5E5E5"> of dominant</font>

184
00:08:01,980 --> 00:08:06,660
manufacturers and there's<font color="#E5E5E5"> basically</font>

185
00:08:04,280 --> 00:08:07,799
<font color="#E5E5E5">synopsis cadence and</font><font color="#CCCCCC"> Mentor Graphics so</font>

186
00:08:06,660 --> 00:08:11,700
the problem is<font color="#CCCCCC"> because it's quite a</font>

187
00:08:07,800 --> 00:08:14,370
specialized process<font color="#E5E5E5"> there aren't a lot</font>

188
00:08:11,700 --> 00:08:17,940
<font color="#E5E5E5">of companies and the software</font><font color="#CCCCCC"> is fairly</font>

189
00:08:14,370 --> 00:08:19,290
capable it's expensive<font color="#E5E5E5"> and it can leave</font>

190
00:08:17,940 --> 00:08:23,160
a bit to be desired<font color="#E5E5E5"> in terms of</font>

191
00:08:19,290 --> 00:08:24,960
usability<font color="#E5E5E5"> and</font><font color="#CCCCCC"> open-source support is</font>

192
00:08:23,160 --> 00:08:28,560
<font color="#E5E5E5">very limited there is magic</font><font color="#CCCCCC"> witness this</font>

193
00:08:24,960 --> 00:08:30,090
<font color="#E5E5E5">is quite an old and limited open-source</font>

194
00:08:28,560 --> 00:08:32,640
package but basically<font color="#E5E5E5"> pretty</font><font color="#CCCCCC"> much</font>

195
00:08:30,090 --> 00:08:34,199
everyone will<font color="#CCCCCC"> use a commercial package</font>

196
00:08:32,640 --> 00:08:36,699
for one of the three major manufacturers

197
00:08:34,200 --> 00:08:38,710
<font color="#CCCCCC">okay</font><font color="#E5E5E5"> one side obviously is</font>

198
00:08:36,700 --> 00:08:42,730
<font color="#CCCCCC">design Sofra the other side is a design</font>

199
00:08:38,710 --> 00:08:44,500
kit and this is supplied by<font color="#CCCCCC"> your chip</font>

200
00:08:42,730 --> 00:08:48,040
manufacturer chip for<font color="#CCCCCC"> Andrew and it's</font>

201
00:08:44,500 --> 00:08:49,720
specific<font color="#E5E5E5"> to the chip design process</font><font color="#CCCCCC"> okay</font>

202
00:08:48,040 --> 00:08:51,339
so<font color="#CCCCCC"> thus they will basically give you</font>

203
00:08:49,720 --> 00:08:53,350
<font color="#E5E5E5">they'll give you a set of simulation</font>

204
00:08:51,340 --> 00:08:56,020
models<font color="#E5E5E5"> they'll give you digital standard</font>

205
00:08:53,350 --> 00:08:58,150
<font color="#E5E5E5">sales for digital synthesis they'll give</font>

206
00:08:56,020 --> 00:09:00,760
you design rules cuz each process<font color="#CCCCCC"> has a</font>

207
00:08:58,150 --> 00:09:03,130
set of<font color="#CCCCCC"> rules in</font><font color="#E5E5E5"> terms of things like</font>

208
00:09:00,760 --> 00:09:05,760
<font color="#CCCCCC">gate would track with spacing between</font>

209
00:09:03,130 --> 00:09:07,930
structures and these are<font color="#CCCCCC"> manufactured up</font>

210
00:09:05,760 --> 00:09:09,850
manufacturability rules that have to<font color="#CCCCCC"> be</font>

211
00:09:07,930 --> 00:09:11,439
adhere to pretty strictly<font color="#CCCCCC"> if you don't</font>

212
00:09:09,850 --> 00:09:13,480
meet these rules they won't<font color="#CCCCCC"> even try</font><font color="#E5E5E5"> and</font>

213
00:09:11,440 --> 00:09:15,400
fabricate your<font color="#E5E5E5"> chip</font><font color="#CCCCCC"> okay</font><font color="#E5E5E5"> the other</font>

214
00:09:13,480 --> 00:09:17,530
<font color="#E5E5E5">interests other thing is</font><font color="#CCCCCC"> that a lot of</font>

215
00:09:15,400 --> 00:09:18,490
the<font color="#CCCCCC"> devices are parameterized able so</font>

216
00:09:17,530 --> 00:09:21,670
that<font color="#CCCCCC"> you could for example of a</font>

217
00:09:18,490 --> 00:09:23,470
transistor and you could define<font color="#CCCCCC"> a width</font>

218
00:09:21,670 --> 00:09:24,670
<font color="#CCCCCC">length ratio</font><font color="#E5E5E5"> that define its gain or you</font>

219
00:09:23,470 --> 00:09:29,560
could have<font color="#CCCCCC"> a resistor where you</font><font color="#E5E5E5"> define</font>

220
00:09:24,670 --> 00:09:31,660
<font color="#CCCCCC">this resistance and the other the</font><font color="#E5E5E5"> other</font>

221
00:09:29,560 --> 00:09:33,250
thing the<font color="#CCCCCC"> other thing that you can often</font>

222
00:09:31,660 --> 00:09:35,250
pick up from<font color="#E5E5E5"> other manufactures are</font><font color="#CCCCCC"> I</font>

223
00:09:33,250 --> 00:09:38,410
people of intellectual property blocks

224
00:09:35,250 --> 00:09:41,410
because of the expense and complexity

225
00:09:38,410 --> 00:09:43,240
<font color="#E5E5E5">and risk and designing and</font><font color="#CCCCCC"> chip</font><font color="#E5E5E5"> hardware</font>

226
00:09:41,410 --> 00:09:44,890
and there's a strong emphasis on design

227
00:09:43,240 --> 00:09:46,780
reuse<font color="#E5E5E5"> in</font><font color="#CCCCCC"> other words if you've got</font>

228
00:09:44,890 --> 00:09:48,460
<font color="#E5E5E5">hardware that works or sub-block that</font>

229
00:09:46,780 --> 00:09:50,199
works you<font color="#E5E5E5"> would tend to reuse that</font><font color="#CCCCCC"> and</font>

230
00:09:48,460 --> 00:09:52,140
it means that<font color="#CCCCCC"> there are many companies</font>

231
00:09:50,200 --> 00:09:54,880
<font color="#E5E5E5">who were</font><font color="#CCCCCC"> there actually</font><font color="#E5E5E5"> selling</font>

232
00:09:52,140 --> 00:09:57,160
validated and verified third-party IP

233
00:09:54,880 --> 00:09:58,930
blocks again these could be parameter

234
00:09:57,160 --> 00:10:00,850
about proper amortizable so you might

235
00:09:58,930 --> 00:10:03,579
for example buy in a ROM or a ram block

236
00:10:00,850 --> 00:10:07,810
for a processor and when you buy it<font color="#E5E5E5"> you</font>

237
00:10:03,580 --> 00:10:10,140
would specify<font color="#CCCCCC"> and specify the</font><font color="#E5E5E5"> RAM</font><font color="#CCCCCC"> they</font>

238
00:10:07,810 --> 00:10:12,880
at the<font color="#E5E5E5"> ROM depth and then data bus width</font>

239
00:10:10,140 --> 00:10:15,460
there are three two kinds that you've

240
00:10:12,880 --> 00:10:17,950
got hard cores<font color="#E5E5E5"> hard cores are specific</font>

241
00:10:15,460 --> 00:10:20,650
to a particular chip process<font color="#E5E5E5"> you also</font>

242
00:10:17,950 --> 00:10:22,390
<font color="#E5E5E5">have soft cores they will come in a</font>

243
00:10:20,650 --> 00:10:23,920
hardware<font color="#E5E5E5"> description language and you</font>

244
00:10:22,390 --> 00:10:27,250
can<font color="#CCCCCC"> put them through</font><font color="#E5E5E5"> your synthesis tool</font>

245
00:10:23,920 --> 00:10:30,550
and you can synthesize them into your

246
00:10:27,250 --> 00:10:32,830
<font color="#E5E5E5">own process and so there</font><font color="#CCCCCC"> are all sorts</font>

247
00:10:30,550 --> 00:10:35,849
of blocks for<font color="#CCCCCC"> example adc's deadlines</font>

248
00:10:32,830 --> 00:10:37,900
<font color="#CCCCCC">little converters</font><font color="#E5E5E5"> op</font><font color="#CCCCCC"> amps buffers</font>

249
00:10:35,850 --> 00:10:41,380
<font color="#CCCCCC">phase-locked loops there are</font><font color="#E5E5E5"> various</font>

250
00:10:37,900 --> 00:10:44,709
boss<font color="#E5E5E5"> cores for example PCI Express can</font>

251
00:10:41,380 --> 00:10:47,130
<font color="#CCCCCC">bus for automotive USB which</font><font color="#E5E5E5"> again which</font>

252
00:10:44,710 --> 00:10:50,190
will be Provera fight

253
00:10:47,130 --> 00:10:51,990
and you can even buy an entire processor

254
00:10:50,190 --> 00:10:54,030
<font color="#E5E5E5">this is really hot this is arms business</font>

255
00:10:51,990 --> 00:10:57,060
<font color="#E5E5E5">model arm don't actually make processors</font>

256
00:10:54,030 --> 00:10:59,520
arm<font color="#E5E5E5"> sell processor cores to</font><font color="#CCCCCC"> third</font>

257
00:10:57,060 --> 00:11:03,319
<font color="#CCCCCC">parties who integrate those into their</font>

258
00:10:59,520 --> 00:11:03,319
<font color="#E5E5E5">own</font><font color="#CCCCCC"> ships</font><font color="#E5E5E5"> along with</font><font color="#CCCCCC"> other functionality</font>

259
00:11:03,500 --> 00:11:09,060
so if<font color="#CCCCCC"> your designer</font><font color="#E5E5E5"> chip your starting</font>

260
00:11:06,180 --> 00:11:11,609
point<font color="#E5E5E5"> will be a specification you define</font>

261
00:11:09,060 --> 00:11:15,329
what<font color="#E5E5E5"> you want your chip to do your power</font>

262
00:11:11,610 --> 00:11:17,580
budget<font color="#CCCCCC"> inode etc and that will take</font><font color="#E5E5E5"> you</font>

263
00:11:15,330 --> 00:11:19,980
<font color="#CCCCCC">onto a</font><font color="#E5E5E5"> particular fabrication process</font>

264
00:11:17,580 --> 00:11:21,540
then<font color="#CCCCCC"> your partitioning your design down</font>

265
00:11:19,980 --> 00:11:23,550
your<font color="#E5E5E5"> partition it down into manageable</font>

266
00:11:21,540 --> 00:11:26,250
units into analog blocks and digital

267
00:11:23,550 --> 00:11:28,260
blocks and then you carry out<font color="#CCCCCC"> your</font>

268
00:11:26,250 --> 00:11:30,540
design and you'll spend a lot of time

269
00:11:28,260 --> 00:11:32,880
simulating and verifying because the

270
00:11:30,540 --> 00:11:34,589
problem<font color="#CCCCCC"> of the chip is with us it with a</font>

271
00:11:32,880 --> 00:11:36,030
circuit you<font color="#CCCCCC"> can you know you</font><font color="#E5E5E5"> can pull</font>

272
00:11:34,590 --> 00:11:38,610
out<font color="#CCCCCC"> your craft knife</font><font color="#E5E5E5"> and so during ion</font>

273
00:11:36,030 --> 00:11:40,260
every rocket if you write a piece<font color="#CCCCCC"> of</font>

274
00:11:38,610 --> 00:11:41,550
<font color="#CCCCCC">code in</font><font color="#E5E5E5"> this buggy recompile you cannot</font>

275
00:11:40,260 --> 00:11:43,350
do it out<font color="#E5E5E5"> of the chip so with chip</font>

276
00:11:41,550 --> 00:11:45,569
design you spend<font color="#E5E5E5"> a lot of time and</font>

277
00:11:43,350 --> 00:11:48,090
verification you spend a lot of time on

278
00:11:45,570 --> 00:11:49,380
simulation analog simulation<font color="#CCCCCC"> their</font>

279
00:11:48,090 --> 00:11:51,750
digital simulation<font color="#E5E5E5"> next signal</font>

280
00:11:49,380 --> 00:11:53,640
simulation and design<font color="#E5E5E5"> real checking I'm</font>

281
00:11:51,750 --> 00:11:56,490
<font color="#CCCCCC">Laird</font><font color="#E5E5E5"> versus schematic checking so</font>

282
00:11:53,640 --> 00:11:58,860
before<font color="#E5E5E5"> you submit a design you want to</font>

283
00:11:56,490 --> 00:12:01,620
be<font color="#E5E5E5"> very confident that that design is</font>

284
00:11:58,860 --> 00:12:03,300
valid is going to work and in the real

285
00:12:01,620 --> 00:12:05,280
world you often go through<font color="#E5E5E5"> multiple</font>

286
00:12:03,300 --> 00:12:06,810
<font color="#E5E5E5">iterations it will</font><font color="#CCCCCC"> often</font><font color="#E5E5E5"> take you create</font>

287
00:12:05,280 --> 00:12:11,400
a few iterations to<font color="#E5E5E5"> get something that</font>

288
00:12:06,810 --> 00:12:14,880
<font color="#CCCCCC">actually</font><font color="#E5E5E5"> meets spec so don't know how</font>

289
00:12:11,400 --> 00:12:17,370
<font color="#CCCCCC">many people who have done PCB design the</font>

290
00:12:14,880 --> 00:12:19,410
<font color="#E5E5E5">analog entry</font><font color="#CCCCCC"> process is very similar</font><font color="#E5E5E5"> you</font>

291
00:12:17,370 --> 00:12:21,780
have<font color="#E5E5E5"> a schematic</font><font color="#CCCCCC"> tool and you have a</font>

292
00:12:19,410 --> 00:12:24,150
library<font color="#CCCCCC"> of transistors resistors</font>

293
00:12:21,780 --> 00:12:26,370
capacitors at saturation supply they're

294
00:12:24,150 --> 00:12:28,140
part of<font color="#E5E5E5"> your</font><font color="#CCCCCC"> design kit and</font><font color="#E5E5E5"> you'll</font>

295
00:12:26,370 --> 00:12:29,640
basically enter those<font color="#E5E5E5"> in your schematic</font>

296
00:12:28,140 --> 00:12:32,100
<font color="#CCCCCC">two occasions</font><font color="#E5E5E5"> virtually</font><font color="#CCCCCC"> over so for</font>

297
00:12:29,640 --> 00:12:33,660
example and you'll parameterize that you

298
00:12:32,100 --> 00:12:35,400
will set<font color="#CCCCCC"> the value of a resistor</font><font color="#E5E5E5"> you'll</font>

299
00:12:33,660 --> 00:12:40,260
set<font color="#CCCCCC"> the width length ratio of a</font>

300
00:12:35,400 --> 00:12:42,600
transistor etc then you<font color="#CCCCCC"> simulate</font><font color="#E5E5E5"> and</font>

301
00:12:40,260 --> 00:12:44,189
each of the design tools that will it

302
00:12:42,600 --> 00:12:46,530
will incorporate<font color="#CCCCCC"> and</font><font color="#E5E5E5"> analog</font><font color="#CCCCCC"> Speight as</font>

303
00:12:44,190 --> 00:12:48,930
<font color="#E5E5E5">like a piecewise type simulator and</font>

304
00:12:46,530 --> 00:12:52,439
<font color="#CCCCCC">cadence case for example ad respect our</font>

305
00:12:48,930 --> 00:12:54,599
synopsis<font color="#CCCCCC"> to H spice and you will define</font>

306
00:12:52,440 --> 00:12:56,310
<font color="#E5E5E5">and purse you can do it basically a a</font>

307
00:12:54,600 --> 00:12:58,740
transient<font color="#E5E5E5"> sweet for example would</font><font color="#CCCCCC"> you</font>

308
00:12:56,310 --> 00:13:00,479
define inputs at times and then you'll

309
00:12:58,740 --> 00:13:00,960
get a waveform<font color="#CCCCCC"> okay you're basically to</font>

310
00:13:00,480 --> 00:13:03,000
look<font color="#E5E5E5"> at that</font>

311
00:13:00,960 --> 00:13:04,920
and see a fat meat<font color="#CCCCCC"> spec</font><font color="#E5E5E5"> you can also do</font>

312
00:13:03,000 --> 00:13:07,620
<font color="#E5E5E5">things like frequency sweeps you can</font>

313
00:13:04,920 --> 00:13:09,630
also sweep and over a range of

314
00:13:07,620 --> 00:13:11,370
temperature<font color="#E5E5E5"> because obviously device</font>

315
00:13:09,630 --> 00:13:15,590
device behavior will vary<font color="#CCCCCC"> with</font>

316
00:13:11,370 --> 00:13:19,260
temperature<font color="#E5E5E5"> and with process tolerance</font>

317
00:13:15,590 --> 00:13:20,550
and<font color="#CCCCCC"> the supply voltage and you can also</font>

318
00:13:19,260 --> 00:13:22,730
look at things<font color="#E5E5E5"> like phase and gain</font>

319
00:13:20,550 --> 00:13:24,000
margin for stability amplifiers<font color="#CCCCCC"> and</font>

320
00:13:22,730 --> 00:13:25,950
again

321
00:13:24,000 --> 00:13:29,070
your growth<font color="#E5E5E5"> iterations</font><font color="#CCCCCC"> once you have</font>

322
00:13:25,950 --> 00:13:30,900
something<font color="#E5E5E5"> that meets spec</font><font color="#CCCCCC"> then you move</font>

323
00:13:29,070 --> 00:13:33,750
into the<font color="#CCCCCC"> layout phase see</font><font color="#E5E5E5"> based</font><font color="#CCCCCC"> on</font>

324
00:13:30,900 --> 00:13:35,400
<font color="#E5E5E5">analog layout tool so basically in your</font>

325
00:13:33,750 --> 00:13:38,280
<font color="#E5E5E5">schematic so</font><font color="#CCCCCC"> you're basically pick each</font>

326
00:13:35,400 --> 00:13:40,069
device and the layout<font color="#E5E5E5"> tool it will</font>

327
00:13:38,280 --> 00:13:43,380
generate<font color="#CCCCCC"> an appropriately shaped</font>

328
00:13:40,070 --> 00:13:46,440
<font color="#E5E5E5">transistor resistor inductor etc you</font>

329
00:13:43,380 --> 00:13:48,090
then have to manually place them and you

330
00:13:46,440 --> 00:13:49,470
also have to when you place them you

331
00:13:48,090 --> 00:13:51,690
have to consider<font color="#E5E5E5"> carefully signal</font>

332
00:13:49,470 --> 00:13:53,280
integrity for example keeping noisy

333
00:13:51,690 --> 00:13:55,230
digital circuitry<font color="#CCCCCC"> away from</font><font color="#E5E5E5"> sensitive</font>

334
00:13:53,280 --> 00:13:58,410
analog circuitry you will then have<font color="#CCCCCC"> to</font>

335
00:13:55,230 --> 00:14:00,620
manually<font color="#E5E5E5"> run wires on the metal layers</font>

336
00:13:58,410 --> 00:14:04,560
vias and<font color="#E5E5E5"> wires between those devices</font>

337
00:14:00,620 --> 00:14:07,110
<font color="#E5E5E5">then you can do a layup versus schematic</font>

338
00:14:04,560 --> 00:14:09,060
check<font color="#CCCCCC"> ok that will</font><font color="#E5E5E5"> check that</font><font color="#CCCCCC"> your</font>

339
00:14:07,110 --> 00:14:10,860
layout matches the schematic<font color="#E5E5E5"> you're off</font>

340
00:14:09,060 --> 00:14:14,449
to design<font color="#E5E5E5"> real check that checks at this</font>

341
00:14:10,860 --> 00:14:19,530
layout matches or<font color="#E5E5E5"> it complies with the</font>

342
00:14:14,450 --> 00:14:21,420
designers design rules<font color="#CCCCCC"> ok</font><font color="#E5E5E5"> the other</font>

343
00:14:19,530 --> 00:14:23,339
<font color="#E5E5E5">issue you have is parasitics you you've</font>

344
00:14:21,420 --> 00:14:25,380
you've so far you've simulated

345
00:14:23,340 --> 00:14:28,740
transistors with ideal<font color="#E5E5E5"> connections</font>

346
00:14:25,380 --> 00:14:31,140
between them<font color="#CCCCCC"> ok you have no know you've</font>

347
00:14:28,740 --> 00:14:33,300
<font color="#E5E5E5">done a layout you have no added extra</font>

348
00:14:31,140 --> 00:14:35,010
metal wires<font color="#E5E5E5"> in the metal layer these</font>

349
00:14:33,300 --> 00:14:36,240
will bring<font color="#CCCCCC"> end straight</font><font color="#E5E5E5"> inductance and</font>

350
00:14:35,010 --> 00:14:37,500
capacitance and resistance<font color="#E5E5E5"> and these</font>

351
00:14:36,240 --> 00:14:40,140
<font color="#E5E5E5">will tend to have an effect</font><font color="#CCCCCC"> particular</font>

352
00:14:37,500 --> 00:14:42,180
RF circuit so then you run parasitic

353
00:14:40,140 --> 00:14:44,430
extraction this will add<font color="#CCCCCC"> to your</font>

354
00:14:42,180 --> 00:14:46,709
simulation model it will add additional

355
00:14:44,430 --> 00:14:52,109
<font color="#E5E5E5">capacitors inductance is so you then re</font>

356
00:14:46,710 --> 00:14:53,730
<font color="#E5E5E5">simulates with parasitics and and once</font>

357
00:14:52,110 --> 00:14:57,780
you've<font color="#E5E5E5"> done</font><font color="#CCCCCC"> that again a threat</font><font color="#E5E5E5"> to few</font>

358
00:14:53,730 --> 00:15:00,540
times you have a valid analog block the

359
00:14:57,780 --> 00:15:02,910
digital design<font color="#E5E5E5"> process for anything but</font>

360
00:15:00,540 --> 00:15:05,250
<font color="#E5E5E5">the simplest designs is built it's built</font>

361
00:15:02,910 --> 00:15:06,540
around<font color="#E5E5E5"> hardware description languages so</font>

362
00:15:05,250 --> 00:15:07,950
you're<font color="#E5E5E5"> basically you're basically</font>

363
00:15:06,540 --> 00:15:10,290
written writing a programming language

364
00:15:07,950 --> 00:15:12,570
description<font color="#E5E5E5"> of the functionality</font><font color="#CCCCCC"> you</font>

365
00:15:10,290 --> 00:15:13,839
want<font color="#E5E5E5"> from your chip so common</font><font color="#CCCCCC"> languages</font>

366
00:15:12,570 --> 00:15:15,970
<font color="#CCCCCC">are VHDL</font>

367
00:15:13,840 --> 00:15:19,630
<font color="#E5E5E5">they're a log system</font><font color="#CCCCCC"> see</font><font color="#E5E5E5"> system very log</font>

368
00:15:15,970 --> 00:15:22,210
and and you're<font color="#E5E5E5"> like you're basically</font>

369
00:15:19,630 --> 00:15:24,820
coding up<font color="#E5E5E5"> a description of functionality</font>

370
00:15:22,210 --> 00:15:27,130
of things like counters<font color="#CCCCCC"> buses addressing</font>

371
00:15:24,820 --> 00:15:28,780
state machines etc<font color="#E5E5E5"> now these language</font>

372
00:15:27,130 --> 00:15:30,250
unlike conventional coding they're

373
00:15:28,780 --> 00:15:31,959
inherently parallel<font color="#E5E5E5"> because you're</font>

374
00:15:30,250 --> 00:15:33,160
coding up a number<font color="#E5E5E5"> of functions in</font>

375
00:15:31,960 --> 00:15:36,430
<font color="#CCCCCC">hardware which will operate</font>

376
00:15:33,160 --> 00:15:38,920
<font color="#E5E5E5">simultaneously they are thinking to be</font>

377
00:15:36,430 --> 00:15:41,380
careful<font color="#E5E5E5"> about is each of your synthesis</font>

378
00:15:38,920 --> 00:15:44,170
tools only<font color="#E5E5E5"> implements a subset of</font>

379
00:15:41,380 --> 00:15:45,850
<font color="#CCCCCC">errorlog</font><font color="#E5E5E5"> a vhdl so you could I mean you</font>

380
00:15:44,170 --> 00:15:47,199
could quote something<font color="#E5E5E5"> in C or</font><font color="#CCCCCC"> Python</font><font color="#E5E5E5"> you</font>

381
00:15:45,850 --> 00:15:49,690
could write it five different ways it'll

382
00:15:47,200 --> 00:15:52,120
work véra lager VHDL you could code

383
00:15:49,690 --> 00:15:55,690
<font color="#E5E5E5">something in</font><font color="#CCCCCC"> this entitled invalid VHDL</font>

384
00:15:52,120 --> 00:15:57,940
or Verilog<font color="#E5E5E5"> but only</font><font color="#CCCCCC"> a subset will</font><font color="#E5E5E5"> work</font>

385
00:15:55,690 --> 00:15:59,230
so each tool has<font color="#CCCCCC"> its own subset so again</font>

386
00:15:57,940 --> 00:16:01,150
you've<font color="#CCCCCC"> got to read</font><font color="#E5E5E5"> the documentation you</font>

387
00:15:59,230 --> 00:16:03,850
really need to follow<font color="#CCCCCC"> let's say cadence</font>

388
00:16:01,150 --> 00:16:05,350
or synopsis recommend way of coding<font color="#CCCCCC"> ok</font>

389
00:16:03,850 --> 00:16:07,720
<font color="#E5E5E5">these language are all they're also</font>

390
00:16:05,350 --> 00:16:10,780
modular to<font color="#E5E5E5"> a low design reuse to later</font>

391
00:16:07,720 --> 00:16:13,030
<font color="#E5E5E5">ease IP blocks and an important</font><font color="#CCCCCC"> fits</font><font color="#E5E5E5"> a</font>

392
00:16:10,780 --> 00:16:15,310
test bench<font color="#CCCCCC"> a test bench is basically a</font>

393
00:16:13,030 --> 00:16:17,079
<font color="#E5E5E5">top level</font><font color="#CCCCCC"> you</font><font color="#E5E5E5"> basically instantiate your</font>

394
00:16:15,310 --> 00:16:19,300
<font color="#E5E5E5">design as a module the test bench</font>

395
00:16:17,080 --> 00:16:22,750
provides<font color="#CCCCCC"> base a set</font><font color="#E5E5E5"> of inputs for</font>

396
00:16:19,300 --> 00:16:26,170
testing<font color="#CCCCCC"> ok</font><font color="#E5E5E5"> which you'd use in simulation</font>

397
00:16:22,750 --> 00:16:28,960
<font color="#CCCCCC">c so once you've got</font><font color="#E5E5E5"> it's entitled</font><font color="#CCCCCC"> valid</font>

398
00:16:26,170 --> 00:16:30,579
VHDL you'd<font color="#E5E5E5"> put</font><font color="#CCCCCC"> var and</font><font color="#E5E5E5"> your compile</font><font color="#CCCCCC"> on</font>

399
00:16:28,960 --> 00:16:33,610
<font color="#CCCCCC">your test bench into</font><font color="#E5E5E5"> a simulation tool</font>

400
00:16:30,580 --> 00:16:35,890
like VCS or NC sim this will give your

401
00:16:33,610 --> 00:16:37,600
<font color="#CCCCCC">waveform output ok so you would</font>

402
00:16:35,890 --> 00:16:39,699
basically define all your<font color="#E5E5E5"> input signals</font>

403
00:16:37,600 --> 00:16:42,130
to find your clocks<font color="#CCCCCC"> define your reset</font>

404
00:16:39,700 --> 00:16:45,430
define your data buses this will give

405
00:16:42,130 --> 00:16:47,470
you a waveform<font color="#E5E5E5"> output</font><font color="#CCCCCC"> ok</font><font color="#E5E5E5"> this allows you</font>

406
00:16:45,430 --> 00:16:49,180
<font color="#E5E5E5">to</font><font color="#CCCCCC"> verify that</font><font color="#E5E5E5"> your code is functionally</font>

407
00:16:47,470 --> 00:16:52,420
correct<font color="#CCCCCC"> at this stage it doesn't include</font>

408
00:16:49,180 --> 00:16:55,000
any<font color="#E5E5E5"> timing delays and again</font><font color="#CCCCCC"> accelerate</font>

409
00:16:52,420 --> 00:16:57,040
this multiple<font color="#E5E5E5"> times</font><font color="#CCCCCC"> until it works</font><font color="#E5E5E5"> ok</font>

410
00:16:55,000 --> 00:16:59,770
your next step is synthesis<font color="#E5E5E5"> once you</font>

411
00:16:57,040 --> 00:17:02,439
have a valid VHDL description of your

412
00:16:59,770 --> 00:17:05,170
circuit<font color="#CCCCCC"> the synthesis tool this</font><font color="#E5E5E5"> will</font>

413
00:17:02,440 --> 00:17:09,400
convert that into a netlist of gates

414
00:17:05,170 --> 00:17:11,320
because<font color="#E5E5E5"> the gate the gates are processed</font>

415
00:17:09,400 --> 00:17:13,420
specific the gates will<font color="#CCCCCC"> be provided</font><font color="#E5E5E5"> or</font>

416
00:17:11,319 --> 00:17:16,540
gates or blocks they'll be provided by

417
00:17:13,420 --> 00:17:18,250
<font color="#CCCCCC">your ASIC foundry so</font><font color="#E5E5E5"> you'll basically</font>

418
00:17:16,540 --> 00:17:21,280
you'll give your synthesis tool a very

419
00:17:18,250 --> 00:17:24,010
<font color="#CCCCCC">load of HDL netlist input and you'll</font>

420
00:17:21,280 --> 00:17:25,810
give it<font color="#E5E5E5"> the timing</font><font color="#CCCCCC"> information for the</font>

421
00:17:24,010 --> 00:17:27,459
gates and you'll also<font color="#E5E5E5"> give it</font>

422
00:17:25,810 --> 00:17:29,740
constraints you might<font color="#E5E5E5"> you can</font>

423
00:17:27,459 --> 00:17:31,539
<font color="#CCCCCC">constrain power and you can you might</font>

424
00:17:29,740 --> 00:17:33,490
see this<font color="#E5E5E5"> appends a clock and it works at</font>

425
00:17:31,539 --> 00:17:35,440
<font color="#CCCCCC">50 megahertz you might see this pin has</font>

426
00:17:33,490 --> 00:17:36,970
<font color="#CCCCCC">to appropriate this output has to have a</font>

427
00:17:35,440 --> 00:17:38,440
clock<font color="#CCCCCC"> totally if not more than five</font>

428
00:17:36,970 --> 00:17:40,840
microseconds<font color="#CCCCCC"> you give it</font><font color="#E5E5E5"> those</font>

429
00:17:38,440 --> 00:17:45,399
constraints<font color="#E5E5E5"> the synthesis tool will then</font>

430
00:17:40,840 --> 00:17:47,370
attempt to<font color="#E5E5E5"> meet those and again</font><font color="#CCCCCC"> you may</font>

431
00:17:45,399 --> 00:17:49,299
need to iterate<font color="#E5E5E5"> this a few times</font><font color="#CCCCCC"> and</font>

432
00:17:47,370 --> 00:17:51,549
assuming<font color="#E5E5E5"> since the selector is</font>

433
00:17:49,299 --> 00:17:54,179
successful it will<font color="#E5E5E5"> generate a netlist</font>

434
00:17:51,549 --> 00:17:57,039
<font color="#E5E5E5">but you now</font><font color="#CCCCCC"> have a netlist of gates</font>

435
00:17:54,179 --> 00:17:59,110
<font color="#E5E5E5">provided by this manufacturer</font><font color="#CCCCCC"> okay</font>

436
00:17:57,039 --> 00:18:02,649
<font color="#E5E5E5">you've also got</font><font color="#CCCCCC"> a standard delay file</font>

437
00:17:59,110 --> 00:18:04,870
<font color="#E5E5E5">SDF and this provides basically provides</font>

438
00:18:02,649 --> 00:18:07,299
system time delays in<font color="#E5E5E5"> others the</font>

439
00:18:04,870 --> 00:18:07,629
propagation<font color="#E5E5E5"> delays within each block or</font>

440
00:18:07,299 --> 00:18:11,408
<font color="#E5E5E5">gates</font>

441
00:18:07,630 --> 00:18:13,659
<font color="#E5E5E5">okay now the</font><font color="#CCCCCC"> SPRO because it requires</font>

442
00:18:11,409 --> 00:18:16,390
iteration<font color="#E5E5E5"> the process is heavily</font>

443
00:18:13,659 --> 00:18:19,570
command-line driven<font color="#CCCCCC"> okay you can see a</font>

444
00:18:16,390 --> 00:18:21,549
graphical<font color="#E5E5E5"> interface there but a lot of</font>

445
00:18:19,570 --> 00:18:23,080
the commands<font color="#CCCCCC"> are come are a lot of</font><font color="#E5E5E5"> the</font>

446
00:18:21,549 --> 00:18:24,668
functionalities<font color="#CCCCCC"> command line base</font><font color="#E5E5E5"> and</font>

447
00:18:23,080 --> 00:18:26,049
this<font color="#CCCCCC"> is so you</font><font color="#E5E5E5"> can script it because</font>

448
00:18:24,669 --> 00:18:27,700
<font color="#E5E5E5">again you often go through many</font>

449
00:18:26,049 --> 00:18:29,649
iterations<font color="#CCCCCC"> so the whole thing</font><font color="#E5E5E5"> is</font>

450
00:18:27,700 --> 00:18:31,480
scriptable using TCL<font color="#E5E5E5"> tool command</font>

451
00:18:29,649 --> 00:18:33,428
language<font color="#E5E5E5"> so you'll basically take your</font>

452
00:18:31,480 --> 00:18:35,289
commands<font color="#E5E5E5"> from your first iteration</font><font color="#CCCCCC"> it</font>

453
00:18:33,429 --> 00:18:37,090
<font color="#E5E5E5">goes into a text file and that will give</font>

454
00:18:35,289 --> 00:18:38,740
you a script<font color="#E5E5E5"> that allows you</font><font color="#CCCCCC"> to</font><font color="#E5E5E5"> rapidly</font>

455
00:18:37,090 --> 00:18:42,490
reiterate where you never<font color="#CCCCCC"> have to go</font>

456
00:18:38,740 --> 00:18:44,230
<font color="#E5E5E5">back and make design changes from your</font>

457
00:18:42,490 --> 00:18:45,669
sent from your netlist you've<font color="#CCCCCC"> gotten so</font>

458
00:18:44,230 --> 00:18:48,279
you've now got a netlist<font color="#E5E5E5"> very long a</font>

459
00:18:45,669 --> 00:18:50,169
VHDL<font color="#CCCCCC"> netlist</font><font color="#E5E5E5"> of gates</font><font color="#CCCCCC"> untain him you'll</font>

460
00:18:48,279 --> 00:18:52,690
put this into<font color="#E5E5E5"> a place in route tool for</font>

461
00:18:50,169 --> 00:18:54,850
<font color="#CCCCCC">example cadence encounter the place in</font>

462
00:18:52,690 --> 00:18:57,370
route tool it<font color="#E5E5E5"> will take that net list</font>

463
00:18:54,850 --> 00:19:00,610
and it will physically lay it out with

464
00:18:57,370 --> 00:19:02,860
an<font color="#E5E5E5"> actual silicon</font><font color="#CCCCCC"> ok</font><font color="#E5E5E5"> so your starting</font>

465
00:19:00,610 --> 00:19:05,918
point<font color="#E5E5E5"> you'll define the boundaries of</font>

466
00:19:02,860 --> 00:19:08,350
your<font color="#E5E5E5"> digital block</font><font color="#CCCCCC"> see think think back</font>

467
00:19:05,919 --> 00:19:10,539
<font color="#E5E5E5">to the foot leaves and seconds later put</font>

468
00:19:08,350 --> 00:19:12,158
up of the the chip<font color="#CCCCCC"> there was a digital</font>

469
00:19:10,539 --> 00:19:13,539
<font color="#E5E5E5">block which had irregularly defined</font>

470
00:19:12,159 --> 00:19:15,789
boundaries you<font color="#E5E5E5"> can actually you can</font>

471
00:19:13,539 --> 00:19:19,270
<font color="#E5E5E5">shape your digital block to fit around</font>

472
00:19:15,789 --> 00:19:21,520
<font color="#E5E5E5">other devices so basically you determine</font>

473
00:19:19,270 --> 00:19:23,820
the boundary<font color="#E5E5E5"> of the distal block you set</font>

474
00:19:21,520 --> 00:19:27,309
up power and<font color="#E5E5E5"> ground rings around it and</font>

475
00:19:23,820 --> 00:19:29,139
and there and you'll import your netlist

476
00:19:27,309 --> 00:19:30,760
<font color="#CCCCCC">and</font><font color="#E5E5E5"> again you'll give it timing</font>

477
00:19:29,140 --> 00:19:32,559
constraints you'll define<font color="#E5E5E5"> which signals</font>

478
00:19:30,760 --> 00:19:35,060
are clocks which<font color="#E5E5E5"> are recess which are a</font>

479
00:19:32,559 --> 00:19:36,399
Cygnus a synchronous and

480
00:19:35,060 --> 00:19:39,970
[Music]

481
00:19:36,400 --> 00:19:42,280
then these<font color="#E5E5E5"> the place and route</font><font color="#CCCCCC"> sale</font><font color="#E5E5E5"> at</font>

482
00:19:39,970 --> 00:19:44,140
will<font color="#E5E5E5"> also a place those cells in</font><font color="#CCCCCC"> Rose</font>

483
00:19:42,280 --> 00:19:45,639
it's basically row based if you look if

484
00:19:44,140 --> 00:19:47,980
you<font color="#CCCCCC"> were to look</font><font color="#E5E5E5"> at a additional</font><font color="#CCCCCC"> chip</font>

485
00:19:45,640 --> 00:19:52,300
very closely you'd see row row row<font color="#CCCCCC"> chips</font>

486
00:19:47,980 --> 00:19:57,130
<font color="#E5E5E5">it will</font><font color="#CCCCCC"> auto</font><font color="#E5E5E5"> place and it will then</font>

487
00:19:52,300 --> 00:19:59,830
generate<font color="#CCCCCC"> a clock tree okay</font><font color="#E5E5E5"> the clock is</font>

488
00:19:57,130 --> 00:20:01,450
the the clock is<font color="#E5E5E5"> basically the source of</font>

489
00:19:59,830 --> 00:20:03,730
synchronization<font color="#E5E5E5"> for all the</font><font color="#CCCCCC"> synchronous</font>

490
00:20:01,450 --> 00:20:05,920
<font color="#E5E5E5">in the in the circuit and the goal</font><font color="#CCCCCC"> of</font>

491
00:20:03,730 --> 00:20:08,080
clock<font color="#E5E5E5"> tree generation is to is to</font>

492
00:20:05,920 --> 00:20:09,580
minimize the skew or the time difference

493
00:20:08,080 --> 00:20:12,129
between<font color="#E5E5E5"> different clock signals within</font>

494
00:20:09,580 --> 00:20:13,899
the chip so the<font color="#E5E5E5"> beta it'll basically</font>

495
00:20:12,130 --> 00:20:14,860
<font color="#E5E5E5">it'll basically place the clock net and</font>

496
00:20:13,900 --> 00:20:19,179
<font color="#E5E5E5">clock</font><font color="#CCCCCC"> buff right</font><font color="#E5E5E5"> it will basically</font>

497
00:20:14,860 --> 00:20:21,189
prioritize that first and<font color="#E5E5E5"> then you run</font>

498
00:20:19,179 --> 00:20:24,580
the<font color="#CCCCCC"> authority'</font><font color="#E5E5E5"> the auto route will</font>

499
00:20:21,190 --> 00:20:28,510
attempt to off to<font color="#CCCCCC"> a place</font><font color="#E5E5E5"> tracks</font>

500
00:20:24,580 --> 00:20:30,129
what interconnect the<font color="#CCCCCC"> cells</font><font color="#E5E5E5"> then then</font>

501
00:20:28,510 --> 00:20:31,750
you run a static timing analysis<font color="#E5E5E5"> this</font>

502
00:20:30,130 --> 00:20:33,850
will<font color="#E5E5E5"> basically check</font><font color="#CCCCCC"> each path through</font>

503
00:20:31,750 --> 00:20:35,950
the system<font color="#E5E5E5"> and it</font><font color="#CCCCCC"> will check</font><font color="#E5E5E5"> it meets</font>

504
00:20:33,850 --> 00:20:39,280
the constraints<font color="#E5E5E5"> and if it doesn't meet</font>

505
00:20:35,950 --> 00:20:41,559
the constraints the the tool can it<font color="#CCCCCC"> can</font>

506
00:20:39,280 --> 00:20:45,040
to a certain extent<font color="#E5E5E5"> fixed timing</font>

507
00:20:41,559 --> 00:20:47,920
violations it can insert buffers<font color="#CCCCCC"> into</font>

508
00:20:45,040 --> 00:20:49,690
clock<font color="#CCCCCC"> paths or signal paths</font><font color="#E5E5E5"> and but</font>

509
00:20:47,920 --> 00:20:51,010
again<font color="#CCCCCC"> if you have</font><font color="#E5E5E5"> major timing issues</font>

510
00:20:49,690 --> 00:20:54,790
you may just<font color="#E5E5E5"> have</font><font color="#CCCCCC"> to</font><font color="#E5E5E5"> go back and</font>

511
00:20:51,010 --> 00:20:56,320
reiterate<font color="#CCCCCC"> design</font><font color="#E5E5E5"> okay assuming</font><font color="#CCCCCC"> you get</font>

512
00:20:54,790 --> 00:20:59,320
through place in route successfully

513
00:20:56,320 --> 00:21:01,928
again you run verification and you'd run

514
00:20:59,320 --> 00:21:04,809
design rule checking<font color="#E5E5E5"> and then it will</font>

515
00:21:01,929 --> 00:21:06,309
generate<font color="#E5E5E5"> an output block and cadence for</font>

516
00:21:04,809 --> 00:21:09,280
<font color="#E5E5E5">example the</font><font color="#CCCCCC"> ASIS</font><font color="#E5E5E5"> format which you can</font>

517
00:21:06,309 --> 00:21:11,889
import back into virtuoso and then it

518
00:21:09,280 --> 00:21:13,899
will give you an output netlist<font color="#E5E5E5"> which</font>

519
00:21:11,890 --> 00:21:17,170
you can use<font color="#CCCCCC"> for simulation and</font><font color="#E5E5E5"> an output</font>

520
00:21:13,900 --> 00:21:18,940
timing timing signals it which mean and

521
00:21:17,170 --> 00:21:21,130
this means that<font color="#E5E5E5"> you can then you can</font>

522
00:21:18,940 --> 00:21:23,679
<font color="#E5E5E5">then</font><font color="#CCCCCC"> do a post place enroute simulation</font>

523
00:21:21,130 --> 00:21:26,080
<font color="#E5E5E5">okay it means that you can re simulate</font>

524
00:21:23,679 --> 00:21:27,910
<font color="#E5E5E5">with gate delays and interconnect delays</font>

525
00:21:26,080 --> 00:21:29,409
and again you<font color="#E5E5E5"> want to check that meets</font>

526
00:21:27,910 --> 00:21:33,700
your specification and<font color="#E5E5E5"> if not again</font>

527
00:21:29,410 --> 00:21:36,039
reiterate your next step

528
00:21:33,700 --> 00:21:39,010
once you have valid<font color="#E5E5E5"> analog and digital</font>

529
00:21:36,039 --> 00:21:40,539
blocks is<font color="#CCCCCC"> chip assembly</font><font color="#E5E5E5"> okay</font>

530
00:21:39,010 --> 00:21:43,899
you're basically late you're basically

531
00:21:40,539 --> 00:21:46,658
layer at the<font color="#E5E5E5"> complete chip you and you</font>

532
00:21:43,899 --> 00:21:48,039
basically you'll have<font color="#CCCCCC"> bond parts</font><font color="#E5E5E5"> analog</font>

533
00:21:46,659 --> 00:21:49,779
input and output<font color="#CCCCCC"> pads you're basically</font>

534
00:21:48,039 --> 00:21:52,419
placed up<font color="#E5E5E5"> a</font><font color="#CCCCCC"> pad right around the edge of</font>

535
00:21:49,779 --> 00:21:54,100
<font color="#CCCCCC">your chair and you will place your</font>

536
00:21:52,419 --> 00:21:56,230
<font color="#E5E5E5">analog and digital blocks on the chip</font>

537
00:21:54,100 --> 00:21:58,510
again<font color="#E5E5E5"> taking care</font><font color="#CCCCCC"> to over signal</font>

538
00:21:56,230 --> 00:22:00,460
integrity<font color="#CCCCCC"> taking care to keep</font><font color="#E5E5E5"> the</font>

539
00:21:58,510 --> 00:22:04,110
<font color="#E5E5E5">digital</font><font color="#CCCCCC"> signals</font><font color="#E5E5E5"> are noisy and we've</font><font color="#CCCCCC"> mine</font>

540
00:22:00,460 --> 00:22:06,610
look signals<font color="#E5E5E5"> again you will manually and</font>

541
00:22:04,110 --> 00:22:10,840
why<font color="#E5E5E5"> are tracks to connect those blocks</font>

542
00:22:06,610 --> 00:22:12,340
<font color="#CCCCCC">together</font><font color="#E5E5E5"> and again you'll do a lot of</font><font color="#CCCCCC"> a</font>

543
00:22:10,840 --> 00:22:14,439
lot<font color="#E5E5E5"> of time a</font><font color="#CCCCCC"> lot of time spent doing</font>

544
00:22:12,340 --> 00:22:17,199
design rule checking<font color="#E5E5E5"> Lea versus</font>

545
00:22:14,440 --> 00:22:20,320
schematic parasitic extraction<font color="#E5E5E5"> makes</font>

546
00:22:17,200 --> 00:22:21,880
<font color="#CCCCCC">Sigler simulation</font><font color="#E5E5E5"> etc the stages you're</font>

547
00:22:20,320 --> 00:22:23,260
simulating the whole chip<font color="#E5E5E5"> the stage</font><font color="#CCCCCC"> is</font>

548
00:22:21,880 --> 00:22:26,200
<font color="#CCCCCC">slowing</font><font color="#E5E5E5"> you're often rushing to do this</font>

549
00:22:23,260 --> 00:22:28,840
to be a chip<font color="#E5E5E5"> deadline okay once you have</font>

550
00:22:26,200 --> 00:22:30,159
a valid chip the process if this was

551
00:22:28,840 --> 00:22:32,408
done<font color="#E5E5E5"> years ago</font><font color="#CCCCCC"> in Tate</font><font color="#E5E5E5"> that</font><font color="#CCCCCC"> still</font>

552
00:22:30,159 --> 00:22:35,049
referred to as tape out so you'll submit

553
00:22:32,409 --> 00:22:41,169
our<font color="#CCCCCC"> GDS to file to your chip</font><font color="#E5E5E5"> for injury</font>

554
00:22:35,049 --> 00:22:44,200
<font color="#E5E5E5">to to your manufacturer</font><font color="#CCCCCC"> you'll</font><font color="#E5E5E5"> then wait</font>

555
00:22:41,169 --> 00:22:45,669
in<font color="#CCCCCC"> our case</font><font color="#E5E5E5"> wait several months you'll</font>

556
00:22:44,200 --> 00:22:49,149
get a<font color="#E5E5E5"> small number of chips back and</font>

557
00:22:45,669 --> 00:22:50,980
spend a little<font color="#E5E5E5"> time testing no a chip on</font>

558
00:22:49,149 --> 00:22:53,500
<font color="#E5E5E5">its</font><font color="#CCCCCC"> owns not a lot of</font><font color="#E5E5E5"> you so it needs to</font>

559
00:22:50,980 --> 00:22:57,010
be bonded and<font color="#CCCCCC"> onto a circuit board</font><font color="#E5E5E5"> or</font>

560
00:22:53,500 --> 00:22:58,779
into a package<font color="#E5E5E5"> okay the bulk of chips</font>

561
00:22:57,010 --> 00:23:00,129
will be wire bonded into a package it

562
00:22:58,779 --> 00:23:01,990
will be a<font color="#CCCCCC"> dual inline or a pin grid</font>

563
00:23:00,130 --> 00:23:04,330
<font color="#CCCCCC">array a ball grid</font><font color="#E5E5E5"> array package and</font>

564
00:23:01,990 --> 00:23:05,889
you'll have<font color="#E5E5E5"> local bond wires which it's</font>

565
00:23:04,330 --> 00:23:08,590
up<font color="#E5E5E5"> in girl they're aluminum</font><font color="#CCCCCC"> and these</font>

566
00:23:05,889 --> 00:23:09,789
are bonded by<font color="#E5E5E5"> ultrasonic bunhead</font><font color="#CCCCCC"> and if</font>

567
00:23:08,590 --> 00:23:11,019
you look at the picture on<font color="#E5E5E5"> the top right</font>

568
00:23:09,789 --> 00:23:12,789
there's a shirt which is<font color="#E5E5E5"> born to a</font>

569
00:23:11,019 --> 00:23:14,470
package<font color="#CCCCCC"> with little bond wires they're</font>

570
00:23:12,789 --> 00:23:16,629
basically bonded from the<font color="#E5E5E5"> chip bond pads</font>

571
00:23:14,470 --> 00:23:19,960
on to bunt<font color="#CCCCCC"> pattern on the on the the</font>

572
00:23:16,630 --> 00:23:21,340
<font color="#CCCCCC">package and these pads on the package</font>

573
00:23:19,960 --> 00:23:25,539
these<font color="#E5E5E5"> interconnect depends</font>

574
00:23:21,340 --> 00:23:27,760
<font color="#CCCCCC">no traditionally the sessional packs has</font>

575
00:23:25,539 --> 00:23:29,680
<font color="#E5E5E5">been dual inline package with pins at</font>

576
00:23:27,760 --> 00:23:31,720
point<font color="#CCCCCC"> one inch spacing</font>

577
00:23:29,680 --> 00:23:32,980
the limitation of<font color="#CCCCCC"> that package is</font>

578
00:23:31,720 --> 00:23:35,500
limited<font color="#CCCCCC"> Pino you have a look at number</font>

579
00:23:32,980 --> 00:23:36,970
<font color="#CCCCCC">of</font><font color="#E5E5E5"> pins the other limitation</font><font color="#CCCCCC"> is stray</font>

580
00:23:35,500 --> 00:23:39,090
inductance and capacitance which tend to

581
00:23:36,970 --> 00:23:42,490
impact<font color="#CCCCCC"> badly on radio frequency circuits</font>

582
00:23:39,090 --> 00:23:43,840
<font color="#E5E5E5">so a lot of chips</font><font color="#CCCCCC"> know will tend to</font><font color="#E5E5E5"> use</font>

583
00:23:42,490 --> 00:23:46,600
<font color="#CCCCCC">sawfish moment they'll tend</font><font color="#E5E5E5"> to use ball</font>

584
00:23:43,840 --> 00:23:48,970
grid array<font color="#E5E5E5"> in this</font><font color="#CCCCCC"> case</font><font color="#E5E5E5"> and</font><font color="#CCCCCC"> you have a</font>

585
00:23:46,600 --> 00:23:51,520
<font color="#E5E5E5">chip bonded to a substrate and then</font>

586
00:23:48,970 --> 00:23:53,320
<font color="#E5E5E5">they'll be little solder balls on the</font>

587
00:23:51,520 --> 00:23:55,690
underside of the substrate which are

588
00:23:53,320 --> 00:23:59,919
basically ball ball grid bonded to the

589
00:23:55,690 --> 00:24:04,720
circuit board<font color="#CCCCCC"> you can also have multiple</font>

590
00:23:59,920 --> 00:24:06,880
substrates on the<font color="#E5E5E5"> are multiple chips on</font>

591
00:24:04,720 --> 00:24:09,670
the same<font color="#E5E5E5"> package as I mentioned earlier</font>

592
00:24:06,880 --> 00:24:14,380
no one chip process is really suitable

593
00:24:09,670 --> 00:24:16,720
<font color="#E5E5E5">for</font><font color="#CCCCCC"> all functionality so and the bottom</font>

594
00:24:14,380 --> 00:24:19,720
right<font color="#E5E5E5"> is a ws2812 I was in as a new</font>

595
00:24:16,720 --> 00:24:21,850
pixel and this is a multi<font color="#E5E5E5"> assistant</font>

596
00:24:19,720 --> 00:24:24,130
program with<font color="#CCCCCC"> multicolor LED it was on</font>

597
00:24:21,850 --> 00:24:25,600
the EMF<font color="#CCCCCC"> pass from</font><font color="#E5E5E5"> two years ago</font><font color="#CCCCCC"> and if</font>

598
00:24:24,130 --> 00:24:26,980
you look closely you can<font color="#E5E5E5"> see</font><font color="#CCCCCC"> they've</font>

599
00:24:25,600 --> 00:24:29,260
actually<font color="#E5E5E5"> used they've got four</font><font color="#CCCCCC"> Center</font>

600
00:24:26,980 --> 00:24:30,850
substrates<font color="#E5E5E5"> there are three chips at the</font>

601
00:24:29,260 --> 00:24:33,429
bottom<font color="#E5E5E5"> these</font><font color="#CCCCCC"> are</font><font color="#E5E5E5"> three LEDs and</font>

602
00:24:30,850 --> 00:24:35,800
different colors and the top chip<font color="#E5E5E5"> this</font>

603
00:24:33,429 --> 00:24:38,290
<font color="#E5E5E5">is a CMOS chip so the CMOS will</font>

604
00:24:35,800 --> 00:24:43,210
basically take<font color="#E5E5E5"> a serial and put command</font>

605
00:24:38,290 --> 00:24:44,800
<font color="#E5E5E5">it will</font><font color="#CCCCCC"> then and</font><font color="#E5E5E5"> drive the three red</font>

606
00:24:43,210 --> 00:24:49,960
green blue LEDs<font color="#E5E5E5"> through the program</font>

607
00:24:44,800 --> 00:24:52,059
<font color="#E5E5E5">color there's a</font><font color="#CCCCCC"> hole there's a whole</font>

608
00:24:49,960 --> 00:24:56,140
industry devoted<font color="#E5E5E5"> to reverse engineering</font>

609
00:24:52,059 --> 00:24:57,160
of chips<font color="#E5E5E5"> and whether that's hobbyists</font>

610
00:24:56,140 --> 00:24:58,600
whether it's people<font color="#E5E5E5"> looking into</font>

611
00:24:57,160 --> 00:25:00,250
<font color="#CCCCCC">painting violations people trying to</font>

612
00:24:58,600 --> 00:25:02,949
figure<font color="#CCCCCC"> out the competition</font><font color="#E5E5E5"> they're doing</font>

613
00:25:00,250 --> 00:25:04,750
<font color="#CCCCCC">though most chips are packaged in resin</font>

614
00:25:02,950 --> 00:25:06,490
<font color="#E5E5E5">no to get the resin off requires nitric</font>

615
00:25:04,750 --> 00:25:12,010
acid<font color="#CCCCCC"> which I wouldn't</font><font color="#E5E5E5"> recommend for</font>

616
00:25:06,490 --> 00:25:13,720
safety reasons<font color="#CCCCCC"> and beyond that once</font>

617
00:25:12,010 --> 00:25:15,550
you've taken<font color="#E5E5E5"> off once you've actually</font>

618
00:25:13,720 --> 00:25:18,010
exposed the chip you can<font color="#E5E5E5"> then strip away</font>

619
00:25:15,550 --> 00:25:20,290
the individual layers and step<font color="#E5E5E5"> by step</font>

620
00:25:18,010 --> 00:25:22,420
<font color="#CCCCCC">okay again</font><font color="#E5E5E5"> if you want</font><font color="#CCCCCC"> look into this</font>

621
00:25:20,290 --> 00:25:23,649
couple of nice websites<font color="#CCCCCC"> rate or coms</font><font color="#E5E5E5"> up</font>

622
00:25:22,420 --> 00:25:25,900
to a<font color="#CCCCCC"> bars</font><font color="#E5E5E5"> they've got some very</font><font color="#CCCCCC"> nice</font>

623
00:25:23,650 --> 00:25:28,270
<font color="#E5E5E5">chip pictures if you want to look at a</font>

624
00:25:25,900 --> 00:25:31,450
chip yourself there are metal case chips

625
00:25:28,270 --> 00:25:32,290
<font color="#E5E5E5">there are devices for transistor you can</font>

626
00:25:31,450 --> 00:25:34,150
get them off eBay

627
00:25:32,290 --> 00:25:35,530
the case will easily come off<font color="#E5E5E5"> with a</font>

628
00:25:34,150 --> 00:25:37,360
hacksaw<font color="#CCCCCC"> or</font><font color="#E5E5E5"> Dremel so that will give you</font>

629
00:25:35,530 --> 00:25:40,360
a<font color="#E5E5E5"> fairly safe way</font><font color="#CCCCCC"> to if you</font><font color="#E5E5E5"> feel like</font>

630
00:25:37,360 --> 00:25:42,679
decapping a chip yourself<font color="#E5E5E5"> it's quite</font>

631
00:25:40,360 --> 00:25:46,429
<font color="#E5E5E5">interesting issue of fake chips</font>

632
00:25:42,680 --> 00:25:48,860
and this was something that turned up on

633
00:25:46,430 --> 00:25:52,460
the<font color="#E5E5E5"> scepter</font><font color="#CCCCCC"> bar site they've actually</font>

634
00:25:48,860 --> 00:25:56,570
they were looking at<font color="#CCCCCC"> Nordic NRF</font><font color="#E5E5E5"> this is</font>

635
00:25:52,460 --> 00:25:59,440
based on our UHF RF transceiver<font color="#E5E5E5"> and the</font>

636
00:25:56,570 --> 00:26:04,070
original<font color="#E5E5E5"> chip comes in about</font><font color="#CCCCCC"> ten</font><font color="#E5E5E5"> dollars</font>

637
00:25:59,440 --> 00:26:06,020
<font color="#CCCCCC">okay and they've come across</font><font color="#E5E5E5"> a fake</font>

638
00:26:04,070 --> 00:26:07,250
<font color="#E5E5E5">somebody's</font><font color="#CCCCCC"> obviously somewhere looks</font>

639
00:26:06,020 --> 00:26:08,450
like they've got<font color="#CCCCCC"> a bootleg copy</font><font color="#E5E5E5"> of</font>

640
00:26:07,250 --> 00:26:09,890
cadence they're actually they've

641
00:26:08,450 --> 00:26:13,160
actually managed<font color="#E5E5E5"> to</font><font color="#CCCCCC"> reverse-engineer</font><font color="#E5E5E5"> the</font>

642
00:26:09,890 --> 00:26:14,930
complete chip<font color="#E5E5E5"> again most often</font><font color="#CCCCCC"> zip to</font>

643
00:26:13,160 --> 00:26:16,820
bars and<font color="#CCCCCC"> bunny who</font><font color="#E5E5E5"> hang has quite</font><font color="#CCCCCC"> in 20</font>

644
00:26:14,930 --> 00:26:18,260
<font color="#CCCCCC">hindsight switch thoughts in this</font><font color="#E5E5E5"> okay</font>

645
00:26:16,820 --> 00:26:21,020
<font color="#E5E5E5">don't know about some projects I've</font>

646
00:26:18,260 --> 00:26:25,490
<font color="#CCCCCC">worked with</font><font color="#E5E5E5"> and this is the fluorescence</font>

647
00:26:21,020 --> 00:26:27,200
image<font color="#CCCCCC"> our capsule</font><font color="#E5E5E5"> no this is a project</font>

648
00:26:25,490 --> 00:26:30,530
<font color="#E5E5E5">which I was I've watched on</font><font color="#CCCCCC"> a</font><font color="#E5E5E5"> Gloucester</font>

649
00:26:27,200 --> 00:26:32,360
University<font color="#E5E5E5"> no you</font><font color="#CCCCCC"> may you may have come</font>

650
00:26:30,530 --> 00:26:34,100
across whitelighter magic<font color="#CCCCCC"> at its base</font>

651
00:26:32,360 --> 00:26:36,860
like<font color="#CCCCCC"> a capsule you swallow and it has a</font>

652
00:26:34,100 --> 00:26:38,270
camera<font color="#E5E5E5"> LED and it lets you image the</font>

653
00:26:36,860 --> 00:26:40,340
entire intestine it's basically<font color="#E5E5E5"> is too</font>

654
00:26:38,270 --> 00:26:43,790
much disease and it will cover a part of

655
00:26:40,340 --> 00:26:45,649
<font color="#E5E5E5">the intestine</font><font color="#CCCCCC"> that endoscopy</font><font color="#E5E5E5"> won't cover</font>

656
00:26:43,790 --> 00:26:47,180
because endoscopy will only cover<font color="#E5E5E5"> a bone</font>

657
00:26:45,650 --> 00:26:49,070
to<font color="#CCCCCC"> the stomach</font><font color="#E5E5E5"> or below the stomach and</font>

658
00:26:47,180 --> 00:26:52,730
the large<font color="#E5E5E5"> intestine endoscopes</font><font color="#CCCCCC"> won't</font>

659
00:26:49,070 --> 00:26:55,909
cross<font color="#CCCCCC"> the small intestine and no often</font>

660
00:26:52,730 --> 00:26:58,880
fluorescence<font color="#E5E5E5"> if you eliminate intestinal</font>

661
00:26:55,910 --> 00:26:59,960
tissue tissue<font color="#E5E5E5"> with blue light it'll</font>

662
00:26:58,880 --> 00:27:02,120
fluoresce green you get weak

663
00:26:59,960 --> 00:27:04,340
fluorescence<font color="#E5E5E5"> this fluorescence lets you</font>

664
00:27:02,120 --> 00:27:06,320
see early signs of disease<font color="#E5E5E5"> that you're</font>

665
00:27:04,340 --> 00:27:09,020
not going<font color="#E5E5E5"> to see with white light</font><font color="#CCCCCC"> so we</font>

666
00:27:06,320 --> 00:27:10,550
developed a prototype capsule and to do

667
00:27:09,020 --> 00:27:12,470
fluorescence imaging the intestine<font color="#CCCCCC"> no</font>

668
00:27:10,550 --> 00:27:15,050
there<font color="#CCCCCC"> isn't the resin</font><font color="#E5E5E5"> well-proven and</font>

669
00:27:12,470 --> 00:27:17,120
fluorescence endoscope but only goes

670
00:27:15,050 --> 00:27:20,629
down to the stomach<font color="#E5E5E5"> and duodenum</font><font color="#CCCCCC"> okay</font><font color="#E5E5E5"> so</font>

671
00:27:17,120 --> 00:27:22,750
basically<font color="#CCCCCC"> we did our 32</font><font color="#E5E5E5"> by 32 single</font>

672
00:27:20,630 --> 00:27:25,900
photon Avalanche diode s<font color="#CCCCCC"> pottery</font><font color="#E5E5E5"> and</font>

673
00:27:22,750 --> 00:27:30,740
<font color="#E5E5E5">para measure and pulse current to a chip</font>

674
00:27:25,900 --> 00:27:33,110
and we basically integrated it into a

675
00:27:30,740 --> 00:27:34,970
miniature capsule<font color="#CCCCCC"> and we've integrated</font>

676
00:27:33,110 --> 00:27:37,000
with<font color="#E5E5E5"> an</font><font color="#CCCCCC"> FPGA for control under an eight</font>

677
00:27:34,970 --> 00:27:40,700
<font color="#CCCCCC">six eight megahertz wireless link and</font>

678
00:27:37,000 --> 00:27:43,780
and the it<font color="#E5E5E5"> this and we and</font><font color="#CCCCCC"> we basically</font>

679
00:27:40,700 --> 00:27:47,000
we've so far<font color="#E5E5E5"> we have</font><font color="#CCCCCC"> validated this on</font>

680
00:27:43,780 --> 00:27:48,830
<font color="#E5E5E5">intestinal tissue of a pig and this</font><font color="#CCCCCC"> is</font>

681
00:27:47,000 --> 00:27:51,200
<font color="#CCCCCC">I've done a lab bench I had to</font><font color="#E5E5E5"> go to a</font>

682
00:27:48,830 --> 00:27:52,980
slaughterhouse to pick up<font color="#E5E5E5"> pig intestinal</font>

683
00:27:51,200 --> 00:27:56,940
tissue which<font color="#CCCCCC"> is kind of fun</font>

684
00:27:52,980 --> 00:27:59,190
and and this<font color="#CCCCCC"> is the fluorescence image a</font>

685
00:27:56,940 --> 00:28:01,169
<font color="#E5E5E5">so we did this and 0.35 micron</font><font color="#CCCCCC"> high</font>

686
00:27:59,190 --> 00:28:02,820
<font color="#CCCCCC">voltage process</font><font color="#E5E5E5"> higher voltage in the</font>

687
00:28:01,169 --> 00:28:03,740
ASIC world means another<font color="#E5E5E5"> thing about</font>

688
00:28:02,820 --> 00:28:06,000
<font color="#CCCCCC">five volts</font>

689
00:28:03,740 --> 00:28:07,890
little chips about<font color="#CCCCCC"> three point seven by</font>

690
00:28:06,000 --> 00:28:09,480
three point seven millimeters and you've

691
00:28:07,890 --> 00:28:11,400
got a<font color="#E5E5E5"> single photon Avalanche diode</font>

692
00:28:09,480 --> 00:28:13,980
array this<font color="#CCCCCC"> is an array of</font><font color="#E5E5E5"> very sensitive</font>

693
00:28:11,400 --> 00:28:15,390
<font color="#CCCCCC">I basically have a pulse each time it</font>

694
00:28:13,980 --> 00:28:17,910
gets hit by a single photon from

695
00:28:15,390 --> 00:28:19,410
autofluorescence<font color="#E5E5E5"> we've got pulse</font><font color="#CCCCCC"> cantos</font>

696
00:28:17,910 --> 00:28:21,990
we've also got a charge pump<font color="#E5E5E5"> that</font>

697
00:28:19,410 --> 00:28:26,730
generates<font color="#E5E5E5"> 37 volts from a 3</font><font color="#CCCCCC"> volt</font><font color="#E5E5E5"> hearing</font>

698
00:28:21,990 --> 00:28:28,500
aid battery and and this draws about 1.8

699
00:28:26,730 --> 00:28:31,620
million average<font color="#CCCCCC"> imaging one frame per</font>

700
00:28:28,500 --> 00:28:32,970
second<font color="#E5E5E5"> and the capture runs for about 12</font>

701
00:28:31,620 --> 00:28:35,760
<font color="#CCCCCC">hours which is ample to work for free</font>

702
00:28:32,970 --> 00:28:37,740
human<font color="#E5E5E5"> testing our project I'm involved</font>

703
00:28:35,760 --> 00:28:39,929
that moment is a sauna pill the basic

704
00:28:37,740 --> 00:28:42,419
idea is<font color="#CCCCCC"> to do ultrasound examination</font>

705
00:28:39,929 --> 00:28:46,320
below the surface of human<font color="#CCCCCC"> testing</font>

706
00:28:42,419 --> 00:28:48,179
because you can look for outside<font color="#CCCCCC"> the</font>

707
00:28:46,320 --> 00:28:50,399
body<font color="#E5E5E5"> with with ultra certainly</font><font color="#CCCCCC"> 2 5</font>

708
00:28:48,179 --> 00:28:51,140
megahertz<font color="#CCCCCC"> it will let you see through</font>

709
00:28:50,400 --> 00:28:54,419
<font color="#E5E5E5">the whole body</font>

710
00:28:51,140 --> 00:28:56,610
for example the ultrasound used in for

711
00:28:54,419 --> 00:28:58,290
an imaging pregnancy it doesn't let<font color="#CCCCCC"> you</font>

712
00:28:56,610 --> 00:29:01,260
see much detail<font color="#E5E5E5"> if you increase</font>

713
00:28:58,290 --> 00:29:03,178
<font color="#CCCCCC">frequency you get less depth but you</font>

714
00:29:01,260 --> 00:29:05,400
have<font color="#E5E5E5"> much greater detail</font><font color="#CCCCCC"> so the goal is</font>

715
00:29:03,179 --> 00:29:07,410
to<font color="#E5E5E5"> put 30 megahertz ultrasound inside a</font>

716
00:29:05,400 --> 00:29:10,320
capsule<font color="#CCCCCC"> to see a few</font><font color="#E5E5E5"> millimeters below</font>

717
00:29:07,410 --> 00:29:12,240
<font color="#E5E5E5">the intestinal surface so the basic</font>

718
00:29:10,320 --> 00:29:14,418
basic<font color="#E5E5E5"> ideas</font><font color="#CCCCCC"> we have eight ultrasound</font>

719
00:29:12,240 --> 00:29:17,520
<font color="#E5E5E5">drivers a 30 element receiver array and</font>

720
00:29:14,419 --> 00:29:21,240
<font color="#E5E5E5">theater acquisition embedded processor</font>

721
00:29:17,520 --> 00:29:22,740
an ADC<font color="#E5E5E5"> on chip</font><font color="#CCCCCC"> okay so this was the</font>

722
00:29:21,240 --> 00:29:24,480
<font color="#CCCCCC">check</font><font color="#E5E5E5"> we designed again that the sister</font>

723
00:29:22,740 --> 00:29:27,270
<font color="#E5E5E5">and a one in a point one eight micron</font>

724
00:29:24,480 --> 00:29:29,490
<font color="#E5E5E5">high voltage process I've got a nun yet</font>

725
00:29:27,270 --> 00:29:31,760
processor<font color="#CCCCCC"> and we've got a</font><font color="#E5E5E5"> dose of</font>

726
00:29:29,490 --> 00:29:35,669
<font color="#E5E5E5">oxidation block we've got 32 and</font>

727
00:29:31,760 --> 00:29:38,820
<font color="#CCCCCC">low-noise amplifiers receivers and for</font>

728
00:29:35,669 --> 00:29:41,490
acquiring<font color="#E5E5E5"> data from the receiver a we've</font>

729
00:29:38,820 --> 00:29:44,790
got<font color="#CCCCCC"> our own transmitter and we did this</font>

730
00:29:41,490 --> 00:29:48,000
we<font color="#CCCCCC"> did this in a EMS OSHA mycsustan</font>

731
00:29:44,790 --> 00:29:49,350
<font color="#E5E5E5">process about 16,000 gates</font><font color="#CCCCCC"> and this is</font>

732
00:29:48,000 --> 00:29:51,270
<font color="#E5E5E5">currently bench tested were currently</font>

733
00:29:49,350 --> 00:29:54,990
<font color="#CCCCCC">tested friends with transducers okay</font>

734
00:29:51,270 --> 00:29:56,940
<font color="#E5E5E5">it's showing good sign</font><font color="#CCCCCC"> so far</font><font color="#E5E5E5"> um I'm Ben</font>

735
00:29:54,990 --> 00:29:58,919
government tends to finish quickly<font color="#CCCCCC"> so</font>

736
00:29:56,940 --> 00:30:00,270
this is<font color="#E5E5E5"> just one more project</font><font color="#CCCCCC"> I've had</font>

737
00:29:58,919 --> 00:30:02,010
someone<font color="#E5E5E5"> vocalist</font><font color="#CCCCCC"> of the multi</font><font color="#E5E5E5"> corridor</font>

738
00:30:00,270 --> 00:30:05,250
and the idea in this case was<font color="#E5E5E5"> to put</font>

739
00:30:02,010 --> 00:30:06,850
multiple<font color="#E5E5E5"> and medical diagnostic devices</font>

740
00:30:05,250 --> 00:30:10,540
<font color="#E5E5E5">benchtop devices</font>

741
00:30:06,850 --> 00:30:12,659
and on a<font color="#E5E5E5"> single chip a single hand</font><font color="#CCCCCC"> Hill</font>

742
00:30:10,540 --> 00:30:15,550
disposal<font color="#CCCCCC"> check base looking at pH and</font>

743
00:30:12,660 --> 00:30:16,780
luminometer<font color="#E5E5E5"> spectrophotometers and to</font>

744
00:30:15,550 --> 00:30:19,180
look at the base<font color="#E5E5E5"> look at metabolites</font>

745
00:30:16,780 --> 00:30:21,580
that<font color="#CCCCCC"> metabolize</font><font color="#E5E5E5"> which are indicate</font>

746
00:30:19,180 --> 00:30:24,820
<font color="#CCCCCC">macros for disease</font><font color="#E5E5E5"> okay and this</font>

747
00:30:21,580 --> 00:30:28,120
<font color="#CCCCCC">basically had a 16 by 16</font><font color="#E5E5E5"> or 32 by 32</font>

748
00:30:24,820 --> 00:30:33,610
array of<font color="#CCCCCC"> exits are basically</font><font color="#E5E5E5"> s pad for</font>

749
00:30:28,120 --> 00:30:36,780
low light imaging pH and<font color="#CCCCCC"> photodiode</font><font color="#E5E5E5"> okay</font>

750
00:30:33,610 --> 00:30:40,780
and this<font color="#E5E5E5"> check basically</font><font color="#CCCCCC"> had enzymes</font>

751
00:30:36,780 --> 00:30:43,300
<font color="#E5E5E5">abundant the top and it's actually</font>

752
00:30:40,780 --> 00:30:45,550
proven with two<font color="#E5E5E5"> different processes one</font>

753
00:30:43,300 --> 00:30:49,060
well as an enzyme and which<font color="#E5E5E5"> there's a</font>

754
00:30:45,550 --> 00:30:52,360
color change in relation to cholesterol

755
00:30:49,060 --> 00:30:55,450
<font color="#E5E5E5">level and the second which was a pH</font>

756
00:30:52,360 --> 00:30:56,530
change<font color="#E5E5E5"> in relation to blood glucose so</font>

757
00:30:55,450 --> 00:31:00,340
<font color="#CCCCCC">it's</font><font color="#E5E5E5"> beta this</font><font color="#CCCCCC"> is basically a research</font>

758
00:30:56,530 --> 00:31:02,080
<font color="#E5E5E5">prototype and to demonstrate</font><font color="#CCCCCC"> a small</font>

759
00:31:00,340 --> 00:31:04,060
handheld device<font color="#CCCCCC"> that can be used for</font>

760
00:31:02,080 --> 00:31:07,629
disease diagnosis<font color="#E5E5E5"> right I'm be</font><font color="#CCCCCC"> giving</font>

761
00:31:04,060 --> 00:31:08,950
more<font color="#E5E5E5"> hands to finish so these are just</font><font color="#CCCCCC"> a</font>

762
00:31:07,630 --> 00:31:10,750
<font color="#CCCCCC">couple of sites</font><font color="#E5E5E5"> you might to look like</font>

763
00:31:08,950 --> 00:31:13,510
look at<font color="#E5E5E5"> further reading if you</font><font color="#CCCCCC"> want to</font>

764
00:31:10,750 --> 00:31:16,680
look at more decap chips okay<font color="#E5E5E5"> thanks</font>

765
00:31:13,510 --> 00:31:16,680
guys<font color="#E5E5E5"> who might have time for questions</font>

766
00:31:17,610 --> 00:31:22,209
<font color="#E5E5E5">I'm afraid we're probably not going to</font>

767
00:31:20,080 --> 00:31:23,800
<font color="#E5E5E5">have time for questions</font><font color="#CCCCCC"> where might they</font>

768
00:31:22,210 --> 00:31:25,110
find<font color="#E5E5E5"> you if they want to come</font><font color="#CCCCCC"> and</font><font color="#E5E5E5"> ask</font>

769
00:31:23,800 --> 00:31:27,490
you questions<font color="#CCCCCC"> right I'll be outside</font>

770
00:31:25,110 --> 00:31:30,189
<font color="#E5E5E5">outside probably towards the bar right</font>

771
00:31:27,490 --> 00:31:33,190
<font color="#E5E5E5">I'll be</font><font color="#CCCCCC"> over there</font><font color="#E5E5E5"> okay</font><font color="#CCCCCC"> thank</font><font color="#E5E5E5"> you thank</font>

772
00:31:30,190 --> 00:31:35,890
<font color="#E5E5E5">you please</font><font color="#CCCCCC"> think Jane's very much for</font>

773
00:31:33,190 --> 00:31:41,439
this<font color="#CCCCCC"> fantastic talk thank you</font>

774
00:31:35,890 --> 00:31:41,439
[Applause]

