 
****************************************
Report : qor
Design : i2c_master_top
Version: G-2012.06-SP2
Date   : Sat Jan 28 09:49:04 2017
****************************************


  Timing Path Group 'wb_clk_i'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.87
  Critical Path Slack:           1.36
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        150
  Leaf Cell Count:                782
  Buf/Inv Cell Count:             256
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       629
  Sequential Cell Count:          153
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      590.786002
  Noncombinational Area:   810.502022
  Buf/Inv Area:            153.482000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1401.288025
  Design Area:            1401.288025


  Design Rules
  -----------------------------------
  Total Number of Nets:           880
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.80
  Logic Optimization:                  1.00
  Mapping Optimization:                4.05
  -----------------------------------------
  Overall Compile Time:                7.13
  Overall Compile Wall Clock Time:     9.25

1
