
`define n0 ~7'b0111111
`define n1 ~7'b0000110
`define n2 ~7'b1011011
`define n3 ~7'b1001111
`define n4 ~7'b1100110
`define n5 ~7'b1101101
`define n6 ~7'b1111101
`define n7 ~7'b0000111
`define n8 ~7'b1111111
`define n9 ~7'b1100111

module bit4To7Seg (
	input [3:0] value,
	output reg [6:0] HEX0_D,
	output reg [6:0] HEX1_D
);

always @ * begin
	case (value)
		0 : {HEX1_D,HEX0_D} = {`n0,`n0}; 
		1 : {HEX1_D,HEX0_D} = {`n0,`n1};
		2 : {HEX1_D,HEX0_D} = {`n0,`n2}; 
		3 : {HEX1_D,HEX0_D} = {`n0,`n3};
		4 : {HEX1_D,HEX0_D} = {`n0,`n4}; 
		5 : {HEX1_D,HEX0_D} = {`n0,`n5};
		6 : {HEX1_D,HEX0_D} = {`n0,`n6}; 
		7 : {HEX1_D,HEX0_D} = {`n0,`n7};
		8 : {HEX1_D,HEX0_D} = {`n0,`n8}; 
		9 : {HEX1_D,HEX0_D} = {`n0,`n9};
		10 : {HEX1_D,HEX0_D} = {`n1,`n0}; 
		11 : {HEX1_D,HEX0_D} = {`n1,`n1};
		12 : {HEX1_D,HEX0_D} = {`n1,`n2}; 
		13 : {HEX1_D,HEX0_D} = {`n1,`n3};
		14 : {HEX1_D,HEX0_D} = {`n1,`n4}; 
		15 : {HEX1_D,HEX0_D} = {`n1,`n5};
			endcase
end

endmodule
