{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590804052268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590804052273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 30 03:00:52 2020 " "Processing started: Sat May 30 03:00:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590804052273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804052273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Fase1 -c Project_Fase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Fase1 -c Project_Fase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804052274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590804052781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590804052781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_fase1_visual.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_fase1_visual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_Fase1_Visual " "Found entity 1: Project_Fase1_Visual" {  } { { "Project_Fase1_Visual.bdf" "" { Schematic "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Visual.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Fase1-Structural " "Found design unit 1: Project_Fase1-Structural" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Fase1 " "Found entity 1: Project_Fase1" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_8b-Behavioral " "Found design unit 1: Mux2_1_8b-Behavioral" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061839 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_8b " "Found entity 1: Mux2_1_8b" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_7b_to_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend_7b_to_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend_7b_to_8b-Behavioral " "Found design unit 1: SignExtend_7b_to_8b-Behavioral" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061844 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_7b_to_8b " "Found entity 1: SignExtend_7b_to_8b" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory_256_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory_256_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory_256_8-Behavioral " "Found design unit 1: DMemory_256_8-Behavioral" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061849 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory_256_8 " "Found entity 1: DMemory_256_8" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8-Behavioral " "Found design unit 1: ALU8-Behavioral" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061854 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_8b_Tb-Stimulus " "Found design unit 1: Mux2_1_8b_Tb-Stimulus" {  } { { "Mux2_1_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_8b_Tb " "Found entity 1: Mux2_1_8b_Tb" {  } { { "Mux2_1_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_7b_to_8b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend_7b_to_8b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend_7b_to_8b_Tb-Stimulus " "Found design unit 1: SignExtend_7b_to_8b_Tb-Stimulus" {  } { { "SignExtend_7b_to_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061865 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_7b_to_8b_Tb " "Found entity 1: SignExtend_7b_to_8b_Tb" {  } { { "SignExtend_7b_to_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8_tB-Stimulus " "Found design unit 1: ALU8_tB-Stimulus" {  } { { "ALU8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061870 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8_Tb " "Found entity 1: ALU8_Tb" {  } { { "ALU8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory_16_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory_16_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory_16_16-Behavioral " "Found design unit 1: IMemory_16_16-Behavioral" {  } { { "IMemory_16_16.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061875 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory_16_16 " "Found entity 1: IMemory_16_16" {  } { { "IMemory_16_16.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory_256_8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory_256_8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory_256_8_Tb-Stimulus " "Found design unit 1: DMemory_256_8_Tb-Stimulus" {  } { { "DMemory_256_8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061880 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory_256_8_Tb " "Found entity 1: DMemory_256_8_Tb" {  } { { "DMemory_256_8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter_12-Behavioral " "Found design unit 1: ProgramCounter_12-Behavioral" {  } { { "ProgramCounter_12.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061885 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_12 " "Found entity 1: ProgramCounter_12" {  } { { "ProgramCounter_12.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter_12_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter_12_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter_12_Tb-Stimulus " "Found design unit 1: ProgramCounter_12_Tb-Stimulus" {  } { { "ProgramCounter_12_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061891 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_12_Tb " "Found entity 1: ProgramCounter_12_Tb" {  } { { "ProgramCounter_12_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ProgramCounter_12_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory_16_16_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imemory_16_16_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory_16_16_Tb-Stimulus " "Found design unit 1: IMemory_16_16_Tb-Stimulus" {  } { { "IMemory_16_16_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061896 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory_16_16_Tb " "Found entity 1: IMemory_16_16_Tb" {  } { { "IMemory_16_16_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/IMemory_16_16_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behavioral " "Found design unit 1: RegisterN-Behavioral" {  } { { "RegisterN.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/RegisterN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061901 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/RegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers8-Behavioral " "Found design unit 1: Registers8-Behavioral" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers8 " "Found entity 1: Registers8" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_fase1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_fase1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Project_Fase1_Tb-Stimulus " "Found design unit 1: Project_Fase1_Tb-Stimulus" {  } { { "Project_Fase1_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Project_Fase1_Tb " "Found entity 1: Project_Fase1_Tb" {  } { { "Project_Fase1_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers8_Tb-Stimulus " "Found design unit 1: Registers8_Tb-Stimulus" {  } { { "Registers8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers8_Tb " "Found entity 1: Registers8_Tb" {  } { { "Registers8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590804061917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804061917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_Fase1 " "Elaborating entity \"Project_Fase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590804061971 ""}
{ "Error" "EVRFX_VHDL_TARGET_SLICE_IS_A_ELEMENTS_VALUE_IS_B_ELEMENTS" "3 4 Project_Fase1.vhd(106) " "VHDL error at Project_Fase1.vhd(106): slice that is assigned to target slice has 4 elements, but must have same number of elements as target slice (3)" {  } { { "Project_Fase1.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Project_Fase1.vhd" 106 0 0 } }  } 0 10504 "VHDL error at %3!s!: slice that is assigned to target slice has %2!d! elements, but must have same number of elements as target slice (%1!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590804061974 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590804061974 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590804062141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 30 03:01:02 2020 " "Processing ended: Sat May 30 03:01:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590804062141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590804062141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590804062141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804062141 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590804062737 ""}
