#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dd1d581be0 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v000001dd1d63d1d0_0 .net "PC", 31 0, L_000001dd1d698550;  1 drivers
v000001dd1d63d8b0_0 .net "cycles_consumed", 31 0, v000001dd1d638540_0;  1 drivers
v000001dd1d63d9f0_0 .var "input_clk", 0 0;
v000001dd1d63e2b0_0 .var "rst", 0 0;
S_000001dd1d5b1840 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_000001dd1d581be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_000001dd1d598210 .param/l "handler_addr" 0 3 9, C4<00000000000000000000000011111110>;
L_000001dd1d58b220 .functor NOR 1, v000001dd1d63d9f0_0, v000001dd1d639da0_0, C4<0>, C4<0>;
L_000001dd1d698550 .functor BUFZ 32, v000001dd1d61dbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd1d638f40_0 .net "EX_FLUSH", 0 0, L_000001dd1d686f80;  1 drivers
v000001dd1d6398a0_0 .net "EX_INST", 31 0, v000001dd1d60bd90_0;  1 drivers
v000001dd1d638fe0_0 .net "EX_Immed", 31 0, v000001dd1d60c970_0;  1 drivers
v000001dd1d639940_0 .net "EX_PC", 31 0, v000001dd1d60c470_0;  1 drivers
v000001dd1d6399e0_0 .net "EX_memread", 0 0, v000001dd1d60bed0_0;  1 drivers
v000001dd1d638b80_0 .net "EX_memwrite", 0 0, v000001dd1d60cdd0_0;  1 drivers
v000001dd1d638680_0 .net "EX_opcode", 6 0, v000001dd1d60b2f0_0;  1 drivers
v000001dd1d637f00_0 .net "EX_rd_ind", 4 0, v000001dd1d60c010_0;  1 drivers
v000001dd1d638860_0 .net "EX_regwrite", 0 0, v000001dd1d60bf70_0;  1 drivers
v000001dd1d6370a0_0 .net "EX_rs1", 31 0, v000001dd1d60c290_0;  1 drivers
v000001dd1d638d60_0 .net "EX_rs1_ind", 4 0, v000001dd1d60c5b0_0;  1 drivers
v000001dd1d6385e0_0 .net "EX_rs2", 31 0, v000001dd1d60cd30_0;  1 drivers
v000001dd1d638c20_0 .net "EX_rs2_ind", 4 0, v000001dd1d60b750_0;  1 drivers
v000001dd1d637e60_0 .net "ID_FLUSH_buf", 0 0, L_000001dd1d698390;  1 drivers
v000001dd1d637320_0 .net "ID_INST", 31 0, v000001dd1d61c0f0_0;  1 drivers
v000001dd1d638720_0 .net "ID_Immed", 31 0, v000001dd1d61a4d0_0;  1 drivers
v000001dd1d6367e0_0 .net "ID_PC", 31 0, v000001dd1d61c190_0;  1 drivers
v000001dd1d6369c0_0 .net "ID_memread", 0 0, L_000001dd1d63a7f0;  1 drivers
v000001dd1d637780_0 .net "ID_memwrite", 0 0, L_000001dd1d63b510;  1 drivers
v000001dd1d637140_0 .net "ID_opcode", 6 0, v000001dd1d61bd30_0;  1 drivers
v000001dd1d638180_0 .net "ID_rd_ind", 4 0, v000001dd1d61cff0_0;  1 drivers
v000001dd1d6371e0_0 .net "ID_regwrite", 0 0, L_000001dd1d63c870;  1 drivers
v000001dd1d637280_0 .net "ID_rs1", 31 0, L_000001dd1d686c00;  1 drivers
v000001dd1d638400_0 .net "ID_rs1_ind", 4 0, v000001dd1d61cb90_0;  1 drivers
v000001dd1d6373c0_0 .net "ID_rs2", 31 0, L_000001dd1d686c70;  1 drivers
v000001dd1d637460_0 .net "ID_rs2_ind", 4 0, v000001dd1d61de50_0;  1 drivers
L_000001dd1d63f550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd1d638040_0 .net "IF_FLUSH", 0 0, L_000001dd1d63f550;  1 drivers
v000001dd1d637500_0 .net "IF_INST", 31 0, L_000001dd1d687450;  1 drivers
v000001dd1d636b00_0 .net "IF_pc", 31 0, v000001dd1d61dbd0_0;  1 drivers
v000001dd1d637dc0_0 .net "MEM_ALU_OUT", 31 0, v000001dd1d5ffec0_0;  1 drivers
v000001dd1d6376e0_0 .net "MEM_Data_mem_out", 31 0, L_000001dd1d698320;  1 drivers
v000001dd1d637960_0 .net "MEM_FLUSH", 0 0, L_000001dd1d686ff0;  1 drivers
v000001dd1d637820_0 .net "MEM_INST", 31 0, v000001dd1d600460_0;  1 drivers
v000001dd1d636a60_0 .net "MEM_PC", 31 0, v000001dd1d5ff740_0;  1 drivers
v000001dd1d637fa0_0 .net "MEM_memread", 0 0, v000001dd1d5fe980_0;  1 drivers
v000001dd1d6384a0_0 .net "MEM_memwrite", 0 0, v000001dd1d5ff7e0_0;  1 drivers
v000001dd1d6378c0_0 .net "MEM_opcode", 6 0, v000001dd1d5ff880_0;  1 drivers
v000001dd1d6375a0_0 .net "MEM_rd_ind", 4 0, v000001dd1d5ffe20_0;  1 drivers
v000001dd1d637a00_0 .net "MEM_regwrite", 0 0, v000001dd1d5feb60_0;  1 drivers
v000001dd1d6387c0_0 .net "MEM_rs1_ind", 4 0, v000001dd1d600140_0;  1 drivers
v000001dd1d638900_0 .net "MEM_rs2", 31 0, v000001dd1d5fe8e0_0;  1 drivers
v000001dd1d636ba0_0 .net "MEM_rs2_ind", 4 0, v000001dd1d5feac0_0;  1 drivers
v000001dd1d6380e0_0 .net "PC", 31 0, L_000001dd1d698550;  alias, 1 drivers
v000001dd1d6389a0_0 .net "WB_ALU_OUT", 31 0, v000001dd1d6391c0_0;  1 drivers
v000001dd1d636ce0_0 .net "WB_Data_mem_out", 31 0, v000001dd1d639d00_0;  1 drivers
v000001dd1d637640_0 .net "WB_INST", 31 0, v000001dd1d638ea0_0;  1 drivers
v000001dd1d6382c0_0 .net "WB_PC", 31 0, v000001dd1d639c60_0;  1 drivers
v000001dd1d638a40_0 .net "WB_memread", 0 0, v000001dd1d639580_0;  1 drivers
v000001dd1d638e00_0 .net "WB_memwrite", 0 0, v000001dd1d639260_0;  1 drivers
v000001dd1d637aa0_0 .net "WB_opcode", 6 0, v000001dd1d639bc0_0;  1 drivers
v000001dd1d636d80_0 .net "WB_rd_ind", 4 0, v000001dd1d639300_0;  1 drivers
v000001dd1d638ae0_0 .net "WB_regwrite", 0 0, v000001dd1d63a480_0;  1 drivers
v000001dd1d636740_0 .net "WB_rs1_ind", 4 0, v000001dd1d6393a0_0;  1 drivers
v000001dd1d637b40_0 .net "WB_rs2", 31 0, v000001dd1d639620_0;  1 drivers
v000001dd1d637be0_0 .net "WB_rs2_ind", 4 0, v000001dd1d63a200_0;  1 drivers
v000001dd1d6366a0_0 .net "alu_out", 31 0, v000001dd1d60a340_0;  1 drivers
v000001dd1d636c40_0 .net "alu_selA", 1 0, v000001dd1d60bcf0_0;  1 drivers
v000001dd1d637c80_0 .net "alu_selB", 2 0, v000001dd1d60c830_0;  1 drivers
v000001dd1d637d20_0 .net "clk", 0 0, L_000001dd1d58b220;  1 drivers
v000001dd1d638220_0 .net "comp_selA", 1 0, v000001dd1d60c0b0_0;  1 drivers
v000001dd1d638360_0 .net "comp_selB", 1 0, v000001dd1d60b070_0;  1 drivers
v000001dd1d638540_0 .var "cycles_consumed", 31 0;
v000001dd1d636880_0 .net "exception_flag", 0 0, L_000001dd1d63b3d0;  1 drivers
v000001dd1d638cc0_0 .net "forwarded_data", 31 0, v000001dd1d61c050_0;  1 drivers
v000001dd1d636920_0 .net "hlt", 0 0, v000001dd1d639da0_0;  1 drivers
v000001dd1d636e20_0 .net "id_flush", 0 0, L_000001dd1d686b90;  1 drivers
v000001dd1d636ec0_0 .net "if_id_write", 0 0, v000001dd1d615f90_0;  1 drivers
v000001dd1d636f60_0 .net "input_clk", 0 0, v000001dd1d63d9f0_0;  1 drivers
v000001dd1d637000_0 .net "pc_src", 1 0, L_000001dd1d63caf0;  1 drivers
v000001dd1d63df90_0 .net "pc_write", 0 0, v000001dd1d60bbb0_0;  1 drivers
v000001dd1d63ceb0_0 .net "pfc", 31 0, L_000001dd1d63b010;  1 drivers
v000001dd1d63cf50_0 .net "rs2_out", 31 0, v000001dd1d609300_0;  1 drivers
v000001dd1d63dd10_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  1 drivers
v000001dd1d63cff0_0 .net "store_rs2_forward", 1 0, v000001dd1d60b110_0;  1 drivers
v000001dd1d63e030_0 .net "target_addr_adder_mux_sel", 2 0, v000001dd1d60af30_0;  1 drivers
v000001dd1d63e170_0 .net "wdata_to_reg_file", 31 0, v000001dd1d63a2a0_0;  1 drivers
S_000001dd1d5b19d0 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_000001dd1d5b1fa0 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d5b1fd8 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d5b2010 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d5b2048 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d5b2080 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d5b20b8 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d5b20f0 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d5b2128 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d5b2160 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d5b2198 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d5b21d0 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d5b2208 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d5b2240 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d5b2278 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d5b22b0 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d5b22e8 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_000001dd1d5b2320 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_000001dd1d5b2358 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d5b2390 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d5b23c8 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d5b2400 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d5b2438 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d5b2470 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d5b24a8 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d5b24e0 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d5b2518 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d5b2550 .param/l "xori" 0 5 4, C4<1001110>;
L_000001dd1d559460 .functor OR 1, L_000001dd1d63d270, L_000001dd1d63d090, C4<0>, C4<0>;
L_000001dd1d559770 .functor OR 1, L_000001dd1d559460, L_000001dd1d63d3b0, C4<0>, C4<0>;
L_000001dd1d3d7850 .functor OR 1, L_000001dd1d559770, L_000001dd1d63d6d0, C4<0>, C4<0>;
L_000001dd1d686a40 .functor OR 1, L_000001dd1d3d7850, L_000001dd1d63d770, C4<0>, C4<0>;
L_000001dd1d686730 .functor OR 1, L_000001dd1d686a40, L_000001dd1d63ddb0, C4<0>, C4<0>;
L_000001dd1d6869d0 .functor OR 1, L_000001dd1d686730, L_000001dd1d63d810, C4<0>, C4<0>;
L_000001dd1d687300 .functor OR 1, L_000001dd1d6869d0, L_000001dd1d63e0d0, C4<0>, C4<0>;
L_000001dd1d687290 .functor OR 1, L_000001dd1d687300, L_000001dd1d63d130, C4<0>, C4<0>;
L_000001dd1d6866c0 .functor OR 1, L_000001dd1d687290, L_000001dd1d63dc70, C4<0>, C4<0>;
L_000001dd1d6868f0 .functor OR 1, L_000001dd1d6866c0, L_000001dd1d63d630, C4<0>, C4<0>;
L_000001dd1d686810 .functor OR 1, L_000001dd1d6868f0, L_000001dd1d63db30, C4<0>, C4<0>;
L_000001dd1d686ce0 .functor OR 1, L_000001dd1d686810, L_000001dd1d63d310, C4<0>, C4<0>;
L_000001dd1d686d50 .functor OR 1, L_000001dd1d686ce0, L_000001dd1d63d950, C4<0>, C4<0>;
L_000001dd1d6867a0 .functor OR 1, L_000001dd1d686d50, L_000001dd1d63dbd0, C4<0>, C4<0>;
L_000001dd1d686dc0 .functor OR 1, L_000001dd1d6867a0, L_000001dd1d63e210, C4<0>, C4<0>;
L_000001dd1d6875a0 .functor OR 1, L_000001dd1d686dc0, L_000001dd1d63d450, C4<0>, C4<0>;
L_000001dd1d6870d0 .functor OR 1, L_000001dd1d6875a0, L_000001dd1d63da90, C4<0>, C4<0>;
L_000001dd1d686ab0 .functor OR 1, L_000001dd1d6870d0, L_000001dd1d63e3f0, C4<0>, C4<0>;
L_000001dd1d686880 .functor OR 1, L_000001dd1d686ab0, L_000001dd1d63e350, C4<0>, C4<0>;
L_000001dd1d686e30 .functor OR 1, L_000001dd1d686880, L_000001dd1d63e490, C4<0>, C4<0>;
L_000001dd1d686ea0 .functor OR 1, L_000001dd1d686e30, L_000001dd1d63e530, C4<0>, C4<0>;
L_000001dd1d686960 .functor OR 1, L_000001dd1d686ea0, L_000001dd1d63d4f0, C4<0>, C4<0>;
L_000001dd1d686f10 .functor OR 1, L_000001dd1d686960, L_000001dd1d63de50, C4<0>, C4<0>;
L_000001dd1d686b20 .functor OR 1, L_000001dd1d686f10, L_000001dd1d63def0, C4<0>, C4<0>;
L_000001dd1d686b90 .functor BUFZ 1, L_000001dd1d63b3d0, C4<0>, C4<0>, C4<0>;
L_000001dd1d686f80 .functor BUFZ 1, L_000001dd1d63b3d0, C4<0>, C4<0>, C4<0>;
L_000001dd1d686ff0 .functor BUFZ 1, L_000001dd1d63b3d0, C4<0>, C4<0>, C4<0>;
v000001dd1d58c970_0 .net "EX_FLUSH", 0 0, L_000001dd1d686f80;  alias, 1 drivers
v000001dd1d58b750_0 .net "ID_PC", 31 0, v000001dd1d61c190_0;  alias, 1 drivers
v000001dd1d58bed0_0 .net "ID_opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
v000001dd1d58d190_0 .net "MEM_FLUSH", 0 0, L_000001dd1d686ff0;  alias, 1 drivers
L_000001dd1d63e668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd1d58b570_0 .net/2u *"_ivl_0", 0 0, L_000001dd1d63e668;  1 drivers
v000001dd1d58c0b0_0 .net *"_ivl_101", 0 0, L_000001dd1d6875a0;  1 drivers
L_000001dd1d63eb78 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001dd1d58b6b0_0 .net/2u *"_ivl_102", 6 0, L_000001dd1d63eb78;  1 drivers
v000001dd1d55f430_0 .net *"_ivl_104", 0 0, L_000001dd1d63da90;  1 drivers
v000001dd1d55e3f0_0 .net *"_ivl_107", 0 0, L_000001dd1d6870d0;  1 drivers
L_000001dd1d63ebc0 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v000001dd1d55d950_0 .net/2u *"_ivl_108", 6 0, L_000001dd1d63ebc0;  1 drivers
v000001dd1d55dc70_0 .net *"_ivl_11", 0 0, L_000001dd1d559460;  1 drivers
v000001dd1d5fd230_0 .net *"_ivl_110", 0 0, L_000001dd1d63e3f0;  1 drivers
v000001dd1d5fc830_0 .net *"_ivl_113", 0 0, L_000001dd1d686ab0;  1 drivers
L_000001dd1d63ec08 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fe3b0_0 .net/2u *"_ivl_114", 6 0, L_000001dd1d63ec08;  1 drivers
v000001dd1d5fc790_0 .net *"_ivl_116", 0 0, L_000001dd1d63e350;  1 drivers
v000001dd1d5fe1d0_0 .net *"_ivl_119", 0 0, L_000001dd1d686880;  1 drivers
L_000001dd1d63e740 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fe130_0 .net/2u *"_ivl_12", 6 0, L_000001dd1d63e740;  1 drivers
L_000001dd1d63ec50 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fcdd0_0 .net/2u *"_ivl_120", 6 0, L_000001dd1d63ec50;  1 drivers
v000001dd1d5fd550_0 .net *"_ivl_122", 0 0, L_000001dd1d63e490;  1 drivers
v000001dd1d5fd4b0_0 .net *"_ivl_125", 0 0, L_000001dd1d686e30;  1 drivers
L_000001dd1d63ec98 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fcbf0_0 .net/2u *"_ivl_126", 6 0, L_000001dd1d63ec98;  1 drivers
v000001dd1d5fe270_0 .net *"_ivl_128", 0 0, L_000001dd1d63e530;  1 drivers
v000001dd1d5fd910_0 .net *"_ivl_131", 0 0, L_000001dd1d686ea0;  1 drivers
L_000001dd1d63ece0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fdc30_0 .net/2u *"_ivl_132", 6 0, L_000001dd1d63ece0;  1 drivers
v000001dd1d5fcc90_0 .net *"_ivl_134", 0 0, L_000001dd1d63d4f0;  1 drivers
v000001dd1d5fd5f0_0 .net *"_ivl_137", 0 0, L_000001dd1d686960;  1 drivers
L_000001dd1d63ed28 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fdd70_0 .net/2u *"_ivl_138", 6 0, L_000001dd1d63ed28;  1 drivers
v000001dd1d5fc8d0_0 .net *"_ivl_14", 0 0, L_000001dd1d63d3b0;  1 drivers
v000001dd1d5fd2d0_0 .net *"_ivl_140", 0 0, L_000001dd1d63de50;  1 drivers
v000001dd1d5fd690_0 .net *"_ivl_143", 0 0, L_000001dd1d686f10;  1 drivers
L_000001dd1d63ed70 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fd370_0 .net/2u *"_ivl_144", 6 0, L_000001dd1d63ed70;  1 drivers
v000001dd1d5fe310_0 .net *"_ivl_146", 0 0, L_000001dd1d63def0;  1 drivers
v000001dd1d5fcd30_0 .net *"_ivl_149", 0 0, L_000001dd1d686b20;  1 drivers
L_000001dd1d63edb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fce70_0 .net/2u *"_ivl_150", 0 0, L_000001dd1d63edb8;  1 drivers
L_000001dd1d63ee00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fd9b0_0 .net/2u *"_ivl_152", 0 0, L_000001dd1d63ee00;  1 drivers
v000001dd1d5fcab0_0 .net *"_ivl_154", 0 0, L_000001dd1d63d590;  1 drivers
v000001dd1d5fd870_0 .net *"_ivl_17", 0 0, L_000001dd1d559770;  1 drivers
L_000001dd1d63e788 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fdcd0_0 .net/2u *"_ivl_18", 6 0, L_000001dd1d63e788;  1 drivers
L_000001dd1d63e6b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fdeb0_0 .net/2u *"_ivl_2", 6 0, L_000001dd1d63e6b0;  1 drivers
v000001dd1d5fd730_0 .net *"_ivl_20", 0 0, L_000001dd1d63d6d0;  1 drivers
v000001dd1d5fde10_0 .net *"_ivl_23", 0 0, L_000001dd1d3d7850;  1 drivers
L_000001dd1d63e7d0 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fd410_0 .net/2u *"_ivl_24", 6 0, L_000001dd1d63e7d0;  1 drivers
v000001dd1d5fd7d0_0 .net *"_ivl_26", 0 0, L_000001dd1d63d770;  1 drivers
v000001dd1d5fda50_0 .net *"_ivl_29", 0 0, L_000001dd1d686a40;  1 drivers
L_000001dd1d63e818 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fd190_0 .net/2u *"_ivl_30", 6 0, L_000001dd1d63e818;  1 drivers
v000001dd1d5fdaf0_0 .net *"_ivl_32", 0 0, L_000001dd1d63ddb0;  1 drivers
v000001dd1d5fdb90_0 .net *"_ivl_35", 0 0, L_000001dd1d686730;  1 drivers
L_000001dd1d63e860 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fdf50_0 .net/2u *"_ivl_36", 6 0, L_000001dd1d63e860;  1 drivers
v000001dd1d5fcf10_0 .net *"_ivl_38", 0 0, L_000001dd1d63d810;  1 drivers
v000001dd1d5fdff0_0 .net *"_ivl_4", 0 0, L_000001dd1d63d270;  1 drivers
v000001dd1d5fd050_0 .net *"_ivl_41", 0 0, L_000001dd1d6869d0;  1 drivers
L_000001dd1d63e8a8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fe450_0 .net/2u *"_ivl_42", 6 0, L_000001dd1d63e8a8;  1 drivers
v000001dd1d5fc970_0 .net *"_ivl_44", 0 0, L_000001dd1d63e0d0;  1 drivers
v000001dd1d5fe090_0 .net *"_ivl_47", 0 0, L_000001dd1d687300;  1 drivers
L_000001dd1d63e8f0 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fe4f0_0 .net/2u *"_ivl_48", 6 0, L_000001dd1d63e8f0;  1 drivers
v000001dd1d5fc650_0 .net *"_ivl_50", 0 0, L_000001dd1d63d130;  1 drivers
v000001dd1d5fc6f0_0 .net *"_ivl_53", 0 0, L_000001dd1d687290;  1 drivers
L_000001dd1d63e938 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fca10_0 .net/2u *"_ivl_54", 6 0, L_000001dd1d63e938;  1 drivers
v000001dd1d5fcfb0_0 .net *"_ivl_56", 0 0, L_000001dd1d63dc70;  1 drivers
v000001dd1d5fd0f0_0 .net *"_ivl_59", 0 0, L_000001dd1d6866c0;  1 drivers
L_000001dd1d63e6f8 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v000001dd1d5fcb50_0 .net/2u *"_ivl_6", 6 0, L_000001dd1d63e6f8;  1 drivers
L_000001dd1d63e980 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v000001dd1d5ff060_0 .net/2u *"_ivl_60", 6 0, L_000001dd1d63e980;  1 drivers
v000001dd1d5ffa60_0 .net *"_ivl_62", 0 0, L_000001dd1d63d630;  1 drivers
v000001dd1d5ffb00_0 .net *"_ivl_65", 0 0, L_000001dd1d6868f0;  1 drivers
L_000001dd1d63e9c8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v000001dd1d5ff100_0 .net/2u *"_ivl_66", 6 0, L_000001dd1d63e9c8;  1 drivers
v000001dd1d600000_0 .net *"_ivl_68", 0 0, L_000001dd1d63db30;  1 drivers
v000001dd1d5ff2e0_0 .net *"_ivl_71", 0 0, L_000001dd1d686810;  1 drivers
L_000001dd1d63ea10 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d5ff9c0_0 .net/2u *"_ivl_72", 6 0, L_000001dd1d63ea10;  1 drivers
v000001dd1d600320_0 .net *"_ivl_74", 0 0, L_000001dd1d63d310;  1 drivers
v000001dd1d5ffba0_0 .net *"_ivl_77", 0 0, L_000001dd1d686ce0;  1 drivers
L_000001dd1d63ea58 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v000001dd1d5ff1a0_0 .net/2u *"_ivl_78", 6 0, L_000001dd1d63ea58;  1 drivers
v000001dd1d6001e0_0 .net *"_ivl_8", 0 0, L_000001dd1d63d090;  1 drivers
v000001dd1d5fe660_0 .net *"_ivl_80", 0 0, L_000001dd1d63d950;  1 drivers
v000001dd1d5fede0_0 .net *"_ivl_83", 0 0, L_000001dd1d686d50;  1 drivers
L_000001dd1d63eaa0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001dd1d600280_0 .net/2u *"_ivl_84", 6 0, L_000001dd1d63eaa0;  1 drivers
v000001dd1d5fea20_0 .net *"_ivl_86", 0 0, L_000001dd1d63dbd0;  1 drivers
v000001dd1d5ff240_0 .net *"_ivl_89", 0 0, L_000001dd1d6867a0;  1 drivers
L_000001dd1d63eae8 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v000001dd1d600500_0 .net/2u *"_ivl_90", 6 0, L_000001dd1d63eae8;  1 drivers
v000001dd1d5fee80_0 .net *"_ivl_92", 0 0, L_000001dd1d63e210;  1 drivers
v000001dd1d5ff600_0 .net *"_ivl_95", 0 0, L_000001dd1d686dc0;  1 drivers
L_000001dd1d63eb30 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001dd1d5ff6a0_0 .net/2u *"_ivl_96", 6 0, L_000001dd1d63eb30;  1 drivers
v000001dd1d5feca0_0 .net *"_ivl_98", 0 0, L_000001dd1d63d450;  1 drivers
v000001dd1d5ffc40_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d5fefc0_0 .net "excep_flag", 0 0, L_000001dd1d63b3d0;  alias, 1 drivers
v000001dd1d5ff920_0 .net "id_flush", 0 0, L_000001dd1d686b90;  alias, 1 drivers
v000001dd1d5ff380_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
L_000001dd1d63d270 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e6b0;
L_000001dd1d63d090 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e6f8;
L_000001dd1d63d3b0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e740;
L_000001dd1d63d6d0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e788;
L_000001dd1d63d770 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e7d0;
L_000001dd1d63ddb0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e818;
L_000001dd1d63d810 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e860;
L_000001dd1d63e0d0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e8a8;
L_000001dd1d63d130 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e8f0;
L_000001dd1d63dc70 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e938;
L_000001dd1d63d630 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e980;
L_000001dd1d63db30 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63e9c8;
L_000001dd1d63d310 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ea10;
L_000001dd1d63d950 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ea58;
L_000001dd1d63dbd0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63eaa0;
L_000001dd1d63e210 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63eae8;
L_000001dd1d63d450 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63eb30;
L_000001dd1d63da90 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63eb78;
L_000001dd1d63e3f0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ebc0;
L_000001dd1d63e350 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ec08;
L_000001dd1d63e490 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ec50;
L_000001dd1d63e530 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ec98;
L_000001dd1d63d4f0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ece0;
L_000001dd1d63de50 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ed28;
L_000001dd1d63def0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63ed70;
L_000001dd1d63d590 .functor MUXZ 1, L_000001dd1d63ee00, L_000001dd1d63edb8, L_000001dd1d686b20, C4<>;
L_000001dd1d63b3d0 .functor MUXZ 1, L_000001dd1d63d590, L_000001dd1d63e668, v000001dd1d63e2b0_0, C4<>;
S_000001dd1d3db010 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v000001dd1d5ffce0_0 .net "EX_ALU_OUT", 31 0, v000001dd1d60a340_0;  alias, 1 drivers
v000001dd1d5fe700_0 .net "EX_FLUSH", 0 0, L_000001dd1d686f80;  alias, 1 drivers
v000001dd1d5fe7a0_0 .net "EX_INST", 31 0, v000001dd1d60bd90_0;  alias, 1 drivers
v000001dd1d5fff60_0 .net "EX_PC", 31 0, v000001dd1d60c470_0;  alias, 1 drivers
v000001dd1d5fed40_0 .net "EX_memread", 0 0, v000001dd1d60bed0_0;  alias, 1 drivers
v000001dd1d6003c0_0 .net "EX_memwrite", 0 0, v000001dd1d60cdd0_0;  alias, 1 drivers
v000001dd1d6000a0_0 .net "EX_opcode", 6 0, v000001dd1d60b2f0_0;  alias, 1 drivers
v000001dd1d5ff420_0 .net "EX_rd_ind", 4 0, v000001dd1d60c010_0;  alias, 1 drivers
v000001dd1d5ff4c0_0 .net "EX_regwrite", 0 0, v000001dd1d60bf70_0;  alias, 1 drivers
v000001dd1d5fe840_0 .net "EX_rs1_ind", 4 0, v000001dd1d60c5b0_0;  alias, 1 drivers
v000001dd1d5ffd80_0 .net "EX_rs2", 31 0, v000001dd1d609300_0;  alias, 1 drivers
v000001dd1d5ff560_0 .net "EX_rs2_ind", 4 0, v000001dd1d60b750_0;  alias, 1 drivers
v000001dd1d5ffec0_0 .var "MEM_ALU_OUT", 31 0;
v000001dd1d600460_0 .var "MEM_INST", 31 0;
v000001dd1d5ff740_0 .var "MEM_PC", 31 0;
v000001dd1d5fe980_0 .var "MEM_memread", 0 0;
v000001dd1d5ff7e0_0 .var "MEM_memwrite", 0 0;
v000001dd1d5ff880_0 .var "MEM_opcode", 6 0;
v000001dd1d5ffe20_0 .var "MEM_rd_ind", 4 0;
v000001dd1d5feb60_0 .var "MEM_regwrite", 0 0;
v000001dd1d600140_0 .var "MEM_rs1_ind", 4 0;
v000001dd1d5fe8e0_0 .var "MEM_rs2", 31 0;
v000001dd1d5feac0_0 .var "MEM_rs2_ind", 4 0;
v000001dd1d5fec00_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d5fef20_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
E_000001dd1d5988d0/0 .event negedge, v000001dd1d5ffc40_0;
E_000001dd1d5988d0/1 .event posedge, v000001dd1d5ff380_0;
E_000001dd1d5988d0 .event/or E_000001dd1d5988d0/0, E_000001dd1d5988d0/1;
S_000001dd1d4106e0 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "rs1";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 5 "rs1_ind";
    .port_info 7 /INPUT 5 "rs2_ind";
    .port_info 8 /INPUT 2 "alu_selA";
    .port_info 9 /INPUT 3 "alu_selB";
    .port_info 10 /INPUT 2 "store_rs2_forward";
    .port_info 11 /INOUT 1 "reg_write";
    .port_info 12 /INOUT 1 "mem_read";
    .port_info 13 /INOUT 1 "mem_write";
    .port_info 14 /INPUT 32 "rs2_in";
    .port_info 15 /OUTPUT 32 "rs2_out";
    .port_info 16 /OUTPUT 32 "alu_out";
v000001dd1d609760_0 .net "CF", 0 0, v000001dd1d608680_0;  1 drivers
v000001dd1d609800_0 .net "ZF", 0 0, L_000001dd1d6984e0;  1 drivers
v000001dd1d60a480_0 .net "alu_op", 3 0, v000001dd1d609120_0;  1 drivers
v000001dd1d608cc0_0 .net "alu_out", 31 0, v000001dd1d60a340_0;  alias, 1 drivers
v000001dd1d60a520_0 .net "alu_selA", 1 0, v000001dd1d60bcf0_0;  alias, 1 drivers
v000001dd1d609e40_0 .net "alu_selB", 2 0, v000001dd1d60c830_0;  alias, 1 drivers
v000001dd1d6094e0_0 .net "ex_haz", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d608720_0 .net "imm", 31 0, v000001dd1d60c970_0;  alias, 1 drivers
v000001dd1d609ee0_0 .net "mem_haz", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d608860_0 .net "mem_read", 0 0, v000001dd1d60bed0_0;  alias, 1 drivers
v000001dd1d609f80_0 .net "mem_write", 0 0, v000001dd1d60cdd0_0;  alias, 1 drivers
v000001dd1d609580_0 .net "opcode", 6 0, v000001dd1d60b2f0_0;  alias, 1 drivers
v000001dd1d608900_0 .net "oper1", 31 0, v000001dd1d608f40_0;  1 drivers
v000001dd1d608fe0_0 .net "oper2", 31 0, v000001dd1d608c20_0;  1 drivers
v000001dd1d608d60_0 .net "pc", 31 0, v000001dd1d60c470_0;  alias, 1 drivers
v000001dd1d609940_0 .net "reg_write", 0 0, v000001dd1d60bf70_0;  alias, 1 drivers
v000001dd1d6099e0_0 .net "rs1", 31 0, v000001dd1d60c290_0;  alias, 1 drivers
v000001dd1d608e00_0 .net "rs1_ind", 4 0, v000001dd1d60c5b0_0;  alias, 1 drivers
v000001dd1d608ea0_0 .net "rs2_in", 31 0, v000001dd1d60cd30_0;  alias, 1 drivers
v000001dd1d60cb50_0 .net "rs2_ind", 4 0, v000001dd1d60b750_0;  alias, 1 drivers
v000001dd1d60c330_0 .net "rs2_out", 31 0, v000001dd1d609300_0;  alias, 1 drivers
v000001dd1d60c1f0_0 .net "store_rs2_forward", 1 0, v000001dd1d60b110_0;  alias, 1 drivers
S_000001dd1d410870 .scope module, "alu" "ALU" 7 24, 8 1 0, S_000001dd1d4106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001dd1d597b50 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_000001dd1d6984e0 .functor NOT 1, L_000001dd1d63ae30, C4<0>, C4<0>, C4<0>;
v000001dd1d608a40_0 .net "A", 31 0, v000001dd1d608f40_0;  alias, 1 drivers
v000001dd1d60a200_0 .net "ALUOP", 3 0, v000001dd1d609120_0;  alias, 1 drivers
v000001dd1d608ae0_0 .net "B", 31 0, v000001dd1d608c20_0;  alias, 1 drivers
v000001dd1d608680_0 .var "CF", 0 0;
v000001dd1d608b80_0 .net "ZF", 0 0, L_000001dd1d6984e0;  alias, 1 drivers
v000001dd1d60a0c0_0 .net *"_ivl_1", 0 0, L_000001dd1d63ae30;  1 drivers
v000001dd1d60a340_0 .var "res", 31 0;
E_000001dd1d598810 .event anyedge, v000001dd1d60a200_0, v000001dd1d608a40_0, v000001dd1d608ae0_0, v000001dd1d608680_0;
L_000001dd1d63ae30 .reduce/or v000001dd1d60a340_0;
S_000001dd1d40ddc0 .scope module, "alu_oper" "ALU_OPER" 7 26, 9 14 0, S_000001dd1d4106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001dd1d60a640 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d60a678 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d60a6b0 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d60a6e8 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d60a720 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d60a758 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d60a790 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d60a7c8 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d60a800 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d60a838 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d60a870 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d60a8a8 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d60a8e0 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d60a918 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d60a950 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d60a988 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d60a9c0 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d60a9f8 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d60aa30 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d60aa68 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d60aaa0 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d60aad8 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d60ab10 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d60ab48 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d60ab80 .param/l "xori" 0 5 4, C4<1001110>;
v000001dd1d609120_0 .var "ALU_OP", 3 0;
v000001dd1d60a3e0_0 .net "opcode", 6 0, v000001dd1d60b2f0_0;  alias, 1 drivers
E_000001dd1d597d10 .event anyedge, v000001dd1d6000a0_0;
S_000001dd1d40df50 .scope module, "alu_oper1" "MUX_4x1" 7 20, 10 1 0, S_000001dd1d4106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1d598610 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001dd1d6087c0_0 .net "ina", 31 0, v000001dd1d60c470_0;  alias, 1 drivers
v000001dd1d609bc0_0 .net "inb", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d6091c0_0 .net "inc", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d609260_0 .net "ind", 31 0, v000001dd1d60c290_0;  alias, 1 drivers
v000001dd1d608f40_0 .var "out", 31 0;
v000001dd1d6096c0_0 .net "sel", 1 0, v000001dd1d60bcf0_0;  alias, 1 drivers
E_000001dd1d5985d0/0 .event anyedge, v000001dd1d6096c0_0, v000001dd1d5fff60_0, v000001dd1d609bc0_0, v000001dd1d6091c0_0;
E_000001dd1d5985d0/1 .event anyedge, v000001dd1d609260_0;
E_000001dd1d5985d0 .event/or E_000001dd1d5985d0/0, E_000001dd1d5985d0/1;
S_000001dd1d60abc0 .scope module, "alu_oper2" "MUX_8x1" 7 22, 11 3 0, S_000001dd1d4106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dd1d598690 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001dd1d6093a0_0 .net "ina", 31 0, v000001dd1d60c970_0;  alias, 1 drivers
L_000001dd1d63f3e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd1d609d00_0 .net "inb", 31 0, L_000001dd1d63f3e8;  1 drivers
v000001dd1d6089a0_0 .net "inc", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d609da0_0 .net "ind", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d609c60_0 .net "ine", 31 0, v000001dd1d60cd30_0;  alias, 1 drivers
L_000001dd1d63f430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d609080_0 .net "inf", 31 0, L_000001dd1d63f430;  1 drivers
L_000001dd1d63f478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d60a160_0 .net "ing", 31 0, L_000001dd1d63f478;  1 drivers
L_000001dd1d63f4c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d60a020_0 .net "inh", 31 0, L_000001dd1d63f4c0;  1 drivers
v000001dd1d608c20_0 .var "out", 31 0;
v000001dd1d60a2a0_0 .net "sel", 2 0, v000001dd1d60c830_0;  alias, 1 drivers
E_000001dd1d5986d0/0 .event anyedge, v000001dd1d60a2a0_0, v000001dd1d6093a0_0, v000001dd1d609d00_0, v000001dd1d609bc0_0;
E_000001dd1d5986d0/1 .event anyedge, v000001dd1d6091c0_0, v000001dd1d609c60_0, v000001dd1d609080_0, v000001dd1d60a160_0;
E_000001dd1d5986d0/2 .event anyedge, v000001dd1d60a020_0;
E_000001dd1d5986d0 .event/or E_000001dd1d5986d0/0, E_000001dd1d5986d0/1, E_000001dd1d5986d0/2;
S_000001dd1d60ad50 .scope module, "store_rs2_mux" "MUX_4x1" 7 28, 10 1 0, S_000001dd1d4106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1d5987d0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001dd1d609a80_0 .net "ina", 31 0, v000001dd1d60cd30_0;  alias, 1 drivers
v000001dd1d609440_0 .net "inb", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d6098a0_0 .net "inc", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
L_000001dd1d63f508 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d609b20_0 .net "ind", 31 0, L_000001dd1d63f508;  1 drivers
v000001dd1d609300_0 .var "out", 31 0;
v000001dd1d609620_0 .net "sel", 1 0, v000001dd1d60b110_0;  alias, 1 drivers
E_000001dd1d598950/0 .event anyedge, v000001dd1d609620_0, v000001dd1d609c60_0, v000001dd1d609bc0_0, v000001dd1d6091c0_0;
E_000001dd1d598950/1 .event anyedge, v000001dd1d609b20_0;
E_000001dd1d598950 .event/or E_000001dd1d598950/0, E_000001dd1d598950/1;
S_000001dd1d40b8b0 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_000001dd1d60cef0 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d60cf28 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d60cf60 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d60cf98 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d60cfd0 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d60d008 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d60d040 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d60d078 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_000001dd1d60d0b0 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d60d0e8 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d60d120 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d60d158 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d60d190 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d60d1c8 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d60d200 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d60d238 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d60d270 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d60d2a8 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d60d2e0 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d60d318 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d60d350 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d60d388 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d60d3c0 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d60d3f8 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d60d430 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d60d468 .param/l "xori" 0 5 4, C4<1001110>;
v000001dd1d60c0b0_0 .var "comparator_mux_selA", 1 0;
v000001dd1d60b070_0 .var "comparator_mux_selB", 1 0;
v000001dd1d60bc50_0 .net "ex_mem_rd", 4 0, v000001dd1d5ffe20_0;  alias, 1 drivers
v000001dd1d60afd0_0 .net "ex_mem_wr", 0 0, v000001dd1d5feb60_0;  alias, 1 drivers
v000001dd1d60bcf0_0 .var "forwardA", 1 0;
v000001dd1d60c830_0 .var "forwardB", 2 0;
v000001dd1d60cc90_0 .net "id_ex_opcode", 6 0, v000001dd1d60b2f0_0;  alias, 1 drivers
v000001dd1d60c3d0_0 .net "id_ex_rd", 4 0, v000001dd1d60c010_0;  alias, 1 drivers
v000001dd1d60cab0_0 .net "id_ex_rs1", 4 0, v000001dd1d60c5b0_0;  alias, 1 drivers
v000001dd1d60b390_0 .net "id_ex_rs2", 4 0, v000001dd1d60b750_0;  alias, 1 drivers
v000001dd1d60c150_0 .net "id_ex_wr", 0 0, v000001dd1d60bf70_0;  alias, 1 drivers
v000001dd1d60c510_0 .net "if_id_opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
v000001dd1d60c790_0 .net "if_id_rs1", 4 0, v000001dd1d61cb90_0;  alias, 1 drivers
v000001dd1d60be30_0 .net "if_id_rs2", 4 0, v000001dd1d61de50_0;  alias, 1 drivers
v000001dd1d60b430_0 .net "mem_wb_rd", 4 0, v000001dd1d639300_0;  alias, 1 drivers
v000001dd1d60c8d0_0 .net "mem_wb_wr", 0 0, v000001dd1d63a480_0;  alias, 1 drivers
v000001dd1d60af30_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v000001dd1d60b110_0 .var "store_rs2_forward", 1 0;
E_000001dd1d598a90/0 .event anyedge, v000001dd1d5ff4c0_0, v000001dd1d5ff420_0, v000001dd1d60c790_0, v000001dd1d5feb60_0;
E_000001dd1d598a90/1 .event anyedge, v000001dd1d5ffe20_0, v000001dd1d60c8d0_0, v000001dd1d60b430_0, v000001dd1d60be30_0;
E_000001dd1d598a90 .event/or E_000001dd1d598a90/0, E_000001dd1d598a90/1;
E_000001dd1d597b10/0 .event anyedge, v000001dd1d58bed0_0, v000001dd1d5ff4c0_0, v000001dd1d5ff420_0, v000001dd1d60c790_0;
E_000001dd1d597b10/1 .event anyedge, v000001dd1d5feb60_0, v000001dd1d5ffe20_0, v000001dd1d60c8d0_0, v000001dd1d60b430_0;
E_000001dd1d597b10 .event/or E_000001dd1d597b10/0, E_000001dd1d597b10/1;
E_000001dd1d597b90/0 .event anyedge, v000001dd1d6000a0_0, v000001dd1d5feb60_0, v000001dd1d5ffe20_0, v000001dd1d5fe840_0;
E_000001dd1d597b90/1 .event anyedge, v000001dd1d60c8d0_0, v000001dd1d60b430_0, v000001dd1d5ff560_0;
E_000001dd1d597b90 .event/or E_000001dd1d597b90/0, E_000001dd1d597b90/1;
S_000001dd1d40ba40 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /OUTPUT 7 "EX_opcode";
    .port_info 15 /OUTPUT 5 "EX_rs1_ind";
    .port_info 16 /OUTPUT 5 "EX_rs2_ind";
    .port_info 17 /OUTPUT 5 "EX_rd_ind";
    .port_info 18 /OUTPUT 32 "EX_PC";
    .port_info 19 /OUTPUT 32 "EX_INST";
    .port_info 20 /OUTPUT 32 "EX_Immed";
    .port_info 21 /OUTPUT 32 "EX_rs1";
    .port_info 22 /OUTPUT 32 "EX_rs2";
    .port_info 23 /OUTPUT 1 "EX_regwrite";
    .port_info 24 /OUTPUT 1 "EX_memread";
    .port_info 25 /OUTPUT 1 "EX_memwrite";
    .port_info 26 /INPUT 1 "rst";
P_000001dd1d3fee50 .param/l "add" 0 13 10, C4<0100000>;
P_000001dd1d3fee88 .param/l "addi" 0 13 10, C4<1001000>;
P_000001dd1d3feec0 .param/l "addu" 0 13 10, C4<0100001>;
P_000001dd1d3feef8 .param/l "and_" 0 13 10, C4<0100100>;
P_000001dd1d3fef30 .param/l "andi" 0 13 10, C4<1001100>;
P_000001dd1d3fef68 .param/l "beq" 0 13 11, C4<1000100>;
P_000001dd1d3fefa0 .param/l "bge" 0 13 11, C4<1010001>;
P_000001dd1d3fefd8 .param/l "blt" 0 13 11, C4<1010000>;
P_000001dd1d3ff010 .param/l "bne" 0 13 11, C4<1000101>;
P_000001dd1d3ff048 .param/l "j" 0 13 12, C4<1000010>;
P_000001dd1d3ff080 .param/l "jal" 0 13 12, C4<1000011>;
P_000001dd1d3ff0b8 .param/l "jr" 0 13 12, C4<0001000>;
P_000001dd1d3ff0f0 .param/l "lw" 0 13 11, C4<1100011>;
P_000001dd1d3ff128 .param/l "nor_" 0 13 11, C4<0100111>;
P_000001dd1d3ff160 .param/l "or_" 0 13 10, C4<0100101>;
P_000001dd1d3ff198 .param/l "ori" 0 13 10, C4<1001101>;
P_000001dd1d3ff1d0 .param/l "sll" 0 13 11, C4<0000000>;
P_000001dd1d3ff208 .param/l "srl" 0 13 11, C4<0000010>;
P_000001dd1d3ff240 .param/l "sub" 0 13 10, C4<0100010>;
P_000001dd1d3ff278 .param/l "subu" 0 13 10, C4<0100011>;
P_000001dd1d3ff2b0 .param/l "sw" 0 13 11, C4<1101011>;
P_000001dd1d3ff2e8 .param/l "xor_" 0 13 10, C4<0100110>;
P_000001dd1d3ff320 .param/l "xori" 0 13 11, C4<1001110>;
v000001dd1d60bd90_0 .var "EX_INST", 31 0;
v000001dd1d60c970_0 .var "EX_Immed", 31 0;
v000001dd1d60c470_0 .var "EX_PC", 31 0;
v000001dd1d60bed0_0 .var "EX_memread", 0 0;
v000001dd1d60cdd0_0 .var "EX_memwrite", 0 0;
v000001dd1d60b2f0_0 .var "EX_opcode", 6 0;
v000001dd1d60c010_0 .var "EX_rd_ind", 4 0;
v000001dd1d60bf70_0 .var "EX_regwrite", 0 0;
v000001dd1d60c290_0 .var "EX_rs1", 31 0;
v000001dd1d60c5b0_0 .var "EX_rs1_ind", 4 0;
v000001dd1d60cd30_0 .var "EX_rs2", 31 0;
v000001dd1d60b750_0 .var "EX_rs2_ind", 4 0;
v000001dd1d60b930_0 .net "ID_FLUSH", 0 0, L_000001dd1d698390;  alias, 1 drivers
v000001dd1d60b1b0_0 .net "ID_INST", 31 0, v000001dd1d61c0f0_0;  alias, 1 drivers
v000001dd1d60b250_0 .net "ID_Immed", 31 0, v000001dd1d61a4d0_0;  alias, 1 drivers
v000001dd1d60b4d0_0 .net "ID_PC", 31 0, v000001dd1d61c190_0;  alias, 1 drivers
v000001dd1d60c650_0 .net "ID_memread", 0 0, L_000001dd1d63a7f0;  alias, 1 drivers
v000001dd1d60b570_0 .net "ID_memwrite", 0 0, L_000001dd1d63b510;  alias, 1 drivers
v000001dd1d60b9d0_0 .net "ID_opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
v000001dd1d60c6f0_0 .net "ID_rd_ind", 4 0, v000001dd1d61cff0_0;  alias, 1 drivers
v000001dd1d60ca10_0 .net "ID_regwrite", 0 0, L_000001dd1d63c870;  alias, 1 drivers
v000001dd1d60b610_0 .net "ID_rs1", 31 0, L_000001dd1d686c00;  alias, 1 drivers
v000001dd1d60b7f0_0 .net "ID_rs1_ind", 4 0, v000001dd1d61cb90_0;  alias, 1 drivers
v000001dd1d60b890_0 .net "ID_rs2", 31 0, L_000001dd1d686c70;  alias, 1 drivers
v000001dd1d60ba70_0 .net "ID_rs2_ind", 4 0, v000001dd1d61de50_0;  alias, 1 drivers
v000001dd1d60bb10_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d60cbf0_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
S_000001dd1d3da540 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "id_ex_memread";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 2 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 32 "imm";
    .port_info 26 /INPUT 1 "reg_write_from_wb";
    .port_info 27 /OUTPUT 1 "reg_write";
    .port_info 28 /OUTPUT 1 "mem_read";
    .port_info 29 /OUTPUT 1 "mem_write";
    .port_info 30 /INPUT 1 "rst";
L_000001dd1d698390 .functor OR 1, L_000001dd1d686b90, v000001dd1d616e90_0, C4<0>, C4<0>;
L_000001dd1d63f3a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dd1d61a390_0 .net/2u *"_ivl_12", 2 0, L_000001dd1d63f3a0;  1 drivers
v000001dd1d61a430_0 .net *"_ivl_14", 2 0, L_000001dd1d63c230;  1 drivers
v000001dd1d61a6b0_0 .net *"_ivl_16", 2 0, L_000001dd1d63ad90;  1 drivers
v000001dd1d61e850_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d61f7f0_0 .net "comp_oper1", 31 0, v000001dd1d619fd0_0;  1 drivers
v000001dd1d61ed50_0 .net "comp_oper2", 31 0, v000001dd1d6190d0_0;  1 drivers
v000001dd1d61ef30_0 .net "comp_selA", 1 0, v000001dd1d60c0b0_0;  alias, 1 drivers
v000001dd1d61ecb0_0 .net "comp_selB", 1 0, v000001dd1d60b070_0;  alias, 1 drivers
v000001dd1d61f250_0 .net "ex_haz", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d61f890_0 .net "exception_flag", 0 0, L_000001dd1d63b3d0;  alias, 1 drivers
v000001dd1d61f610_0 .net "id_ex_memread", 0 0, v000001dd1d60bed0_0;  alias, 1 drivers
v000001dd1d61e670_0 .net "id_ex_rd_ind", 4 0, v000001dd1d60c010_0;  alias, 1 drivers
v000001dd1d61f070_0 .net "id_ex_stall", 0 0, v000001dd1d616e90_0;  1 drivers
v000001dd1d61f390_0 .net "id_flush", 0 0, L_000001dd1d686b90;  alias, 1 drivers
v000001dd1d61ea30_0 .net "id_flush_mux_sel", 0 0, L_000001dd1d698390;  alias, 1 drivers
v000001dd1d61f930_0 .net "id_haz", 31 0, v000001dd1d60a340_0;  alias, 1 drivers
v000001dd1d61ee90_0 .net "if_id_write", 0 0, v000001dd1d615f90_0;  alias, 1 drivers
v000001dd1d61e710_0 .net "imm", 31 0, v000001dd1d61a4d0_0;  alias, 1 drivers
v000001dd1d61f6b0_0 .net "inst", 31 0, v000001dd1d61c0f0_0;  alias, 1 drivers
v000001dd1d61f1b0_0 .net "mem_haz", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d61e350_0 .net "mem_read", 0 0, L_000001dd1d63a7f0;  alias, 1 drivers
v000001dd1d61edf0_0 .net "mem_read_wire", 0 0, v000001dd1d619ad0_0;  1 drivers
v000001dd1d61efd0_0 .net "mem_write", 0 0, L_000001dd1d63b510;  alias, 1 drivers
v000001dd1d61f110_0 .net "mem_write_wire", 0 0, v000001dd1d61ab10_0;  1 drivers
v000001dd1d61f2f0_0 .net "mux_out", 31 0, v000001dd1d61a2f0_0;  1 drivers
v000001dd1d61eb70_0 .net "opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
v000001dd1d61f9d0_0 .net "pc", 31 0, v000001dd1d61c190_0;  alias, 1 drivers
v000001dd1d61e3f0_0 .net "pc_src", 1 0, L_000001dd1d63caf0;  alias, 1 drivers
v000001dd1d61e530_0 .net "pc_write", 0 0, v000001dd1d60bbb0_0;  alias, 1 drivers
v000001dd1d61f430_0 .net "pfc", 31 0, L_000001dd1d63b010;  alias, 1 drivers
v000001dd1d61ead0_0 .net "reg_write", 0 0, L_000001dd1d63c870;  alias, 1 drivers
v000001dd1d61e490_0 .net "reg_write_from_wb", 0 0, v000001dd1d63a480_0;  alias, 1 drivers
v000001dd1d61f4d0_0 .net "reg_write_wire", 0 0, v000001dd1d619530_0;  1 drivers
v000001dd1d61f570_0 .net "rs1", 31 0, L_000001dd1d686c00;  alias, 1 drivers
v000001dd1d61e8f0_0 .net "rs1_ind", 4 0, v000001dd1d61cb90_0;  alias, 1 drivers
v000001dd1d61e5d0_0 .net "rs2", 31 0, L_000001dd1d686c70;  alias, 1 drivers
v000001dd1d61e7b0_0 .net "rs2_ind", 4 0, v000001dd1d61de50_0;  alias, 1 drivers
v000001dd1d61f750_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
v000001dd1d61e990_0 .net "target_addr_adder_mux_sel", 2 0, v000001dd1d60af30_0;  alias, 1 drivers
v000001dd1d61ec10_0 .net "wr_reg_data", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d61d450_0 .net "wr_reg_from_wb", 4 0, v000001dd1d639300_0;  alias, 1 drivers
L_000001dd1d63b010 .arith/sum 32, v000001dd1d61a2f0_0, v000001dd1d61a4d0_0;
L_000001dd1d63c870 .part L_000001dd1d63ad90, 2, 1;
L_000001dd1d63a7f0 .part L_000001dd1d63ad90, 1, 1;
L_000001dd1d63b510 .part L_000001dd1d63ad90, 0, 1;
L_000001dd1d63c230 .concat [ 1 1 1 0], v000001dd1d61ab10_0, v000001dd1d619ad0_0, v000001dd1d619530_0;
L_000001dd1d63ad90 .functor MUXZ 3, L_000001dd1d63c230, L_000001dd1d63f3a0, L_000001dd1d698390, C4<>;
S_000001dd1d42f8b0 .scope module, "SDU" "StallDetectionUnit" 14 42, 15 5 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_memrd";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "id_ex_cntrl_mux_sel";
P_000001dd1d6154c0 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d6154f8 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d615530 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d615568 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d6155a0 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d6155d8 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d615610 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d615648 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d615680 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d6156b8 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d6156f0 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d615728 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d615760 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d615798 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d6157d0 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d615808 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d615840 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d615878 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d6158b0 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d6158e8 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d615920 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d615958 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d615990 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d6159c8 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d615a00 .param/l "xori" 0 5 4, C4<1001110>;
v000001dd1d60bbb0_0 .var "PC_Write", 0 0;
v000001dd1d616e90_0 .var "id_ex_cntrl_mux_sel", 0 0;
v000001dd1d617930_0 .net "id_ex_memrd", 0 0, v000001dd1d60bed0_0;  alias, 1 drivers
v000001dd1d616990_0 .net "id_ex_rd", 4 0, v000001dd1d60c010_0;  alias, 1 drivers
v000001dd1d615f90_0 .var "if_id_Write", 0 0;
v000001dd1d617570_0 .net "if_id_opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
v000001dd1d6172f0_0 .net "if_id_rs1", 4 0, v000001dd1d61cb90_0;  alias, 1 drivers
v000001dd1d616530_0 .net "if_id_rs2", 4 0, v000001dd1d61de50_0;  alias, 1 drivers
E_000001dd1d597d50/0 .event anyedge, v000001dd1d5fed40_0, v000001dd1d58bed0_0, v000001dd1d5ff420_0, v000001dd1d60c790_0;
E_000001dd1d597d50/1 .event anyedge, v000001dd1d60be30_0;
E_000001dd1d597d50 .event/or E_000001dd1d597d50/0, E_000001dd1d597d50/1;
S_000001dd1d3c3ad0 .scope module, "comp" "comparator" 14 38, 16 2 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 2 "PC_src";
    .port_info 3 /INPUT 1 "exception_flag";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 1 "rst";
P_000001dd1d617a50 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d617a88 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d617ac0 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d617af8 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d617b30 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d617b68 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d617ba0 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d617bd8 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d617c10 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d617c48 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d617c80 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d617cb8 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d617cf0 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d617d28 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d617d60 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d617d98 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d617dd0 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d617e08 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d617e40 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d617e78 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d617eb0 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d617ee8 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d617f20 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d617f58 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d617f90 .param/l "xori" 0 5 4, C4<1001110>;
L_000001dd1d687060 .functor AND 1, L_000001dd1d63ac50, L_000001dd1d63ab10, C4<1>, C4<1>;
L_000001dd1d6874c0 .functor AND 1, L_000001dd1d63ba10, L_000001dd1d63bb50, C4<1>, C4<1>;
L_000001dd1d687370 .functor OR 1, L_000001dd1d687060, L_000001dd1d6874c0, C4<0>, C4<0>;
L_000001dd1d687140 .functor AND 1, L_000001dd1d63acf0, L_000001dd1d63c0f0, C4<1>, C4<1>;
L_000001dd1d6871b0 .functor OR 1, L_000001dd1d687370, L_000001dd1d687140, C4<0>, C4<0>;
L_000001dd1d687220 .functor AND 1, L_000001dd1d63bbf0, L_000001dd1d63b470, C4<1>, C4<1>;
L_000001dd1d687530 .functor OR 1, L_000001dd1d6871b0, L_000001dd1d687220, C4<0>, C4<0>;
L_000001dd1d6873e0 .functor OR 1, L_000001dd1d687530, L_000001dd1d63c5f0, C4<0>, C4<0>;
L_000001dd1d6982b0 .functor OR 1, L_000001dd1d6873e0, L_000001dd1d63c9b0, C4<0>, C4<0>;
L_000001dd1d6980f0 .functor OR 1, L_000001dd1d6982b0, L_000001dd1d63ccd0, C4<0>, C4<0>;
v000001dd1d615e50_0 .net "A", 31 0, v000001dd1d619fd0_0;  alias, 1 drivers
v000001dd1d617610_0 .net "B", 31 0, v000001dd1d6190d0_0;  alias, 1 drivers
v000001dd1d615ef0_0 .net "PC_src", 1 0, L_000001dd1d63caf0;  alias, 1 drivers
L_000001dd1d63f040 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001dd1d615b30_0 .net/2u *"_ivl_0", 1 0, L_000001dd1d63f040;  1 drivers
v000001dd1d6163f0_0 .net *"_ivl_10", 0 0, L_000001dd1d63ac50;  1 drivers
v000001dd1d615bd0_0 .net *"_ivl_12", 0 0, L_000001dd1d63ab10;  1 drivers
v000001dd1d616170_0 .net *"_ivl_15", 0 0, L_000001dd1d687060;  1 drivers
L_000001dd1d63f160 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001dd1d616030_0 .net/2u *"_ivl_16", 6 0, L_000001dd1d63f160;  1 drivers
v000001dd1d617430_0 .net *"_ivl_18", 0 0, L_000001dd1d63ba10;  1 drivers
L_000001dd1d63f088 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001dd1d616f30_0 .net/2u *"_ivl_2", 6 0, L_000001dd1d63f088;  1 drivers
v000001dd1d615a90_0 .net *"_ivl_20", 0 0, L_000001dd1d63bb50;  1 drivers
v000001dd1d6168f0_0 .net *"_ivl_23", 0 0, L_000001dd1d6874c0;  1 drivers
v000001dd1d616850_0 .net *"_ivl_25", 0 0, L_000001dd1d687370;  1 drivers
L_000001dd1d63f1a8 .functor BUFT 1, C4<1010000>, C4<0>, C4<0>, C4<0>;
v000001dd1d616df0_0 .net/2u *"_ivl_26", 6 0, L_000001dd1d63f1a8;  1 drivers
v000001dd1d616d50_0 .net *"_ivl_28", 0 0, L_000001dd1d63acf0;  1 drivers
v000001dd1d616670_0 .net *"_ivl_30", 0 0, L_000001dd1d63c0f0;  1 drivers
v000001dd1d617750_0 .net *"_ivl_33", 0 0, L_000001dd1d687140;  1 drivers
v000001dd1d617070_0 .net *"_ivl_35", 0 0, L_000001dd1d6871b0;  1 drivers
L_000001dd1d63f1f0 .functor BUFT 1, C4<1010001>, C4<0>, C4<0>, C4<0>;
v000001dd1d615db0_0 .net/2u *"_ivl_36", 6 0, L_000001dd1d63f1f0;  1 drivers
v000001dd1d616b70_0 .net *"_ivl_38", 0 0, L_000001dd1d63bbf0;  1 drivers
v000001dd1d616490_0 .net *"_ivl_4", 0 0, L_000001dd1d63c050;  1 drivers
v000001dd1d6176b0_0 .net *"_ivl_40", 0 0, L_000001dd1d63b470;  1 drivers
v000001dd1d616cb0_0 .net *"_ivl_43", 0 0, L_000001dd1d687220;  1 drivers
v000001dd1d616710_0 .net *"_ivl_45", 0 0, L_000001dd1d687530;  1 drivers
L_000001dd1d63f238 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001dd1d615c70_0 .net/2u *"_ivl_46", 6 0, L_000001dd1d63f238;  1 drivers
v000001dd1d6167b0_0 .net *"_ivl_48", 0 0, L_000001dd1d63c5f0;  1 drivers
v000001dd1d6162b0_0 .net *"_ivl_51", 0 0, L_000001dd1d6873e0;  1 drivers
L_000001dd1d63f280 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001dd1d616fd0_0 .net/2u *"_ivl_52", 6 0, L_000001dd1d63f280;  1 drivers
v000001dd1d6177f0_0 .net *"_ivl_54", 0 0, L_000001dd1d63c9b0;  1 drivers
v000001dd1d617110_0 .net *"_ivl_57", 0 0, L_000001dd1d6982b0;  1 drivers
L_000001dd1d63f2c8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001dd1d6171b0_0 .net/2u *"_ivl_58", 6 0, L_000001dd1d63f2c8;  1 drivers
L_000001dd1d63f0d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001dd1d617390_0 .net/2u *"_ivl_6", 1 0, L_000001dd1d63f0d0;  1 drivers
v000001dd1d615d10_0 .net *"_ivl_60", 0 0, L_000001dd1d63ccd0;  1 drivers
v000001dd1d617890_0 .net *"_ivl_63", 0 0, L_000001dd1d6980f0;  1 drivers
L_000001dd1d63f310 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dd1d6160d0_0 .net/2u *"_ivl_64", 1 0, L_000001dd1d63f310;  1 drivers
L_000001dd1d63f358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd1d616210_0 .net/2u *"_ivl_66", 1 0, L_000001dd1d63f358;  1 drivers
v000001dd1d617250_0 .net *"_ivl_68", 1 0, L_000001dd1d63a750;  1 drivers
v000001dd1d616350_0 .net *"_ivl_70", 1 0, L_000001dd1d63c190;  1 drivers
L_000001dd1d63f118 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001dd1d616a30_0 .net/2u *"_ivl_8", 6 0, L_000001dd1d63f118;  1 drivers
v000001dd1d6165d0_0 .net "exception_flag", 0 0, L_000001dd1d63b3d0;  alias, 1 drivers
v000001dd1d616c10_0 .net "opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
v000001dd1d6174d0_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
L_000001dd1d63c050 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f088;
L_000001dd1d63ac50 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f118;
L_000001dd1d63ab10 .cmp/eq 32, v000001dd1d619fd0_0, v000001dd1d6190d0_0;
L_000001dd1d63ba10 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f160;
L_000001dd1d63bb50 .cmp/ne 32, v000001dd1d619fd0_0, v000001dd1d6190d0_0;
L_000001dd1d63acf0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f1a8;
L_000001dd1d63c0f0 .cmp/gt.s 32, v000001dd1d6190d0_0, v000001dd1d619fd0_0;
L_000001dd1d63bbf0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f1f0;
L_000001dd1d63b470 .cmp/ge.s 32, v000001dd1d619fd0_0, v000001dd1d6190d0_0;
L_000001dd1d63c5f0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f238;
L_000001dd1d63c9b0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f280;
L_000001dd1d63ccd0 .cmp/eq 7, v000001dd1d61bd30_0, L_000001dd1d63f2c8;
L_000001dd1d63a750 .functor MUXZ 2, L_000001dd1d63f358, L_000001dd1d63f310, L_000001dd1d6980f0, C4<>;
L_000001dd1d63c190 .functor MUXZ 2, L_000001dd1d63a750, L_000001dd1d63f0d0, L_000001dd1d63c050, C4<>;
L_000001dd1d63caf0 .functor MUXZ 2, L_000001dd1d63c190, L_000001dd1d63f040, L_000001dd1d63b3d0, C4<>;
S_000001dd1d6187f0 .scope module, "comp_mux_oper1" "MUX_4x1" 14 35, 10 1 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1d598e50 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001dd1d616ad0_0 .net "ina", 31 0, v000001dd1d60a340_0;  alias, 1 drivers
v000001dd1d61ad90_0 .net "inb", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d61ae30_0 .net "inc", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d619f30_0 .net "ind", 31 0, L_000001dd1d686c00;  alias, 1 drivers
v000001dd1d619fd0_0 .var "out", 31 0;
v000001dd1d6195d0_0 .net "sel", 1 0, v000001dd1d60c0b0_0;  alias, 1 drivers
E_000001dd1d599410/0 .event anyedge, v000001dd1d60c0b0_0, v000001dd1d5ffce0_0, v000001dd1d609bc0_0, v000001dd1d6091c0_0;
E_000001dd1d599410/1 .event anyedge, v000001dd1d60b610_0;
E_000001dd1d599410 .event/or E_000001dd1d599410/0, E_000001dd1d599410/1;
S_000001dd1d618020 .scope module, "comp_mux_oper2" "MUX_4x1" 14 36, 10 1 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1d599790 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001dd1d619cb0_0 .net "ina", 31 0, v000001dd1d60a340_0;  alias, 1 drivers
v000001dd1d619d50_0 .net "inb", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d61abb0_0 .net "inc", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d619030_0 .net "ind", 31 0, L_000001dd1d686c70;  alias, 1 drivers
v000001dd1d6190d0_0 .var "out", 31 0;
v000001dd1d61a890_0 .net "sel", 1 0, v000001dd1d60b070_0;  alias, 1 drivers
E_000001dd1d598b90/0 .event anyedge, v000001dd1d60b070_0, v000001dd1d5ffce0_0, v000001dd1d609bc0_0, v000001dd1d6091c0_0;
E_000001dd1d598b90/1 .event anyedge, v000001dd1d60b890_0;
E_000001dd1d598b90 .event/or E_000001dd1d598b90/0, E_000001dd1d598b90/1;
S_000001dd1d618340 .scope module, "cu" "control_unit" 14 41, 17 2 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_000001dd1d61aff0 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d61b028 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d61b060 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d61b098 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d61b0d0 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d61b108 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d61b140 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d61b178 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d61b1b0 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d61b1e8 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d61b220 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d61b258 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d61b290 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d61b2c8 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d61b300 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d61b338 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d61b370 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d61b3a8 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d61b3e0 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d61b418 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d61b450 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d61b488 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d61b4c0 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d61b4f8 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d61b530 .param/l "xori" 0 5 4, C4<1001110>;
v000001dd1d619ad0_0 .var "memread", 0 0;
v000001dd1d61ab10_0 .var "memwrite", 0 0;
v000001dd1d61aa70_0 .net "opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
v000001dd1d619530_0 .var "regwrite", 0 0;
E_000001dd1d598bd0 .event anyedge, v000001dd1d58bed0_0;
S_000001dd1d618980 .scope module, "immed_gen" "Immed_Gen_unit" 14 27, 18 2 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001dd1d61b570 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d61b5a8 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d61b5e0 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d61b618 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d61b650 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d61b688 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d61b6c0 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d61b6f8 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d61b730 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d61b768 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d61b7a0 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d61b7d8 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d61b810 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d61b848 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d61b880 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d61b8b8 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d61b8f0 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d61b928 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d61b960 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d61b998 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d61b9d0 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d61ba08 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d61ba40 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d61ba78 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d61bab0 .param/l "xori" 0 5 4, C4<1001110>;
v000001dd1d61a4d0_0 .var "Immed", 31 0;
v000001dd1d61a9d0_0 .net "Inst", 31 0, v000001dd1d61c0f0_0;  alias, 1 drivers
v000001dd1d619170_0 .net "opcode", 6 0, v000001dd1d61bd30_0;  alias, 1 drivers
E_000001dd1d599850 .event anyedge, v000001dd1d58bed0_0, v000001dd1d60b1b0_0;
S_000001dd1d6184d0 .scope module, "reg_file" "REG_FILE" 14 25, 19 2 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_000001dd1d599010 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_000001dd1d686c00 .functor BUFZ 32, L_000001dd1d63b330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd1d686c70 .functor BUFZ 32, L_000001dd1d63bf10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd1d619b70_0 .net *"_ivl_0", 31 0, L_000001dd1d63b330;  1 drivers
v000001dd1d619df0_0 .net *"_ivl_10", 6 0, L_000001dd1d63bab0;  1 drivers
L_000001dd1d63ef20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd1d61a7f0_0 .net *"_ivl_13", 1 0, L_000001dd1d63ef20;  1 drivers
v000001dd1d619210_0 .net *"_ivl_2", 6 0, L_000001dd1d63af70;  1 drivers
L_000001dd1d63eed8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd1d619e90_0 .net *"_ivl_5", 1 0, L_000001dd1d63eed8;  1 drivers
v000001dd1d61ac50_0 .net *"_ivl_8", 31 0, L_000001dd1d63bf10;  1 drivers
v000001dd1d61a1b0_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d61aed0_0 .var/i "i", 31 0;
v000001dd1d61a750_0 .net "rd_data1", 31 0, L_000001dd1d686c00;  alias, 1 drivers
v000001dd1d6192b0_0 .net "rd_data2", 31 0, L_000001dd1d686c70;  alias, 1 drivers
v000001dd1d619350_0 .net "rd_reg1", 4 0, v000001dd1d61cb90_0;  alias, 1 drivers
v000001dd1d61a930_0 .net "rd_reg2", 4 0, v000001dd1d61de50_0;  alias, 1 drivers
v000001dd1d61acf0 .array "reg_file", 0 31, 31 0;
v000001dd1d6193f0_0 .net "reg_wr", 0 0, v000001dd1d63a480_0;  alias, 1 drivers
v000001dd1d619490_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
v000001dd1d619670_0 .net "wr_data", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d619710_0 .net "wr_reg", 4 0, v000001dd1d639300_0;  alias, 1 drivers
E_000001dd1d598ed0 .event posedge, v000001dd1d5ff380_0, v000001dd1d5ffc40_0;
L_000001dd1d63b330 .array/port v000001dd1d61acf0, L_000001dd1d63af70;
L_000001dd1d63af70 .concat [ 5 2 0 0], v000001dd1d61cb90_0, L_000001dd1d63eed8;
L_000001dd1d63bf10 .array/port v000001dd1d61acf0, L_000001dd1d63bab0;
L_000001dd1d63bab0 .concat [ 5 2 0 0], v000001dd1d61de50_0, L_000001dd1d63ef20;
S_000001dd1d618b10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_000001dd1d6184d0;
 .timescale 0 0;
v000001dd1d619850_0 .var/i "i", 31 0;
S_000001dd1d618e30 .scope module, "target_addr_mux" "MUX_8x1" 14 30, 11 3 0, S_000001dd1d3da540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dd1d598b10 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001dd1d6197b0_0 .net "ina", 31 0, v000001dd1d60a340_0;  alias, 1 drivers
v000001dd1d6198f0_0 .net "inb", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d619a30_0 .net "inc", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
v000001dd1d619c10_0 .net "ind", 31 0, L_000001dd1d686c00;  alias, 1 drivers
v000001dd1d61a610_0 .net "ine", 31 0, v000001dd1d61c190_0;  alias, 1 drivers
L_000001dd1d63ef68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d61a070_0 .net "inf", 31 0, L_000001dd1d63ef68;  1 drivers
L_000001dd1d63efb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d61a110_0 .net "ing", 31 0, L_000001dd1d63efb0;  1 drivers
L_000001dd1d63eff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd1d61a250_0 .net "inh", 31 0, L_000001dd1d63eff8;  1 drivers
v000001dd1d61a2f0_0 .var "out", 31 0;
v000001dd1d61a570_0 .net "sel", 2 0, v000001dd1d60af30_0;  alias, 1 drivers
E_000001dd1d599750/0 .event anyedge, v000001dd1d60af30_0, v000001dd1d5ffce0_0, v000001dd1d609bc0_0, v000001dd1d6091c0_0;
E_000001dd1d599750/1 .event anyedge, v000001dd1d60b610_0, v000001dd1d58b750_0, v000001dd1d61a070_0, v000001dd1d61a110_0;
E_000001dd1d599750/2 .event anyedge, v000001dd1d61a250_0;
E_000001dd1d599750 .event/or E_000001dd1d599750/0, E_000001dd1d599750/1, E_000001dd1d599750/2;
S_000001dd1d618660 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001dd1d61fb00 .param/l "add" 0 20 13, C4<0100000>;
P_000001dd1d61fb38 .param/l "addi" 0 20 13, C4<1001000>;
P_000001dd1d61fb70 .param/l "addu" 0 20 13, C4<0100001>;
P_000001dd1d61fba8 .param/l "and_" 0 20 13, C4<0100100>;
P_000001dd1d61fbe0 .param/l "andi" 0 20 13, C4<1001100>;
P_000001dd1d61fc18 .param/l "beq" 0 20 14, C4<1000100>;
P_000001dd1d61fc50 .param/l "bge" 0 20 14, C4<1010001>;
P_000001dd1d61fc88 .param/l "blt" 0 20 14, C4<1010000>;
P_000001dd1d61fcc0 .param/l "bne" 0 20 14, C4<1000101>;
P_000001dd1d61fcf8 .param/l "hlt_inst" 0 20 15, C4<1111111>;
P_000001dd1d61fd30 .param/l "j" 0 20 15, C4<1000010>;
P_000001dd1d61fd68 .param/l "jal" 0 20 15, C4<1000011>;
P_000001dd1d61fda0 .param/l "jr" 0 20 15, C4<0001000>;
P_000001dd1d61fdd8 .param/l "lw" 0 20 14, C4<1100011>;
P_000001dd1d61fe10 .param/l "nor_" 0 20 14, C4<0100111>;
P_000001dd1d61fe48 .param/l "or_" 0 20 13, C4<0100101>;
P_000001dd1d61fe80 .param/l "ori" 0 20 13, C4<1001101>;
P_000001dd1d61feb8 .param/l "sll" 0 20 14, C4<0000000>;
P_000001dd1d61fef0 .param/l "slt" 0 20 15, C4<0101010>;
P_000001dd1d61ff28 .param/l "srl" 0 20 14, C4<0000010>;
P_000001dd1d61ff60 .param/l "sub" 0 20 13, C4<0100010>;
P_000001dd1d61ff98 .param/l "subu" 0 20 13, C4<0100011>;
P_000001dd1d61ffd0 .param/l "sw" 0 20 14, C4<1101011>;
P_000001dd1d620008 .param/l "xor_" 0 20 13, C4<0100110>;
P_000001dd1d620040 .param/l "xori" 0 20 14, C4<1001110>;
v000001dd1d61c0f0_0 .var "ID_INST", 31 0;
v000001dd1d61c190_0 .var "ID_PC", 31 0;
v000001dd1d61bd30_0 .var "ID_opcode", 6 0;
v000001dd1d61cff0_0 .var "ID_rd_ind", 4 0;
v000001dd1d61cb90_0 .var "ID_rs1_ind", 4 0;
v000001dd1d61de50_0 .var "ID_rs2_ind", 4 0;
v000001dd1d61c2d0_0 .net "IF_FLUSH", 0 0, L_000001dd1d63f550;  alias, 1 drivers
v000001dd1d61c550_0 .net "IF_INST", 31 0, L_000001dd1d687450;  alias, 1 drivers
v000001dd1d61d3b0_0 .net "IF_PC", 31 0, v000001dd1d61dbd0_0;  alias, 1 drivers
v000001dd1d61e2b0_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d61bbf0_0 .net "if_id_Write", 0 0, v000001dd1d615f90_0;  alias, 1 drivers
v000001dd1d61def0_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
S_000001dd1d618ca0 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pfc";
    .port_info 1 /INPUT 2 "pc_src";
    .port_info 2 /INOUT 32 "inst_mem_in";
    .port_info 3 /INPUT 1 "pc_write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "inst";
    .port_info 6 /INPUT 1 "rst";
P_000001dd1d599490 .param/l "handler_addr" 0 21 2, C4<00000000000000000000000011111110>;
v000001dd1d61bdd0_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d61ceb0_0 .net "inst", 31 0, L_000001dd1d687450;  alias, 1 drivers
v000001dd1d61cf50_0 .net "inst_mem_in", 31 0, v000001dd1d61dbd0_0;  alias, 1 drivers
v000001dd1d61e170_0 .net "pc_next", 31 0, L_000001dd1d63be70;  1 drivers
v000001dd1d61d090_0 .net "pc_reg_in", 31 0, v000001dd1d61ddb0_0;  1 drivers
v000001dd1d61d770_0 .net "pc_src", 1 0, L_000001dd1d63caf0;  alias, 1 drivers
v000001dd1d61d1d0_0 .net "pc_write", 0 0, v000001dd1d60bbb0_0;  alias, 1 drivers
v000001dd1d61ce10_0 .net "pfc", 31 0, L_000001dd1d63b010;  alias, 1 drivers
v000001dd1d61be70_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
S_000001dd1d6181b0 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_000001dd1d618ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001dd1d5998d0 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_000001dd1d687450 .functor BUFZ 32, L_000001dd1d63bdd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd1d61bc90_0 .net "Data_Out", 31 0, L_000001dd1d687450;  alias, 1 drivers
v000001dd1d61d810 .array "InstMem", 0 255, 31 0;
v000001dd1d61c370_0 .net *"_ivl_0", 31 0, L_000001dd1d63bdd0;  1 drivers
v000001dd1d61cc30_0 .net "addr", 31 0, v000001dd1d61dbd0_0;  alias, 1 drivers
L_000001dd1d63bdd0 .array/port v000001dd1d61d810, v000001dd1d61dbd0_0;
S_000001dd1d6308b0 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_000001dd1d618ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_000001dd1d5997d0 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_000001dd1d63ee90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd1d61c870_0 .net "Immed", 31 0, L_000001dd1d63ee90;  1 drivers
v000001dd1d61c690_0 .net "PC", 31 0, v000001dd1d61dbd0_0;  alias, 1 drivers
v000001dd1d61d270_0 .net "targ_addr", 31 0, L_000001dd1d63be70;  alias, 1 drivers
L_000001dd1d63be70 .arith/sum 32, v000001dd1d61dbd0_0, L_000001dd1d63ee90;
S_000001dd1d631210 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_000001dd1d618ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001dd1d598d50 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v000001dd1d61ccd0_0 .net "PC_Write", 0 0, v000001dd1d60bbb0_0;  alias, 1 drivers
v000001dd1d61c730_0 .net "addr_in", 31 0, v000001dd1d61ddb0_0;  alias, 1 drivers
v000001dd1d61dbd0_0 .var "addr_out", 31 0;
v000001dd1d61db30_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d61cd70_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
S_000001dd1d6319e0 .scope module, "pc_src_mux" "MUX_4x1" 21 16, 10 1 0, S_000001dd1d618ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dd1d598dd0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001dd1d61e210_0 .net "ina", 31 0, L_000001dd1d63be70;  alias, 1 drivers
L_000001dd1d63ee48 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v000001dd1d61d950_0 .net "inb", 31 0, L_000001dd1d63ee48;  1 drivers
v000001dd1d61dc70_0 .net "inc", 31 0, L_000001dd1d63b010;  alias, 1 drivers
v000001dd1d61d4f0_0 .net "ind", 31 0, v000001dd1d61dbd0_0;  alias, 1 drivers
v000001dd1d61ddb0_0 .var "out", 31 0;
v000001dd1d61c7d0_0 .net "sel", 1 0, L_000001dd1d63caf0;  alias, 1 drivers
E_000001dd1d599550/0 .event anyedge, v000001dd1d615ef0_0, v000001dd1d61d270_0, v000001dd1d61d950_0, v000001dd1d61f430_0;
E_000001dd1d599550/1 .event anyedge, v000001dd1d61d3b0_0;
E_000001dd1d599550 .event/or E_000001dd1d599550/0, E_000001dd1d599550/1;
S_000001dd1d630720 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v000001dd1d61df90_0 .net "addr", 31 0, v000001dd1d5ffec0_0;  alias, 1 drivers
v000001dd1d61d630_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d61c910_0 .net "forwarded_data", 31 0, v000001dd1d61c050_0;  alias, 1 drivers
v000001dd1d61e0d0_0 .net "mem_out", 31 0, L_000001dd1d698320;  alias, 1 drivers
v000001dd1d61da90_0 .net "mem_read", 0 0, v000001dd1d5fe980_0;  alias, 1 drivers
v000001dd1d61c9b0_0 .net "mem_write", 0 0, v000001dd1d5ff7e0_0;  alias, 1 drivers
v000001dd1d61d6d0_0 .net "reg_write", 0 0, v000001dd1d5feb60_0;  alias, 1 drivers
v000001dd1d61c230_0 .net "wdata", 31 0, v000001dd1d5fe8e0_0;  alias, 1 drivers
S_000001dd1d630d60 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_000001dd1d630720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_000001dd1d599590 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
L_000001dd1d698320 .functor BUFZ 32, L_000001dd1d63b0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd1d61bb50_0 .net "Data_In", 31 0, v000001dd1d5fe8e0_0;  alias, 1 drivers
v000001dd1d61d9f0_0 .net "Data_Out", 31 0, L_000001dd1d698320;  alias, 1 drivers
v000001dd1d61dd10_0 .net "WR", 0 0, v000001dd1d5ff7e0_0;  alias, 1 drivers
v000001dd1d61d590_0 .net *"_ivl_0", 31 0, L_000001dd1d63b0b0;  1 drivers
v000001dd1d61bf10_0 .net "addr", 31 0, v000001dd1d5ffec0_0;  alias, 1 drivers
v000001dd1d61caf0_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d61bfb0 .array "data_mem", 0 255, 31 0;
E_000001dd1d5992d0 .event posedge, v000001dd1d5ffc40_0;
L_000001dd1d63b0b0 .array/port v000001dd1d61bfb0, v000001dd1d5ffec0_0;
S_000001dd1d630bd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 24, 26 24 0, S_000001dd1d630d60;
 .timescale 0 0;
v000001dd1d61d8b0_0 .var/i "i", 31 0;
S_000001dd1d6300e0 .scope module, "forward_mux" "MUX_2x1" 25 15, 27 1 0, S_000001dd1d630720;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001dd1d61c5f0_0 .net "ina", 31 0, v000001dd1d5ffec0_0;  alias, 1 drivers
v000001dd1d61d130_0 .net "inb", 31 0, L_000001dd1d698320;  alias, 1 drivers
v000001dd1d61c050_0 .var "out", 31 0;
v000001dd1d61e030_0 .net "sel", 0 0, v000001dd1d5fe980_0;  alias, 1 drivers
E_000001dd1d599510 .event anyedge, v000001dd1d5fe980_0, v000001dd1d5ffec0_0, v000001dd1d61d9f0_0;
S_000001dd1d630590 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 28 2 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_000001dd1d6360c0 .param/l "add" 0 5 3, C4<0100000>;
P_000001dd1d6360f8 .param/l "addi" 0 5 3, C4<1001000>;
P_000001dd1d636130 .param/l "addu" 0 5 3, C4<0100001>;
P_000001dd1d636168 .param/l "and_" 0 5 3, C4<0100100>;
P_000001dd1d6361a0 .param/l "andi" 0 5 3, C4<1001100>;
P_000001dd1d6361d8 .param/l "beq" 0 5 5, C4<1000100>;
P_000001dd1d636210 .param/l "bge" 0 5 5, C4<1010001>;
P_000001dd1d636248 .param/l "blt" 0 5 5, C4<1010000>;
P_000001dd1d636280 .param/l "bne" 0 5 5, C4<1000101>;
P_000001dd1d6362b8 .param/l "hlt_inst" 0 5 6, C4<1111111>;
P_000001dd1d6362f0 .param/l "j" 0 5 5, C4<1000010>;
P_000001dd1d636328 .param/l "jal" 0 5 5, C4<1000011>;
P_000001dd1d636360 .param/l "jr" 0 5 5, C4<0001000>;
P_000001dd1d636398 .param/l "lw" 0 5 4, C4<1100011>;
P_000001dd1d6363d0 .param/l "nor_" 0 5 4, C4<0100111>;
P_000001dd1d636408 .param/l "or_" 0 5 3, C4<0100101>;
P_000001dd1d636440 .param/l "ori" 0 5 4, C4<1001101>;
P_000001dd1d636478 .param/l "sll" 0 5 4, C4<0000000>;
P_000001dd1d6364b0 .param/l "slt" 0 5 5, C4<0101010>;
P_000001dd1d6364e8 .param/l "srl" 0 5 4, C4<0000010>;
P_000001dd1d636520 .param/l "sub" 0 5 3, C4<0100010>;
P_000001dd1d636558 .param/l "subu" 0 5 3, C4<0100011>;
P_000001dd1d636590 .param/l "sw" 0 5 4, C4<1101011>;
P_000001dd1d6365c8 .param/l "xor_" 0 5 4, C4<0100110>;
P_000001dd1d636600 .param/l "xori" 0 5 4, C4<1001110>;
v000001dd1d61c410_0 .net "MEM_ALU_OUT", 31 0, v000001dd1d5ffec0_0;  alias, 1 drivers
v000001dd1d61c4b0_0 .net "MEM_Data_mem_out", 31 0, L_000001dd1d698320;  alias, 1 drivers
v000001dd1d61ca50_0 .net "MEM_FLUSH", 0 0, L_000001dd1d686ff0;  alias, 1 drivers
v000001dd1d61d310_0 .net "MEM_INST", 31 0, v000001dd1d600460_0;  alias, 1 drivers
v000001dd1d63a160_0 .net "MEM_PC", 31 0, v000001dd1d5ff740_0;  alias, 1 drivers
v000001dd1d639120_0 .net "MEM_memread", 0 0, v000001dd1d5fe980_0;  alias, 1 drivers
v000001dd1d639080_0 .net "MEM_memwrite", 0 0, v000001dd1d5ff7e0_0;  alias, 1 drivers
v000001dd1d6396c0_0 .net "MEM_opcode", 6 0, v000001dd1d5ff880_0;  alias, 1 drivers
v000001dd1d6394e0_0 .net "MEM_rd_ind", 4 0, v000001dd1d5ffe20_0;  alias, 1 drivers
v000001dd1d639760_0 .net "MEM_regwrite", 0 0, v000001dd1d5feb60_0;  alias, 1 drivers
v000001dd1d639440_0 .net "MEM_rs1_ind", 4 0, v000001dd1d600140_0;  alias, 1 drivers
v000001dd1d63a0c0_0 .net "MEM_rs2", 31 0, v000001dd1d5fe8e0_0;  alias, 1 drivers
v000001dd1d639a80_0 .net "MEM_rs2_ind", 4 0, v000001dd1d5feac0_0;  alias, 1 drivers
v000001dd1d6391c0_0 .var "WB_ALU_OUT", 31 0;
v000001dd1d639d00_0 .var "WB_Data_mem_out", 31 0;
v000001dd1d638ea0_0 .var "WB_INST", 31 0;
v000001dd1d639c60_0 .var "WB_PC", 31 0;
v000001dd1d639580_0 .var "WB_memread", 0 0;
v000001dd1d639260_0 .var "WB_memwrite", 0 0;
v000001dd1d639bc0_0 .var "WB_opcode", 6 0;
v000001dd1d639300_0 .var "WB_rd_ind", 4 0;
v000001dd1d63a480_0 .var "WB_regwrite", 0 0;
v000001dd1d6393a0_0 .var "WB_rs1_ind", 4 0;
v000001dd1d639620_0 .var "WB_rs2", 31 0;
v000001dd1d63a200_0 .var "WB_rs2_ind", 4 0;
v000001dd1d639e40_0 .net "clk", 0 0, L_000001dd1d58b220;  alias, 1 drivers
v000001dd1d639da0_0 .var "hlt", 0 0;
v000001dd1d639f80_0 .net "rst", 0 0, v000001dd1d63e2b0_0;  alias, 1 drivers
S_000001dd1d630270 .scope module, "wb_stage" "WB_stage" 3 105, 29 3 0, S_000001dd1d5b1840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v000001dd1d639b20_0 .net "alu_out", 31 0, v000001dd1d6391c0_0;  alias, 1 drivers
v000001dd1d63a340_0 .net "mem_out", 31 0, v000001dd1d639d00_0;  alias, 1 drivers
v000001dd1d639800_0 .net "mem_read", 0 0, v000001dd1d639580_0;  alias, 1 drivers
v000001dd1d63a3e0_0 .net "wdata_to_reg_file", 31 0, v000001dd1d63a2a0_0;  alias, 1 drivers
S_000001dd1d630ef0 .scope module, "wb_mux" "MUX_2x1" 29 13, 27 1 0, S_000001dd1d630270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001dd1d639ee0_0 .net "ina", 31 0, v000001dd1d6391c0_0;  alias, 1 drivers
v000001dd1d63a020_0 .net "inb", 31 0, v000001dd1d639d00_0;  alias, 1 drivers
v000001dd1d63a2a0_0 .var "out", 31 0;
v000001dd1d63a520_0 .net "sel", 0 0, v000001dd1d639580_0;  alias, 1 drivers
E_000001dd1d5999d0 .event anyedge, v000001dd1d639580_0, v000001dd1d6391c0_0, v000001dd1d639d00_0;
    .scope S_000001dd1d40b8b0;
T_0 ;
    %wait E_000001dd1d597b90;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd1d60bcf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd1d60afd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v000001dd1d60bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001dd1d60bc50_0;
    %load/vec4 v000001dd1d60cab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd1d60bcf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001dd1d60c8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v000001dd1d60b430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v000001dd1d60b430_0;
    %load/vec4 v000001dd1d60cab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd1d60bcf0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dd1d60bcf0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dd1d60c830_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001dd1d60cc90_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.19, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dd1d60c830_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v000001dd1d60afd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.24, 10;
    %load/vec4 v000001dd1d60bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.23, 9;
    %load/vec4 v000001dd1d60bc50_0;
    %load/vec4 v000001dd1d60b390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dd1d60c830_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v000001dd1d60c8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.28, 10;
    %load/vec4 v000001dd1d60b430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.27, 9;
    %load/vec4 v000001dd1d60b430_0;
    %load/vec4 v000001dd1d60b390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dd1d60c830_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dd1d60c830_0, 0;
T_0.26 ;
T_0.22 ;
T_0.20 ;
T_0.11 ;
    %load/vec4 v000001dd1d60afd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.32, 10;
    %load/vec4 v000001dd1d60bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.31, 9;
    %load/vec4 v000001dd1d60bc50_0;
    %load/vec4 v000001dd1d60b390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.29, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd1d60b110_0, 0;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v000001dd1d60c8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.36, 10;
    %load/vec4 v000001dd1d60b430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v000001dd1d60b430_0;
    %load/vec4 v000001dd1d60b390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd1d60b110_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd1d60b110_0, 0;
T_0.34 ;
T_0.30 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dd1d40b8b0;
T_1 ;
    %wait E_000001dd1d597b10;
    %load/vec4 v000001dd1d60c510_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001dd1d60c150_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v000001dd1d60c3d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001dd1d60c790_0;
    %load/vec4 v000001dd1d60c3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001dd1d60af30_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001dd1d60afd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v000001dd1d60bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001dd1d60c790_0;
    %load/vec4 v000001dd1d60bc50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001dd1d60af30_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001dd1d60c8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v000001dd1d60b430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v000001dd1d60c790_0;
    %load/vec4 v000001dd1d60b430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001dd1d60af30_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001dd1d60af30_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd1d60c510_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d60c510_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001dd1d60af30_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001dd1d60af30_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001dd1d40b8b0;
T_2 ;
    %wait E_000001dd1d598a90;
    %load/vec4 v000001dd1d60c150_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v000001dd1d60c3d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001dd1d60c790_0;
    %load/vec4 v000001dd1d60c3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd1d60c0b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dd1d60afd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v000001dd1d60bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000001dd1d60c790_0;
    %load/vec4 v000001dd1d60bc50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd1d60c0b0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001dd1d60c8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v000001dd1d60b430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v000001dd1d60c790_0;
    %load/vec4 v000001dd1d60b430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd1d60c0b0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dd1d60c0b0_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v000001dd1d60c150_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v000001dd1d60c3d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v000001dd1d60be30_0;
    %load/vec4 v000001dd1d60c3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dd1d60b070_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001dd1d60afd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v000001dd1d60bc50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v000001dd1d60be30_0;
    %load/vec4 v000001dd1d60bc50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dd1d60b070_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000001dd1d60c8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v000001dd1d60b430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v000001dd1d60be30_0;
    %load/vec4 v000001dd1d60b430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dd1d60b070_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dd1d60b070_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001dd1d6319e0;
T_3 ;
    %wait E_000001dd1d599550;
    %load/vec4 v000001dd1d61c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000001dd1d61e210_0;
    %store/vec4 v000001dd1d61ddb0_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000001dd1d61d950_0;
    %store/vec4 v000001dd1d61ddb0_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001dd1d61dc70_0;
    %store/vec4 v000001dd1d61ddb0_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001dd1d61d4f0_0;
    %store/vec4 v000001dd1d61ddb0_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dd1d631210;
T_4 ;
    %wait E_000001dd1d598ed0;
    %load/vec4 v000001dd1d61cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dd1d61dbd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dd1d61ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001dd1d61c730_0;
    %assign/vec4 v000001dd1d61dbd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dd1d6181b0;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 385220612, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 1123418114, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 201326632, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 134217770, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 254, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 255, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61d810, 0, 4;
    %end;
    .thread T_5;
    .scope S_000001dd1d618660;
T_6 ;
    %wait E_000001dd1d5988d0;
    %load/vec4 v000001dd1d61def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dd1d61bd30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dd1d61cb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dd1d61de50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dd1d61cff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd1d61c0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd1d61c190_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001dd1d61bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001dd1d61c2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001dd1d61c550_0;
    %assign/vec4 v000001dd1d61c0f0_0, 0;
    %load/vec4 v000001dd1d61d3b0_0;
    %assign/vec4 v000001dd1d61c190_0, 0;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dd1d61bd30_0, 0;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd1d61de50_0, 0;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001dd1d61cff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd1d61cb90_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001dd1d61cb90_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001dd1d61bd30_0, 0;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001dd1d61cb90_0, 0;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd1d61de50_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001dd1d61cff0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v000001dd1d61c550_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dd1d61cff0_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001dd1d61bd30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dd1d61cb90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dd1d61de50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001dd1d61cff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd1d61c0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd1d61c190_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001dd1d6184d0;
T_7 ;
    %wait E_000001dd1d598ed0;
    %load/vec4 v000001dd1d619490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd1d61aed0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001dd1d61aed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001dd1d61aed0_0;
    %store/vec4a v000001dd1d61acf0, 4, 0;
    %load/vec4 v000001dd1d61aed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd1d61aed0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dd1d619710_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v000001dd1d6193f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001dd1d619670_0;
    %load/vec4 v000001dd1d619710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61acf0, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd1d61acf0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dd1d6184d0;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_000001dd1d618b10;
    %jmp t_0;
    .scope S_000001dd1d618b10;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001dd1d619850_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001dd1d619850_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001dd1d619850_0;
    %load/vec4a v000001dd1d61acf0, 4;
    %ix/getv/s 4, v000001dd1d619850_0;
    %load/vec4a v000001dd1d61acf0, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001dd1d619850_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001dd1d619850_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dd1d619850_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_000001dd1d6184d0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_000001dd1d618980;
T_9 ;
    %wait E_000001dd1d599850;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd1d61a4d0_0, 0, 32;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dd1d61a9d0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd1d61a4d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dd1d619170_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dd1d61a9d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd1d61a4d0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dd1d61a9d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd1d61a4d0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.19;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dd1d619170_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v000001dd1d61a9d0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001dd1d61a9d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dd1d61a4d0_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001dd1d618e30;
T_10 ;
    %wait E_000001dd1d599750;
    %load/vec4 v000001dd1d61a570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v000001dd1d6197b0_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v000001dd1d6198f0_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v000001dd1d619a30_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v000001dd1d619c10_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v000001dd1d61a610_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v000001dd1d61a070_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v000001dd1d61a110_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v000001dd1d61a250_0;
    %store/vec4 v000001dd1d61a2f0_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dd1d6187f0;
T_11 ;
    %wait E_000001dd1d599410;
    %load/vec4 v000001dd1d6195d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001dd1d616ad0_0;
    %store/vec4 v000001dd1d619fd0_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001dd1d61ad90_0;
    %store/vec4 v000001dd1d619fd0_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001dd1d61ae30_0;
    %store/vec4 v000001dd1d619fd0_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v000001dd1d619f30_0;
    %store/vec4 v000001dd1d619fd0_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001dd1d618020;
T_12 ;
    %wait E_000001dd1d598b90;
    %load/vec4 v000001dd1d61a890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000001dd1d619cb0_0;
    %store/vec4 v000001dd1d6190d0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000001dd1d619d50_0;
    %store/vec4 v000001dd1d6190d0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000001dd1d61abb0_0;
    %store/vec4 v000001dd1d6190d0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000001dd1d619030_0;
    %store/vec4 v000001dd1d6190d0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001dd1d618340;
T_13 ;
    %wait E_000001dd1d598bd0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001dd1d61ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d619ad0_0, 0;
    %assign/vec4 v000001dd1d619530_0, 0;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_13.7, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_13.7;
    %jmp/1 T_13.6, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_13.6;
    %jmp/1 T_13.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_13.5;
    %jmp/1 T_13.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 9;
T_13.4;
    %jmp/1 T_13.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 9;
T_13.3;
    %flag_get/vec4 4;
    %jmp/1 T_13.2, 4;
    %load/vec4 v000001dd1d61aa70_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd1d619530_0, 0;
T_13.0 ;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd1d619ad0_0, 0;
T_13.8 ;
    %load/vec4 v000001dd1d61aa70_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd1d61ab10_0, 0;
T_13.10 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dd1d42f8b0;
T_14 ;
    %wait E_000001dd1d597d50;
    %load/vec4 v000001dd1d617930_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.4, 11;
    %load/vec4 v000001dd1d617570_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_14.8, 4;
    %flag_mov 11, 4;
    %load/vec4 v000001dd1d617570_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 11;
T_14.8;
    %jmp/1 T_14.7, 4;
    %flag_mov 11, 4;
    %load/vec4 v000001dd1d617570_0;
    %cmpi/e 80, 0, 7;
    %flag_or 4, 11;
T_14.7;
    %jmp/1 T_14.6, 4;
    %flag_mov 11, 4;
    %load/vec4 v000001dd1d617570_0;
    %cmpi/e 81, 0, 7;
    %flag_or 4, 11;
T_14.6;
    %flag_get/vec4 4;
    %jmp/1 T_14.5, 4;
    %load/vec4 v000001dd1d617570_0;
    %pushi/vec4 8, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.5;
    %and;
T_14.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v000001dd1d616990_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v000001dd1d6172f0_0;
    %load/vec4 v000001dd1d616990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.9, 4;
    %load/vec4 v000001dd1d616530_0;
    %load/vec4 v000001dd1d616990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.9;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd1d60bbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd1d615f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd1d616e90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd1d60bbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd1d615f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd1d616e90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dd1d40ba40;
T_15 ;
    %wait E_000001dd1d5988d0;
    %load/vec4 v000001dd1d60cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v000001dd1d60cdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d60bed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d60bf70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60cd30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60c290_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60c970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60bd90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60c470_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d60c010_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d60b750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d60c5b0_0, 0;
    %assign/vec4 v000001dd1d60b2f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dd1d60b930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001dd1d60b9d0_0;
    %assign/vec4 v000001dd1d60b2f0_0, 0;
    %load/vec4 v000001dd1d60b7f0_0;
    %assign/vec4 v000001dd1d60c5b0_0, 0;
    %load/vec4 v000001dd1d60ba70_0;
    %assign/vec4 v000001dd1d60b750_0, 0;
    %load/vec4 v000001dd1d60c6f0_0;
    %assign/vec4 v000001dd1d60c010_0, 0;
    %load/vec4 v000001dd1d60b4d0_0;
    %assign/vec4 v000001dd1d60c470_0, 0;
    %load/vec4 v000001dd1d60b1b0_0;
    %assign/vec4 v000001dd1d60bd90_0, 0;
    %load/vec4 v000001dd1d60b250_0;
    %assign/vec4 v000001dd1d60c970_0, 0;
    %load/vec4 v000001dd1d60b610_0;
    %assign/vec4 v000001dd1d60c290_0, 0;
    %load/vec4 v000001dd1d60b890_0;
    %assign/vec4 v000001dd1d60cd30_0, 0;
    %load/vec4 v000001dd1d60ca10_0;
    %assign/vec4 v000001dd1d60bf70_0, 0;
    %load/vec4 v000001dd1d60c650_0;
    %assign/vec4 v000001dd1d60bed0_0, 0;
    %load/vec4 v000001dd1d60b570_0;
    %assign/vec4 v000001dd1d60cdd0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v000001dd1d60cdd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d60bed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d60bf70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60cd30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60c290_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60c970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60bd90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d60c470_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d60c010_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d60b750_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d60c5b0_0, 0;
    %assign/vec4 v000001dd1d60b2f0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dd1d40df50;
T_16 ;
    %wait E_000001dd1d5985d0;
    %load/vec4 v000001dd1d6096c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000001dd1d6087c0_0;
    %store/vec4 v000001dd1d608f40_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v000001dd1d609bc0_0;
    %store/vec4 v000001dd1d608f40_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v000001dd1d6091c0_0;
    %store/vec4 v000001dd1d608f40_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v000001dd1d609260_0;
    %store/vec4 v000001dd1d608f40_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001dd1d60abc0;
T_17 ;
    %wait E_000001dd1d5986d0;
    %load/vec4 v000001dd1d60a2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v000001dd1d6093a0_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v000001dd1d609d00_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v000001dd1d6089a0_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v000001dd1d609da0_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v000001dd1d609c60_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v000001dd1d609080_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v000001dd1d60a160_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v000001dd1d60a020_0;
    %store/vec4 v000001dd1d608c20_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001dd1d410870;
T_18 ;
    %wait E_000001dd1d598810;
    %load/vec4 v000001dd1d60a200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v000001dd1d608a40_0;
    %pad/u 33;
    %load/vec4 v000001dd1d608ae0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v000001dd1d608a40_0;
    %pad/u 33;
    %load/vec4 v000001dd1d608ae0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v000001dd1d608a40_0;
    %pad/u 33;
    %load/vec4 v000001dd1d608ae0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v000001dd1d608a40_0;
    %pad/u 33;
    %load/vec4 v000001dd1d608ae0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v000001dd1d608a40_0;
    %pad/u 33;
    %load/vec4 v000001dd1d608ae0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v000001dd1d608a40_0;
    %pad/u 33;
    %load/vec4 v000001dd1d608ae0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v000001dd1d608ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %load/vec4 v000001dd1d608680_0;
    %load/vec4 v000001dd1d608ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dd1d608a40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001dd1d608ae0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001dd1d608ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %load/vec4 v000001dd1d608a40_0;
    %ix/getv 4, v000001dd1d608ae0_0;
    %shiftl 4;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v000001dd1d608ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.13, 8;
T_18.12 ; End of true expr.
    %load/vec4 v000001dd1d608680_0;
    %load/vec4 v000001dd1d608ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dd1d608a40_0;
    %load/vec4 v000001dd1d608ae0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001dd1d608ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.13, 8;
 ; End of false expr.
    %blend;
T_18.13;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %load/vec4 v000001dd1d608a40_0;
    %ix/getv 4, v000001dd1d608ae0_0;
    %shiftr 4;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd1d608680_0, 0, 1;
    %load/vec4 v000001dd1d608a40_0;
    %load/vec4 v000001dd1d608ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.15, 8;
T_18.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.15, 8;
 ; End of false expr.
    %blend;
T_18.15;
    %store/vec4 v000001dd1d60a340_0, 0, 32;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001dd1d40ddc0;
T_19 ;
    %wait E_000001dd1d597d10;
    %load/vec4 v000001dd1d60a3e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %jmp T_19.24;
T_19.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dd1d609120_0, 0;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001dd1d60ad50;
T_20 ;
    %wait E_000001dd1d598950;
    %load/vec4 v000001dd1d609620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v000001dd1d609a80_0;
    %store/vec4 v000001dd1d609300_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v000001dd1d609440_0;
    %store/vec4 v000001dd1d609300_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v000001dd1d6098a0_0;
    %store/vec4 v000001dd1d609300_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v000001dd1d609b20_0;
    %store/vec4 v000001dd1d609300_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001dd1d3db010;
T_21 ;
    %wait E_000001dd1d5988d0;
    %load/vec4 v000001dd1d5fef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001dd1d5feb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d5ff7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d5fe980_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001dd1d5ff880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d5ffe20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d5feac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d600140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d5fe8e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d600460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d5ff740_0, 0;
    %assign/vec4 v000001dd1d5ffec0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001dd1d5fe700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001dd1d5ffce0_0;
    %assign/vec4 v000001dd1d5ffec0_0, 0;
    %load/vec4 v000001dd1d5ffd80_0;
    %assign/vec4 v000001dd1d5fe8e0_0, 0;
    %load/vec4 v000001dd1d5fe840_0;
    %assign/vec4 v000001dd1d600140_0, 0;
    %load/vec4 v000001dd1d5ff560_0;
    %assign/vec4 v000001dd1d5feac0_0, 0;
    %load/vec4 v000001dd1d5ff420_0;
    %assign/vec4 v000001dd1d5ffe20_0, 0;
    %load/vec4 v000001dd1d6000a0_0;
    %assign/vec4 v000001dd1d5ff880_0, 0;
    %load/vec4 v000001dd1d5fed40_0;
    %assign/vec4 v000001dd1d5fe980_0, 0;
    %load/vec4 v000001dd1d6003c0_0;
    %assign/vec4 v000001dd1d5ff7e0_0, 0;
    %load/vec4 v000001dd1d5ff4c0_0;
    %assign/vec4 v000001dd1d5feb60_0, 0;
    %load/vec4 v000001dd1d5fff60_0;
    %assign/vec4 v000001dd1d5ff740_0, 0;
    %load/vec4 v000001dd1d5fe7a0_0;
    %assign/vec4 v000001dd1d600460_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001dd1d5feb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d5ff7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d5fe980_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001dd1d5ff880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d5ffe20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d5feac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d600140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d5fe8e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d600460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d5ff740_0, 0;
    %assign/vec4 v000001dd1d5ffec0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dd1d630d60;
T_22 ;
    %wait E_000001dd1d5992d0;
    %load/vec4 v000001dd1d61dd10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000001dd1d61bb50_0;
    %ix/getv 4, v000001dd1d61bf10_0;
    %store/vec4a v000001dd1d61bfb0, 4, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001dd1d630d60;
T_23 ;
    %delay 20004, 0;
    %vpi_call 26 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_000001dd1d630bd0;
    %jmp t_2;
    .scope S_000001dd1d630bd0;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001dd1d61d8b0_0, 0, 32;
T_23.0 ;
    %load/vec4 v000001dd1d61d8b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_23.1, 5;
    %ix/getv/s 4, v000001dd1d61d8b0_0;
    %load/vec4a v000001dd1d61bfb0, 4;
    %vpi_call 26 25 "$display", "addr = %d , Mem[addr] = %d", v000001dd1d61d8b0_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dd1d61d8b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dd1d61d8b0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_000001dd1d630d60;
t_2 %join;
    %end;
    .thread T_23;
    .scope S_000001dd1d6300e0;
T_24 ;
    %wait E_000001dd1d599510;
    %load/vec4 v000001dd1d61e030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v000001dd1d61c5f0_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v000001dd1d61d130_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v000001dd1d61c050_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001dd1d630590;
T_25 ;
    %wait E_000001dd1d5988d0;
    %load/vec4 v000001dd1d639f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001dd1d639da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d63a480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d639260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d639580_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001dd1d639bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d639300_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d63a200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d6393a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d639d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d639620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d638ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d639c60_0, 0;
    %assign/vec4 v000001dd1d6391c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001dd1d61ca50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000001dd1d61c410_0;
    %assign/vec4 v000001dd1d6391c0_0, 0;
    %load/vec4 v000001dd1d63a0c0_0;
    %assign/vec4 v000001dd1d639620_0, 0;
    %load/vec4 v000001dd1d61c4b0_0;
    %assign/vec4 v000001dd1d639d00_0, 0;
    %load/vec4 v000001dd1d639440_0;
    %assign/vec4 v000001dd1d6393a0_0, 0;
    %load/vec4 v000001dd1d639a80_0;
    %assign/vec4 v000001dd1d63a200_0, 0;
    %load/vec4 v000001dd1d6394e0_0;
    %assign/vec4 v000001dd1d639300_0, 0;
    %load/vec4 v000001dd1d6396c0_0;
    %assign/vec4 v000001dd1d639bc0_0, 0;
    %load/vec4 v000001dd1d639120_0;
    %assign/vec4 v000001dd1d639580_0, 0;
    %load/vec4 v000001dd1d639080_0;
    %assign/vec4 v000001dd1d639260_0, 0;
    %load/vec4 v000001dd1d639760_0;
    %assign/vec4 v000001dd1d63a480_0, 0;
    %load/vec4 v000001dd1d63a160_0;
    %assign/vec4 v000001dd1d639c60_0, 0;
    %load/vec4 v000001dd1d61d310_0;
    %assign/vec4 v000001dd1d638ea0_0, 0;
    %load/vec4 v000001dd1d6396c0_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %store/vec4 v000001dd1d639da0_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001dd1d639da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d63a480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d639260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd1d639580_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001dd1d639bc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d639300_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d63a200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dd1d6393a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d639d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d639620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d638ea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dd1d639c60_0, 0;
    %assign/vec4 v000001dd1d6391c0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001dd1d630ef0;
T_26 ;
    %wait E_000001dd1d5999d0;
    %load/vec4 v000001dd1d63a520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v000001dd1d639ee0_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v000001dd1d63a020_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v000001dd1d63a2a0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001dd1d5b1840;
T_27 ;
    %wait E_000001dd1d598ed0;
    %load/vec4 v000001dd1d63dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd1d638540_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001dd1d638540_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dd1d638540_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001dd1d581be0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd1d63e2b0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000001dd1d581be0;
T_29 ;
    %delay 1, 0;
    %load/vec4 v000001dd1d63d9f0_0;
    %inv;
    %assign/vec4 v000001dd1d63d9f0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_000001dd1d581be0;
T_30 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd1d63d9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd1d63e2b0_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd1d63e2b0_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %delay 1, 0;
    %load/vec4 v000001dd1d63d8b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 52 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "./PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./StallDetectionUnit.v";
    "./comparator.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
