Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 12 23:16:56 2020
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file ring_oscillator_set_wrap_clock_utilization_routed.rpt
| Design       : ring_oscillator_set_wrap
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X0Y0
9. Clock Region Cell Placement per Global Clock: Region X1Y1

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    0 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+--------------------------+-------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin               | Net               |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+--------------------------+-------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 2 |          28 |               0 |              |       | ref_clk_IBUF_BUFG_inst/O | ref_clk_IBUF_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+--------------------------+-------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+---------------------+--------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin          | Net          |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+---------------------+--------------+
| src0      | g0        | IBUF/O          | None       | IOB_X0Y28 | X0Y0         |           1 |               0 |                     |              | ref_clk_IBUF_inst/O | ref_clk_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+---------------------+--------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------------+---------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                           | Net                                                     |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------------+---------------------------------------------------------||
| 0        | FDCE/Q          | None       | SLICE_X110Y66/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[0].ro/TFF0/FDCE_inst/Q                   | RO_set/gen1[0].ro/TFF0/counts[0]_0[0]                   - Static -
| 1        | FDCE/Q          | None       | SLICE_X108Y66/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[0].ro/gen1[1].nolabel_line42/FDCE_inst/Q | RO_set/gen1[0].ro/gen1[1].nolabel_line42/counts[0]_0[0] - Static -
| 2        | FDCE/Q          | None       | SLICE_X108Y67/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[0].ro/gen1[2].nolabel_line42/FDCE_inst/Q | RO_set/gen1[0].ro/gen1[2].nolabel_line42/counts[0]_0[0] - Static -
| 3        | FDCE/Q          | None       | SLICE_X107Y67/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[0].ro/gen1[3].nolabel_line42/FDCE_inst/Q | RO_set/gen1[0].ro/gen1[3].nolabel_line42/counts[0]_0[0] - Static -
| 4        | FDCE/Q          | None       | SLICE_X107Y68/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[0].ro/gen1[4].nolabel_line42/FDCE_inst/Q | RO_set/gen1[0].ro/gen1[4].nolabel_line42/counts[0]_0[0] - Static -
| 5        | FDCE/Q          | None       | SLICE_X111Y68/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[0].ro/gen1[5].nolabel_line42/FDCE_inst/Q | RO_set/gen1[0].ro/gen1[5].nolabel_line42/counts[0]_0[0] - Static -
| 6        | FDCE/Q          | None       | SLICE_X108Y68/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[0].ro/gen1[6].nolabel_line42/FDCE_inst/Q | RO_set/gen1[0].ro/gen1[6].nolabel_line42/counts[0]_0[0] - Static -
| 7        | FDCE/Q          | None       | SLICE_X110Y65/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[1].ro/TFF0/FDCE_inst/Q                   | RO_set/gen1[1].ro/TFF0/counts[1]_1[0]                   - Static -
| 8        | FDCE/Q          | None       | SLICE_X111Y65/AFF | X1Y1         |           1 |               5 |              |       | RO_set/gen1[1].ro/gen1[1].nolabel_line42/FDCE_inst/Q | RO_set/gen1[1].ro/gen1[1].nolabel_line42/counts[1]_1[0] - Static -
| 9        | FDCE/Q          | None       | SLICE_X111Y66/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[1].ro/gen1[2].nolabel_line42/FDCE_inst/Q | RO_set/gen1[1].ro/gen1[2].nolabel_line42/counts[1]_1[0] - Static -
| 10       | FDCE/Q          | None       | SLICE_X112Y66/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[1].ro/gen1[3].nolabel_line42/FDCE_inst/Q | RO_set/gen1[1].ro/gen1[3].nolabel_line42/counts[1]_1[0] - Static -
| 11       | FDCE/Q          | None       | SLICE_X112Y68/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[1].ro/gen1[4].nolabel_line42/FDCE_inst/Q | RO_set/gen1[1].ro/gen1[4].nolabel_line42/counts[1]_1[0] - Static -
| 12       | FDCE/Q          | None       | SLICE_X109Y69/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[1].ro/gen1[5].nolabel_line42/FDCE_inst/Q | RO_set/gen1[1].ro/gen1[5].nolabel_line42/counts[1]_1[0] - Static -
| 13       | FDCE/Q          | None       | SLICE_X111Y69/AFF | X1Y1         |           1 |               5 |              |       | RO_set/gen1[1].ro/gen1[6].nolabel_line42/FDCE_inst/Q | RO_set/gen1[1].ro/gen1[6].nolabel_line42/FDCE_inst_0    - Static -
| 14       | FDCE/Q          | None       | SLICE_X110Y64/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[2].ro/TFF0/FDCE_inst/Q                   | RO_set/gen1[2].ro/TFF0/counts[2]_2[0]                   - Static -
| 15       | FDCE/Q          | None       | SLICE_X111Y64/AFF | X1Y1         |           1 |               5 |              |       | RO_set/gen1[2].ro/gen1[1].nolabel_line42/FDCE_inst/Q | RO_set/gen1[2].ro/gen1[1].nolabel_line42/FDCE_inst_0    - Static -
| 16       | FDCE/Q          | None       | SLICE_X112Y65/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[2].ro/gen1[2].nolabel_line42/FDCE_inst/Q | RO_set/gen1[2].ro/gen1[2].nolabel_line42/FDCE_inst_0[0] - Static -
| 17       | FDCE/Q          | None       | SLICE_X113Y66/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[2].ro/gen1[3].nolabel_line42/FDCE_inst/Q | RO_set/gen1[2].ro/gen1[3].nolabel_line42/FDCE_inst_0[0] - Static -
| 18       | FDCE/Q          | None       | SLICE_X113Y69/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[2].ro/gen1[4].nolabel_line42/FDCE_inst/Q | RO_set/gen1[2].ro/gen1[4].nolabel_line42/FDCE_inst_0[0] - Static -
| 19       | FDCE/Q          | None       | SLICE_X113Y70/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[2].ro/gen1[5].nolabel_line42/FDCE_inst/Q | RO_set/gen1[2].ro/gen1[5].nolabel_line42/FDCE_inst_0[0] - Static -
| 20       | FDCE/Q          | None       | SLICE_X112Y70/AFF | X1Y1         |           1 |               5 |              |       | RO_set/gen1[2].ro/gen1[6].nolabel_line42/FDCE_inst/Q | RO_set/gen1[2].ro/gen1[6].nolabel_line42/FDCE_inst_0[0] - Static -
| 21       | FDCE/Q          | None       | SLICE_X109Y66/AFF | X1Y1         |           1 |               3 |              |       | RO_set/gen1[3].ro/TFF0/FDCE_inst/Q                   | RO_set/gen1[3].ro/TFF0/FDCE_inst_0[0]                   - Static -
| 22       | FDCE/Q          | None       | SLICE_X109Y67/AFF | X1Y1         |           1 |               5 |              |       | RO_set/gen1[3].ro/gen1[1].nolabel_line42/FDCE_inst/Q | RO_set/gen1[3].ro/gen1[1].nolabel_line42/FDCE_inst_0    - Static -
| 23       | FDCE/Q          | None       | SLICE_X112Y67/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[3].ro/gen1[2].nolabel_line42/FDCE_inst/Q | RO_set/gen1[3].ro/gen1[2].nolabel_line42/counts[3]_3[0] - Static -
| 24       | FDCE/Q          | None       | SLICE_X113Y67/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[3].ro/gen1[3].nolabel_line42/FDCE_inst/Q | RO_set/gen1[3].ro/gen1[3].nolabel_line42/counts[3]_3[0] - Static -
| 25       | FDCE/Q          | None       | SLICE_X111Y67/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[3].ro/gen1[4].nolabel_line42/FDCE_inst/Q | RO_set/gen1[3].ro/gen1[4].nolabel_line42/counts[3]_3[0] - Static -
| 26       | FDCE/Q          | None       | SLICE_X109Y68/AFF | X1Y1         |           1 |               4 |              |       | RO_set/gen1[3].ro/gen1[5].nolabel_line42/FDCE_inst/Q | RO_set/gen1[3].ro/gen1[5].nolabel_line42/counts[3]_3[0] - Static -
| 27       | FDCE/Q          | None       | SLICE_X113Y68/AFF | X1Y1         |           1 |               5 |              |       | RO_set/gen1[3].ro/gen1[6].nolabel_line42/FDCE_inst/Q | RO_set/gen1[3].ro/gen1[6].nolabel_line42/FDCE_inst_0    - Static -
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+------------------------------------------------------+---------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   17 |  2500 |   17 |  1000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3200 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   39 |  2600 |   23 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  1 |
| Y0 |  1 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net               |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------+
| g0        | BUFG/O          | n/a               |       |             |               |          28 |        0 |              0 |        0 | ref_clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-----+
|    | X0  | X1  |
+----+-----+-----+
| Y2 |   0 |   0 |
| Y1 |   0 |  11 |
| Y0 |  17 |   0 |
+----+-----+-----+


8. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
| g0        | n/a   | BUFG/O          | None       |          17 |               0 | 17 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ref_clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Clock Region Cell Placement per Global Clock: Region X1Y1
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
| g0        | n/a   | BUFG/O          | None       |          11 |               0 | 11 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ref_clk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells ref_clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y28 [get_ports ref_clk]

# Clock net "ref_clk_IBUF_BUFG" driven by instance "ref_clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_ref_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_ref_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ref_clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_ref_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
