-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.3
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity comparateur is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    e1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    e1_empty_n : IN STD_LOGIC;
    e1_read : OUT STD_LOGIC;
    e2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    e2_empty_n : IN STD_LOGIC;
    e2_read : OUT STD_LOGIC;
    s_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_full_n : IN STD_LOGIC;
    s_write : OUT STD_LOGIC );
end;


architecture behav of comparateur is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "comparateur,hls_ip_2017_3,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.074500,HLS_SYN_LAT=7,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=581,HLS_SYN_LUT=1196}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal grp_comparateur_do_comp_fu_74_comparateur_in1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_comparateur_do_comp_fu_74_comparateur_in1_ap_vld : STD_LOGIC;
    signal grp_comparateur_do_comp_fu_74_comparateur_seuil : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_comparateur_do_comp_fu_74_comparateur_seuil_ap_vld : STD_LOGIC;
    signal grp_comparateur_do_comp_fu_74_comparateur_result : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_comparateur_do_comp_fu_74_comparateur_result_ap_vld : STD_LOGIC;
    signal grp_comparateur_do_comp_fu_74_e1_read : STD_LOGIC;
    signal grp_comparateur_do_comp_fu_74_e2_read : STD_LOGIC;
    signal grp_comparateur_do_comp_fu_74_s_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_comparateur_do_comp_fu_74_s_write : STD_LOGIC;

    component comparateur_do_comp IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        comparateur_in1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        comparateur_in1_ap_vld : OUT STD_LOGIC;
        comparateur_seuil : OUT STD_LOGIC_VECTOR (31 downto 0);
        comparateur_seuil_ap_vld : OUT STD_LOGIC;
        comparateur_result : OUT STD_LOGIC_VECTOR (31 downto 0);
        comparateur_result_ap_vld : OUT STD_LOGIC;
        e1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        e1_empty_n : IN STD_LOGIC;
        e1_read : OUT STD_LOGIC;
        e2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        e2_empty_n : IN STD_LOGIC;
        e2_read : OUT STD_LOGIC;
        s_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_full_n : IN STD_LOGIC;
        s_write : OUT STD_LOGIC );
    end component;



begin
    grp_comparateur_do_comp_fu_74 : component comparateur_do_comp
    port map (
        ap_clk => clk,
        ap_rst => reset,
        comparateur_in1 => grp_comparateur_do_comp_fu_74_comparateur_in1,
        comparateur_in1_ap_vld => grp_comparateur_do_comp_fu_74_comparateur_in1_ap_vld,
        comparateur_seuil => grp_comparateur_do_comp_fu_74_comparateur_seuil,
        comparateur_seuil_ap_vld => grp_comparateur_do_comp_fu_74_comparateur_seuil_ap_vld,
        comparateur_result => grp_comparateur_do_comp_fu_74_comparateur_result,
        comparateur_result_ap_vld => grp_comparateur_do_comp_fu_74_comparateur_result_ap_vld,
        e1_dout => e1_dout,
        e1_empty_n => e1_empty_n,
        e1_read => grp_comparateur_do_comp_fu_74_e1_read,
        e2_dout => e2_dout,
        e2_empty_n => e2_empty_n,
        e2_read => grp_comparateur_do_comp_fu_74_e2_read,
        s_din => grp_comparateur_do_comp_fu_74_s_din,
        s_full_n => s_full_n,
        s_write => grp_comparateur_do_comp_fu_74_s_write);




    e1_read <= grp_comparateur_do_comp_fu_74_e1_read;
    e2_read <= grp_comparateur_do_comp_fu_74_e2_read;
    s_din <= grp_comparateur_do_comp_fu_74_s_din;
    s_write <= grp_comparateur_do_comp_fu_74_s_write;
end behav;
