$date
	Sat Oct 22 23:11:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#613878
b100 &
b100 %
1$
b100 !
1"
#613879
0"
#613882
b10 &
b10 %
#613886
b1 &
1#
b1 %
#613890
b0 &
b0 %
0#
0$
#1630799
b1110 !
1"
#1630802
b1110 &
b1110 %
1$
#1630803
0"
#1630806
b111 &
b111 %
#1630810
b10110 &
b10110 %
#1630814
b1011 &
b1011 %
#1630818
b100010 &
b100010 %
#1630822
b10001 &
b10001 %
#1630826
b110100 &
b110100 %
#1630830
b11010 &
b11010 %
#1630834
b1101 &
b1101 %
#1630838
b101000 &
b101000 %
#1630842
b10100 &
b10100 %
#1630846
b1010 &
b1010 %
#1630850
b101 &
b101 %
#1630854
b10000 &
b10000 %
#1630858
b1000 &
b1000 %
#1630862
b100 &
b100 %
#1630866
b10 &
b10 %
#1630870
b1 &
1#
b1 %
#1630874
b0 &
b0 %
0#
0$
#2624533
b10101 !
1"
#2624534
b10101 &
b10101 %
1$
#2624535
0"
#2624538
b1000000 &
b1000000 %
#2624542
b100000 &
b100000 %
#2624546
b10000 &
b10000 %
#2624550
b1000 &
b1000 %
#2624554
b100 &
b100 %
#2624558
b10 &
b10 %
#2624562
b1 &
b1 %
1#
#2624566
b0 &
0#
b0 %
0$
#4500012
