Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 12 05:01:57 2020
| Host         : DESKTOP-CPNB0CK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.778    -1332.803                   1307                10138        0.060        0.000                      0                10138        3.500        0.000                       0                  4751  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.539     -271.047                    796                 8248        0.060        0.000                      0                 8248        3.750        0.000                       0                  4581  
sys_clk_pin         4.186        0.000                      0                  202        0.166        0.000                      0                  202        3.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk_fpga_0         -1.580      -15.562                     43                   86        0.082        0.000                      0                   86  
clk_fpga_0    sys_clk_pin        -3.778    -1046.194                    468                  468        0.431        0.000                      0                  468  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.369        0.000                      0                 1389        1.294        0.000                      0                 1389  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          796  Failing Endpoints,  Worst Slack       -1.539ns,  Total Violation     -271.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 2.890ns (25.540%)  route 8.425ns (74.460%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          1.046    13.833    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.957 r  design_1_i/mux_2_8bits_0/inst/mout[4]_INST_0/O
                         net (fo=1, routed)           0.161    14.117    design_1_i/reg_pc_0/inst/pc_in[4]
    SLICE_X46Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.241 r  design_1_i/reg_pc_0/inst/pc_out[4]_i_1/O
                         net (fo=1, routed)           0.000    14.241    design_1_i/reg_pc_0/inst/pc_out[4]_i_1_n_0
    SLICE_X46Y67         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.470    12.649    design_1_i/reg_pc_0/inst/clk
    SLICE_X46Y67         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[4]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X46Y67         FDPE (Setup_fdpe_C_D)        0.079    12.703    design_1_i/reg_pc_0/inst/pc_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.890ns (25.699%)  route 8.355ns (74.301%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          0.988    13.775    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.899 r  design_1_i/mux_2_8bits_0/inst/mout[6]_INST_0/O
                         net (fo=1, routed)           0.149    14.047    design_1_i/reg_pc_0/inst/pc_in[6]
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.171 r  design_1_i/reg_pc_0/inst/pc_out[6]_i_1/O
                         net (fo=1, routed)           0.000    14.171    design_1_i/reg_pc_0/inst/pc_out[6]_i_1_n_0
    SLICE_X43Y66         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.472    12.651    design_1_i/reg_pc_0/inst/clk
    SLICE_X43Y66         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[6]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X43Y66         FDPE (Setup_fdpe_C_D)        0.031    12.657    design_1_i/reg_pc_0/inst/pc_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.508ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 2.890ns (25.714%)  route 8.349ns (74.286%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          0.979    13.766    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.890 r  design_1_i/mux_2_8bits_0/inst/mout[7]_INST_0/O
                         net (fo=1, routed)           0.151    14.041    design_1_i/reg_pc_0/inst/pc_in[7]
    SLICE_X41Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  design_1_i/reg_pc_0/inst/pc_out[7]_i_2/O
                         net (fo=1, routed)           0.000    14.165    design_1_i/reg_pc_0/inst/pc_out[7]_i_2_n_0
    SLICE_X41Y66         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.472    12.651    design_1_i/reg_pc_0/inst/clk
    SLICE_X41Y66         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[7]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X41Y66         FDPE (Setup_fdpe_C_D)        0.031    12.657    design_1_i/reg_pc_0/inst/pc_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                 -1.508    

Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.224ns  (logic 2.890ns (25.749%)  route 8.334ns (74.251%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          0.793    13.579    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X49Y66         LUT3 (Prop_lut3_I2_O)        0.124    13.703 r  design_1_i/mux_2_8bits_0/inst/mout[1]_INST_0/O
                         net (fo=1, routed)           0.322    14.026    design_1_i/reg_pc_0/inst/pc_in[1]
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.150 r  design_1_i/reg_pc_0/inst/pc_out[1]_i_1/O
                         net (fo=1, routed)           0.000    14.150    design_1_i/reg_pc_0/inst/pc_out[1]_i_1_n_0
    SLICE_X47Y67         FDCE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.470    12.649    design_1_i/reg_pc_0/inst/clk
    SLICE_X47Y67         FDCE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[1]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X47Y67         FDCE (Setup_fdce_C_D)        0.029    12.653    design_1_i/reg_pc_0/inst/pc_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.482ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 2.890ns (25.678%)  route 8.365ns (74.322%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          0.832    13.618    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.742 r  design_1_i/mux_2_8bits_0/inst/mout[5]_INST_0/O
                         net (fo=1, routed)           0.315    14.057    design_1_i/reg_pc_0/inst/pc_in[5]
    SLICE_X46Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.181 r  design_1_i/reg_pc_0/inst/pc_out[5]_i_1/O
                         net (fo=1, routed)           0.000    14.181    design_1_i/reg_pc_0/inst/pc_out[5]_i_1_n_0
    SLICE_X46Y68         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.468    12.647    design_1_i/reg_pc_0/inst/clk
    SLICE_X46Y68         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[5]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X46Y68         FDPE (Setup_fdpe_C_D)        0.077    12.699    design_1_i/reg_pc_0/inst/pc_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                 -1.482    

Slack (VIOLATED) :        -1.416ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.143ns  (logic 2.890ns (25.935%)  route 8.253ns (74.065%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          0.884    13.670    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X49Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.794 r  design_1_i/mux_2_8bits_0/inst/mout[3]_INST_0/O
                         net (fo=1, routed)           0.151    13.945    design_1_i/reg_pc_0/inst/pc_in[3]
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.069 r  design_1_i/reg_pc_0/inst/pc_out[3]_i_1/O
                         net (fo=1, routed)           0.000    14.069    design_1_i/reg_pc_0/inst/pc_out[3]_i_1_n_0
    SLICE_X49Y67         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.469    12.648    design_1_i/reg_pc_0/inst/clk
    SLICE_X49Y67         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[3]/C
                         clock pessimism              0.129    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X49Y67         FDPE (Setup_fdpe_C_D)        0.031    12.654    design_1_i/reg_pc_0/inst/pc_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                 -1.416    

Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 2.890ns (25.951%)  route 8.246ns (74.049%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          0.877    13.663    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.124    13.787 r  design_1_i/mux_2_8bits_0/inst/mout[0]_INST_0/O
                         net (fo=1, routed)           0.151    13.938    design_1_i/reg_pc_0/inst/pc_in[0]
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.062 r  design_1_i/reg_pc_0/inst/pc_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.062    design_1_i/reg_pc_0/inst/pc_out[0]_i_1_n_0
    SLICE_X47Y67         FDCE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.470    12.649    design_1_i/reg_pc_0/inst/clk
    SLICE_X47Y67         FDCE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[0]/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X47Y67         FDCE (Setup_fdce_C_D)        0.031    12.655    design_1_i/reg_pc_0/inst/pc_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.386ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_Control_D_0/inst/inst_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.114ns  (logic 2.766ns (24.888%)  route 8.348ns (75.112%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 f  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          1.130    13.916    design_1_i/reg_Control_D_0/inst/jump_reset
    SLICE_X48Y67         LUT3 (Prop_lut3_I1_O)        0.124    14.040 r  design_1_i/reg_Control_D_0/inst/inst[21]_i_1/O
                         net (fo=1, routed)           0.000    14.040    design_1_i/reg_Control_D_0/inst/p_0_in[21]
    SLICE_X48Y67         FDCE                                         r  design_1_i/reg_Control_D_0/inst/inst_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.469    12.648    design_1_i/reg_Control_D_0/inst/clk
    SLICE_X48Y67         FDCE                                         r  design_1_i/reg_Control_D_0/inst/inst_reg[21]/C
                         clock pessimism              0.129    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X48Y67         FDCE (Setup_fdce_C_D)        0.031    12.654    design_1_i/reg_Control_D_0/inst/inst_reg[21]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 -1.386    

Slack (VIOLATED) :        -1.368ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_Control_D_0/inst/inst_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 2.792ns (25.063%)  route 8.348ns (74.937%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 f  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 f  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          1.130    13.916    design_1_i/reg_Control_D_0/inst/jump_reset
    SLICE_X48Y67         LUT3 (Prop_lut3_I1_O)        0.150    14.066 r  design_1_i/reg_Control_D_0/inst/inst[20]_i_1/O
                         net (fo=1, routed)           0.000    14.066    design_1_i/reg_Control_D_0/inst/p_0_in[20]
    SLICE_X48Y67         FDCE                                         r  design_1_i/reg_Control_D_0/inst/inst_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.469    12.648    design_1_i/reg_Control_D_0/inst/clk
    SLICE_X48Y67         FDCE                                         r  design_1_i/reg_Control_D_0/inst/inst_reg[20]/C
                         clock pessimism              0.129    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X48Y67         FDCE (Setup_fdce_C_D)        0.075    12.698    design_1_i/reg_Control_D_0/inst/inst_reg[20]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                 -1.368    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_pc_0/inst/pc_out_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.122ns  (logic 2.890ns (25.984%)  route 8.232ns (74.016%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.632     2.926    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y65         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.478     3.404 r  design_1_i/reg_Control_E_0/inst/inst_out_reg[15]/Q
                         net (fo=2, routed)           1.097     4.501    design_1_i/reg_Control_E_0/inst/inst_out[15]
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.301     4.802 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.560     5.362    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_2_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124     5.486 f  design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.625     6.112    design_1_i/reg_Control_E_0/inst/j1_select[0]_INST_0_i_1_n_0
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.124     6.236 r  design_1_i/reg_Control_E_0/inst/A_select[0]_INST_0/O
                         net (fo=32, routed)          1.025     7.261    design_1_i/mux_4_0/inst/ms[0]
    SLICE_X52Y61         LUT5 (Prop_lut5_I2_O)        0.124     7.385 r  design_1_i/mux_4_0/inst/mout[8]_INST_0/O
                         net (fo=21, routed)          0.989     8.374    design_1_i/ALU_0/inst/A[8]
    SLICE_X54Y61         LUT4 (Prop_lut4_I1_O)        0.124     8.498 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     8.498    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_122_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.011 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000     9.011    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_79_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.128 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_41_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.245 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28/CO[3]
                         net (fo=3, routed)           1.337    10.582    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_28_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.395    11.101    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_18_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    11.225 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.817    12.042    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_11_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.159    12.325    design_1_i/ALU_0/inst/alu_out[0]_INST_0_i_4_n_0
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.449 r  design_1_i/ALU_0/inst/alu_out[0]_INST_0/O
                         net (fo=21, routed)          0.214    12.662    design_1_i/nop_0/inst/B_cond
    SLICE_X52Y59         LUT4 (Prop_lut4_I0_O)        0.124    12.786 r  design_1_i/nop_0/inst/jump_reset_INST_0/O
                         net (fo=82, routed)          0.853    13.639    design_1_i/mux_2_8bits_0/inst/ms
    SLICE_X46Y68         LUT3 (Prop_lut3_I2_O)        0.124    13.763 r  design_1_i/mux_2_8bits_0/inst/mout[2]_INST_0/O
                         net (fo=1, routed)           0.161    13.924    design_1_i/reg_pc_0/inst/pc_in[2]
    SLICE_X46Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.048 r  design_1_i/reg_pc_0/inst/pc_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.048    design_1_i/reg_pc_0/inst/pc_out[2]_i_1_n_0
    SLICE_X46Y68         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.468    12.647    design_1_i/reg_pc_0/inst/clk
    SLICE_X46Y68         FDPE                                         r  design_1_i/reg_pc_0/inst/pc_out_reg[2]/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X46Y68         FDPE (Setup_fdpe_C_D)        0.079    12.701    design_1_i/reg_pc_0/inst/pc_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                 -1.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/reg_Control_D_0/inst/inst_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_Control_E_0/inst/inst_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.119%)  route 0.184ns (44.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.553     0.889    design_1_i/reg_Control_D_0/inst/clk
    SLICE_X47Y62         FDCE                                         r  design_1_i/reg_Control_D_0/inst/inst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.128     1.017 r  design_1_i/reg_Control_D_0/inst/inst_reg[10]/Q
                         net (fo=2, routed)           0.184     1.201    design_1_i/reg_Control_E_0/inst/inst_in[10]
    SLICE_X51Y62         LUT3 (Prop_lut3_I0_O)        0.098     1.299 r  design_1_i/reg_Control_E_0/inst/inst_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/reg_Control_E_0/inst/p_0_in[10]
    SLICE_X51Y62         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.816     1.182    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X51Y62         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[10]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDCE (Hold_fdce_C_D)         0.092     1.239    design_1_i/reg_Control_E_0/inst/inst_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/reg_Control_D_0/inst/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_Control_E_0/inst/pc_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.556%)  route 0.241ns (56.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.551     0.887    design_1_i/reg_Control_D_0/inst/clk
    SLICE_X48Y63         FDCE                                         r  design_1_i/reg_Control_D_0/inst/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  design_1_i/reg_Control_D_0/inst/pc_reg[4]/Q
                         net (fo=1, routed)           0.241     1.269    design_1_i/reg_Control_E_0/inst/pc_in[4]
    SLICE_X51Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.314 r  design_1_i/reg_Control_E_0/inst/pc_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/reg_Control_E_0/inst/pc_out[4]_i_1_n_0
    SLICE_X51Y59         FDCE                                         r  design_1_i/reg_Control_E_0/inst/pc_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.819     1.185    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X51Y59         FDCE                                         r  design_1_i/reg_Control_E_0/inst/pc_out_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDCE (Hold_fdce_C_D)         0.091     1.241    design_1_i/reg_Control_E_0/inst/pc_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.694%)  route 0.366ns (66.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.366     1.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]_0[1]
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.446 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X32Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X32Y106        FDRE (Hold_fdre_C_D)         0.120     1.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.839%)  route 0.119ns (48.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.119     1.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/reg_Control_D_0/inst/inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_Control_E_0/inst/inst_out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.226ns (48.180%)  route 0.243ns (51.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.551     0.887    design_1_i/reg_Control_D_0/inst/clk
    SLICE_X48Y64         FDCE                                         r  design_1_i/reg_Control_D_0/inst/inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.128     1.015 r  design_1_i/reg_Control_D_0/inst/inst_reg[22]/Q
                         net (fo=134, routed)         0.243     1.258    design_1_i/reg_Control_E_0/inst/inst_in[22]
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.098     1.356 r  design_1_i/reg_Control_E_0/inst/inst_out[22]_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/reg_Control_E_0/inst/p_0_in[22]
    SLICE_X50Y64         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.815     1.181    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y64         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[22]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         FDCE (Hold_fdce_C_D)         0.121     1.267    design_1_i/reg_Control_E_0/inst/inst_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/reg_Control_D_0/inst/inst_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_Control_E_0/inst/inst_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.230ns (47.827%)  route 0.251ns (52.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.552     0.888    design_1_i/reg_Control_D_0/inst/clk
    SLICE_X49Y62         FDCE                                         r  design_1_i/reg_Control_D_0/inst/inst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.128     1.016 r  design_1_i/reg_Control_D_0/inst/inst_reg[3]/Q
                         net (fo=39, routed)          0.251     1.267    design_1_i/reg_Control_E_0/inst/inst_in[3]
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.102     1.369 r  design_1_i/reg_Control_E_0/inst/inst_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/reg_Control_E_0/inst/p_0_in[3]
    SLICE_X50Y63         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.815     1.181    design_1_i/reg_Control_E_0/inst/clk
    SLICE_X50Y63         FDCE                                         r  design_1_i/reg_Control_E_0/inst/inst_out_reg[3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y63         FDCE (Hold_fdce_C_D)         0.131     1.277    design_1_i/reg_Control_E_0/inst/inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.812%)  route 0.276ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.546     0.882    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=289, routed)         0.276     1.299    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/A1
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.812     1.178    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/WCLK
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.HIGH/CLK
                         clock pessimism             -0.281     0.897    
    SLICE_X34Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.206    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.812%)  route 0.276ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.546     0.882    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=289, routed)         0.276     1.299    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/A1
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.812     1.178    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/WCLK
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.LOW/CLK
                         clock pessimism             -0.281     0.897    
    SLICE_X34Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.206    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.812%)  route 0.276ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.546     0.882    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=289, routed)         0.276     1.299    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/A1
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.812     1.178    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/WCLK
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.HIGH/CLK
                         clock pessimism             -0.281     0.897    
    SLICE_X34Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.206    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.812%)  route 0.276ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.546     0.882    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y73         FDRE                                         r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=289, routed)         0.276     1.299    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/A1
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.812     1.178    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/WCLK
    SLICE_X34Y72         RAMD64E                                      r  design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.LOW/CLK
                         clock pessimism             -0.281     0.897    
    SLICE_X34Y72         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.206    design_1_i/mem_inst_0/inst/mem_reg_128_255_2_2/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X81Y38    design_1_i/mem_data_0/inst/mem_reg[242][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X104Y29   design_1_i/mem_data_0/inst/mem_reg[242][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X73Y38    design_1_i/mem_data_0/inst/mem_reg[242][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X90Y40    design_1_i/mem_data_0/inst/mem_reg[242][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y32    design_1_i/mem_data_0/inst/mem_reg[242][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y30    design_1_i/mem_data_0/inst/mem_reg[242][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X75Y42    design_1_i/mem_data_0/inst/mem_reg[243][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X100Y29   design_1_i/mem_data_0/inst/mem_reg[243][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X90Y36    design_1_i/mem_data_0/inst/mem_reg[243][2]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    design_1_i/mem_inst_0/inst/mem_reg_0_127_4_4/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    design_1_i/mem_inst_0/inst/mem_reg_0_127_4_4/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    design_1_i/mem_inst_0/inst/mem_reg_0_127_4_4/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y71    design_1_i/mem_inst_0/inst/mem_reg_0_127_4_4/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/mem_inst_0/inst/mem_reg_0_127_7_7/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/mem_inst_0/inst/mem_reg_0_127_7_7/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/mem_inst_0/inst/mem_reg_0_127_7_7/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y68    design_1_i/mem_inst_0/inst/mem_reg_0_127_7_7/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/mem_inst_0/inst/mem_reg_128_255_4_4/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y71    design_1_i/mem_inst_0/inst/mem_reg_128_255_4_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/mem_inst_0/inst/mem_reg_r4_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/mem_inst_0/inst/mem_reg_r4_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/mem_inst_0/inst/mem_reg_r4_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y65    design_1_i/mem_inst_0/inst/mem_reg_r4_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y73    design_1_i/mem_inst_0/inst/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y73    design_1_i/mem_inst_0/inst/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y73    design_1_i/mem_inst_0/inst/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y73    design_1_i/mem_inst_0/inst/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y73    design_1_i/mem_inst_0/inst/mem_reg_0_127_5_5/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y73    design_1_i/mem_inst_0/inst/mem_reg_0_127_5_5/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.704ns (20.051%)  route 2.807ns (79.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994     4.754    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.878 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331     5.209    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521     9.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                         clock pessimism              0.114     9.635    
                         clock uncertainty           -0.035     9.600    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.395    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.704ns (20.507%)  route 2.729ns (79.493%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.752     4.512    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.636 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.495     5.131    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.522     9.522    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.114     9.636    
                         clock uncertainty           -0.035     9.601    
    SLICE_X26Y98         FDRE (Setup_fdre_C_CE)      -0.169     9.432    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.432    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.704ns (20.507%)  route 2.729ns (79.493%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 9.522 - 8.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     1.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=7, routed)           1.482     3.636    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_AWREADY
    SLICE_X28Y91         LUT4 (Prop_lut4_I1_O)        0.124     3.760 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.752     4.512    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.124     4.636 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.495     5.131    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.522     9.522    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.114     9.636    
                         clock uncertainty           -0.035     9.601    
    SLICE_X26Y98         FDRE (Setup_fdre_C_CE)      -0.169     9.432    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.432    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  4.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.017%)  route 0.109ns (36.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.573    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=1, routed)           0.109     0.823    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[9]
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.045     0.868 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.868    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X29Y95         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.092     0.702    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.573    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.164     0.737 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=1, routed)           0.120     0.857    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3[0]
    SLICE_X28Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.902 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.902    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X28Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.092     0.702    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.376%)  route 0.144ns (43.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.573    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[27]/Q
                         net (fo=1, routed)           0.144     0.858    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3[27]
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.903    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X29Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.092     0.702    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.645%)  route 0.109ns (34.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.572     0.572    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=1, routed)           0.109     0.845    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X27Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.890 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.890    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.842     0.842    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.257     0.585    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.092     0.677    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.567%)  route 0.161ns (46.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.572     0.572    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=1, routed)           0.161     0.874    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[18]
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.919 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.919    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X29Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X29Y93         FDRE (Hold_fdre_C_D)         0.092     0.702    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.031%)  route 0.105ns (29.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.576     0.576    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.148     0.724 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=6, routed)           0.105     0.829    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/S_AXI_ARREADY
    SLICE_X30Y96         LUT4 (Prop_lut4_I2_O)        0.098     0.927 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.927    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.268     0.576    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.121     0.697    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.131%)  route 0.116ns (33.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.572     0.572    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.128     0.700 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=1, routed)           0.116     0.815    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[21]
    SLICE_X27Y92         LUT6 (Prop_lut6_I0_O)        0.098     0.913 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.913    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.842     0.842    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.254     0.588    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.092     0.680    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.936%)  route 0.302ns (59.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.656     0.656    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     0.820 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=1, routed)           0.302     1.122    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3[15]
    SLICE_X28Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.167 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.167    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X28Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.091     0.930    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.572     0.572    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.135     0.871    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[17]
    SLICE_X27Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.842     0.842    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.257     0.585    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.092     0.677    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.520%)  route 0.197ns (51.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.572     0.572    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=1, routed)           0.197     0.910    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[16]
    SLICE_X29Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.955    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X29Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X29Y93         FDRE (Hold_fdre_C_D)         0.092     0.702    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/start_signal_0/inst/s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X29Y97  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y94  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y94  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y91  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X28Y93  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y92  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/aw_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y91  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y93  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y92  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y93  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y92  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y96  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y94  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y94  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_fpga_0

Setup :           43  Failing Endpoints,  Worst Slack       -1.580ns,  Total Violation      -15.562ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.610ns  (logic 1.251ns (27.134%)  route 3.359ns (72.866%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.699     9.699    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478    10.177 f  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=6, routed)           1.986    12.163    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[2]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.295    12.458 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2/O
                         net (fo=3, routed)           0.692    13.150    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.150    13.300 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           0.681    13.981    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.328    14.309 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000    14.309    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.526    12.705    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism              0.149    12.854    
                         clock uncertainty           -0.154    12.700    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)        0.029    12.729    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.508ns  (logic 1.251ns (27.752%)  route 3.257ns (72.248%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.699     9.699    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.478    10.177 f  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=6, routed)           1.986    12.163    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_arready[2]
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.295    12.458 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2/O
                         net (fo=3, routed)           0.692    13.150    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.150    13.300 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           0.578    13.879    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0
    SLICE_X27Y90         LUT6 (Prop_lut6_I1_O)        0.328    14.207 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    14.207    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.519    12.698    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.114    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.031    12.689    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -0.992ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        4.026ns  (logic 0.726ns (18.033%)  route 3.300ns (81.967%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.699     9.699    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.456    10.155 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           2.493    12.648    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[65]
    SLICE_X33Y87         LUT5 (Prop_lut5_I1_O)        0.124    12.772 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           0.807    13.579    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X34Y87         LUT3 (Prop_lut3_I0_O)        0.146    13.725 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000    13.725    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X34Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.476    12.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.114    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X34Y87         FDRE (Setup_fdre_C_D)        0.118    12.733    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                 -0.992    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.624ns  (logic 0.730ns (20.141%)  route 2.894ns (79.859%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 9.694 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.694     9.694    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456    10.150 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           1.348    11.498    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[77]
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.622 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1/O
                         net (fo=2, routed)           0.920    12.542    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1_n_0
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.150    12.692 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.626    13.318    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X38Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.114    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)       -0.235    12.381    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.893ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.902ns  (logic 0.890ns (22.808%)  route 3.012ns (77.192%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.699     9.699    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    10.217 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.860    11.077    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X30Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.201 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.543    11.744    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X30Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.868 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.690    12.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.682 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.919    13.601    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.700    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.014    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)       -0.031    12.708    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                 -0.893    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.832ns  (logic 1.014ns (26.462%)  route 2.818ns (73.538%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.699     9.699    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    10.217 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.860    11.077    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X30Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.201 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.543    11.744    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X30Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.868 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.690    12.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.682 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.725    13.407    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y100        LUT6 (Prop_lut6_I4_O)        0.124    13.531 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.531    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.700    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.014    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.029    12.768    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.341ns  (logic 0.698ns (20.890%)  route 2.643ns (79.110%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 9.698 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     9.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.456    10.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           1.586    11.740    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[70]
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.864 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           0.722    12.587    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I0_O)        0.118    12.705 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.335    13.039    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X36Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.114    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)       -0.230    12.386    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -13.039    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.690ns  (logic 1.014ns (27.481%)  route 2.676ns (72.519%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.699     9.699    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDRE (Prop_fdre_C_Q)         0.518    10.217 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.860    11.077    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[2]
    SLICE_X30Y96         LUT6 (Prop_lut6_I0_O)        0.124    11.201 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.543    11.744    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X30Y97         LUT5 (Prop_lut5_I1_O)        0.124    11.868 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.690    12.558    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.682 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.583    13.265    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X31Y100        LUT4 (Prop_lut4_I2_O)        0.124    13.389 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    13.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.700    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.014    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.031    12.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.473ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.337ns  (logic 0.704ns (21.097%)  route 2.633ns (78.903%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 9.698 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.698     9.698    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456    10.154 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           1.427    11.581    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[92]
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.705 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.567    12.272    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2_n_0
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.124    12.396 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.639    13.035    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.481    12.660    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.114    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)       -0.058    12.562    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                 -0.473    

Slack (VIOLATED) :        -0.395ns  (required time - arrival time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - sys_clk_pin rise@8.000ns)
  Data Path Delay:        3.045ns  (logic 0.732ns (24.038%)  route 2.313ns (75.962%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.699     9.699    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456    10.155 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.592    10.747    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[93]
    SLICE_X31Y97         LUT5 (Prop_lut5_I1_O)        0.124    10.871 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           1.103    11.974    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X38Y97         LUT3 (Prop_lut3_I0_O)        0.152    12.126 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.619    12.744    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.481    12.660    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.114    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)       -0.271    12.349    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 -0.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.467ns (26.835%)  route 1.273ns (73.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.520     1.520    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.367     1.887 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.462     2.349    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[83]
    SLICE_X27Y93         LUT5 (Prop_lut5_I0_O)        0.100     2.449 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1/O
                         net (fo=2, routed)           0.811     3.260    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.652     2.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.192     3.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.467ns (26.733%)  route 1.280ns (73.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.520     1.520    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.367     1.887 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.873     2.759    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[85]
    SLICE_X42Y97         LUT5 (Prop_lut5_I4_O)        0.100     2.859 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1/O
                         net (fo=2, routed)           0.407     3.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.652     2.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.192     3.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.567ns (29.895%)  route 1.330ns (70.105%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.525     1.525    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.977     2.868    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[90]
    SLICE_X38Y97         LUT6 (Prop_lut6_I1_O)        0.100     2.968 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2/O
                         net (fo=1, routed)           0.353     3.321    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_2_n_0
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.100     3.421 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     3.421    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X38Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.653     2.947    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.114     2.833    
                         clock uncertainty            0.154     2.987    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.330     3.317    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.467ns (26.365%)  route 1.304ns (73.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.524     1.524    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.367     1.891 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.614     2.505    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[84]
    SLICE_X37Y94         LUT5 (Prop_lut5_I1_O)        0.100     2.605 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1/O
                         net (fo=2, routed)           0.690     3.295    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.652     2.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.196     3.182    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.467ns (25.994%)  route 1.330ns (74.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.525     1.525    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.499     2.390    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[93]
    SLICE_X31Y97         LUT5 (Prop_lut5_I1_O)        0.100     2.490 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.831     3.321    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.652     2.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.199     3.185    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.254ns (22.498%)  route 0.875ns (77.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.573    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.164     0.737 f  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=4, routed)           0.364     1.101    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X31Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.146 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.511     1.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]_0
    SLICE_X27Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.702 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     1.702    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism             -0.005     1.291    
                         clock uncertainty            0.154     1.445    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.537    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.567ns (31.144%)  route 1.254ns (68.856%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.525     1.525    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.737     2.628    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[75]
    SLICE_X38Y94         LUT6 (Prop_lut6_I1_O)        0.100     2.728 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2/O
                         net (fo=1, routed)           0.345     3.074    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_2_n_0
    SLICE_X38Y93         LUT3 (Prop_lut3_I2_O)        0.100     3.174 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=2, routed)           0.172     3.345    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X39Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.652     2.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.192     3.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.467ns (24.996%)  route 1.401ns (75.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.525     1.525    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.890     2.781    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[71]
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.100     2.881 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.512     3.393    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X34Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.647     2.941    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism             -0.114     2.827    
                         clock uncertainty            0.154     2.981    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.243     3.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.467ns (25.372%)  route 1.374ns (74.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.525     1.525    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.705     2.596    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[72]
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.100     2.696 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           0.669     3.365    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.648     2.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                         clock pessimism             -0.114     2.828    
                         clock uncertainty            0.154     2.982    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.192     3.174    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.467ns (25.111%)  route 1.393ns (74.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.520     1.520    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.367     1.887 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.865     2.752    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[81]
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.100     2.852 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1/O
                         net (fo=2, routed)           0.527     3.379    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                         clock pessimism             -0.114     2.831    
                         clock uncertainty            0.154     2.985    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.192     3.177    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :          468  Failing Endpoints,  Worst Slack       -3.778ns,  Total Violation    -1046.194ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[18]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.778ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.058ns  (logic 1.706ns (42.041%)  route 2.352ns (57.959%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 33.521 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.994    36.634    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y95         LUT4 (Prop_lut4_I0_O)        0.124    36.758 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           0.331    37.089    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.521    33.521    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                         clock pessimism              0.149    33.670    
                         clock uncertainty           -0.154    33.516    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205    33.311    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg2_reg[23]
  -------------------------------------------------------------------
                         required time                         33.311    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                 -3.778    

Slack (VIOLATED) :        -3.663ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.980ns  (logic 1.706ns (42.866%)  route 2.274ns (57.134%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 33.522 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.752    36.392    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.124    36.516 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.495    37.011    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.522    33.522    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.149    33.671    
                         clock uncertainty           -0.154    33.517    
    SLICE_X26Y98         FDRE (Setup_fdre_C_CE)      -0.169    33.348    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         33.348    
                         arrival time                         -37.011    
  -------------------------------------------------------------------
                         slack                                 -3.663    

Slack (VIOLATED) :        -3.663ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.980ns  (logic 1.706ns (42.866%)  route 2.274ns (57.134%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 33.522 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.737    33.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           0.702    35.066    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X31Y91         LUT5 (Prop_lut5_I4_O)        0.124    35.190 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.325    35.516    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.124    35.640 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_3/O
                         net (fo=16, routed)          0.752    36.392    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.124    36.516 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.495    37.011    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.522    33.522    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.149    33.671    
                         clock uncertainty           -0.154    33.517    
    SLICE_X26Y98         FDRE (Setup_fdre_C_CE)      -0.169    33.348    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         33.348    
                         arrival time                         -37.011    
  -------------------------------------------------------------------
                         slack                                 -3.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.231%)  route 0.216ns (53.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=6, routed)           0.216     1.269    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_awaddr[1]
    SLICE_X26Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.314 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.843     0.843    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y94         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.234     0.609    
                         clock uncertainty            0.154     0.763    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.120     0.883    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.351ns (51.104%)  route 0.336ns (48.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=8, routed)           0.336     1.637    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.930     0.930    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.059     1.138    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.351ns (50.044%)  route 0.350ns (49.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=8, routed)           0.350     1.652    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.930     0.930    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.052     1.131    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.351ns (48.249%)  route 0.376ns (51.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=8, routed)           0.376     1.678    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.930     0.930    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.063     1.142    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.065%)  route 0.316ns (62.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=6, routed)           0.316     1.368    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X30Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.413 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.413    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.252     0.592    
                         clock uncertainty            0.154     0.746    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.121     0.867    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.271ns (56.886%)  route 0.205ns (43.114%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/Q
                         net (fo=74, routed)          0.155     1.196    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready
    SLICE_X29Y97         LUT2 (Prop_lut2_I0_O)        0.098     1.294 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rready[2]_INST_0/O
                         net (fo=1, routed)           0.050     1.344    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_rready
    SLICE_X29Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.389 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rvalid_i_1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rvalid_i_1_n_0
    SLICE_X29Y97         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.845     0.845    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                         clock pessimism             -0.255     0.590    
                         clock uncertainty            0.154     0.744    
    SLICE_X29Y97         FDRE (Hold_fdre_C_D)         0.092     0.836    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.231ns (33.950%)  route 0.449ns (66.050%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/Q
                         net (fo=6, routed)           0.264     1.397    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.442 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[2]_INST_0/O
                         net (fo=2, routed)           0.185     1.627    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_bready
    SLICE_X30Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.672 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.672    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.844     0.844    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y96         FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.005     0.839    
                         clock uncertainty            0.154     0.993    
    SLICE_X30Y96         FDRE (Hold_fdre_C_D)         0.121     1.114    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.090%)  route 0.555ns (74.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.136     1.185    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.230 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=170, routed)         0.420     1.650    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.930     0.930    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_R)         0.009     1.088    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.090%)  route 0.555ns (74.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.136     1.185    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.230 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=170, routed)         0.420     1.650    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.930     0.930    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_R)         0.009     1.088    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.090%)  route 0.555ns (74.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.136     1.185    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X29Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.230 r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_1/O
                         net (fo=170, routed)         0.420     1.650    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.930     0.930    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_R)         0.009     1.088    design_1_i/start_signal_0/inst/start_signal_v1_0_S00_AXI_inst/slv_reg3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.562    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_M_0/inst/alu_out_reg[3]_replica_8/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 0.580ns (7.368%)  route 7.292ns (92.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.489     6.934    design_1_i/reg_M_0/inst/rst
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.058 f  design_1_i/reg_M_0/inst/alu_out[31]_i_1/O
                         net (fo=118, routed)         3.802    10.861    design_1_i/reg_M_0/inst/alu_out[31]_i_1_n_0
    SLICE_X47Y43         FDCE                                         f  design_1_i/reg_M_0/inst/alu_out_reg[3]_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.494    12.674    design_1_i/reg_M_0/inst/clk
    SLICE_X47Y43         FDCE                                         r  design_1_i/reg_M_0/inst/alu_out_reg[3]_replica_8/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X47Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    design_1_i/reg_M_0/inst/alu_out_reg[3]_replica_8
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.580ns (19.771%)  route 2.354ns (80.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 7.642 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.642     5.087    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/rst_n
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.211 f  design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.711     5.923    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2_n_0
    SLICE_X35Y75         FDCE                                         f  design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.463     7.642    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk
    SLICE_X35Y75         FDCE                                         r  design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.402     7.315    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.580ns (19.771%)  route 2.354ns (80.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 7.642 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.642     5.087    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/rst_n
    SLICE_X34Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.211 f  design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.711     5.923    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2_n_0
    SLICE_X35Y75         FDCE                                         f  design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.463     7.642    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk
    SLICE_X35Y75         FDCE                                         r  design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.871    
                         clock uncertainty           -0.154     7.717    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.402     7.315    design_1_i/mem_ctrl_1/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_M_0/inst/alu_out_reg[2]_replica/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.580ns (7.419%)  route 7.238ns (92.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.489     6.934    design_1_i/reg_M_0/inst/rst
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.058 f  design_1_i/reg_M_0/inst/alu_out[31]_i_1/O
                         net (fo=118, routed)         3.749    10.807    design_1_i/reg_M_0/inst/alu_out[31]_i_1_n_0
    SLICE_X55Y43         FDCE                                         f  design_1_i/reg_M_0/inst/alu_out_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.553    12.733    design_1_i/reg_M_0/inst/clk
    SLICE_X55Y43         FDCE                                         r  design_1_i/reg_M_0/inst/alu_out_reg[2]_replica/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X55Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    design_1_i/reg_M_0/inst/alu_out_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_M_0/inst/alu_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 0.580ns (7.419%)  route 7.238ns (92.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.489     6.934    design_1_i/reg_M_0/inst/rst
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.058 f  design_1_i/reg_M_0/inst/alu_out[31]_i_1/O
                         net (fo=118, routed)         3.749    10.807    design_1_i/reg_M_0/inst/alu_out[31]_i_1_n_0
    SLICE_X55Y43         FDCE                                         f  design_1_i/reg_M_0/inst/alu_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.553    12.733    design_1_i/reg_M_0/inst/clk
    SLICE_X55Y43         FDCE                                         r  design_1_i/reg_M_0/inst/alu_out_reg[3]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X55Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    design_1_i/reg_M_0/inst/alu_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_M_0/inst/alu_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.580ns (7.511%)  route 7.142ns (92.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.489     6.934    design_1_i/reg_M_0/inst/rst
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.058 f  design_1_i/reg_M_0/inst/alu_out[31]_i_1/O
                         net (fo=118, routed)         3.653    10.711    design_1_i/reg_M_0/inst/alu_out[31]_i_1_n_0
    SLICE_X51Y50         FDCE                                         f  design_1_i/reg_M_0/inst/alu_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.467    12.646    design_1_i/reg_M_0/inst/clk
    SLICE_X51Y50         FDCE                                         r  design_1_i/reg_M_0/inst/alu_out_reg[4]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y50         FDCE (Recov_fdce_C_CLR)     -0.405    12.216    design_1_i/reg_M_0/inst/alu_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.804%)  route 2.208ns (79.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.644 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.811     5.256    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/rst_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.380 f  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.397     5.777    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2_n_0
    SLICE_X37Y77         FDCE                                         f  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.465     7.644    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk
    SLICE_X37Y77         FDCE                                         r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.873    
                         clock uncertainty           -0.154     7.719    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.402     7.317    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[0]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.804%)  route 2.208ns (79.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 7.644 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.811     5.256    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/rst_n
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.380 f  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2/O
                         net (fo=4, routed)           0.397     5.777    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4[1]_i_2_n_0
    SLICE_X37Y77         FDCE                                         f  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.465     7.644    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk
    SLICE_X37Y77         FDCE                                         r  design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.229     7.873    
                         clock uncertainty           -0.154     7.719    
    SLICE_X37Y77         FDCE (Recov_fdce_C_CLR)     -0.402     7.317    design_1_i/mem_ctrl_0/inst/mem_ctrl_v1_0_S00_AXI_inst/mem_ctrl_i/clk_4_reg[1]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_M_0/inst/alu_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.580ns (7.690%)  route 6.962ns (92.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.489     6.934    design_1_i/reg_M_0/inst/rst
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.058 f  design_1_i/reg_M_0/inst/alu_out[31]_i_1/O
                         net (fo=118, routed)         3.473    10.531    design_1_i/reg_M_0/inst/alu_out[31]_i_1_n_0
    SLICE_X52Y43         FDCE                                         f  design_1_i/reg_M_0/inst/alu_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.482    12.661    design_1_i/reg_M_0/inst/clk
    SLICE_X52Y43         FDCE                                         r  design_1_i/reg_M_0/inst/alu_out_reg[2]/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X52Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.217    design_1_i/reg_M_0/inst/alu_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/reg_M_0/inst/alu_out_reg[2]_replica_1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.580ns (7.690%)  route 6.962ns (92.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.695     2.989    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          3.489     6.934    design_1_i/reg_M_0/inst/rst
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     7.058 f  design_1_i/reg_M_0/inst/alu_out[31]_i_1/O
                         net (fo=118, routed)         3.473    10.531    design_1_i/reg_M_0/inst/alu_out[31]_i_1_n_0
    SLICE_X52Y43         FDCE                                         f  design_1_i/reg_M_0/inst/alu_out_reg[2]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        1.482    12.661    design_1_i/reg_M_0/inst/clk
    SLICE_X52Y43         FDCE                                         r  design_1_i/reg_M_0/inst/alu_out_reg[2]_replica_1/C
                         clock pessimism              0.115    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X52Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.217    design_1_i/reg_M_0/inst/alu_out_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  1.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[5][30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.111%)  route 1.045ns (84.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.208     2.140    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X46Y77         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[5][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.811     1.177    design_1_i/regfile_0/inst/clk
    SLICE_X46Y77         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[5][30]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X46Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.846    design_1_i/regfile_0/inst/rf_reg[5][30]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[28][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.186ns (15.313%)  route 1.029ns (84.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.192     2.123    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X41Y77         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[28][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.811     1.177    design_1_i/regfile_0/inst/clk
    SLICE_X41Y77         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[28][28]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X41Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.821    design_1_i/regfile_0/inst/rf_reg[28][28]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[11][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.111%)  route 1.045ns (84.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.208     2.140    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X47Y77         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[11][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.811     1.177    design_1_i/regfile_0/inst/clk
    SLICE_X47Y77         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[11][28]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X47Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.821    design_1_i/regfile_0/inst/rf_reg[11][28]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[11][30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.111%)  route 1.045ns (84.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.208     2.140    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X47Y77         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[11][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.811     1.177    design_1_i/regfile_0/inst/clk
    SLICE_X47Y77         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[11][30]/C
                         clock pessimism             -0.264     0.913    
    SLICE_X47Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.821    design_1_i/regfile_0/inst/rf_reg[11][30]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[15][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.186ns (14.948%)  route 1.058ns (85.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.221     2.153    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X49Y76         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[15][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.809     1.175    design_1_i/regfile_0/inst/clk
    SLICE_X49Y76         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[15][28]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X49Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    design_1_i/regfile_0/inst/rf_reg[15][28]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[9][28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.186ns (14.896%)  route 1.063ns (85.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.226     2.157    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X48Y76         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[9][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.809     1.175    design_1_i/regfile_0/inst/clk
    SLICE_X48Y76         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[9][28]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    design_1_i/regfile_0/inst/rf_reg[9][28]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[9][30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.186ns (14.896%)  route 1.063ns (85.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.226     2.157    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X48Y76         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[9][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.809     1.175    design_1_i/regfile_0/inst/clk
    SLICE_X48Y76         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[9][30]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    design_1_i/regfile_0/inst/rf_reg[9][30]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[20][31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.449%)  route 1.101ns (85.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.837     1.886    design_1_i/regfile_0/inst/rst
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.931 f  design_1_i/regfile_0/inst/rf[0][31]_i_2/O
                         net (fo=128, routed)         0.264     2.196    design_1_i/regfile_0/inst/rf[0][31]_i_2_n_0
    SLICE_X46Y78         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[20][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.812     1.178    design_1_i/regfile_0/inst/clk
    SLICE_X46Y78         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[20][31]/C
                         clock pessimism             -0.264     0.914    
    SLICE_X46Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_1_i/regfile_0/inst/rf_reg[20][31]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[5][20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.175%)  route 1.342ns (87.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.166     2.216    design_1_i/regfile_0/inst/rst
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.261 f  design_1_i/regfile_0/inst/rf[0][23]_i_1/O
                         net (fo=128, routed)         0.176     2.436    design_1_i/regfile_0/inst/rf[0][23]_i_1_n_0
    SLICE_X61Y81         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[5][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.839     1.205    design_1_i/regfile_0/inst/clk
    SLICE_X61Y81         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[5][20]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X61Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_1_i/regfile_0/inst/rf_reg[5][20]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/regfile_0/inst/rf_reg[5][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.175%)  route 1.342ns (87.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.573     0.909    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.166     2.216    design_1_i/regfile_0/inst/rst
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.261 f  design_1_i/regfile_0/inst/rf[0][23]_i_1/O
                         net (fo=128, routed)         0.176     2.436    design_1_i/regfile_0/inst/rf[0][23]_i_1_n_0
    SLICE_X61Y81         FDCE                                         f  design_1_i/regfile_0/inst/rf_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4751, routed)        0.839     1.205    design_1_i/regfile_0/inst/clk
    SLICE_X61Y81         FDCE                                         r  design_1_i/regfile_0/inst/rf_reg[5][22]/C
                         clock pessimism             -0.035     1.170    
    SLICE_X61Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.078    design_1_i/regfile_0/inst/rf_reg[5][22]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  1.358    





