// Seed: 201408164
module module_0 ();
  wire id_2, id_3;
  assign module_2.type_1 = 0;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wand id_3,
    output tri  id_4,
    input  tri0 id_5,
    input  tri1 id_6,
    input  wor  id_7
);
  assign id_4 = 1 && id_6;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg  id_4;
  wire id_5;
  wire id_6, id_7;
  always id_4 <= 1;
  module_0 modCall_1 ();
  wire id_8 = id_8, id_9 = id_5;
  assign id_4 = 1;
  wire id_10;
endmodule
