// Seed: 504824002
module module_0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6,
    input supply0 id_7,
    output wand id_8,
    input wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  wire [-1 : 1 'd0] id_6;
  xnor primCall (id_0, id_1, id_2, id_4, id_6);
  module_0 modCall_1 ();
  generate
    assign id_0 = 1;
  endgenerate
endmodule
