0.7
2020.2
Nov 18 2020
09:47:47
C:/Logic_Design_Lab/Lab_3/Basic/Lab3_Clock_Divider/Clock_Divider_t.v,1697702030,verilog,,,,Clock_Divider_t,,,,,,,,
C:/Logic_Design_Lab/Lab_3/Basic/Lab3_Clock_Divider/Lab3_Clock_Divider.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Logic_Design_Lab/Lab_3/Basic/Lab3_Clock_Divider/Lab3_Clock_Divider.v,1697706773,verilog,,C:/Logic_Design_Lab/Lab_3/Basic/Lab3_Clock_Divider/Clock_Divider_t.v,,Clock_Divider,,,,,,,,
