

================================================================
== Vitis HLS Report for 'runOutputL1toL2'
================================================================
* Date:           Thu Jan 27 10:53:53 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.534 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_LOOP_L2_W  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     5|        -|        -|    -|
|Expression           |        -|     -|        0|      560|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       20|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      419|    -|
|Register             |        -|     -|      505|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     9|      505|     1031|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U238  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+----------------------------------------+---------------------+
    |                   Instance                  |                 Module                 |      Expression     |
    +---------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_11ns_11s_11s_11ns_11_4_1_U243  |ama_addmuladd_11ns_11s_11s_11ns_11_4_1  | i0 + i1 * (i2 + i3) |
    |mac_muladd_6s_6s_6ns_6_4_1_U242              |mac_muladd_6s_6s_6ns_6_4_1              |     i0 + i1 * i2    |
    |mul_mul_11s_11s_11_4_1_U239                  |mul_mul_11s_11s_11_4_1                  |       i0 * i1       |
    |mul_mul_11s_11s_11_4_1_U240                  |mul_mul_11s_11s_11_4_1                  |       i0 * i1       |
    |mul_mul_11s_11s_11_4_1_U241                  |mul_mul_11s_11s_11_4_1                  |       i0 * i1       |
    +---------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    +-------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_l2_reduction_0_U  |runOutputL1toL2_output_l2_reduction_0  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |output_l2_reduction_1_U  |runOutputL1toL2_output_l2_reduction_0  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |output_l2_reduction_2_U  |runOutputL1toL2_output_l2_reduction_0  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |output_l2_reduction_3_U  |runOutputL1toL2_output_l2_reduction_0  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    +-------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                       |       16|  0|   0|    0|  6272|  128|     4|       200704|
    +-------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln103_2_fu_548_p2              |     +    |   0|  0|  71|          64|           1|
    |add_ln103_3_fu_567_p2              |     +    |   0|  0|  39|           1|          32|
    |add_ln105_fu_607_p2                |     +    |   0|  0|  39|          32|           1|
    |add_ln117_1_fu_638_p2              |     +    |   0|  0|  39|          32|          32|
    |add_ln117_2_fu_646_p2              |     +    |   0|  0|  39|          32|          32|
    |add_ln117_3_fu_654_p2              |     +    |   0|  0|  39|          32|          32|
    |add_ln117_fu_630_p2                |     +    |   0|  0|  39|          32|          32|
    |grp_fu_687_p0                      |     +    |   0|  0|  18|          11|          11|
    |tmp2_fu_602_p2                     |     +    |   0|  0|  18|          11|          11|
    |ap_block_pp0                       |    and   |   0|  0|   2|           1|           1|
    |ap_condition_351                   |    and   |   0|  0|   2|           1|           1|
    |ap_condition_367                   |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter3_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state9_pp0_iter4_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op110_load_state9     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op132_store_state9    |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op86_load_state8      |    and   |   0|  0|   2|           1|           1|
    |icmp_ln103_fu_543_p2               |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln105_fu_554_p2               |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln375_fu_495_p2               |   icmp   |   0|  0|  20|          32|           1|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |or_ln375_1_fu_483_p2               |    or    |   0|  0|  32|          32|          32|
    |or_ln375_fu_489_p2                 |    or    |   0|  0|  32|          32|          32|
    |select_ln103_1_fu_573_p3           |  select  |   0|  0|  32|           1|          32|
    |select_ln103_fu_559_p3             |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 560|         453|         390|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  38|          7|    1|          7|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4            |   9|          2|    1|          2|
    |ap_phi_mux_empty_70_phi_fu_435_p4  |  15|          3|   32|         96|
    |ap_phi_mux_hi_phi_fu_414_p4        |   9|          2|   32|         64|
    |co_blk_n                           |   9|          2|    1|          2|
    |hi_reg_410                         |   9|          2|   32|         64|
    |ho_blk_n                           |   9|          2|    1|          2|
    |indvar_flatten_reg_399             |   9|          2|   64|        128|
    |ko_1_blk_n                         |   9|          2|    1|          2|
    |output_l1_122_i_address0           |  15|          3|    6|         18|
    |output_l1_223_i_address0           |  15|          3|    6|         18|
    |output_l1_324_i_address0           |  15|          3|    6|         18|
    |output_l2_0_address0               |  15|          3|   11|         33|
    |output_l2_0_d0                     |  15|          3|   32|         96|
    |output_l2_1_address0               |  15|          3|   11|         33|
    |output_l2_1_d0                     |  15|          3|   32|         96|
    |output_l2_2_address0               |  15|          3|   11|         33|
    |output_l2_2_d0                     |  15|          3|   32|         96|
    |output_l2_reduction_0_d0           |  15|          3|   32|         96|
    |output_l2_reduction_1_address0     |  15|          3|   11|         33|
    |output_l2_reduction_1_d0           |  15|          3|   32|         96|
    |output_l2_reduction_2_address0     |  15|          3|   11|         33|
    |output_l2_reduction_2_d0           |  15|          3|   32|         96|
    |output_l2_reduction_3_address0     |  15|          3|   11|         33|
    |output_l2_reduction_3_d0           |  15|          3|   32|         96|
    |param_blk_n                        |   9|          2|    1|          2|
    |ro_blk_n                           |   9|          2|    1|          2|
    |so_blk_n                           |   9|          2|    1|          2|
    |wi_reg_421                         |   9|          2|   32|         64|
    |wo_blk_n                           |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 419|         86|  511|       1367|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |bound_reg_765                         |  64|   0|   64|          0|
    |empty_69_reg_789                      |   6|   0|    6|          0|
    |empty_69_reg_789_pp0_iter1_reg        |   6|   0|    6|          0|
    |hi_reg_410                            |  32|   0|   32|          0|
    |icmp_ln103_reg_770                    |   1|   0|    1|          0|
    |icmp_ln375_reg_731                    |   1|   0|    1|          0|
    |idxprom16_i_i_i_reg_804               |  11|   0|   64|         53|
    |indvar_flatten_reg_399                |  64|   0|   64|          0|
    |mul11_i_i_i_reg_760                   |  11|   0|   11|          0|
    |mul3_i_i_i_reg_750                    |  11|   0|   11|          0|
    |mul5_i_i_i_reg_755                    |  11|   0|   11|          0|
    |output_l2_reduction_0_addr_reg_823    |  11|   0|   11|          0|
    |output_l2_reduction_1_addr_1_reg_834  |  11|   0|   11|          0|
    |output_l2_reduction_2_addr_1_reg_845  |  11|   0|   11|          0|
    |output_l2_reduction_3_addr_1_reg_856  |  11|   0|   11|          0|
    |param_TILESIZE_H_i_i_reg_710          |  32|   0|   32|          0|
    |param_TILESIZE_W_i_i_reg_715          |  32|   0|   32|          0|
    |select_ln103_1_reg_779                |  32|   0|   32|          0|
    |tmp2_reg_794                          |  11|   0|   11|          0|
    |tmp2_reg_794_pp0_iter1_reg            |  11|   0|   11|          0|
    |trunc_ln1_reg_735                     |   6|   0|    6|          0|
    |trunc_ln_reg_721                      |  11|   0|   11|          0|
    |wi_reg_421                            |  32|   0|   32|          0|
    |icmp_ln103_reg_770                    |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 505|  32|  495|         53|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+------+------------+-----------------+--------------+
|ap_clk                    |  in |     1| ap_ctrl_hs | runOutputL1toL2 | return value |
|ap_rst                    |  in |     1| ap_ctrl_hs | runOutputL1toL2 | return value |
|ap_start                  |  in |     1| ap_ctrl_hs | runOutputL1toL2 | return value |
|ap_done                   | out |     1| ap_ctrl_hs | runOutputL1toL2 | return value |
|ap_continue               |  in |     1| ap_ctrl_hs | runOutputL1toL2 | return value |
|ap_idle                   | out |     1| ap_ctrl_hs | runOutputL1toL2 | return value |
|ap_ready                  | out |     1| ap_ctrl_hs | runOutputL1toL2 | return value |
|output_l1_021_i_address0  | out |     6|  ap_memory | output_l1_021_i |     array    |
|output_l1_021_i_ce0       | out |     1|  ap_memory | output_l1_021_i |     array    |
|output_l1_021_i_q0        |  in |    32|  ap_memory | output_l1_021_i |     array    |
|output_l1_122_i_address0  | out |     6|  ap_memory | output_l1_122_i |     array    |
|output_l1_122_i_ce0       | out |     1|  ap_memory | output_l1_122_i |     array    |
|output_l1_122_i_q0        |  in |    32|  ap_memory | output_l1_122_i |     array    |
|output_l1_223_i_address0  | out |     6|  ap_memory | output_l1_223_i |     array    |
|output_l1_223_i_ce0       | out |     1|  ap_memory | output_l1_223_i |     array    |
|output_l1_223_i_q0        |  in |    32|  ap_memory | output_l1_223_i |     array    |
|output_l1_324_i_address0  | out |     6|  ap_memory | output_l1_324_i |     array    |
|output_l1_324_i_ce0       | out |     1|  ap_memory | output_l1_324_i |     array    |
|output_l1_324_i_q0        |  in |    32|  ap_memory | output_l1_324_i |     array    |
|param_dout                |  in |  1120|   ap_fifo  |      param      |    pointer   |
|param_empty_n             |  in |     1|   ap_fifo  |      param      |    pointer   |
|param_read                | out |     1|   ap_fifo  |      param      |    pointer   |
|ko_1_dout                 |  in |    11|   ap_fifo  |       ko_1      |    pointer   |
|ko_1_empty_n              |  in |     1|   ap_fifo  |       ko_1      |    pointer   |
|ko_1_read                 | out |     1|   ap_fifo  |       ko_1      |    pointer   |
|ho_dout                   |  in |    11|   ap_fifo  |        ho       |    pointer   |
|ho_empty_n                |  in |     1|   ap_fifo  |        ho       |    pointer   |
|ho_read                   | out |     1|   ap_fifo  |        ho       |    pointer   |
|wo_dout                   |  in |    11|   ap_fifo  |        wo       |    pointer   |
|wo_empty_n                |  in |     1|   ap_fifo  |        wo       |    pointer   |
|wo_read                   | out |     1|   ap_fifo  |        wo       |    pointer   |
|ro_dout                   |  in |    32|   ap_fifo  |        ro       |    pointer   |
|ro_empty_n                |  in |     1|   ap_fifo  |        ro       |    pointer   |
|ro_read                   | out |     1|   ap_fifo  |        ro       |    pointer   |
|co_dout                   |  in |    32|   ap_fifo  |        co       |    pointer   |
|co_empty_n                |  in |     1|   ap_fifo  |        co       |    pointer   |
|co_read                   | out |     1|   ap_fifo  |        co       |    pointer   |
|so_dout                   |  in |    32|   ap_fifo  |        so       |    pointer   |
|so_empty_n                |  in |     1|   ap_fifo  |        so       |    pointer   |
|so_read                   | out |     1|   ap_fifo  |        so       |    pointer   |
|output_l2_0_address0      | out |    11|  ap_memory |   output_l2_0   |     array    |
|output_l2_0_ce0           | out |     1|  ap_memory |   output_l2_0   |     array    |
|output_l2_0_we0           | out |     1|  ap_memory |   output_l2_0   |     array    |
|output_l2_0_d0            | out |    32|  ap_memory |   output_l2_0   |     array    |
|output_l2_1_address0      | out |    11|  ap_memory |   output_l2_1   |     array    |
|output_l2_1_ce0           | out |     1|  ap_memory |   output_l2_1   |     array    |
|output_l2_1_we0           | out |     1|  ap_memory |   output_l2_1   |     array    |
|output_l2_1_d0            | out |    32|  ap_memory |   output_l2_1   |     array    |
|output_l2_2_address0      | out |    11|  ap_memory |   output_l2_2   |     array    |
|output_l2_2_ce0           | out |     1|  ap_memory |   output_l2_2   |     array    |
|output_l2_2_we0           | out |     1|  ap_memory |   output_l2_2   |     array    |
|output_l2_2_d0            | out |    32|  ap_memory |   output_l2_2   |     array    |
|output_l2_3_address0      | out |    11|  ap_memory |   output_l2_3   |     array    |
|output_l2_3_ce0           | out |     1|  ap_memory |   output_l2_3   |     array    |
|output_l2_3_we0           | out |     1|  ap_memory |   output_l2_3   |     array    |
|output_l2_3_d0            | out |    32|  ap_memory |   output_l2_3   |     array    |
+--------------------------+-----+------+------------+-----------------+--------------+

