
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Mon Jun 20 21:30:19 2022
Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> init_design
**ERROR: (IMPIMEX-3):	There is no verilog netlist found in init_verilog. The variable is either not specified or specified incorrectly. Check the location of Verilog file in the global file.

<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> set init_layout_view {}
<CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
<CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
<CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
<CMD> set init_top_cell top_io
<CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
<CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
<CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
<CMD> init_design
#% Begin Load MMMC data ... (date=06/20 21:32:04, mem=454.8M)
#% End Load MMMC data ... (date=06/20 21:32:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=455.0M, current mem=455.0M)
rc_typ rc_best rc_worst

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
**WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
causes a mismatch between process antenna violations found in Innovus
(during routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in LEF
5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
avoid a mismatch in violations.
**WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
mismatch between process antenna violations found in Innovus (during
routing or verification) and violations found by external physical
verification tools. This global defaulting mechanism is obsolete in
LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
avoid a mismatch in violations.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
Set DBUPerIGU to M2 pitch 1400.

Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Mon Jun 20 21:32:04 2022
viaInitial ends at Mon Jun 20 21:32:04 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 248 cells in library 'c35_CORELIB_WC' 
Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
Read 181 cells in library 'c35_IOLIB_WC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
Read 248 cells in library 'c35_CORELIB_BC' 
Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
Read 181 cells in library 'c35_IOLIB_BC' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=28.5M, fe_cpu=0.31min, fe_real=1.77min, fe_mem=533.0M) ***
#% Begin Load netlist data ... (date=06/20 21:32:05, mem=544.6M)
*** Begin netlist parsing (mem=533.0M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 429 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
Reading verilog netlist '../INPUT_DATA/top_io.v'
**WARN: (IMPVL-209):	In Verilog file '../INPUT_DATA/top_io.v', check line 61 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (3) more than bus (in_MUX_inSEL15) pin number (2).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 533.016M, initial mem = 184.402M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=533.0M) ***
#% End Load netlist data ... (date=06/20 21:32:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=544.6M, current mem=487.1M)
Set top cell to top_io.
Hooked 858 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_io ...
*** Netlist is unique.
** info: there are 888 modules.
** info: there are 7318 stdCell insts.
** info: there are 43 Pad insts.

*** Memory Usage v#1 (Current mem = 576.438M, initial mem = 184.402M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
**WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
*Info: initialize multi-corner CTS.
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:19.0, real=0:01:46, peak res=632.8M, current mem=632.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=640.9M, current mem=640.9M)
Current (total cpu=0:00:19.0, real=0:01:46, peak res=640.9M, current mem=640.9M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:19.0, real=0:01:46, peak res=641.0M, current mem=641.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=648.5M, current mem=648.5M)
Current (total cpu=0:00:19.0, real=0:01:47, peak res=648.5M, current mem=648.5M)
Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
Current (total cpu=0:00:19.1, real=0:01:47, peak res=648.6M, current mem=648.6M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=649.0M, current mem=649.0M)
Current (total cpu=0:00:19.1, real=0:01:47, peak res=649.0M, current mem=649.0M)
Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
Current (total cpu=0:00:19.1, real=0:01:47, peak res=649.1M, current mem=649.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=649.3M, current mem=649.3M)
Current (total cpu=0:00:19.1, real=0:01:47, peak res=649.3M, current mem=649.3M)
Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
Current (total cpu=0:00:19.1, real=0:01:47, peak res=649.3M, current mem=649.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=649.8M, current mem=649.8M)
Current (total cpu=0:00:19.1, real=0:01:47, peak res=649.8M, current mem=649.8M)
Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
Current (total cpu=0:00:19.1, real=0:01:47, peak res=649.8M, current mem=649.8M)
setup_func_mode hold_func_mode
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=650.2M, current mem=650.2M)
Current (total cpu=0:00:19.2, real=0:01:47, peak res=650.2M, current mem=650.2M)
Total number of combinational cells: 145
Total number of sequential cells: 89
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
Total number of usable buffers: 12
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
Total number of usable inverters: 20
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-worst.
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [1].
Allocated an empty WireEdgeEnlargement table in rc_worst [2].
Allocated an empty WireEdgeEnlargement table in rc_worst [3].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Allocated an empty WireEdgeEnlargement table in rc_worst [4].
Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
Cap table was created using Encounter 10.11-s096_1.
Process name: c35b4_thick-best.
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [1].
Allocated an empty WireEdgeEnlargement table in rc_best [2].
Allocated an empty WireEdgeEnlargement table in rc_best [3].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Allocated an empty WireEdgeEnlargement table in rc_best [4].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: setup_func_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
 
 Analysis View: hold_func_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : -25 Celsius
    RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'
<CMD> saveDesign dbs/init_20_06_21h32
#% Begin save design ... (date=06/20 21:32:37, mem=751.1M)
% Begin Save netlist data ... (date=06/20 21:32:37, mem=751.9M)
Writing Binary DB to dbs/init_20_06_21h32.dat/top_io.v.bin in single-threaded mode...
% End Save netlist data ... (date=06/20 21:32:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=755.0M, current mem=755.0M)
% Begin Save AAE data ... (date=06/20 21:32:37, mem=754.9M)
Saving AAE Data ...
% End Save AAE data ... (date=06/20 21:32:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=755.0M, current mem=755.0M)
% Begin Save clock tree data ... (date=06/20 21:32:37, mem=757.0M)
% End Save clock tree data ... (date=06/20 21:32:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.0M, current mem=757.0M)
Saving preference file dbs/init_20_06_21h32.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=06/20 21:32:38, mem=758.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=06/20 21:32:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=760.3M, current mem=760.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=06/20 21:32:38, mem=760.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=06/20 21:32:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=760.4M, current mem=760.4M)
% Begin Save routing data ... (date=06/20 21:32:38, mem=760.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=871.7M) ***
% End Save routing data ... (date=06/20 21:32:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=762.5M, current mem=762.5M)
Saving property file dbs/init_20_06_21h32.dat/top_io.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=871.7M) ***
% Begin Save power constraints data ... (date=06/20 21:32:38, mem=764.8M)
% End Save power constraints data ... (date=06/20 21:32:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=764.8M, current mem=764.8M)
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
rc_typ rc_best rc_worst
Generated self-contained design init_20_06_21h32.dat
#% End save design ... (date=06/20 21:32:38, total cpu=0:00:00.3, real=0:00:01.0, peak res=765.0M, current mem=765.0M)
<CMD> loadIoFile ../CONSTRAINTS/top_pads.io
Reading IO assignment file "../CONSTRAINTS/top_pads.io" ...
**WARN: (IMPFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
<CMD> floorPlan -site standard -d {2400.8 2400.8 80 80 80 80} -noSnapToGrid -coreMarginsBy io
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setEdit -layer_horizontal MET1
<CMD> setEdit -layer_horizontal MET3
<CMD> setEdit -layer_vertical MET2
<CMD> setEdit -layer_vertical MET4
<CMD> setEdit -spacing 0.45 -layer MET1
<CMD> setEdit -spacing 0.5 -layer MET2
<CMD> setEdit -spacing 0.6 -layer MET3
<CMD> setEdit -spacing 0.6 -layer MET4
<CMD> setViaEdit -x_size 0.6 -y_size 0.6 -viacell *VIA1*
<CMD> setViaEdit -x_size 0.6 -y_size 0.6 -viacell *VIA2*
<CMD> setViaEdit -x_size 0.65 -y_size 0.65 -viacell *VIA3*
<CMD> setMetalFill -gapSpacing 0.45 -layer MET1
<CMD> setMetalFill -gapSpacing 0.5 -layer MET2
<CMD> setMetalFill -gapSpacing 0.6 -layer MET3
<CMD> setMetalFill -gapSpacing 0.6 -layer MET4
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=06/20 21:32:49, mem=761.4M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |        4       |       NA       |
|  VIA1  |        8       |        0       |
|  MET2  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=06/20 21:32:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=763.2M, current mem=763.2M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 5 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Global stripes will break 5.000000 user units from obstructed blocks.
<CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 11 -start_from left -start_offset 80 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
#% Begin addStripe (date=06/20 21:32:49, mem=763.2M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -spacing_from_block  5.00 
Stripe generation is complete.
vias are now being generated.
addStripe created 22 wires.
ViaGen created 44 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       44       |        0       |
|  MET2  |       22       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=06/20 21:32:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=765.8M, current mem=765.8M)
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst io_* -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst io_* -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst io_* -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst io_* -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst io_* -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst CORNER* -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst CORNER* -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst CORNER* -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst CORNER* -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst CORNER* -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst pfill* -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst pfill* -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst pfill* -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst pfill* -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst pfill* -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst PWR1 -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst PWR1 -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst PWR1 -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst PWR1 -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst PWR1 -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst GND1 -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst GND1 -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst GND1 -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst GND1 -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst GND1 -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst PWR2 -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst PWR2 -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst PWR2 -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst PWR2 -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst PWR2 -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst GND2 -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst GND2 -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst GND2 -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst GND2 -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst GND2 -module {}
<CMD> globalNetConnect gnd3r! -type pgpin -pin gnd3r! -inst PWR3 -module {}
<CMD> globalNetConnect gnd3o! -type pgpin -pin gnd3o! -inst PWR3 -module {}
<CMD> globalNetConnect vdd3r1! -type pgpin -pin vdd3r1! -inst PWR3 -module {}
<CMD> globalNetConnect vdd3r2! -type pgpin -pin vdd3r2! -inst PWR3 -module {}
<CMD> globalNetConnect vdd3o! -type pgpin -pin vdd3o! -inst PWR3 -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR2 -module {}
<CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR3 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
<CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1 MET4 } -blockPinTarget {nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1 MET4 } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1 MET4 }
#% Begin sroute (date=06/20 21:32:49, mem=765.9M)
*** Begin SPECIAL ROUTE on Mon Jun 20 21:32:49 2022 ***
SPECIAL ROUTE ran on directory: /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK
SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 4
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1649.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 8 layers, 4 routing layers, 1 overlap layer
Read in 518 macros, 52 used
Read in 89 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
  48 pad components: 0 unplaced, 0 placed, 48 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 44 logical pins
Read in 44 nets
Read in 7 special nets, 2 routed
Read in 339 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 5
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 242
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Pad Ring connections: 3
  Number of Followpin connections: 121
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1662.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 371 wires.
ViaGen created 247 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       363      |       NA       |
|  VIA1  |       247      |        0       |
|  MET2  |        5       |       NA       |
|  MET4  |        3       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=06/20 21:32:49, total cpu=0:00:00.4, real=0:00:00.0, peak res=779.6M, current mem=779.6M)
<CMD> editPowerVia -add_vias 1
#% Begin editPowerVia (date=06/20 21:32:49, mem=779.6M)

ViaGen created 1331 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |      1331      |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=06/20 21:32:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=779.6M, current mem=779.6M)
<CMD> setDesignMode -process 350

Usage: setDesignMode [-help] [-reset] [-addPhysicalCell {hier|flat}]
                     [-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>] [-earlyClockFlow {true|false}]
                     [-expressRoute {true|false}] [-flowEffort {express|standard|extreme}] [-ignore_followpin_vias {true|false}]
                     [-powerEffort {none|low|high}] [-process <integer>] [-slackWeighting {unityWeighting|viewBasedWeighting}]
                     [-thirdPartyCompatible {true|false}]

**ERROR: (IMPTCM-15):	"350" is not in the legal range of integer values for "-process". The value must be >= 7 and <= 250.

<CMD> setDesignMode -process 350

Usage: setDesignMode [-help] [-reset] [-addPhysicalCell {hier|flat}]
                     [-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>] [-earlyClockFlow {true|false}]
                     [-expressRoute {true|false}] [-flowEffort {express|standard|extreme}] [-ignore_followpin_vias {true|false}]
                     [-powerEffort {none|low|high}] [-process <integer>] [-slackWeighting {unityWeighting|viewBasedWeighting}]
                     [-thirdPartyCompatible {true|false}]

**ERROR: (IMPTCM-15):	"350" is not in the legal range of integer values for "-process". The value must be >= 7 and <= 250.

<CMD> setDesignMode -process 7
Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Importing multi-corner technology file(s) for preRoute extraction...
/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile
/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile
Completed (cpu: 0:00:01.6 real: 0:00:02.0)
Set Shrink Factor to 1.00000
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
Updating process node dependent CCOpt properties for the 7nm process node.
<CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
<CMD> addEndCap -prefix ENDCAP
Estimated cell power/ground rail width = 1.625 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 120 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
Inserted 120 post-endcap <ENDCAPL> cells (prefix ENDCAP).
For 240 new insts, *** Applied 47 GNC rules (cpu = 0:00:00.0)
<CMD> createPlaceBlockage -type hard -box { { 499.8   420.4 511.5   1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 636.75  420.4 648.45  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 773.7   420.4 785.4   1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 910.65  420.4 922.35  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1047.6  420.4 1059.4  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1184.55 420.4 1196.25 1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1321.5  420.4 1333.2  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1458.45 420.4 1470.15 1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1595.4  420.4 1607.1  1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1732.35 420.4 1744.05 1980.4 } }
<CMD> createPlaceBlockage -type hard -box { { 1869.3  420.4 1881    1980.4 } }
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1
<CMD> setPlaceMode -padForPinNearBorder true
<CMD> setOptMode -usefulSkew true
<CMD> all_constraint_modes -active
setup_func_mode hold_func_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> reset_path_group -all
<CMD> reset_path_exception
<CMD> group_path -name reg2reg 	-from $regs 		-to $regs
<CMD> group_path -name in2reg 	-from $input_ports 	-to $regs
<CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
<CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
<CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
<CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
<CMD> group_path -name reset2cdr -from inReset -to t_op/u_cdr/div1/o_nb_P_reg[3]/D
<CMD> group_path -name reset2cdr -from t_op/u_cdr/div1/o_nb_P_reg[4]/QN -to  t_op/u_cdr/phd1/cnt_phd/cnt_reg[4]/D
<CMD> set_interactive_constraint_modes {}
<CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2reg path_group
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2reg path_group
Effort level <high> specified for in2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on reg2out path_group
Effort level <high> specified for reg2out path_group
<CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
Slack adjustment of 0 applied on in2out path_group
Effort level <high> specified for in2out path_group
<CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name reg2gated is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on reg2gated path_group
Effort level <high> specified for reg2gated path_group
<CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name in2gated is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on in2gated path_group
Effort level <high> specified for in2gated path_group
<CMD> setPathGroupOptions my_path -effortLevel high -slackAdjustment 0
**WARN: (IMPOPT-3602):	The specified path group name my_path is not defined.
Type 'man IMPOPT-3602' for more detail.
Slack adjustment of 0 applied on my_path path_group
Effort level <high> specified for my_path path_group
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -padForPinNearBorder true
**INFO: user set opt options
setOptMode -usefulSkew true
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1052.11 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 229 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 240 physical insts as they were marked preplaced.
No user setting net weight.
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=7333 (240 fixed + 7093 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=52 #net=8052 #term=24460 #term/net=3.04, #fixedIo=52, #floatIo=0, #fixedPin=43, #floatPin=0
stdCell: 7333 single + 0 double + 0 multi
Total standard cell length = 67.6760 (mm), area = 0.8798 (mm^2)
Average module density = 0.402.
Density for the design = 0.402.
       = stdcell_area 47860 sites (871052 um^2) / alloc_area 119088 sites (2167402 um^2).
Pin Density = 0.1830.
            = total # of pins 24460 / total area 133680.
=== lastAutoLevel = 8 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.020e+05 (5.28e+04 4.92e+04)
              Est.  stn bbox = 1.137e+05 (5.73e+04 5.64e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1250.2M
Iteration  2: Total net bbox = 1.020e+05 (5.28e+04 4.92e+04)
              Est.  stn bbox = 1.137e+05 (5.73e+04 5.64e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1250.2M
Iteration  3: Total net bbox = 1.152e+05 (6.31e+04 5.21e+04)
              Est.  stn bbox = 1.399e+05 (7.55e+04 6.44e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1269.2M
Iteration  4: Total net bbox = 1.606e+05 (6.70e+04 9.36e+04)
              Est.  stn bbox = 1.999e+05 (8.12e+04 1.19e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1269.2M
Iteration  5: Total net bbox = 3.057e+05 (1.56e+05 1.50e+05)
              Est.  stn bbox = 3.723e+05 (1.86e+05 1.86e+05)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1269.2M
Iteration  6: Total net bbox = 3.695e+05 (1.81e+05 1.89e+05)
              Est.  stn bbox = 4.505e+05 (2.18e+05 2.32e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1270.2M
Iteration  7: Total net bbox = 3.861e+05 (1.95e+05 1.92e+05)
              Est.  stn bbox = 4.673e+05 (2.32e+05 2.35e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1293.7M
Iteration  8: Total net bbox = 3.861e+05 (1.95e+05 1.92e+05)
              Est.  stn bbox = 4.673e+05 (2.32e+05 2.35e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1293.7M
Iteration  9: Total net bbox = 4.157e+05 (2.11e+05 2.05e+05)
              Est.  stn bbox = 5.018e+05 (2.50e+05 2.52e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1303.7M
Iteration 10: Total net bbox = 4.157e+05 (2.11e+05 2.05e+05)
              Est.  stn bbox = 5.018e+05 (2.50e+05 2.52e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.7M
Iteration 11: Total net bbox = 5.118e+05 (2.57e+05 2.55e+05)
              Est.  stn bbox = 5.996e+05 (2.97e+05 3.03e+05)
              cpu = 0:00:08.0 real = 0:00:08.0 mem = 1303.7M
Iteration 12: Total net bbox = 5.118e+05 (2.57e+05 2.55e+05)
              Est.  stn bbox = 5.996e+05 (2.97e+05 3.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.7M
Iteration 13: Total net bbox = 5.118e+05 (2.57e+05 2.55e+05)
              Est.  stn bbox = 5.996e+05 (2.97e+05 3.03e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1303.7M
Finished Global Placement (cpu=0:00:15.7, real=0:00:16.0, mem=1303.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:46.6 mem=1303.7M) ***
Total net bbox length = 5.118e+05 (2.567e+05 2.551e+05) (ext = 2.596e+04)
Move report: Detail placement moves 7093 insts, mean move: 6.38 um, max move: 95.91 um
	Max move on inst (t_op/U233): (1768.17, 1505.67) --> (1679.00, 1512.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1303.7MB
Summary Report:
Instances move: 7093 (out of 7093 movable)
Instances flipped: 0
Mean displacement: 6.38 um
Max displacement: 95.91 um (Instance: t_op/U233) (1768.17, 1505.67) -> (1679, 1512.4)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 4.891e+05 (2.313e+05 2.578e+05) (ext = 2.594e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1303.7MB
*** Finished refinePlace (0:00:47.5 mem=1303.7M) ***
*** Finished Initial Placement (cpu=0:00:16.6, real=0:00:18.0, mem=1303.7M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8009 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8009 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.086600e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1      12( 0.12%)   ( 0.12%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       12( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 4.644673e+04um, number of vias: 24910
[NR-eGR] Layer2(MET2)(V) length: 3.218558e+05um, number of vias: 17459
[NR-eGR] Layer3(MET3)(H) length: 2.525079e+05um, number of vias: 200
[NR-eGR] Layer4(MET4)(V) length: 5.417100e+03um, number of vias: 0
[NR-eGR] Total length: 6.262275e+05um, number of vias: 42569
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.288995e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
**placeDesign ... cpu = 0: 0:18, real = 0: 0:18, mem = 1275.4M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Enable N7 maxLocalDensity: 0.92
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 908.8M, totSessionCpu=0:00:50 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1283.4M)
Extraction called for design 'top_io' of instances=7385 and nets=8474 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1289.430M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1326.02)
Total number of fetched objects 8991
End delay calculation. (MEM=1356.26 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1258.89 CPU=0:00:02.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:00:53.0 mem=1258.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-105.950 |
|           TNS (ns):|-56951.1 |
|    Violating Paths:|  1102   |
|          All Paths:|  1441   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     22 (22)      |   -7.694   |     23 (23)      |
|   max_tran     |    538 (2892)    |  -98.467   |   1037 (3391)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.567%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 946.4M, totSessionCpu=0:00:53 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1202.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1202.7M) ***
The useful skew maximum allowed delay is: 0.3
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 12 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1285.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8009 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8009 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.178900e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       9( 0.09%)   ( 0.09%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 4.565072e+04um, number of vias: 24796
[NR-eGR] Layer2(MET2)(V) length: 3.267795e+05um, number of vias: 17510
[NR-eGR] Layer3(MET3)(H) length: 2.581016e+05um, number of vias: 274
[NR-eGR] Layer4(MET4)(V) length: 4.985500e+03um, number of vias: 0
[NR-eGR] Total length: 6.355172e+05um, number of vias: 42580
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.532785e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1256.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.26 seconds
Extraction called for design 'top_io' of instances=7385 and nets=8474 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1256.410M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1286.47)
Total number of fetched objects 8991
End delay calculation. (MEM=1314.51 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1314.51 CPU=0:00:02.3 REAL=0:00:02.0)
Begin: GigaOpt high fanout net optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    39.57%|        -|-101.956|-55852.333|   0:00:00.0| 1425.9M|
|    39.57%|        -|-101.956|-55852.333|   0:00:00.0| 1425.9M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1425.9M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1063|  3581|   -98.81|    29|    29|    -8.06|     0|     0|     0|     0|  -101.96|-55852.33|       0|       0|       0|  39.57|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -8.56| -1759.67|      81|       3|      23|  39.89| 0:00:03.0|  1427.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -8.56| -1759.67|       0|       0|       0|  39.89| 0:00:00.0|  1427.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:03.0 mem=1427.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1027.6M, totSessionCpu=0:01:05 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -8.559  TNS Slack -1759.667 
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -8.559|-1759.667|    39.89%|   0:00:00.0| 1443.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -8.020| -682.110|    40.10%|   0:00:03.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -8.020| -678.493|    40.12%|   0:00:00.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -8.020| -678.493|    40.12%|   0:00:00.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.692| -583.065|    40.34%|   0:00:01.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.174| -560.223|    40.42%|   0:00:02.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.174| -560.223|    40.42%|   0:00:00.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.174| -560.223|    40.42%|   0:00:00.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -7.090| -533.468|    40.54%|   0:00:01.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.920| -532.429|    40.60%|   0:00:01.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.920| -532.429|    40.60%|   0:00:00.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.920| -532.429|    40.60%|   0:00:00.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.739| -525.105|    40.72%|   0:00:01.0| 1472.4M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.4 real=0:00:09.0 mem=1472.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:08.4 real=0:00:09.0 mem=1472.4M) ***
** GigaOpt Global Opt End WNS Slack -6.739  TNS Slack -525.105 
Global Opt: restore maxLocalDensity to 0.92
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -6.739
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -6.739  TNS Slack -525.105 Density 40.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    40.72%|        -|  -6.739|-525.105|   0:00:00.0| 1467.5M|
|    40.71%|        5|  -6.739|-525.105|   0:00:01.0| 1471.5M|
|    40.71%|        0|  -6.739|-525.105|   0:00:00.0| 1471.5M|
|    40.69%|        8|  -6.739|-524.227|   0:00:00.0| 1471.5M|
|    40.69%|        0|  -6.739|-524.227|   0:00:00.0| 1471.5M|
|    40.55%|      167|  -6.739|-523.307|   0:00:02.0| 1490.6M|
|    40.55%|        3|  -6.739|-523.309|   0:00:00.0| 1490.6M|
|    40.55%|        0|  -6.739|-523.309|   0:00:00.0| 1490.6M|
|    40.55%|        0|  -6.739|-523.309|   0:00:00.0| 1490.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -6.739  TNS Slack -523.309 Density 40.55
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1337.98M, totSessionCpu=0:01:23).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1331
real setup target slack: 0.1331
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1338.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=48385 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8161  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8112 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8112 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.124560e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1      10( 0.10%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1356.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:24 mem=1356.7M) ***
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1356.7M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1356.7M) ***
Move report: Timing Driven Placement moves 7148 insts, mean move: 65.29 um, max move: 363.60 um
	Max move on inst (t_op/u_decoder/iq_demod/o_I_prefilter_reg[6]): (1574.00, 719.40) --> (1470.40, 979.40)
	Runtime: CPU: 0:00:33.4 REAL: 0:00:34.0 MEM: 1356.7MB
Move report: Detail placement moves 868 insts, mean move: 18.02 um, max move: 81.20 um
	Max move on inst (t_op/u_inFIFO/FIFO_reg[20][1]): (525.40, 1941.40) --> (444.20, 1941.40)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1356.7MB
Summary Report:
Instances move: 7147 (out of 7202 movable)
Instances flipped: 21
Mean displacement: 65.38 um
Max displacement: 356.60 um (Instance: t_op/u_decoder/iq_demod/o_I_prefilter_reg[6]) (1574, 719.4) -> (1477.4, 979.4)
	Length: 15 sites, height: 1 rows, site name: standard, cell type: DF3
Runtime: CPU: 0:00:34.2 REAL: 0:00:34.0 MEM: 1356.7MB
*** Finished refinePlace (0:01:58 mem=1356.7M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=48385 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=8161  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 8118 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8118 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.288360e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1      12( 0.12%)   ( 0.12%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       12( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 4.502601e+04um, number of vias: 25206
[NR-eGR] Layer2(MET2)(V) length: 3.297174e+05um, number of vias: 17757
[NR-eGR] Layer3(MET3)(H) length: 2.650768e+05um, number of vias: 176
[NR-eGR] Layer4(MET4)(V) length: 6.789899e+03um, number of vias: 0
[NR-eGR] Total length: 6.466101e+05um, number of vias: 43139
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.259805e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1312.4M)
Extraction called for design 'top_io' of instances=7494 and nets=8583 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1312.410M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1015.3M, totSessionCpu=0:01:59 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1332.69)
Total number of fetched objects 9100
End delay calculation. (MEM=1359.98 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1359.98 CPU=0:00:02.4 REAL=0:00:03.0)
*** Timing NOT met, worst failing slack is -7.119
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 421 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -7.119 TNS Slack -526.922 Density 40.63
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -7.119|   -7.119|-526.922| -526.922|    40.63%|   0:00:00.0| 1487.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.974|   -6.974|-526.777| -526.777|    40.66%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.820|   -6.820|-526.623| -526.623|    40.67%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.595|   -6.595|-526.398| -526.398|    40.67%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.403|   -6.403|-526.206| -526.206|    40.67%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.336|   -6.336|-526.139| -526.139|    40.68%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.238|   -6.238|-526.041| -526.041|    40.68%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.200|   -6.200|-526.003| -526.003|    40.68%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -6.067|   -6.067|-525.870| -525.870|    40.68%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.835|   -5.835|-525.638| -525.638|    40.69%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.683|   -5.683|-525.486| -525.486|    40.69%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.541|   -5.541|-525.343| -525.343|    40.70%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.442|   -5.442|-525.244| -525.244|    40.72%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.402|   -5.402|-525.204| -525.204|    40.72%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -5.299|   -5.299|-524.392| -524.392|    40.76%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
|  -5.197|   -5.197|-522.201| -522.201|    40.78%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -4.994|   -4.994|-519.372| -519.372|    40.83%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -4.894|   -4.894|-516.899| -516.899|    40.85%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -4.755|   -4.755|-513.129| -513.129|    40.92%|   0:00:01.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -4.676|   -4.676|-511.279| -511.279|    40.95%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -4.529|   -4.529|-508.711| -508.711|    40.99%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -4.417|   -4.417|-504.301| -504.301|    41.03%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -4.245|   -4.245|-502.088| -502.088|    41.07%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -4.109|   -4.109|-498.062| -498.062|    41.12%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -4.003|   -4.003|-491.137| -491.137|    41.16%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -3.966|   -3.966|-486.448| -486.448|    41.18%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -3.888|   -3.888|-486.222| -486.222|    41.21%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -3.776|   -3.776|-483.839| -483.839|    41.23%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -3.687|   -3.687|-482.058| -482.058|    41.29%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -3.589|   -3.589|-476.809| -476.809|    41.35%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
|  -3.492|   -3.492|-470.358| -470.358|    41.39%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -3.476|   -3.476|-467.047| -467.047|    41.42%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -3.418|   -3.418|-465.264| -465.264|    41.42%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -3.331|   -3.331|-454.450| -454.450|    41.48%|   0:00:01.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -3.307|   -3.307|-448.559| -448.559|    41.52%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -3.239|   -3.239|-443.512| -443.512|    41.53%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|  -3.160|   -3.160|-438.375| -438.375|    41.61%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -3.085|   -3.085|-429.382| -429.382|    41.69%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
|  -3.012|   -3.012|-419.506| -419.506|    41.79%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.977|   -2.977|-412.441| -412.441|    41.89%|   0:00:01.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -2.900|   -2.900|-407.557| -407.557|    41.94%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -2.848|   -2.848|-393.356| -393.356|    42.10%|   0:00:01.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.761|   -2.761|-373.654| -373.654|    42.31%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.744|   -2.744|-366.210| -366.210|    42.41%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.675|   -2.675|-363.134| -363.134|    42.47%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.621|   -2.621|-352.959| -352.959|    42.64%|   0:00:01.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.564|   -2.564|-336.010| -336.010|    42.89%|   0:00:01.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -2.471|   -2.471|-325.900| -325.900|    43.03%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.430|   -2.430|-319.935| -319.935|    43.19%|   0:00:00.0| 1489.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -2.349|   -2.349|-308.552| -308.552|    43.38%|   0:00:01.0| 1490.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -2.345|   -2.345|-295.809| -295.809|    43.54%|   0:00:00.0| 1490.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|  -2.277|   -2.277|-293.310| -293.310|    43.58%|   0:00:00.0| 1490.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.223|   -2.223|-287.723| -287.723|    43.68%|   0:00:00.0| 1491.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -2.170|   -2.170|-273.527| -273.527|    43.85%|   0:00:01.0| 1491.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.107|   -2.107|-267.549| -267.549|    43.96%|   0:00:00.0| 1491.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.092|   -2.092|-256.537| -256.537|    44.12%|   0:00:01.0| 1492.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.065|   -2.065|-255.322| -255.322|    44.18%|   0:00:00.0| 1492.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.065|   -2.065|-252.948| -252.948|    44.28%|   0:00:00.0| 1492.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -2.016|   -2.016|-252.899| -252.899|    44.28%|   0:00:01.0| 1492.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.969|   -1.969|-248.487| -248.487|    44.34%|   0:00:00.0| 1493.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.956|   -1.956|-237.559| -237.559|    44.50%|   0:00:01.0| 1493.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.927|   -1.927|-234.314| -234.314|    44.59%|   0:00:00.0| 1493.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.859|   -1.859|-232.206| -232.206|    44.66%|   0:00:00.0| 1496.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.849|   -1.849|-222.905| -222.905|    44.78%|   0:00:01.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.815|   -1.815|-215.919| -215.919|    44.89%|   0:00:00.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -1.779|   -1.779|-210.790| -210.790|    45.05%|   0:00:01.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.770|   -1.770|-206.203| -206.203|    45.17%|   0:00:00.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.760|   -1.760|-205.879| -205.879|    45.18%|   0:00:00.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.734|   -1.734|-205.853| -205.853|    45.17%|   0:00:00.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.702|   -1.702|-201.473| -201.473|    45.23%|   0:00:01.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.694|   -1.694|-198.248| -198.248|    45.27%|   0:00:00.0| 1500.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.661|   -1.661|-194.296| -194.296|    45.31%|   0:00:00.0| 1501.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.644|   -1.644|-189.708| -189.708|    45.40%|   0:00:02.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.633|   -1.633|-185.601| -185.601|    45.42%|   0:00:01.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.564|   -1.564|-182.667| -182.667|    45.45%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.557|   -1.557|-170.880| -170.880|    45.56%|   0:00:01.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.486|   -1.486|-166.674| -166.674|    45.61%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.433|   -1.433|-149.652| -149.652|    45.65%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -1.360|   -1.360|-139.339| -139.339|    45.74%|   0:00:01.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.349|   -1.349|-122.204| -122.204|    45.83%|   0:00:01.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -1.291|   -1.291|-121.384| -121.384|    45.86%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -1.271|   -1.271|-118.443| -118.443|    45.93%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.232|   -1.232|-115.517| -115.517|    45.99%|   0:00:01.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.199|   -1.199|-105.399| -105.399|    46.05%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -1.174|   -1.174|-104.543| -104.543|    46.09%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.153|   -1.153|-103.440| -103.440|    46.13%|   0:00:01.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.152|   -1.152|-100.630| -100.630|    46.18%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -1.085|   -1.085|-100.531| -100.531|    46.18%|   0:00:01.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -1.077|   -1.077| -96.731|  -96.731|    46.26%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -1.030|   -1.030| -95.688|  -95.688|    46.31%|   0:00:00.0| 1520.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.999|   -0.999| -93.597|  -93.597|    46.33%|   0:00:02.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.917|   -0.917| -89.198|  -89.198|    46.34%|   0:00:00.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.891|   -0.891| -82.118|  -82.118|    46.47%|   0:00:01.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[3]/D  |
|  -0.822|   -0.822| -78.520|  -78.520|    46.55%|   0:00:01.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.803|   -0.803| -71.931|  -71.931|    46.66%|   0:00:01.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.771|   -0.771| -70.665|  -70.665|    46.72%|   0:00:00.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.703|   -0.703| -70.014|  -70.014|    46.73%|   0:00:00.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[14 |
|        |         |        |         |          |            |        |              |         | ]/D                                                |
|  -0.702|   -0.702| -63.229|  -63.229|    46.90%|   0:00:02.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.656|   -0.656| -62.296|  -62.296|    46.90%|   0:00:00.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.656|   -0.656| -58.143|  -58.143|    47.00%|   0:00:02.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.588|   -0.588| -56.749|  -56.749|    47.01%|   0:00:00.0| 1539.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.561|   -0.561| -47.708|  -47.708|    47.13%|   0:00:03.0| 1523.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.514|   -0.514| -46.699|  -46.699|    47.13%|   0:00:03.0| 1523.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.461|   -0.461| -42.881|  -42.881|    47.17%|   0:00:01.0| 1523.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.430|   -0.430| -36.688|  -36.688|    47.23%|   0:00:02.0| 1504.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.423|   -0.423| -34.549|  -34.549|    47.26%|   0:00:01.0| 1504.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[3]/D  |
|  -0.356|   -0.356| -33.139|  -33.139|    47.29%|   0:00:00.0| 1504.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.335|   -0.335| -26.713|  -26.713|    47.39%|   0:00:03.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -0.361|   -0.361| -24.888|  -24.888|    47.42%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -0.309|   -0.309| -24.266|  -24.266|    47.43%|   0:00:00.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 13]/D                                              |
|  -0.289|   -0.289| -22.011|  -22.011|    47.46%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.272|   -0.272| -20.039|  -20.039|    47.46%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.245|   -0.245| -18.756|  -18.756|    47.50%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.240|   -0.240| -13.235|  -13.235|    47.52%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.222|   -0.222| -12.159|  -12.159|    47.53%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
|  -0.179|   -0.179|  -9.093|   -9.093|    47.53%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 13]/D                                              |
|  -0.152|   -0.152|  -5.419|   -5.419|    47.58%|   0:00:03.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.116|   -0.116|  -3.700|   -3.700|    47.61%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.072|   -0.072|  -1.414|   -1.414|    47.64%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.048|   -0.048|  -0.203|   -0.203|    47.67%|   0:00:02.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -0.010|   -0.010|  -0.029|   -0.029|    47.69%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.011|    0.011|   0.000|    0.000|    47.79%|   0:00:02.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.016|    0.016|   0.000|    0.000|    47.89%|   0:00:03.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.036|    0.036|   0.000|    0.000|    47.89%|   0:00:00.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.062|    0.062|   0.000|    0.000|    47.94%|   0:00:01.0| 1505.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.089|    0.089|   0.000|    0.000|    47.96%|   0:00:02.0| 1506.6M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
|   0.124|    0.124|   0.000|    0.000|    47.98%|   0:00:03.0| 1525.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|   0.150|    0.150|   0.000|    0.000|    48.01%|   0:00:01.0| 1525.7M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
|   0.150|    0.150|   0.000|    0.000|    48.01%|   0:00:00.0| 1525.7M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:12 real=0:01:12 mem=1525.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:12 real=0:01:12 mem=1525.7M) ***
** GigaOpt Optimizer WNS Slack 0.150 TNS Slack 0.000 Density 48.01
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 48.01
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    48.01%|        -|   0.000|   0.000|   0:00:00.0| 1525.7M|
|    46.09%|      623|  -0.005|  -0.015|   0:00:03.0| 1525.7M|
|    45.91%|       66|  -0.024|  -0.090|   0:00:00.0| 1525.7M|
|    44.96%|      657|  -0.004|  -0.007|   0:00:04.0| 1525.7M|
|    44.87%|       61|  -0.004|  -0.007|   0:00:01.0| 1525.7M|
|    44.87%|        6|  -0.004|  -0.007|   0:00:00.0| 1525.7M|
|    44.86%|        1|  -0.004|  -0.007|   0:00:00.0| 1525.7M|
|    44.86%|        0|  -0.004|  -0.007|   0:00:00.0| 1525.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.004  TNS Slack -0.007 Density 44.86
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.7) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1506.57M, totSessionCpu=0:03:27).
*** Starting refinePlace (0:03:27 mem=1506.6M) ***
Total net bbox length = 6.173e+05 (3.003e+05 3.170e+05) (ext = 2.622e+04)
Move report: Detail placement moves 3970 insts, mean move: 10.48 um, max move: 63.80 um
	Max move on inst (t_op/FE_RC_1891_0): (1659.40, 823.40) --> (1621.60, 849.40)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1507.9MB
Summary Report:
Instances move: 3970 (out of 9898 movable)
Instances flipped: 28
Mean displacement: 10.48 um
Max displacement: 63.80 um (Instance: t_op/FE_RC_1891_0) (1659.4, 823.4) -> (1621.6, 849.4)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Total net bbox length = 6.661e+05 (3.314e+05 3.346e+05) (ext = 2.622e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1507.9MB
*** Finished refinePlace (0:03:33 mem=1507.9M) ***
*** maximum move = 63.80 um ***
*** Finished re-routing un-routed nets (1507.9M) ***

*** Finish Physical Update (cpu=0:00:05.4 real=0:00:05.0 mem=1507.9M) ***
** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.007 Density 46.31
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.004|   -0.004|  -0.007|   -0.007|    46.31%|   0:00:00.0| 1507.9M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|   0.007|    0.007|   0.000|    0.000|    46.44%|   0:00:07.0| 1513.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.008|    0.008|   0.000|    0.000|    46.47%|   0:00:02.0| 1532.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.055|    0.055|   0.000|    0.000|    46.52%|   0:00:00.0| 1532.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.077|    0.077|   0.000|    0.000|    46.56%|   0:00:02.0| 1532.1M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|   0.108|    0.108|   0.000|    0.000|    46.62%|   0:00:02.0| 1570.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
|   0.137|    0.137|   0.000|    0.000|    46.69%|   0:00:01.0| 1570.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.137|    0.137|   0.000|    0.000|    46.69%|   0:00:00.0| 1570.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.0 real=0:00:14.0 mem=1570.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:14.0 mem=1570.2M) ***
** GigaOpt Optimizer WNS Slack 0.137 TNS Slack 0.000 Density 46.69
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    46.69%|        -|   0.000|   0.000|   0:00:00.0| 1570.2M|
|    46.39%|      118|  -0.004|  -0.012|   0:00:01.0| 1570.2M|
|    46.36%|       12|  -0.023|  -0.035|   0:00:00.0| 1570.2M|
|    45.92%|      293|  -0.023|  -0.027|   0:00:02.0| 1570.2M|
|    45.90%|       11|  -0.023|  -0.027|   0:00:01.0| 1570.2M|
|    45.90%|        0|  -0.023|  -0.027|   0:00:00.0| 1570.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.023  TNS Slack -0.027 Density 45.90
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:04.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1512.99M, totSessionCpu=0:03:50).
*** Starting refinePlace (0:03:50 mem=1513.0M) ***
Total net bbox length = 6.696e+05 (3.335e+05 3.361e+05) (ext = 2.622e+04)
Move report: Detail placement moves 1083 insts, mean move: 4.43 um, max move: 38.60 um
	Max move on inst (t_op/FE_RC_3947_0): (1562.80, 1642.40) --> (1575.40, 1668.40)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1513.0MB
Summary Report:
Instances move: 1083 (out of 9905 movable)
Instances flipped: 15
Mean displacement: 4.43 um
Max displacement: 38.60 um (Instance: t_op/FE_RC_3947_0) (1562.8, 1642.4) -> (1575.4, 1668.4)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: CLKIN3
Total net bbox length = 6.722e+05 (3.353e+05 3.370e+05) (ext = 2.622e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1513.0MB
*** Finished refinePlace (0:03:55 mem=1513.0M) ***
*** maximum move = 38.60 um ***
*** Finished re-routing un-routed nets (1513.0M) ***

*** Finish Physical Update (cpu=0:00:05.3 real=0:00:05.0 mem=1513.0M) ***
** GigaOpt Optimizer WNS Slack -0.023 TNS Slack -0.027 Density 45.90
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.023|   -0.023|  -0.027|   -0.027|    45.90%|   0:00:00.0| 1513.0M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
|   0.037|    0.037|   0.000|    0.000|    45.96%|   0:00:04.0| 1520.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.061|    0.061|   0.000|    0.000|    45.99%|   0:00:02.0| 1521.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.119|    0.119|   0.000|    0.000|    46.03%|   0:00:02.0| 1540.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.163|    0.163|   0.000|    0.000|    46.05%|   0:00:05.0| 1521.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.163|    0.163|   0.000|    0.000|    46.05%|   0:00:00.0| 1521.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.9 real=0:00:13.0 mem=1521.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:12.9 real=0:00:13.0 mem=1521.8M) ***
*** Starting refinePlace (0:04:09 mem=1521.8M) ***
Total net bbox length = 6.765e+05 (3.374e+05 3.391e+05) (ext = 2.622e+04)
Move report: Detail placement moves 1 insts, mean move: 13.00 um, max move: 13.00 um
	Max move on inst (t_op/FE_RC_4057_0): (1861.00, 1356.40) --> (1861.00, 1369.40)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1514.5MB
Summary Report:
Instances move: 1 (out of 10010 movable)
Instances flipped: 0
Mean displacement: 13.00 um
Max displacement: 13.00 um (Instance: t_op/FE_RC_4057_0) (1861, 1356.4) -> (1861, 1369.4)
	Length: 5 sites, height: 1 rows, site name: standard, cell type: OAI222
Total net bbox length = 6.766e+05 (3.374e+05 3.392e+05) (ext = 2.622e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1514.5MB
*** Finished refinePlace (0:04:14 mem=1514.5M) ***
*** maximum move = 13.00 um ***
*** Finished re-routing un-routed nets (1514.5M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1514.5M) ***
** GigaOpt Optimizer WNS Slack 0.163 TNS Slack 0.000 Density 46.37

*** Finish pre-CTS Setup Fixing (cpu=0:02:07 real=0:02:07 mem=1514.5M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    46.37%|        -|   0.000|   0.000|   0:00:00.0| 1509.3M|
|    46.37%|        0|   0.000|   0.000|   0:00:00.0| 1509.3M|
|    46.05%|      103|   0.000|   0.000|   0:00:00.0| 1511.6M|
|    46.02%|       11|  -0.001|  -0.001|   0:00:00.0| 1511.6M|
|    45.53%|      374|   0.000|   0.000|   0:00:03.0| 1511.6M|
|    45.50%|       26|   0.000|   0.000|   0:00:00.0| 1511.6M|
|    45.50%|        0|   0.000|   0.000|   0:00:00.0| 1511.6M|
|    45.50%|        0|   0.000|   0.000|   0:00:00.0| 1511.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 45.50
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:04.0) **
*** Starting refinePlace (0:04:18 mem=1511.6M) ***
Total net bbox length = 6.728e+05 (3.354e+05 3.373e+05) (ext = 2.622e+04)
Move report: Detail placement moves 12 insts, mean move: 1.40 um, max move: 1.40 um
	Max move on inst (t_op/FE_RC_3670_0): (1527.80, 927.40) --> (1529.20, 927.40)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1511.6MB
Summary Report:
Instances move: 12 (out of 9888 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 1.40 um (Instance: t_op/FE_RC_3670_0) (1527.8, 927.4) -> (1529.2, 927.4)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net bbox length = 6.728e+05 (3.354e+05 3.373e+05) (ext = 2.622e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1511.6MB
*** Finished refinePlace (0:04:23 mem=1511.6M) ***
*** maximum move = 1.40 um ***
*** Finished re-routing un-routed nets (1511.6M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1511.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1378.01M, totSessionCpu=0:04:23).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=63890 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10559  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10516 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10516 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.774130e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2      11( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       22( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.526511e+04um, number of vias: 32284
[NR-eGR] Layer2(MET2)(V) length: 3.770231e+05um, number of vias: 22508
[NR-eGR] Layer3(MET3)(H) length: 3.376208e+05um, number of vias: 678
[NR-eGR] Layer4(MET4)(V) length: 2.871700e+04um, number of vias: 0
[NR-eGR] Total length: 8.086259e+05um, number of vias: 55470
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.270205e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1358.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.31 seconds
Extraction called for design 'top_io' of instances=10180 and nets=10982 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1358.066M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1408.36)
Total number of fetched objects 11498
End delay calculation. (MEM=1414.64 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1414.64 CPU=0:00:02.8 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    58|    -0.75|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -16.78|       0|       0|       0|  45.50|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -16.61|       1|       0|       3|  45.51| 0:00:00.0|  1525.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -16.61|       0|       0|       0|  45.51| 0:00:00.0|  1525.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1525.3M) ***

*** Starting refinePlace (0:04:29 mem=1541.3M) ***
Total net bbox length = 6.729e+05 (3.355e+05 3.374e+05) (ext = 2.622e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1516.0MB
Summary Report:
Instances move: 0 (out of 9889 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.729e+05 (3.355e+05 3.374e+05) (ext = 2.622e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1516.0MB
*** Finished refinePlace (0:04:34 mem=1516.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1516.0M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1516.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.048 -> -0.155 (bump = 0.203)
Begin: GigaOpt postEco optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 422 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.385 TNS Slack -16.609 Density 45.51
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.385|   -0.385| -16.609|  -16.609|    45.51%|   0:00:00.0| 1516.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.309|   -0.309| -15.425|  -15.425|    45.51%|   0:00:01.0| 1525.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -0.253|   -0.253| -13.331|  -13.331|    45.52%|   0:00:00.0| 1525.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.203|   -0.203|  -9.632|   -9.632|    45.53%|   0:00:01.0| 1525.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|  -0.138|   -0.138|  -7.025|   -7.025|    45.55%|   0:00:01.0| 1525.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.103|   -0.103|  -2.858|   -2.858|    45.58%|   0:00:03.0| 1544.9M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
|  -0.060|   -0.060|  -0.908|   -0.908|    45.60%|   0:00:01.0| 1564.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 2]/D                                               |
|  -0.041|   -0.041|  -0.157|   -0.157|    45.60%|   0:00:02.0| 1564.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|  -0.001|   -0.001|  -0.001|   -0.001|    45.61%|   0:00:00.0| 1564.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
|        |         |        |         |          |            |        |              |         | 12]/D                                              |
|   0.000|    0.001|   0.000|    0.000|    45.61%|   0:00:00.0| 1564.0M|            NA|       NA| NA                                                 |
|   0.000|    0.001|   0.000|    0.000|    45.61%|   0:00:00.0| 1564.0M|setup_func_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.7 real=0:00:09.0 mem=1564.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.7 real=0:00:09.0 mem=1564.0M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 45.61
*** Starting refinePlace (0:04:47 mem=1564.0M) ***
Total net bbox length = 6.768e+05 (3.377e+05 3.390e+05) (ext = 2.622e+04)
Move report: Detail placement moves 2 insts, mean move: 21.60 um, max move: 27.40 um
	Max move on inst (t_op/FE_RC_405_0): (1858.20, 797.40) --> (1859.60, 771.40)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1525.9MB
Summary Report:
Instances move: 2 (out of 9990 movable)
Instances flipped: 0
Mean displacement: 21.60 um
Max displacement: 27.40 um (Instance: t_op/FE_RC_405_0) (1858.2, 797.4) -> (1859.6, 771.4)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net bbox length = 6.768e+05 (3.377e+05 3.391e+05) (ext = 2.622e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1525.9MB
*** Finished refinePlace (0:04:52 mem=1525.9M) ***
*** maximum move = 27.40 um ***
*** Finished re-routing un-routed nets (1525.9M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1525.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 45.90

*** Finish pre-CTS Setup Fixing (cpu=0:00:14.0 real=0:00:14.0 mem=1525.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.401%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1506.8M)

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=10282 and nets=11084 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1366.973M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=64400 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10661  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10618 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10618 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.804810e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       9( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       20( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1394.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1408.75)
Total number of fetched objects 11600
End delay calculation. (MEM=1434.86 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1434.86 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:04:55 mem=1434.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:06, real = 0:04:06, mem = 1091.4M, totSessionCpu=0:04:55 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.153  |   N/A   |   N/A   |  0.000  |  4.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.904%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:06, real = 0:04:06, mem = 1092.8M, totSessionCpu=0:04:56 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Reset maxLocalDensity to default value from N7 setting.
*** Free Virtual Timing Model ...(mem=1314.5M)
**place_opt_design ... cpu = 0:04:26, real = 0:04:26, mem = 1314.5M **
*** Finished GigaPlace ***
<CMD> setOptMode -fixDRC true
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Enable N7 maxLocalDensity: 0.92
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16P is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SMP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC16SP is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC1P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24P is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SMP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC24SP is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4P is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC4SMP is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
			Cell BBC8P is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1035.9M, totSessionCpu=0:04:58 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1336.5M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1336.38)
Total number of fetched objects 11600
End delay calculation. (MEM=1393.74 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1393.74 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:05:01 mem=1393.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.002  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1441   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.904%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1033.1M, totSessionCpu=0:05:01 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1332.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1332.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1402.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=64400 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10661  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10618 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10618 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.888400e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       9( 0.09%)       0( 0.00%)   ( 0.09%) 
[NR-eGR] Layer2       9( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer3       2( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       20( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.562821e+04um, number of vias: 32413
[NR-eGR] Layer2(MET2)(V) length: 3.835049e+05um, number of vias: 22567
[NR-eGR] Layer3(MET3)(H) length: 3.432068e+05um, number of vias: 803
[NR-eGR] Layer4(MET4)(V) length: 2.837770e+04um, number of vias: 0
[NR-eGR] Total length: 8.207175e+05um, number of vias: 55783
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.608175e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1388.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
Extraction called for design 'top_io' of instances=10282 and nets=11084 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1388.328M)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1408.48)
Total number of fetched objects 11600
End delay calculation. (MEM=1434.59 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1434.59 CPU=0:00:02.8 REAL=0:00:03.0)
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 422 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.030  TNS Slack -0.125 
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.030|  -0.125|    45.90%|   0:00:00.0| 1542.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.131|    45.91%|   0:00:00.0| 1544.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.131|    45.91%|   0:00:00.0| 1544.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.131|    45.91%|   0:00:00.0| 1544.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.108|    45.91%|   0:00:00.0| 1546.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.105|    45.91%|   0:00:00.0| 1546.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.105|    45.91%|   0:00:00.0| 1546.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.105|    45.91%|   0:00:00.0| 1546.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
|  -0.031|  -0.072|    45.91%|   0:00:00.0| 1546.9M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
|        |        |          |            |        |              |         | ]/D                                                |
+--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1546.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1546.9M) ***
** GigaOpt Global Opt End WNS Slack -0.030  TNS Slack -0.072 
Global Opt: restore maxLocalDensity to 0.92
End: GigaOpt Global Optimization

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.031
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.1331
real setup target slack: 0.1331
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1409.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=64395 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10660  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10617 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10617 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.803380e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       7( 0.03%)       0( 0.00%)   ( 0.03%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       18( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1429.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:05:16 mem=1429.4M) ***
Density distribution unevenness ratio = 12.944%
incr SKP is on..., with optDC mode
total jobs 2830
multi thread init TemplateIndex for each ta. thread num 1
Wait...
(cpu=0:00:00.2 mem=1429.4M) ***
total jobs 0 -> 1740
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.2 mem=1429.4M) ***
Density distribution unevenness ratio = 10.692%
Move report: Timing Driven Placement moves 9965 insts, mean move: 107.11 um, max move: 669.00 um
	Max move on inst (t_op/FE_RC_4061_0): (1386.40, 1005.40) --> (1834.40, 1226.40)
	Runtime: CPU: 0:00:51.2 REAL: 0:00:51.0 MEM: 1434.4MB
Density distribution unevenness ratio = 10.692%
Move report: Detail placement moves 2749 insts, mean move: 9.23 um, max move: 127.40 um
	Max move on inst (t_op/FE_OFC86_inReset_P): (1149.80, 1694.40) --> (1022.40, 1694.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1434.4MB
Summary Report:
Instances move: 9966 (out of 9989 movable)
Instances flipped: 12
Mean displacement: 107.09 um
Max displacement: 692.80 um (Instance: t_op/FE_RC_4061_0) (1386.4, 1005.4) -> (1858.2, 1226.4)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
Runtime: CPU: 0:00:52.2 REAL: 0:00:52.0 MEM: 1434.4MB
*** Finished refinePlace (0:06:08 mem=1434.4M) ***
Density distribution unevenness ratio = 10.828%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=64395 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10660  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10617 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10617 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.121790e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      10( 0.11%)       0( 0.00%)   ( 0.11%) 
[NR-eGR] Layer2       3( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       13( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.503842e+04um, number of vias: 32574
[NR-eGR] Layer2(MET2)(V) length: 3.802294e+05um, number of vias: 19636
[NR-eGR] Layer3(MET3)(H) length: 2.808554e+05um, number of vias: 294
[NR-eGR] Layer4(MET4)(V) length: 1.121380e+04um, number of vias: 0
[NR-eGR] Total length: 7.373369e+05um, number of vias: 52504
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.225645e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1394.1M)
Extraction called for design 'top_io' of instances=10281 and nets=11083 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1394.133M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 1052.1M, totSessionCpu=0:06:09 **
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1414.29)
Total number of fetched objects 11599
End delay calculation. (MEM=1437.65 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1437.65 CPU=0:00:02.8 REAL=0:00:03.0)
*** Timing NOT met, worst failing slack is -0.322
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 422 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.322 TNS Slack -3.542 Density 45.91
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.322|   -0.322|  -3.542|   -3.542|    45.91%|   0:00:00.0| 1565.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|  -0.083|   -0.083|  -1.017|   -1.017|    45.95%|   0:00:01.0| 1565.0M|setup_func_max|  reg2reg| t_op/u_cordic/mycordic/present_ANGLE_table_reg[4][ |
|        |         |        |         |          |            |        |              |         | 15]/D                                              |
|  -0.041|   -0.041|  -0.133|   -0.133|    45.99%|   0:00:01.0| 1565.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|   0.003|    0.003|   0.000|    0.000|    46.03%|   0:00:01.0| 1565.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|   0.021|    0.021|   0.000|    0.000|    46.08%|   0:00:01.0| 1603.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 0]/D                                               |
|   0.080|    0.080|   0.000|    0.000|    46.10%|   0:00:00.0| 1603.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.147|    0.147|   0.000|    0.000|    46.21%|   0:00:03.0| 1603.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
|   0.147|    0.147|   0.000|    0.000|    46.21%|   0:00:00.0| 1603.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 4]/D                                               |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.4 real=0:00:07.0 mem=1603.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.4 real=0:00:07.0 mem=1603.2M) ***
** GigaOpt Optimizer WNS Slack 0.147 TNS Slack 0.000 Density 46.21
*** Starting refinePlace (0:06:25 mem=1603.2M) ***
Total net bbox length = 6.088e+05 (2.834e+05 3.254e+05) (ext = 2.684e+04)
Density distribution unevenness ratio = 11.026%
Move report: Detail placement moves 788 insts, mean move: 2.69 um, max move: 28.40 um
	Max move on inst (t_op/FE_RC_4451_0): (1756.00, 797.40) --> (1771.40, 784.40)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1565.0MB
Summary Report:
Instances move: 788 (out of 10077 movable)
Instances flipped: 81
Mean displacement: 2.69 um
Max displacement: 28.40 um (Instance: t_op/FE_RC_4451_0) (1756, 797.4) -> (1771.4, 784.4)
	Length: 6 sites, height: 1 rows, site name: standard, cell type: NOR24
Total net bbox length = 6.111e+05 (2.854e+05 3.257e+05) (ext = 2.684e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1565.0MB
*** Finished refinePlace (0:06:30 mem=1565.0M) ***
*** maximum move = 28.40 um ***
*** Finished re-routing un-routed nets (1565.0M) ***

*** Finish Physical Update (cpu=0:00:05.3 real=0:00:06.0 mem=1565.0M) ***
** GigaOpt Optimizer WNS Slack 0.147 TNS Slack 0.000 Density 46.22

*** Finish pre-CTS Setup Fixing (cpu=0:00:13.2 real=0:00:13.0 mem=1565.0M) ***

End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 46.22
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    46.22%|        -|   0.000|   0.000|   0:00:00.0| 1550.3M|
|    46.22%|        0|   0.000|   0.000|   0:00:00.0| 1550.3M|
|    45.87%|      116|   0.000|   0.000|   0:00:01.0| 1552.6M|
|    45.85%|        9|   0.000|   0.000|   0:00:00.0| 1552.6M|
|    45.43%|      311|  -0.003|  -0.003|   0:00:02.0| 1571.6M|
|    45.41%|       16|  -0.003|  -0.003|   0:00:00.0| 1571.6M|
|    45.41%|        0|  -0.003|  -0.003|   0:00:00.0| 1571.6M|
|    45.41%|        0|  -0.003|  -0.003|   0:00:00.0| 1571.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.003  TNS Slack -0.003 Density 45.41
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:03.0) **
*** Starting refinePlace (0:06:34 mem=1571.6M) ***
Total net bbox length = 6.094e+05 (2.851e+05 3.242e+05) (ext = 2.684e+04)
Move report: Detail placement moves 5 insts, mean move: 1.40 um, max move: 1.40 um
	Max move on inst (t_op/FE_RC_4379_0): (1705.60, 875.40) --> (1707.00, 875.40)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1552.6MB
Summary Report:
Instances move: 5 (out of 9933 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 1.40 um (Instance: t_op/FE_RC_4379_0) (1705.6, 875.4) -> (1707, 875.4)
	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
Total net bbox length = 6.094e+05 (2.851e+05 3.242e+05) (ext = 2.684e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1552.6MB
*** Finished refinePlace (0:06:39 mem=1552.6M) ***
*** maximum move = 1.40 um ***
*** Finished re-routing un-routed nets (1552.6M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:06.0 mem=1552.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1419.01M, totSessionCpu=0:06:39).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=64169 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10600  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10557 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10557 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.182110e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.12%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer2       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       12( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(MET1)(H) length: 6.591482e+04um, number of vias: 32549
[NR-eGR] Layer2(MET2)(V) length: 3.808060e+05um, number of vias: 19868
[NR-eGR] Layer3(MET3)(H) length: 2.851307e+05um, number of vias: 320
[NR-eGR] Layer4(MET4)(V) length: 1.183130e+04um, number of vias: 0
[NR-eGR] Total length: 7.436827e+05um, number of vias: 52737
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.237815e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1400.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.30 seconds
Extraction called for design 'top_io' of instances=10225 and nets=11023 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1400.422M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1452.71)
Total number of fetched objects 11539
End delay calculation. (MEM=1458.99 CPU=0:00:02.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1458.99 CPU=0:00:02.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    30|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.95|       0|       0|       0|  45.41|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.95|       1|       0|       1|  45.41| 0:00:00.0|  1550.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.95|       0|       0|       0|  45.41| 0:00:00.0|  1550.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1550.6M) ***

*** Starting refinePlace (0:06:45 mem=1566.6M) ***
Total net bbox length = 6.094e+05 (2.851e+05 3.242e+05) (ext = 2.684e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1555.8MB
Summary Report:
Instances move: 0 (out of 9934 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.094e+05 (2.851e+05 3.242e+05) (ext = 2.684e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1555.8MB
*** Finished refinePlace (0:06:50 mem=1555.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1555.8M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1555.8M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.019 -> -0.020 (bump = 0.039)
Begin: GigaOpt postEco optimization
Info: 43 io nets excluded
Info: 1 clock net  excluded from IPO operation.
*info: 43 io nets excluded
*info: 1 clock net excluded
*info: 7 special nets excluded.
*info: 422 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -0.950 Density 45.41
Active Path Group: in2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
|  -0.082|   -0.082|  -0.950|   -0.950|    45.41%|   0:00:00.0| 1574.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
|        |         |        |         |          |            |        |              |         | 3]/D                                               |
|   0.000|    0.000|   0.000|    0.000|    45.43%|   0:00:02.0| 1566.9M|setup_func_max|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1566.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:02.0 mem=1566.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 45.43
*** Starting refinePlace (0:06:56 mem=1566.9M) ***
Total net bbox length = 6.097e+05 (2.852e+05 3.245e+05) (ext = 2.684e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1560.3MB
Summary Report:
Instances move: 0 (out of 9951 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.097e+05 (2.852e+05 3.245e+05) (ext = 2.684e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1560.3MB
*** Finished refinePlace (0:07:01 mem=1560.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1560.3M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:05.0 mem=1560.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 45.48

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.9 real=0:00:07.0 mem=1560.3M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.772%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1541.3M)

Active setup views:
 setup_func_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_io' of instances=10243 and nets=11041 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design top_io.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1404.492M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=64259 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=10618  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 10575 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10575 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.183930e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1      11( 0.12%)       0( 0.00%)   ( 0.12%) 
[NR-eGR] Layer2       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       12( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1434.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.15 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top_io
# Design Mode: 7nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1449.02)
Total number of fetched objects 11557
End delay calculation. (MEM=1475.12 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1475.12 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:07:05 mem=1475.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1115.7M, totSessionCpu=0:07:05 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |reset2cdr|
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.049  |   N/A   |   N/A   |  0.000  |  4.151  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |    0    |
|          All Paths:|  1441   |  1294   |   868   |   N/A   |   N/A   |    0    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.481%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1115.7M, totSessionCpu=0:07:05 **
*** Finished optDesign ***
Reset maxLocalDensity to default value from N7 setting.
<CMD> pan -10.483 -1.253
<CMD> pan 1.423 -0.065
<CMD> setViaGenMode -optimize_cross_via {true$}

Usage: setViaGenMode [-help] [-reset] [-add_pin_to_pin_via {true|false}] [-align_merged_stack_via_metals {true|false}]
                     [-allow_via_expansion {true|false}] [-allow_wire_shape_change {true|false}] [-area_only {true|false}]
                     [-create_double_row_cut_via {0|1|2}] [-create_max_row_cut_via {true|false}]
                     [-cutclass_preference <default|{[square] [bar] [large]}|<list of cut class names>|<file name>>]
                     [-disable_via_merging {true|false}] [-extend_out_wire_end {true|false}] [-full_cut_via_only {true|false}]
                     [-genvia_naming_prefix <viaNamePrefix>] [-hookup_via_distance <distance1 distance2 boundary_spacing>]
                     [-hookup_via_style {none|loose|compact}] [-ignore_DRC {true|false}] [-ignore_viarule_enclosure {true|false}]
                     [-inherit_wire_status {true|false}] [-invoke_verifyGeometry {true|false}] [-keep_existing_via {0|1|2}]
                     [-keep_fixed_via {true|false}] [-optimize_cross_via {true|false}] [-optimize_via_on_routing_track {true|false}]
                     [-parameterized_via_only {auto|true|false}] [-partial_overlap_threshold <threshold>]
                     [-preferred_vias_only {use_lef|open|keep}] [-reference_boundary {design|core}] [-respect_signal_routes {0|1|2}]
                     [-respect_stdcell_geometry {true|false}] [-set_via_expansion_dir {auto|horizontal|vertical}]
                     [-snap_via_center_to_grid {layer1 {none | grid | half_grid | either} layer2 {none | grid | half_grid | either} ...}]
                     [-split_long_via_global_grid <x_offset x_pitch x_length_threshold x_length_multiplier y_offset y_pitch y_length_threshold y_length_multiplier>]
                     [-symmetrical_via_only {auto|true|false}] [-use_track_offset {true|false}] [-use_trim_metal_enclosure {true|false}]
                     [-viarule_preference <default|predefined|generated|<list of via rule/cell names>|<file name>>]

**ERROR: (IMPTCM-27):	"true$" is not a valid Boolean value for option "-optimize_cross_via". The allowed values are {true false}.

<CMD> setViaGenMode -optimize_cross_via true
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
<CMD> pan -1.163 -2.202
<CMD> setViaGenMode -optimize_cross_via true -optimize_via_on_routing_track true
Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
Setting -optimize_via_on_routing_track to 1. ViaGen will try to position vias to optimize routing tracks nearby.

*** Memory Usage v#1 (Current mem = 1362.328M, initial mem = 184.402M) ***
*** Message Summary: 2206 warning(s), 25 error(s)

--- Ending "Innovus" (totcpu=0:07:26, real=0:15:00, mem=1362.3M) ---
