Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d1fc59a27024c2a8a6c386b10da21d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_spoc_tb_behav xil_defaultlib.openmips_min_spoc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
<<<<<<< HEAD
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_i' [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:203]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_o' [D:/LR/FPGA/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:207]
=======
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_i' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:202]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'cnt_o' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mem_aluop' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:228]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'aluop_i' [D:/hellightning/Documents/CS-2022-Hardware/flow-fish-cpu/flowfish_cpu.srcs/sources_1/new/openmips.v:239]
>>>>>>> f4fc068d6fad9b53e472b51b92d221fe6c3f9683
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
