Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dabd374fa1be42fdb4adfb073f273dff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tea_tb_behav xil_defaultlib.test_tea_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.TeaEncipher [teaencipher_default]
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture behavioral of entity xil_defaultlib.VGA_VHDL [\VGA_VHDL(hpixels=800,vlines=512...]
Compiling architecture behavioral of entity xil_defaultlib.vga_initials [\vga_initials(w=114)\]
Compiling architecture behavioral of entity xil_defaultlib.PROM_IMG [prom_img_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_initials_top [vga_initials_top_default]
Compiling architecture behavioral of entity xil_defaultlib.test_tea [test_tea_default]
Compiling architecture behavioral of entity xil_defaultlib.test_tea_tb
Built simulation snapshot test_tea_tb_behav
