// #############################################
// Auto Generated Header File From Rogue
// #############################################
#ifndef __ROGUE_ADDR_MAP_H__
#define __ROGUE_ADDR_MAP_H__

#define ROGUE_ADDR_MAP "Path	TypeStr	Address	Offset	Mode	BitOffset	BitSize	Minimum	Maximum	Enum	OverlapEn	Verify	ModelId	ByteReverse	BitReverse	BinPoint	BulkEn	UpdateNotify	MemBaseName	BlockName	BlockSize	NumValues	ValueBits	ValueStride	RetryCount	Description|"\
     "pciServer.AxiPcieCore.AxiVersion.FpgaVersion	UInt32	0x20000	0x0	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.FpgaVersion	0x4	0	32	32	0	FPGA Firmware Version Number|"\
     "pciServer.AxiPcieCore.AxiVersion.ScratchPad	UInt32	0x20004	0x4	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.ScratchPad	0x4	0	32	32	0	Register to test reads and writes|"\
     "pciServer.AxiPcieCore.AxiVersion.UpTimeCnt	UInt32	0x20008	0x8	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.UpTimeCnt	0x4	0	32	32	0	Number of seconds since last reset|"\
     "pciServer.AxiPcieCore.AxiVersion.FpgaReloadHalt	UInt1	0x20100	0x100	RW	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.FpgaReloadHalt	0x4	0	1	1	0	Used to halt automatic reloads via AxiVersion|"\
     "pciServer.AxiPcieCore.AxiVersion.FpgaReload	UInt1	0x20104	0x104	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.FpgaReload	0x4	0	1	1	0	Optional Reload the FPGA from the attached PROM|"\
     "pciServer.AxiPcieCore.AxiVersion.FpgaReloadAddress	UInt32	0x20108	0x108	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.FpgaReloadAddress	0x4	0	32	32	0	Reload start address|"\
     "pciServer.AxiPcieCore.AxiVersion.UserReset	UInt1	0x2010c	0x10c	RW	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.UserReset	0x4	0	1	1	0	Optional User Reset|"\
     "pciServer.AxiPcieCore.AxiVersion.FdSerial	UInt64	0x20300	0x300	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.FdSerial	0x8	0	64	64	0	Board ID value read from DS2411 chip|"\
     "pciServer.AxiPcieCore.AxiVersion.DeviceId	UInt32	0x20500	0x500	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DeviceId	0x4	0	32	32	0	Device Identification  (configued by generic)|"\
     "pciServer.AxiPcieCore.AxiVersion.GitHash	UInt160	0x20600	0x600	RO	[0]	[160]	0	1461501637330902918203684832716283019655932542975	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.GitHash	0x14	0	160	160	0	GIT SHA-1 Hash|"\
     "pciServer.AxiPcieCore.AxiVersion.DeviceDna	UInt128	0x20700	0x700	RO	[0]	[128]	0	340282366920938463463374607431768211455	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DeviceDna	0x10	0	128	128	0	Xilinx Device DNA value burned into FPGA|"\
     "pciServer.AxiPcieCore.AxiVersion.BuildStamp	String(256)	0x20800	0x800	RO	[0]	[2048]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.BuildStamp	0x100	0	2048	2048	0	Firmware Build String|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_SIZE_G	UInt32	0x20400	0x400	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_SIZE_G	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.Reserved	UInt32	0x20404	0x404	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.Reserved	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DRIVER_TYPE_ID_G	UInt32	0x20408	0x408	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DRIVER_TYPE_ID_G	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.XIL_DEVICE_G	UInt32	0x2040c	0x40c	RO	[0]	[32]	0	4294967295	{0: 'ULTRASCALE', 1: '7SERIES'}	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.XIL_DEVICE_G	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_CLK_FREQ_C	UInt32	0x20410	0x410	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_CLK_FREQ_C	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.BOOT_PROM_G	UInt32	0x20414	0x414	RO	[0]	[32]	0	4294967295	{0: 'BPI', 1: 'SPIx8', 2: 'SPIx4'}	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.BOOT_PROM_G	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x20418	0x418	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x20418	0x418	RO	[20]	[4]	0	15	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x20418	0x418	RO	[16]	[4]	0	15	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TID_BITS_C	UInt4	0x20418	0x418	RO	[12]	[4]	0	15	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x20418	0x418	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C'}	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x20418	0x418	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C'}	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x20418	0x418	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.AppReset	Bool	0x20418	0x418	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.DMA_AXIS_CONFIG_G_TDATA_BYTES_C	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_ADDR_WIDTH_C	UInt8	0x2041c	0x41c	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_ADDR_WIDTH_C	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_DATA_BYTES_C	UInt8	0x2041c	0x41c	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_ADDR_WIDTH_C	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_ID_BITS_C	UInt8	0x2041c	0x41c	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_ADDR_WIDTH_C	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_LEN_BITS_C	UInt8	0x2041c	0x41c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.AXI_PCIE_CONFIG_C_ADDR_WIDTH_C	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiVersion.AppClkFreq	UInt32	0x20420	0x420	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiVersion.AppClkFreq	0x4	0	32	32	0	Application Clock Frequency|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	UInt1	0x60000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x60000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x60000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x60000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.AXIS_CONFIG_G_TID_BITS_C	UInt4	0x60000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x60000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x60000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x60000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.COMMON_CLK_G	Bool	0x60000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.CntRst	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameCnt	UInt64	0x60004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameRate	Int32	0x6000c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameRateMax	Int32	0x60010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameRateMin	Int32	0x60014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].RawBandwidth	UInt64	0x60018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].RawBandwidthMax	UInt64	0x60020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].RawBandwidthMin	UInt64	0x60028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameSize	Int32	0x60030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameSizeMax	Int32	0x60034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameSizeMin	Int32	0x60038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameCnt	UInt64	0x60044	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameRate	Int32	0x6004c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameRateMax	Int32	0x60050	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameRateMin	Int32	0x60054	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].RawBandwidth	UInt64	0x60058	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].RawBandwidthMax	UInt64	0x60060	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].RawBandwidthMin	UInt64	0x60068	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameSize	Int32	0x60070	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameSizeMax	Int32	0x60074	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameSizeMin	Int32	0x60078	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[1].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameCnt	UInt64	0x60084	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameRate	Int32	0x6008c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameRateMax	Int32	0x60090	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameRateMin	Int32	0x60094	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].RawBandwidth	UInt64	0x60098	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].RawBandwidthMax	UInt64	0x600a0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].RawBandwidthMin	UInt64	0x600a8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameSize	Int32	0x600b0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameSizeMax	Int32	0x600b4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameSizeMin	Int32	0x600b8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[2].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameCnt	UInt64	0x600c4	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameRate	Int32	0x600cc	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameRateMax	Int32	0x600d0	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameRateMin	Int32	0x600d4	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].RawBandwidth	UInt64	0x600d8	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].RawBandwidthMax	UInt64	0x600e0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].RawBandwidthMin	UInt64	0x600e8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameSize	Int32	0x600f0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameSizeMax	Int32	0x600f4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameSizeMin	Int32	0x600f8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[3].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameCnt	UInt64	0x60104	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameRate	Int32	0x6010c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameRateMax	Int32	0x60110	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameRateMin	Int32	0x60114	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].RawBandwidth	UInt64	0x60118	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].RawBandwidthMax	UInt64	0x60120	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].RawBandwidthMin	UInt64	0x60128	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameSize	Int32	0x60130	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameSizeMax	Int32	0x60134	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameSizeMin	Int32	0x60138	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[4].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameCnt	UInt64	0x60144	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameRate	Int32	0x6014c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameRateMax	Int32	0x60150	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameRateMin	Int32	0x60154	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].RawBandwidth	UInt64	0x60158	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].RawBandwidthMax	UInt64	0x60160	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].RawBandwidthMin	UInt64	0x60168	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameSize	Int32	0x60170	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameSizeMax	Int32	0x60174	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameSizeMin	Int32	0x60178	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[5].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameCnt	UInt64	0x60184	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameRate	Int32	0x6018c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameRateMax	Int32	0x60190	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameRateMin	Int32	0x60194	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].RawBandwidth	UInt64	0x60198	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].RawBandwidthMax	UInt64	0x601a0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].RawBandwidthMin	UInt64	0x601a8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameSize	Int32	0x601b0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameSizeMax	Int32	0x601b4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameSizeMin	Int32	0x601b8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[6].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameCnt	UInt64	0x601c4	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameRate	Int32	0x601cc	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameRateMax	Int32	0x601d0	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameRateMin	Int32	0x601d4	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].RawBandwidth	UInt64	0x601d8	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].RawBandwidthMax	UInt64	0x601e0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].RawBandwidthMin	UInt64	0x601e8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameSize	Int32	0x601f0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameSizeMax	Int32	0x601f4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameSizeMin	Int32	0x601f8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaIbAxisMon.Ch[7].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.CntRst	UInt1	0x68000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x68000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x68000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x68000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.AXIS_CONFIG_G_TID_BITS_C	UInt4	0x68000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x68000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x68000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	4	4	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x68000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.COMMON_CLK_G	Bool	0x68000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.CntRst	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameCnt	UInt64	0x68004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameRate	Int32	0x6800c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameRateMax	Int32	0x68010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameRateMin	Int32	0x68014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].RawBandwidth	UInt64	0x68018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].RawBandwidthMax	UInt64	0x68020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].RawBandwidthMin	UInt64	0x68028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameSize	Int32	0x68030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameSizeMax	Int32	0x68034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameSizeMin	Int32	0x68038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameCnt	UInt64	0x68044	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameRate	Int32	0x6804c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameRateMax	Int32	0x68050	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameRateMin	Int32	0x68054	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].RawBandwidth	UInt64	0x68058	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].RawBandwidthMax	UInt64	0x68060	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].RawBandwidthMin	UInt64	0x68068	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameSize	Int32	0x68070	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameSizeMax	Int32	0x68074	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameSizeMin	Int32	0x68078	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[1].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameCnt	UInt64	0x68084	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameRate	Int32	0x6808c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameRateMax	Int32	0x68090	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameRateMin	Int32	0x68094	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].RawBandwidth	UInt64	0x68098	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].RawBandwidthMax	UInt64	0x680a0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].RawBandwidthMin	UInt64	0x680a8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameSize	Int32	0x680b0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameSizeMax	Int32	0x680b4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameSizeMin	Int32	0x680b8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[2].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameCnt	UInt64	0x680c4	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameRate	Int32	0x680cc	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameRateMax	Int32	0x680d0	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameRateMin	Int32	0x680d4	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].RawBandwidth	UInt64	0x680d8	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].RawBandwidthMax	UInt64	0x680e0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].RawBandwidthMin	UInt64	0x680e8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameSize	Int32	0x680f0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameSizeMax	Int32	0x680f4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameSizeMin	Int32	0x680f8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[3].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameCnt	UInt64	0x68104	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameRate	Int32	0x6810c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameRateMax	Int32	0x68110	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameRateMin	Int32	0x68114	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].RawBandwidth	UInt64	0x68118	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].RawBandwidthMax	UInt64	0x68120	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].RawBandwidthMin	UInt64	0x68128	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameSize	Int32	0x68130	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameSizeMax	Int32	0x68134	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameSizeMin	Int32	0x68138	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[4].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameCnt	UInt64	0x68144	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameRate	Int32	0x6814c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameRateMax	Int32	0x68150	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameRateMin	Int32	0x68154	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].RawBandwidth	UInt64	0x68158	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].RawBandwidthMax	UInt64	0x68160	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].RawBandwidthMin	UInt64	0x68168	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameSize	Int32	0x68170	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameSizeMax	Int32	0x68174	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameSizeMin	Int32	0x68178	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[5].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameCnt	UInt64	0x68184	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameRate	Int32	0x6818c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameRateMax	Int32	0x68190	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameRateMin	Int32	0x68194	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].RawBandwidth	UInt64	0x68198	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].RawBandwidthMax	UInt64	0x681a0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].RawBandwidthMin	UInt64	0x681a8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameSize	Int32	0x681b0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameSizeMax	Int32	0x681b4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameSizeMin	Int32	0x681b8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[6].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameCnt	UInt64	0x681c4	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameRate	Int32	0x681cc	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameRateMax	Int32	0x681d0	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameRateMin	Int32	0x681d4	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].RawBandwidth	UInt64	0x681d8	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].RawBandwidthMax	UInt64	0x681e0	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].RawBandwidthMin	UInt64	0x681e8	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameSize	Int32	0x681f0	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameSizeMax	Int32	0x681f4	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameSizeMin	Int32	0x681f8	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.DmaObAxisMon.Ch[7].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.AxiPcieCore.AxiPciePhy.VendorID	UInt16	0x10000	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.VendorID	0x4	0	16	16	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.DeviceID	UInt16	0x10000	0x0	RO	[16]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.VendorID	0x4	0	16	16	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.Command	UInt16	0x10004	0x4	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.Command	0x4	0	16	16	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.Status	UInt16	0x10004	0x4	RO	[16]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.Command	0x4	0	16	16	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.RevisionID	UInt8	0x10008	0x8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.RevisionID	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.ProgIF	UInt8	0x10008	0x8	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.RevisionID	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.Subclass	UInt8	0x10008	0x8	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.RevisionID	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.ClassCode	UInt8	0x10008	0x8	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.RevisionID	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.CacheLineSize	UInt8	0x1000c	0xc	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.CacheLineSize	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.LatencyTimer	UInt8	0x1000c	0xc	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.CacheLineSize	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.HeaderType	UInt8	0x1000c	0xc	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.CacheLineSize	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.BIST	UInt8	0x1000c	0xc	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.CacheLineSize	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[0]	UInt32	0x10010	0x10	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[0]	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[1]	UInt32	0x10014	0x14	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[1]	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[2]	UInt32	0x10018	0x18	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[2]	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[3]	UInt32	0x1001c	0x1c	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[3]	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[4]	UInt32	0x10020	0x20	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[4]	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[5]	UInt32	0x10024	0x24	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.BaseAddressBar[5]	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.CardbusCisPointer	UInt32	0x10028	0x28	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.CardbusCisPointer	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.SubVendorId	UInt16	0x1002c	0x2c	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.SubVendorId	0x4	0	16	16	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.SubDeviceId	UInt16	0x1002c	0x2c	RO	[16]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.SubVendorId	0x4	0	16	16	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.ExpansionRomBaseAddress	UInt32	0x10030	0x30	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.ExpansionRomBaseAddress	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.CapabilitiesPointer	UInt8	0x10034	0x34	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.CapabilitiesPointer	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.InterruptLine	UInt8	0x1003c	0x3c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.InterruptLine	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.InterruptPin	UInt8	0x1003c	0x3c	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.InterruptLine	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.MinGrant	UInt8	0x1003c	0x3c	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.InterruptLine	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.MaxLatency	UInt8	0x1003c	0x3c	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.InterruptLine	0x4	0	8	8	0	|"\
     "pciServer.AxiPcieCore.AxiPciePhy.Gen2Capable	UInt1	0x10130	0x130	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.Gen2Capable	0x4	0	1	1	0	If set, underlying integrated block supports PCIe Gen2 speed.|"\
     "pciServer.AxiPcieCore.AxiPciePhy.Gen3Capable	UInt1	0x10130	0x130	RO	[3]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.Gen2Capable	0x4	0	1	1	0	If set, underlying integrated block supports PCIe Gen3 speed.|"\
     "pciServer.AxiPcieCore.AxiPciePhy.RootPortPresent	UInt1	0x10130	0x130	RO	[1]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.Gen2Capable	0x4	0	1	1	0	Indicates the underlying integrated block is a Root Port when this bit is set. If set, Root Port registers are present in this interface.|"\
     "pciServer.AxiPcieCore.AxiPciePhy.UpConfigCapable	UInt1	0x10130	0x130	RO	[2]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.Gen2Capable	0x4	0	1	1	0	Indicates the underlying integrated block is upconfig capable when this bit is set.|"\
     "pciServer.AxiPcieCore.AxiPciePhy.LinkRateGen2	UInt1	0x10144	0x144	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.LinkRateGen2	0x4	0	1	1	0	0b = 2.5 GT/s (if bit[12] = 0), or 8.0GT/s (if bit[12] = 1), 1b = 5.0 GT/s|"\
     "pciServer.AxiPcieCore.AxiPciePhy.LinkRateGen3	UInt1	0x10144	0x144	RO	[12]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.LinkRateGen2	0x4	0	1	1	0	Reports the current link rate. 0b = see bit[0]. 1b = 8.0 GT/s|"\
     "pciServer.AxiPcieCore.AxiPciePhy.LinkWidth16	UInt1	0x10144	0x144	RO	[13]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.LinkRateGen2	0x4	0	1	1	0	Reports the current link width. 0b = See bit[2:1]. 1b = x16.|"\
     "pciServer.AxiPcieCore.AxiPciePhy.LinkWidth	UInt2	0x10144	0x144	RO	[1]	[2]	0	3	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxiPciePhy.LinkRateGen2	0x4	0	2	2	0	Reports the current link width. 00b = x1, 01b = x2, 10b = x4, 11b = x8.|"\
     "pciServer.AxiPcieCore.AxilBridge.Regs.Rnw	UInt1	0x70000	0x0	RW	[0]	[1]	0	1	{0: 'Write', 1: 'Read'}	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxilBridge.Regs.Rnw	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.AxilBridge.Regs.Done	Bool	0x70004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxilBridge.Regs.Done	0x4	0	1	1	0	|"\
     "pciServer.AxiPcieCore.AxilBridge.Regs.Resp	UInt2	0x70004	0x4	RW	[1]	[2]	0	3	{0: 'OK', 1: 'EXOK', 2: 'SLVERR', 3: 'DECERR'}	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxilBridge.Regs.Done	0x4	0	2	2	0	|"\
     "pciServer.AxiPcieCore.AxilBridge.Regs.Addr	UInt32	0x70008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxilBridge.Regs.Addr	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.AxilBridge.Regs.Data	UInt32	0x7000c	0xc	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.AxiPcieCore.AxilBridge.Regs.Data	0x4	0	32	32	0	|"\
     "pciServer.AxiPcieCore.Qsfp[0].DevMon[0]	UInt8	0x74058	0x58	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DevMon[0]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[0].DevMon[1]	UInt8	0x7405c	0x5c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DevMon[1]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[0].DevMon[2]	UInt8	0x74060	0x60	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DevMon[2]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[0].DevMon[3]	UInt8	0x74064	0x64	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DevMon[3]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[0].DevMon[4]	UInt8	0x74068	0x68	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DevMon[4]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[0].DevMon[5]	UInt8	0x7406c	0x6c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DevMon[5]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[0]	UInt8	0x74088	0x88	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[0]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[1]	UInt8	0x7408c	0x8c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[1]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[2]	UInt8	0x74090	0x90	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[2]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[3]	UInt8	0x74094	0x94	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[3]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[4]	UInt8	0x74098	0x98	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[4]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[5]	UInt8	0x7409c	0x9c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[5]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[6]	UInt8	0x740a0	0xa0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[6]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[7]	UInt8	0x740a4	0xa4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].RxPwrRaw[7]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[0]	UInt8	0x740a8	0xa8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[0]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[1]	UInt8	0x740ac	0xac	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[1]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[2]	UInt8	0x740b0	0xb0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[2]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[3]	UInt8	0x740b4	0xb4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[3]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[4]	UInt8	0x740b8	0xb8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[4]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[5]	UInt8	0x740bc	0xbc	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[5]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[6]	UInt8	0x740c0	0xc0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[6]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[7]	UInt8	0x740c4	0xc4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxBiasRaw[7]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[0]	UInt8	0x740c8	0xc8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[0]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[1]	UInt8	0x740cc	0xcc	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[1]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[2]	UInt8	0x740d0	0xd0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[2]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[3]	UInt8	0x740d4	0xd4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[3]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[4]	UInt8	0x740d8	0xd8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[4]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[5]	UInt8	0x740dc	0xdc	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[5]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[6]	UInt8	0x740e0	0xe0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[6]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[7]	UInt8	0x740e4	0xe4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].TxPwrRaw[7]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[0].Identifier	UInt8	0x74200	0x200	RO	[0]	[8]	0	255	{0: 'Unspecified', 1: 'GBIC', 2: 'Motherboard', 3: 'SFP', 4: 'XBI', 5: 'XENPAK', 6: 'XFP', 7: 'XFF', 8: 'XFP-E', 9: 'XPAK', 10: 'X2', 11: 'DWDM-SFP', 12: 'QSFP', 13: 'QSFP+', 14: 'CXP', 15: 'HD-4X', 16: 'HD-8X', 17: 'QSFP28', 18: 'CXP28', 19: 'CDFP-Style1/2', 20: 'HD-4X-Fanout', 21: 'HD-8X-Fanout', 22: 'CDFP-Style3', 23: 'microQSFP', 24: 'QSFP-DD', 25: 'OSFP', 26: 'SFP-DD', 27: 'DSFP', 28: 'MiniLinkx4', 29: 'MiniLinkx8', 30: 'QSFP+'}	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].Identifier	0x4	0	8	8	0	Type of serial transceiver|"\
     "pciServer.AxiPcieCore.Qsfp[0].Connector	UInt8	0x74208	0x208	RO	[0]	[8]	0	255	{0: 'Unspecified', 1: 'SC', 2: 'Fibre Channel Style 1 copper connector', 3: 'Fibre Channel Style 2 copper connector', 4: 'BNC/TNC', 5: 'Fibre Channel coaxial headers', 6: 'Fiber Jack', 7: 'LC', 8: 'MT-RJ', 9: 'MU', 10: 'SG', 11: 'Optical pigtail', 12: 'MPO 1x12', 13: 'MPO 2x16', 32: 'HSSDC II', 33: 'Copper Pigtail', 34: 'RJ45', 35: 'No separable connector', 36: 'MXC 2x16', 37: 'CS optical connector', 38: 'SN', 39: 'MPO 2x12', 40: 'MPO 1x16'}	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].Connector	0x4	0	8	8	0	Code for connector type|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[0]	String(1)	0x74250	0x250	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[0]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[1]	String(1)	0x74254	0x254	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[1]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[2]	String(1)	0x74258	0x258	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[2]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[3]	String(1)	0x7425c	0x25c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[3]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[4]	String(1)	0x74260	0x260	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[4]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[5]	String(1)	0x74264	0x264	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[5]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[6]	String(1)	0x74268	0x268	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[6]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[7]	String(1)	0x7426c	0x26c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[7]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[8]	String(1)	0x74270	0x270	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[8]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[9]	String(1)	0x74274	0x274	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[9]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[10]	String(1)	0x74278	0x278	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[10]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[11]	String(1)	0x7427c	0x27c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[11]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[12]	String(1)	0x74280	0x280	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[12]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[13]	String(1)	0x74284	0x284	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[13]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[14]	String(1)	0x74288	0x288	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[14]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[15]	String(1)	0x7428c	0x28c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorNameRaw[15]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[0]	String(1)	0x742a0	0x2a0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[0]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[1]	String(1)	0x742a4	0x2a4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[1]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[2]	String(1)	0x742a8	0x2a8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[2]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[3]	String(1)	0x742ac	0x2ac	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[3]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[4]	String(1)	0x742b0	0x2b0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[4]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[5]	String(1)	0x742b4	0x2b4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[5]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[6]	String(1)	0x742b8	0x2b8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[6]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[7]	String(1)	0x742bc	0x2bc	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[7]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[8]	String(1)	0x742c0	0x2c0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[8]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[9]	String(1)	0x742c4	0x2c4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[9]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[10]	String(1)	0x742c8	0x2c8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[10]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[11]	String(1)	0x742cc	0x2cc	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[11]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[12]	String(1)	0x742d0	0x2d0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[12]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[13]	String(1)	0x742d4	0x2d4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[13]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[14]	String(1)	0x742d8	0x2d8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[14]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[15]	String(1)	0x742dc	0x2dc	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorPnRaw[15]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorRevRaw[0]	String(1)	0x742e0	0x2e0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorRevRaw[0]	0x4	0	8	8	0	Revision level for part number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorRevRaw[1]	String(1)	0x742e4	0x2e4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorRevRaw[1]	0x4	0	8	8	0	Revision level for part number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[0]	String(1)	0x74310	0x310	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[0]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[1]	String(1)	0x74314	0x314	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[1]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[2]	String(1)	0x74318	0x318	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[2]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[3]	String(1)	0x7431c	0x31c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[3]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[4]	String(1)	0x74320	0x320	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[4]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[5]	String(1)	0x74324	0x324	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[5]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[6]	String(1)	0x74328	0x328	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[6]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[7]	String(1)	0x7432c	0x32c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[7]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[8]	String(1)	0x74330	0x330	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[8]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[9]	String(1)	0x74334	0x334	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[9]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[10]	String(1)	0x74338	0x338	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[10]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[11]	String(1)	0x7433c	0x33c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[11]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[12]	String(1)	0x74340	0x340	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[12]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[13]	String(1)	0x74344	0x344	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[13]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[14]	String(1)	0x74348	0x348	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[14]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[15]	String(1)	0x7434c	0x34c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].VendorSnRaw[15]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].DateCode[0]	String(1)	0x74350	0x350	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DateCode[0]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].DateCode[1]	String(1)	0x74354	0x354	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DateCode[1]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].DateCode[2]	String(1)	0x74358	0x358	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DateCode[2]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].DateCode[3]	String(1)	0x7435c	0x35c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DateCode[3]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].DateCode[4]	String(1)	0x74360	0x360	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DateCode[4]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[0].DateCode[5]	String(1)	0x74364	0x364	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[0].DateCode[5]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].DevMon[0]	UInt8	0x71058	0x58	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DevMon[0]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[1].DevMon[1]	UInt8	0x7105c	0x5c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DevMon[1]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[1].DevMon[2]	UInt8	0x71060	0x60	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DevMon[2]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[1].DevMon[3]	UInt8	0x71064	0x64	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DevMon[3]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[1].DevMon[4]	UInt8	0x71068	0x68	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DevMon[4]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[1].DevMon[5]	UInt8	0x7106c	0x6c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DevMon[5]	0x4	0	8	8	0	Diagnostic Monitor Data|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[0]	UInt8	0x71088	0x88	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[0]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[1]	UInt8	0x7108c	0x8c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[1]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[2]	UInt8	0x71090	0x90	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[2]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[3]	UInt8	0x71094	0x94	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[3]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[4]	UInt8	0x71098	0x98	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[4]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[5]	UInt8	0x7109c	0x9c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[5]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[6]	UInt8	0x710a0	0xa0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[6]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[7]	UInt8	0x710a4	0xa4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].RxPwrRaw[7]	0x4	0	8	8	0	Rx input power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[0]	UInt8	0x710a8	0xa8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[0]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[1]	UInt8	0x710ac	0xac	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[1]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[2]	UInt8	0x710b0	0xb0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[2]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[3]	UInt8	0x710b4	0xb4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[3]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[4]	UInt8	0x710b8	0xb8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[4]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[5]	UInt8	0x710bc	0xbc	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[5]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[6]	UInt8	0x710c0	0xc0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[6]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[7]	UInt8	0x710c4	0xc4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxBiasRaw[7]	0x4	0	8	8	0	Tx bias current|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[0]	UInt8	0x710c8	0xc8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[0]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[1]	UInt8	0x710cc	0xcc	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[1]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[2]	UInt8	0x710d0	0xd0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[2]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[3]	UInt8	0x710d4	0xd4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[3]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[4]	UInt8	0x710d8	0xd8	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[4]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[5]	UInt8	0x710dc	0xdc	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[5]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[6]	UInt8	0x710e0	0xe0	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[6]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[7]	UInt8	0x710e4	0xe4	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].TxPwrRaw[7]	0x4	0	8	8	0	Tx output power|"\
     "pciServer.AxiPcieCore.Qsfp[1].Identifier	UInt8	0x71200	0x200	RO	[0]	[8]	0	255	{0: 'Unspecified', 1: 'GBIC', 2: 'Motherboard', 3: 'SFP', 4: 'XBI', 5: 'XENPAK', 6: 'XFP', 7: 'XFF', 8: 'XFP-E', 9: 'XPAK', 10: 'X2', 11: 'DWDM-SFP', 12: 'QSFP', 13: 'QSFP+', 14: 'CXP', 15: 'HD-4X', 16: 'HD-8X', 17: 'QSFP28', 18: 'CXP28', 19: 'CDFP-Style1/2', 20: 'HD-4X-Fanout', 21: 'HD-8X-Fanout', 22: 'CDFP-Style3', 23: 'microQSFP', 24: 'QSFP-DD', 25: 'OSFP', 26: 'SFP-DD', 27: 'DSFP', 28: 'MiniLinkx4', 29: 'MiniLinkx8', 30: 'QSFP+'}	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].Identifier	0x4	0	8	8	0	Type of serial transceiver|"\
     "pciServer.AxiPcieCore.Qsfp[1].Connector	UInt8	0x71208	0x208	RO	[0]	[8]	0	255	{0: 'Unspecified', 1: 'SC', 2: 'Fibre Channel Style 1 copper connector', 3: 'Fibre Channel Style 2 copper connector', 4: 'BNC/TNC', 5: 'Fibre Channel coaxial headers', 6: 'Fiber Jack', 7: 'LC', 8: 'MT-RJ', 9: 'MU', 10: 'SG', 11: 'Optical pigtail', 12: 'MPO 1x12', 13: 'MPO 2x16', 32: 'HSSDC II', 33: 'Copper Pigtail', 34: 'RJ45', 35: 'No separable connector', 36: 'MXC 2x16', 37: 'CS optical connector', 38: 'SN', 39: 'MPO 2x12', 40: 'MPO 1x16'}	False	True	2	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].Connector	0x4	0	8	8	0	Code for connector type|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[0]	String(1)	0x71250	0x250	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[0]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[1]	String(1)	0x71254	0x254	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[1]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[2]	String(1)	0x71258	0x258	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[2]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[3]	String(1)	0x7125c	0x25c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[3]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[4]	String(1)	0x71260	0x260	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[4]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[5]	String(1)	0x71264	0x264	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[5]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[6]	String(1)	0x71268	0x268	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[6]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[7]	String(1)	0x7126c	0x26c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[7]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[8]	String(1)	0x71270	0x270	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[8]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[9]	String(1)	0x71274	0x274	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[9]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[10]	String(1)	0x71278	0x278	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[10]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[11]	String(1)	0x7127c	0x27c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[11]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[12]	String(1)	0x71280	0x280	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[12]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[13]	String(1)	0x71284	0x284	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[13]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[14]	String(1)	0x71288	0x288	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[14]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[15]	String(1)	0x7128c	0x28c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorNameRaw[15]	0x4	0	8	8	0	SFP vendor name (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[0]	String(1)	0x712a0	0x2a0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[0]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[1]	String(1)	0x712a4	0x2a4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[1]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[2]	String(1)	0x712a8	0x2a8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[2]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[3]	String(1)	0x712ac	0x2ac	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[3]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[4]	String(1)	0x712b0	0x2b0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[4]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[5]	String(1)	0x712b4	0x2b4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[5]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[6]	String(1)	0x712b8	0x2b8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[6]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[7]	String(1)	0x712bc	0x2bc	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[7]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[8]	String(1)	0x712c0	0x2c0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[8]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[9]	String(1)	0x712c4	0x2c4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[9]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[10]	String(1)	0x712c8	0x2c8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[10]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[11]	String(1)	0x712cc	0x2cc	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[11]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[12]	String(1)	0x712d0	0x2d0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[12]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[13]	String(1)	0x712d4	0x2d4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[13]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[14]	String(1)	0x712d8	0x2d8	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[14]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[15]	String(1)	0x712dc	0x2dc	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorPnRaw[15]	0x4	0	8	8	0	Part number provided by SFP vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorRevRaw[0]	String(1)	0x712e0	0x2e0	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorRevRaw[0]	0x4	0	8	8	0	Revision level for part number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorRevRaw[1]	String(1)	0x712e4	0x2e4	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorRevRaw[1]	0x4	0	8	8	0	Revision level for part number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[0]	String(1)	0x71310	0x310	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[0]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[1]	String(1)	0x71314	0x314	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[1]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[2]	String(1)	0x71318	0x318	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[2]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[3]	String(1)	0x7131c	0x31c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[3]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[4]	String(1)	0x71320	0x320	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[4]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[5]	String(1)	0x71324	0x324	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[5]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[6]	String(1)	0x71328	0x328	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[6]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[7]	String(1)	0x7132c	0x32c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[7]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[8]	String(1)	0x71330	0x330	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[8]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[9]	String(1)	0x71334	0x334	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[9]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[10]	String(1)	0x71338	0x338	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[10]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[11]	String(1)	0x7133c	0x33c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[11]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[12]	String(1)	0x71340	0x340	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[12]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[13]	String(1)	0x71344	0x344	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[13]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[14]	String(1)	0x71348	0x348	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[14]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[15]	String(1)	0x7134c	0x34c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].VendorSnRaw[15]	0x4	0	8	8	0	Serial number provided by vendor (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].DateCode[0]	String(1)	0x71350	0x350	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DateCode[0]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].DateCode[1]	String(1)	0x71354	0x354	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DateCode[1]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].DateCode[2]	String(1)	0x71358	0x358	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DateCode[2]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].DateCode[3]	String(1)	0x7135c	0x35c	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DateCode[3]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].DateCode[4]	String(1)	0x71360	0x360	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DateCode[4]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.AxiPcieCore.Qsfp[1].DateCode[5]	String(1)	0x71364	0x364	RO	[0]	[8]	None	None	None	False	True	5	False	False	0	True	True	Unnamed_50	pciServer.AxiPcieCore.Qsfp[1].DateCode[5]	0x4	0	8	8	0	Vendor's manufacturing date code (ASCII)|"\
     "pciServer.Lane[0].Ctrl.CountReset	UInt1	0x800000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[0].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[0].Ctrl.WRITE_EN_G	Bool	0x800004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].Ctrl.NUM_VC_G	UInt8	0x800004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x800004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x800004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].Ctrl.SkipInterval	UInt32	0x800008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[0].Ctrl.Loopback	UInt3	0x80000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[0].Ctrl.FlowControlDisable	Bool	0x80000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].Ctrl.TxDisable	Bool	0x80000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].Ctrl.ResetTx	Bool	0x80000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].Ctrl.ResetRx	Bool	0x80000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].Ctrl.TxDiffCtrl	UInt5	0x80000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[0].Ctrl.TxPreCursor	UInt5	0x80000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[0].Ctrl.TxPostCursor	UInt5	0x80000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[0].RxStatus.RemPauseCnt[0]	UInt16	0x800400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[0].RxStatus.RemOverflowCnt[0]	UInt8	0x800440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.FrameCnt	UInt16	0x800500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[0].RxStatus.OpCodeEnCnt	UInt16	0x800504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[0].RxStatus.PhyRxActiveCnt	UInt8	0x800600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.PhyRxInitCnt	UInt8	0x800604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.GearboxAlignedCnt	UInt8	0x800608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.LinkReadyCnt	UInt8	0x80060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.RemRxLinkReadyCnt	UInt8	0x800610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.FrameErrorCnt	UInt8	0x800614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.LinkDownCnt	UInt8	0x800618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.LinkErrorCnt	UInt8	0x80061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.EbOverflowCnt	UInt8	0x800620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.CellErrorCnt	UInt8	0x800624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.CellSofErrorCnt	UInt8	0x800628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.CellSeqErrorCnt	UInt8	0x80062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.CellVersionErrorCnt	UInt8	0x800630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.CellCrcModeErrorCnt	UInt8	0x800634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.CellCrcErrorCnt	UInt8	0x800638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.CellEofeErrorCnt	UInt8	0x80063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].RxStatus.PhyRxActive	Bool	0x800710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].RxStatus.GearboxAligned	Bool	0x800710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].RxStatus.LinkReady	Bool	0x800710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].RxStatus.RemRxLinkReady	Bool	0x800710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].RxStatus.RemLinkData	UInt48	0x800720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[0].RxStatus.RemOpCodeData	UInt48	0x800730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[0].RxStatus.RemRxPause	UInt1	0x800740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].RxStatus.RxClockFreqRaw	UInt32	0x800750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[0].TxStatus.LocPauseCnt[0]	UInt16	0x800800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[0].TxStatus.LocOverflowCnt[0]	UInt8	0x800840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].TxStatus.FrameCnt	UInt16	0x800900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[0].TxStatus.OpCodeEnCnt	UInt16	0x800904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[0].TxStatus.phyTxActiveCnt	UInt8	0x800a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].TxStatus.LinkReadyCnt	UInt8	0x800a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].TxStatus.FrameErrorCnt	UInt8	0x800a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[0].TxStatus.phyTxActive	Bool	0x800b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].TxStatus.LinkReady	Bool	0x800b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].TxStatus.LocLinkData	UInt48	0x800b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[0].TxStatus.LocOpCodeData	UInt48	0x800b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[0].TxStatus.LocTxPause	UInt1	0x800b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[0].TxStatus.TxClockFreqRaw	UInt32	0x800b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[0].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[0].CntRst	UInt1	0x803000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[0].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x803000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[0].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x803000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[0].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x803000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[0].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x803000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[0].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x803000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[0].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x803000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[0].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x803000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[0].COMMON_CLK_G	Bool	0x803000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].FrameCnt	UInt64	0x803004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].FrameRate	Int32	0x80300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].FrameRateMax	Int32	0x803010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].FrameRateMin	Int32	0x803014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].RawBandwidth	UInt64	0x803018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].RawBandwidthMax	UInt64	0x803020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].RawBandwidthMin	UInt64	0x803028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].FrameSize	Int32	0x803030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].FrameSizeMax	Int32	0x803034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[0].Ch[0].FrameSizeMin	Int32	0x803038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[0].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[0].CntRst	UInt1	0x804000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[0].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x804000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[0].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x804000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[0].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x804000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[0].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x804000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[0].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x804000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[0].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x804000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[0].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x804000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[0].COMMON_CLK_G	Bool	0x804000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].FrameCnt	UInt64	0x804004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].FrameRate	Int32	0x80400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].FrameRateMax	Int32	0x804010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].FrameRateMin	Int32	0x804014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].RawBandwidth	UInt64	0x804018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].RawBandwidthMax	UInt64	0x804020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].RawBandwidthMin	UInt64	0x804028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].FrameSize	Int32	0x804030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].FrameSizeMax	Int32	0x804034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[0].Ch[0].FrameSizeMin	Int32	0x804038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[0].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.Lane[1].Ctrl.CountReset	UInt1	0x810000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[1].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[1].Ctrl.WRITE_EN_G	Bool	0x810004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].Ctrl.NUM_VC_G	UInt8	0x810004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x810004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x810004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].Ctrl.SkipInterval	UInt32	0x810008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[1].Ctrl.Loopback	UInt3	0x81000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[1].Ctrl.FlowControlDisable	Bool	0x81000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].Ctrl.TxDisable	Bool	0x81000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].Ctrl.ResetTx	Bool	0x81000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].Ctrl.ResetRx	Bool	0x81000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].Ctrl.TxDiffCtrl	UInt5	0x81000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[1].Ctrl.TxPreCursor	UInt5	0x81000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[1].Ctrl.TxPostCursor	UInt5	0x81000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[1].RxStatus.RemPauseCnt[0]	UInt16	0x810400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[1].RxStatus.RemOverflowCnt[0]	UInt8	0x810440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.FrameCnt	UInt16	0x810500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[1].RxStatus.OpCodeEnCnt	UInt16	0x810504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[1].RxStatus.PhyRxActiveCnt	UInt8	0x810600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.PhyRxInitCnt	UInt8	0x810604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.GearboxAlignedCnt	UInt8	0x810608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.LinkReadyCnt	UInt8	0x81060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.RemRxLinkReadyCnt	UInt8	0x810610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.FrameErrorCnt	UInt8	0x810614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.LinkDownCnt	UInt8	0x810618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.LinkErrorCnt	UInt8	0x81061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.EbOverflowCnt	UInt8	0x810620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.CellErrorCnt	UInt8	0x810624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.CellSofErrorCnt	UInt8	0x810628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.CellSeqErrorCnt	UInt8	0x81062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.CellVersionErrorCnt	UInt8	0x810630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.CellCrcModeErrorCnt	UInt8	0x810634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.CellCrcErrorCnt	UInt8	0x810638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.CellEofeErrorCnt	UInt8	0x81063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].RxStatus.PhyRxActive	Bool	0x810710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].RxStatus.GearboxAligned	Bool	0x810710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].RxStatus.LinkReady	Bool	0x810710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].RxStatus.RemRxLinkReady	Bool	0x810710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].RxStatus.RemLinkData	UInt48	0x810720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[1].RxStatus.RemOpCodeData	UInt48	0x810730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[1].RxStatus.RemRxPause	UInt1	0x810740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].RxStatus.RxClockFreqRaw	UInt32	0x810750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[1].TxStatus.LocPauseCnt[0]	UInt16	0x810800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[1].TxStatus.LocOverflowCnt[0]	UInt8	0x810840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].TxStatus.FrameCnt	UInt16	0x810900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[1].TxStatus.OpCodeEnCnt	UInt16	0x810904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[1].TxStatus.phyTxActiveCnt	UInt8	0x810a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].TxStatus.LinkReadyCnt	UInt8	0x810a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].TxStatus.FrameErrorCnt	UInt8	0x810a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[1].TxStatus.phyTxActive	Bool	0x810b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].TxStatus.LinkReady	Bool	0x810b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].TxStatus.LocLinkData	UInt48	0x810b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[1].TxStatus.LocOpCodeData	UInt48	0x810b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[1].TxStatus.LocTxPause	UInt1	0x810b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[1].TxStatus.TxClockFreqRaw	UInt32	0x810b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[1].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[1].CntRst	UInt1	0x813000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[1].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x813000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[1].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x813000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[1].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x813000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[1].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x813000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[1].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x813000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[1].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x813000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[1].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x813000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[1].COMMON_CLK_G	Bool	0x813000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].FrameCnt	UInt64	0x813004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].FrameRate	Int32	0x81300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].FrameRateMax	Int32	0x813010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].FrameRateMin	Int32	0x813014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].RawBandwidth	UInt64	0x813018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].RawBandwidthMax	UInt64	0x813020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].RawBandwidthMin	UInt64	0x813028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].FrameSize	Int32	0x813030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].FrameSizeMax	Int32	0x813034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[1].Ch[0].FrameSizeMin	Int32	0x813038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[1].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[1].CntRst	UInt1	0x814000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[1].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x814000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[1].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x814000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[1].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x814000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[1].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x814000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[1].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x814000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[1].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x814000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[1].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x814000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[1].COMMON_CLK_G	Bool	0x814000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].FrameCnt	UInt64	0x814004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].FrameRate	Int32	0x81400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].FrameRateMax	Int32	0x814010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].FrameRateMin	Int32	0x814014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].RawBandwidth	UInt64	0x814018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].RawBandwidthMax	UInt64	0x814020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].RawBandwidthMin	UInt64	0x814028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].FrameSize	Int32	0x814030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].FrameSizeMax	Int32	0x814034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[1].Ch[0].FrameSizeMin	Int32	0x814038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[1].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.Lane[2].Ctrl.CountReset	UInt1	0x820000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[2].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[2].Ctrl.WRITE_EN_G	Bool	0x820004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].Ctrl.NUM_VC_G	UInt8	0x820004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x820004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x820004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].Ctrl.SkipInterval	UInt32	0x820008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[2].Ctrl.Loopback	UInt3	0x82000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[2].Ctrl.FlowControlDisable	Bool	0x82000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].Ctrl.TxDisable	Bool	0x82000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].Ctrl.ResetTx	Bool	0x82000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].Ctrl.ResetRx	Bool	0x82000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].Ctrl.TxDiffCtrl	UInt5	0x82000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[2].Ctrl.TxPreCursor	UInt5	0x82000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[2].Ctrl.TxPostCursor	UInt5	0x82000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[2].RxStatus.RemPauseCnt[0]	UInt16	0x820400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[2].RxStatus.RemOverflowCnt[0]	UInt8	0x820440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.FrameCnt	UInt16	0x820500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[2].RxStatus.OpCodeEnCnt	UInt16	0x820504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[2].RxStatus.PhyRxActiveCnt	UInt8	0x820600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.PhyRxInitCnt	UInt8	0x820604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.GearboxAlignedCnt	UInt8	0x820608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.LinkReadyCnt	UInt8	0x82060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.RemRxLinkReadyCnt	UInt8	0x820610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.FrameErrorCnt	UInt8	0x820614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.LinkDownCnt	UInt8	0x820618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.LinkErrorCnt	UInt8	0x82061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.EbOverflowCnt	UInt8	0x820620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.CellErrorCnt	UInt8	0x820624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.CellSofErrorCnt	UInt8	0x820628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.CellSeqErrorCnt	UInt8	0x82062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.CellVersionErrorCnt	UInt8	0x820630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.CellCrcModeErrorCnt	UInt8	0x820634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.CellCrcErrorCnt	UInt8	0x820638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.CellEofeErrorCnt	UInt8	0x82063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].RxStatus.PhyRxActive	Bool	0x820710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].RxStatus.GearboxAligned	Bool	0x820710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].RxStatus.LinkReady	Bool	0x820710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].RxStatus.RemRxLinkReady	Bool	0x820710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].RxStatus.RemLinkData	UInt48	0x820720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[2].RxStatus.RemOpCodeData	UInt48	0x820730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[2].RxStatus.RemRxPause	UInt1	0x820740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].RxStatus.RxClockFreqRaw	UInt32	0x820750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[2].TxStatus.LocPauseCnt[0]	UInt16	0x820800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[2].TxStatus.LocOverflowCnt[0]	UInt8	0x820840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].TxStatus.FrameCnt	UInt16	0x820900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[2].TxStatus.OpCodeEnCnt	UInt16	0x820904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[2].TxStatus.phyTxActiveCnt	UInt8	0x820a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].TxStatus.LinkReadyCnt	UInt8	0x820a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].TxStatus.FrameErrorCnt	UInt8	0x820a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[2].TxStatus.phyTxActive	Bool	0x820b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].TxStatus.LinkReady	Bool	0x820b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].TxStatus.LocLinkData	UInt48	0x820b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[2].TxStatus.LocOpCodeData	UInt48	0x820b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[2].TxStatus.LocTxPause	UInt1	0x820b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[2].TxStatus.TxClockFreqRaw	UInt32	0x820b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[2].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[2].CntRst	UInt1	0x823000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[2].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x823000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[2].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x823000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[2].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x823000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[2].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x823000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[2].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x823000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[2].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x823000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[2].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x823000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[2].COMMON_CLK_G	Bool	0x823000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].FrameCnt	UInt64	0x823004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].FrameRate	Int32	0x82300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].FrameRateMax	Int32	0x823010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].FrameRateMin	Int32	0x823014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].RawBandwidth	UInt64	0x823018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].RawBandwidthMax	UInt64	0x823020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].RawBandwidthMin	UInt64	0x823028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].FrameSize	Int32	0x823030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].FrameSizeMax	Int32	0x823034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[2].Ch[0].FrameSizeMin	Int32	0x823038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[2].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[2].CntRst	UInt1	0x824000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[2].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x824000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[2].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x824000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[2].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x824000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[2].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x824000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[2].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x824000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[2].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x824000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[2].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x824000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[2].COMMON_CLK_G	Bool	0x824000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].FrameCnt	UInt64	0x824004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].FrameRate	Int32	0x82400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].FrameRateMax	Int32	0x824010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].FrameRateMin	Int32	0x824014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].RawBandwidth	UInt64	0x824018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].RawBandwidthMax	UInt64	0x824020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].RawBandwidthMin	UInt64	0x824028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].FrameSize	Int32	0x824030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].FrameSizeMax	Int32	0x824034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[2].Ch[0].FrameSizeMin	Int32	0x824038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[2].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.Lane[3].Ctrl.CountReset	UInt1	0x830000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[3].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[3].Ctrl.WRITE_EN_G	Bool	0x830004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].Ctrl.NUM_VC_G	UInt8	0x830004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x830004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x830004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].Ctrl.SkipInterval	UInt32	0x830008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[3].Ctrl.Loopback	UInt3	0x83000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[3].Ctrl.FlowControlDisable	Bool	0x83000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].Ctrl.TxDisable	Bool	0x83000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].Ctrl.ResetTx	Bool	0x83000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].Ctrl.ResetRx	Bool	0x83000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].Ctrl.TxDiffCtrl	UInt5	0x83000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[3].Ctrl.TxPreCursor	UInt5	0x83000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[3].Ctrl.TxPostCursor	UInt5	0x83000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[3].RxStatus.RemPauseCnt[0]	UInt16	0x830400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[3].RxStatus.RemOverflowCnt[0]	UInt8	0x830440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.FrameCnt	UInt16	0x830500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[3].RxStatus.OpCodeEnCnt	UInt16	0x830504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[3].RxStatus.PhyRxActiveCnt	UInt8	0x830600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.PhyRxInitCnt	UInt8	0x830604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.GearboxAlignedCnt	UInt8	0x830608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.LinkReadyCnt	UInt8	0x83060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.RemRxLinkReadyCnt	UInt8	0x830610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.FrameErrorCnt	UInt8	0x830614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.LinkDownCnt	UInt8	0x830618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.LinkErrorCnt	UInt8	0x83061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.EbOverflowCnt	UInt8	0x830620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.CellErrorCnt	UInt8	0x830624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.CellSofErrorCnt	UInt8	0x830628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.CellSeqErrorCnt	UInt8	0x83062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.CellVersionErrorCnt	UInt8	0x830630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.CellCrcModeErrorCnt	UInt8	0x830634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.CellCrcErrorCnt	UInt8	0x830638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.CellEofeErrorCnt	UInt8	0x83063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].RxStatus.PhyRxActive	Bool	0x830710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].RxStatus.GearboxAligned	Bool	0x830710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].RxStatus.LinkReady	Bool	0x830710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].RxStatus.RemRxLinkReady	Bool	0x830710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].RxStatus.RemLinkData	UInt48	0x830720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[3].RxStatus.RemOpCodeData	UInt48	0x830730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[3].RxStatus.RemRxPause	UInt1	0x830740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].RxStatus.RxClockFreqRaw	UInt32	0x830750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[3].TxStatus.LocPauseCnt[0]	UInt16	0x830800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[3].TxStatus.LocOverflowCnt[0]	UInt8	0x830840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].TxStatus.FrameCnt	UInt16	0x830900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[3].TxStatus.OpCodeEnCnt	UInt16	0x830904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[3].TxStatus.phyTxActiveCnt	UInt8	0x830a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].TxStatus.LinkReadyCnt	UInt8	0x830a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].TxStatus.FrameErrorCnt	UInt8	0x830a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[3].TxStatus.phyTxActive	Bool	0x830b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].TxStatus.LinkReady	Bool	0x830b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].TxStatus.LocLinkData	UInt48	0x830b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[3].TxStatus.LocOpCodeData	UInt48	0x830b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[3].TxStatus.LocTxPause	UInt1	0x830b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[3].TxStatus.TxClockFreqRaw	UInt32	0x830b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[3].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[3].CntRst	UInt1	0x833000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[3].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x833000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[3].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x833000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[3].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x833000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[3].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x833000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[3].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x833000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[3].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x833000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[3].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x833000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[3].COMMON_CLK_G	Bool	0x833000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].FrameCnt	UInt64	0x833004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].FrameRate	Int32	0x83300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].FrameRateMax	Int32	0x833010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].FrameRateMin	Int32	0x833014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].RawBandwidth	UInt64	0x833018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].RawBandwidthMax	UInt64	0x833020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].RawBandwidthMin	UInt64	0x833028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].FrameSize	Int32	0x833030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].FrameSizeMax	Int32	0x833034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[3].Ch[0].FrameSizeMin	Int32	0x833038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[3].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[3].CntRst	UInt1	0x834000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[3].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x834000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[3].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x834000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[3].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x834000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[3].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x834000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[3].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x834000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[3].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x834000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[3].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x834000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[3].COMMON_CLK_G	Bool	0x834000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].FrameCnt	UInt64	0x834004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].FrameRate	Int32	0x83400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].FrameRateMax	Int32	0x834010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].FrameRateMin	Int32	0x834014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].RawBandwidth	UInt64	0x834018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].RawBandwidthMax	UInt64	0x834020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].RawBandwidthMin	UInt64	0x834028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].FrameSize	Int32	0x834030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].FrameSizeMax	Int32	0x834034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[3].Ch[0].FrameSizeMin	Int32	0x834038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[3].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.Lane[4].Ctrl.CountReset	UInt1	0x840000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[4].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[4].Ctrl.WRITE_EN_G	Bool	0x840004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].Ctrl.NUM_VC_G	UInt8	0x840004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x840004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x840004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].Ctrl.SkipInterval	UInt32	0x840008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[4].Ctrl.Loopback	UInt3	0x84000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[4].Ctrl.FlowControlDisable	Bool	0x84000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].Ctrl.TxDisable	Bool	0x84000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].Ctrl.ResetTx	Bool	0x84000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].Ctrl.ResetRx	Bool	0x84000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].Ctrl.TxDiffCtrl	UInt5	0x84000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[4].Ctrl.TxPreCursor	UInt5	0x84000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[4].Ctrl.TxPostCursor	UInt5	0x84000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[4].RxStatus.RemPauseCnt[0]	UInt16	0x840400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[4].RxStatus.RemOverflowCnt[0]	UInt8	0x840440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.FrameCnt	UInt16	0x840500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[4].RxStatus.OpCodeEnCnt	UInt16	0x840504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[4].RxStatus.PhyRxActiveCnt	UInt8	0x840600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.PhyRxInitCnt	UInt8	0x840604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.GearboxAlignedCnt	UInt8	0x840608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.LinkReadyCnt	UInt8	0x84060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.RemRxLinkReadyCnt	UInt8	0x840610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.FrameErrorCnt	UInt8	0x840614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.LinkDownCnt	UInt8	0x840618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.LinkErrorCnt	UInt8	0x84061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.EbOverflowCnt	UInt8	0x840620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.CellErrorCnt	UInt8	0x840624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.CellSofErrorCnt	UInt8	0x840628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.CellSeqErrorCnt	UInt8	0x84062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.CellVersionErrorCnt	UInt8	0x840630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.CellCrcModeErrorCnt	UInt8	0x840634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.CellCrcErrorCnt	UInt8	0x840638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.CellEofeErrorCnt	UInt8	0x84063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].RxStatus.PhyRxActive	Bool	0x840710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].RxStatus.GearboxAligned	Bool	0x840710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].RxStatus.LinkReady	Bool	0x840710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].RxStatus.RemRxLinkReady	Bool	0x840710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].RxStatus.RemLinkData	UInt48	0x840720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[4].RxStatus.RemOpCodeData	UInt48	0x840730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[4].RxStatus.RemRxPause	UInt1	0x840740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].RxStatus.RxClockFreqRaw	UInt32	0x840750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[4].TxStatus.LocPauseCnt[0]	UInt16	0x840800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[4].TxStatus.LocOverflowCnt[0]	UInt8	0x840840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].TxStatus.FrameCnt	UInt16	0x840900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[4].TxStatus.OpCodeEnCnt	UInt16	0x840904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[4].TxStatus.phyTxActiveCnt	UInt8	0x840a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].TxStatus.LinkReadyCnt	UInt8	0x840a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].TxStatus.FrameErrorCnt	UInt8	0x840a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[4].TxStatus.phyTxActive	Bool	0x840b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].TxStatus.LinkReady	Bool	0x840b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].TxStatus.LocLinkData	UInt48	0x840b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[4].TxStatus.LocOpCodeData	UInt48	0x840b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[4].TxStatus.LocTxPause	UInt1	0x840b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[4].TxStatus.TxClockFreqRaw	UInt32	0x840b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[4].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[4].CntRst	UInt1	0x843000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[4].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x843000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[4].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x843000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[4].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x843000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[4].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x843000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[4].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x843000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[4].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x843000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[4].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x843000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[4].COMMON_CLK_G	Bool	0x843000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].FrameCnt	UInt64	0x843004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].FrameRate	Int32	0x84300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].FrameRateMax	Int32	0x843010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].FrameRateMin	Int32	0x843014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].RawBandwidth	UInt64	0x843018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].RawBandwidthMax	UInt64	0x843020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].RawBandwidthMin	UInt64	0x843028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].FrameSize	Int32	0x843030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].FrameSizeMax	Int32	0x843034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[4].Ch[0].FrameSizeMin	Int32	0x843038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[4].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[4].CntRst	UInt1	0x844000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[4].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x844000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[4].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x844000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[4].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x844000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[4].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x844000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[4].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x844000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[4].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x844000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[4].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x844000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[4].COMMON_CLK_G	Bool	0x844000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].FrameCnt	UInt64	0x844004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].FrameRate	Int32	0x84400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].FrameRateMax	Int32	0x844010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].FrameRateMin	Int32	0x844014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].RawBandwidth	UInt64	0x844018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].RawBandwidthMax	UInt64	0x844020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].RawBandwidthMin	UInt64	0x844028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].FrameSize	Int32	0x844030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].FrameSizeMax	Int32	0x844034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[4].Ch[0].FrameSizeMin	Int32	0x844038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[4].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.Lane[5].Ctrl.CountReset	UInt1	0x850000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[5].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[5].Ctrl.WRITE_EN_G	Bool	0x850004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].Ctrl.NUM_VC_G	UInt8	0x850004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x850004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x850004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].Ctrl.SkipInterval	UInt32	0x850008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[5].Ctrl.Loopback	UInt3	0x85000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[5].Ctrl.FlowControlDisable	Bool	0x85000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].Ctrl.TxDisable	Bool	0x85000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].Ctrl.ResetTx	Bool	0x85000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].Ctrl.ResetRx	Bool	0x85000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].Ctrl.TxDiffCtrl	UInt5	0x85000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[5].Ctrl.TxPreCursor	UInt5	0x85000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[5].Ctrl.TxPostCursor	UInt5	0x85000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[5].RxStatus.RemPauseCnt[0]	UInt16	0x850400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[5].RxStatus.RemOverflowCnt[0]	UInt8	0x850440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.FrameCnt	UInt16	0x850500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[5].RxStatus.OpCodeEnCnt	UInt16	0x850504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[5].RxStatus.PhyRxActiveCnt	UInt8	0x850600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.PhyRxInitCnt	UInt8	0x850604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.GearboxAlignedCnt	UInt8	0x850608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.LinkReadyCnt	UInt8	0x85060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.RemRxLinkReadyCnt	UInt8	0x850610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.FrameErrorCnt	UInt8	0x850614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.LinkDownCnt	UInt8	0x850618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.LinkErrorCnt	UInt8	0x85061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.EbOverflowCnt	UInt8	0x850620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.CellErrorCnt	UInt8	0x850624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.CellSofErrorCnt	UInt8	0x850628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.CellSeqErrorCnt	UInt8	0x85062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.CellVersionErrorCnt	UInt8	0x850630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.CellCrcModeErrorCnt	UInt8	0x850634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.CellCrcErrorCnt	UInt8	0x850638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.CellEofeErrorCnt	UInt8	0x85063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].RxStatus.PhyRxActive	Bool	0x850710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].RxStatus.GearboxAligned	Bool	0x850710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].RxStatus.LinkReady	Bool	0x850710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].RxStatus.RemRxLinkReady	Bool	0x850710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].RxStatus.RemLinkData	UInt48	0x850720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[5].RxStatus.RemOpCodeData	UInt48	0x850730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[5].RxStatus.RemRxPause	UInt1	0x850740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].RxStatus.RxClockFreqRaw	UInt32	0x850750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[5].TxStatus.LocPauseCnt[0]	UInt16	0x850800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[5].TxStatus.LocOverflowCnt[0]	UInt8	0x850840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].TxStatus.FrameCnt	UInt16	0x850900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[5].TxStatus.OpCodeEnCnt	UInt16	0x850904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[5].TxStatus.phyTxActiveCnt	UInt8	0x850a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].TxStatus.LinkReadyCnt	UInt8	0x850a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].TxStatus.FrameErrorCnt	UInt8	0x850a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[5].TxStatus.phyTxActive	Bool	0x850b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].TxStatus.LinkReady	Bool	0x850b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].TxStatus.LocLinkData	UInt48	0x850b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[5].TxStatus.LocOpCodeData	UInt48	0x850b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[5].TxStatus.LocTxPause	UInt1	0x850b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[5].TxStatus.TxClockFreqRaw	UInt32	0x850b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[5].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[5].CntRst	UInt1	0x853000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[5].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x853000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[5].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x853000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[5].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x853000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[5].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x853000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[5].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x853000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[5].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x853000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[5].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x853000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[5].COMMON_CLK_G	Bool	0x853000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].FrameCnt	UInt64	0x853004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].FrameRate	Int32	0x85300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].FrameRateMax	Int32	0x853010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].FrameRateMin	Int32	0x853014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].RawBandwidth	UInt64	0x853018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].RawBandwidthMax	UInt64	0x853020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].RawBandwidthMin	UInt64	0x853028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].FrameSize	Int32	0x853030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].FrameSizeMax	Int32	0x853034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[5].Ch[0].FrameSizeMin	Int32	0x853038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[5].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[5].CntRst	UInt1	0x854000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[5].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x854000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[5].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x854000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[5].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x854000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[5].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x854000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[5].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x854000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[5].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x854000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[5].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x854000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[5].COMMON_CLK_G	Bool	0x854000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].FrameCnt	UInt64	0x854004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].FrameRate	Int32	0x85400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].FrameRateMax	Int32	0x854010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].FrameRateMin	Int32	0x854014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].RawBandwidth	UInt64	0x854018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].RawBandwidthMax	UInt64	0x854020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].RawBandwidthMin	UInt64	0x854028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].FrameSize	Int32	0x854030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].FrameSizeMax	Int32	0x854034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[5].Ch[0].FrameSizeMin	Int32	0x854038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[5].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.Lane[6].Ctrl.CountReset	UInt1	0x860000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[6].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[6].Ctrl.WRITE_EN_G	Bool	0x860004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].Ctrl.NUM_VC_G	UInt8	0x860004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x860004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x860004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].Ctrl.SkipInterval	UInt32	0x860008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[6].Ctrl.Loopback	UInt3	0x86000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[6].Ctrl.FlowControlDisable	Bool	0x86000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].Ctrl.TxDisable	Bool	0x86000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].Ctrl.ResetTx	Bool	0x86000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].Ctrl.ResetRx	Bool	0x86000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].Ctrl.TxDiffCtrl	UInt5	0x86000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[6].Ctrl.TxPreCursor	UInt5	0x86000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[6].Ctrl.TxPostCursor	UInt5	0x86000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[6].RxStatus.RemPauseCnt[0]	UInt16	0x860400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[6].RxStatus.RemOverflowCnt[0]	UInt8	0x860440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.FrameCnt	UInt16	0x860500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[6].RxStatus.OpCodeEnCnt	UInt16	0x860504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[6].RxStatus.PhyRxActiveCnt	UInt8	0x860600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.PhyRxInitCnt	UInt8	0x860604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.GearboxAlignedCnt	UInt8	0x860608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.LinkReadyCnt	UInt8	0x86060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.RemRxLinkReadyCnt	UInt8	0x860610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.FrameErrorCnt	UInt8	0x860614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.LinkDownCnt	UInt8	0x860618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.LinkErrorCnt	UInt8	0x86061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.EbOverflowCnt	UInt8	0x860620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.CellErrorCnt	UInt8	0x860624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.CellSofErrorCnt	UInt8	0x860628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.CellSeqErrorCnt	UInt8	0x86062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.CellVersionErrorCnt	UInt8	0x860630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.CellCrcModeErrorCnt	UInt8	0x860634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.CellCrcErrorCnt	UInt8	0x860638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.CellEofeErrorCnt	UInt8	0x86063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].RxStatus.PhyRxActive	Bool	0x860710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].RxStatus.GearboxAligned	Bool	0x860710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].RxStatus.LinkReady	Bool	0x860710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].RxStatus.RemRxLinkReady	Bool	0x860710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].RxStatus.RemLinkData	UInt48	0x860720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[6].RxStatus.RemOpCodeData	UInt48	0x860730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[6].RxStatus.RemRxPause	UInt1	0x860740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].RxStatus.RxClockFreqRaw	UInt32	0x860750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[6].TxStatus.LocPauseCnt[0]	UInt16	0x860800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[6].TxStatus.LocOverflowCnt[0]	UInt8	0x860840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].TxStatus.FrameCnt	UInt16	0x860900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[6].TxStatus.OpCodeEnCnt	UInt16	0x860904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[6].TxStatus.phyTxActiveCnt	UInt8	0x860a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].TxStatus.LinkReadyCnt	UInt8	0x860a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].TxStatus.FrameErrorCnt	UInt8	0x860a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[6].TxStatus.phyTxActive	Bool	0x860b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].TxStatus.LinkReady	Bool	0x860b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].TxStatus.LocLinkData	UInt48	0x860b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[6].TxStatus.LocOpCodeData	UInt48	0x860b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[6].TxStatus.LocTxPause	UInt1	0x860b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[6].TxStatus.TxClockFreqRaw	UInt32	0x860b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[6].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[6].CntRst	UInt1	0x863000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[6].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x863000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[6].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x863000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[6].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x863000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[6].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x863000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[6].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x863000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[6].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x863000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[6].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x863000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[6].COMMON_CLK_G	Bool	0x863000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].FrameCnt	UInt64	0x863004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].FrameRate	Int32	0x86300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].FrameRateMax	Int32	0x863010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].FrameRateMin	Int32	0x863014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].RawBandwidth	UInt64	0x863018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].RawBandwidthMax	UInt64	0x863020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].RawBandwidthMin	UInt64	0x863028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].FrameSize	Int32	0x863030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].FrameSizeMax	Int32	0x863034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[6].Ch[0].FrameSizeMin	Int32	0x863038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[6].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[6].CntRst	UInt1	0x864000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[6].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x864000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[6].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x864000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[6].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x864000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[6].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x864000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[6].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x864000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[6].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x864000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[6].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x864000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[6].COMMON_CLK_G	Bool	0x864000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].FrameCnt	UInt64	0x864004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].FrameRate	Int32	0x86400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].FrameRateMax	Int32	0x864010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].FrameRateMin	Int32	0x864014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].RawBandwidth	UInt64	0x864018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].RawBandwidthMax	UInt64	0x864020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].RawBandwidthMin	UInt64	0x864028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].FrameSize	Int32	0x864030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].FrameSizeMax	Int32	0x864034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[6].Ch[0].FrameSizeMin	Int32	0x864038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[6].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.Lane[7].Ctrl.CountReset	UInt1	0x870000	0x0	WO	[0]	[1]	0	1	None	False	False	2	False	False	0	False	True	Unnamed_3	pciServer.Lane[7].Ctrl.CountReset	0x4	0	1	1	0	Status Counter Reset Command|"\
     "pciServer.Lane[7].Ctrl.WRITE_EN_G	Bool	0x870004	0x4	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.WRITE_EN_G	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].Ctrl.NUM_VC_G	UInt8	0x870004	0x4	RO	[8]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].Ctrl.STATUS_CNT_WIDTH_G	UInt8	0x870004	0x4	RO	[16]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].Ctrl.ERROR_CNT_WIDTH_G	UInt8	0x870004	0x4	RO	[24]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.WRITE_EN_G	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].Ctrl.SkipInterval	UInt32	0x870008	0x8	RW	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.SkipInterval	0x4	0	32	32	0	TX skip k-code interval|"\
     "pciServer.Lane[7].Ctrl.Loopback	UInt3	0x87000c	0xc	RW	[0]	[3]	0	7	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	3	3	0	GT Loopback Mode|"\
     "pciServer.Lane[7].Ctrl.FlowControlDisable	Bool	0x87000c	0xc	RW	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].Ctrl.TxDisable	Bool	0x87000c	0xc	RW	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].Ctrl.ResetTx	Bool	0x87000c	0xc	RW	[5]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].Ctrl.ResetRx	Bool	0x87000c	0xc	RW	[6]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].Ctrl.TxDiffCtrl	UInt5	0x87000c	0xc	RW	[8]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[7].Ctrl.TxPreCursor	UInt5	0x87000c	0xc	RW	[16]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[7].Ctrl.TxPostCursor	UInt5	0x87000c	0xc	RW	[24]	[5]	0	31	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].Ctrl.Loopback	0x4	0	5	5	0	|"\
     "pciServer.Lane[7].RxStatus.RemPauseCnt[0]	UInt16	0x870400	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.RemPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[7].RxStatus.RemOverflowCnt[0]	UInt8	0x870440	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.RemOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.FrameCnt	UInt16	0x870500	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[7].RxStatus.OpCodeEnCnt	UInt16	0x870504	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[7].RxStatus.PhyRxActiveCnt	UInt8	0x870600	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.PhyRxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.PhyRxInitCnt	UInt8	0x870604	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.PhyRxInitCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.GearboxAlignedCnt	UInt8	0x870608	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.GearboxAlignedCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.LinkReadyCnt	UInt8	0x87060c	0x20c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.RemRxLinkReadyCnt	UInt8	0x870610	0x210	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.RemRxLinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.FrameErrorCnt	UInt8	0x870614	0x214	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.LinkDownCnt	UInt8	0x870618	0x218	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.LinkDownCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.LinkErrorCnt	UInt8	0x87061c	0x21c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.LinkErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.EbOverflowCnt	UInt8	0x870620	0x220	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.EbOverflowCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.CellErrorCnt	UInt8	0x870624	0x224	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.CellErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.CellSofErrorCnt	UInt8	0x870628	0x228	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.CellSofErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.CellSeqErrorCnt	UInt8	0x87062c	0x22c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.CellSeqErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.CellVersionErrorCnt	UInt8	0x870630	0x230	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.CellVersionErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.CellCrcModeErrorCnt	UInt8	0x870634	0x234	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.CellCrcModeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.CellCrcErrorCnt	UInt8	0x870638	0x238	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.CellCrcErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.CellEofeErrorCnt	UInt8	0x87063c	0x23c	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.CellEofeErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].RxStatus.PhyRxActive	Bool	0x870710	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].RxStatus.GearboxAligned	Bool	0x870710	0x310	RO	[2]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].RxStatus.LinkReady	Bool	0x870710	0x310	RO	[3]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].RxStatus.RemRxLinkReady	Bool	0x870710	0x310	RO	[4]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.PhyRxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].RxStatus.RemLinkData	UInt48	0x870720	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.RemLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[7].RxStatus.RemOpCodeData	UInt48	0x870730	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.RemOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[7].RxStatus.RemRxPause	UInt1	0x870740	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.RemRxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].RxStatus.RxClockFreqRaw	UInt32	0x870750	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].RxStatus.RxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.Lane[7].TxStatus.LocPauseCnt[0]	UInt16	0x870800	0x0	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.LocPauseCnt[0]	0x4	0	16	16	0	|"\
     "pciServer.Lane[7].TxStatus.LocOverflowCnt[0]	UInt8	0x870840	0x40	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.LocOverflowCnt[0]	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].TxStatus.FrameCnt	UInt16	0x870900	0x100	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.FrameCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[7].TxStatus.OpCodeEnCnt	UInt16	0x870904	0x104	RO	[0]	[16]	0	65535	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.OpCodeEnCnt	0x4	0	16	16	0	|"\
     "pciServer.Lane[7].TxStatus.phyTxActiveCnt	UInt8	0x870a00	0x200	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.phyTxActiveCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].TxStatus.LinkReadyCnt	UInt8	0x870a04	0x204	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.LinkReadyCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].TxStatus.FrameErrorCnt	UInt8	0x870a08	0x208	RO	[0]	[8]	0	255	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.FrameErrorCnt	0x4	0	8	8	0	|"\
     "pciServer.Lane[7].TxStatus.phyTxActive	Bool	0x870b10	0x310	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].TxStatus.LinkReady	Bool	0x870b10	0x310	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	False	True	4	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.phyTxActive	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].TxStatus.LocLinkData	UInt48	0x870b20	0x320	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.LocLinkData	0x8	0	48	48	0	|"\
     "pciServer.Lane[7].TxStatus.LocOpCodeData	UInt48	0x870b30	0x330	RO	[0]	[48]	0	281474976710655	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.LocOpCodeData	0x8	0	48	48	0	|"\
     "pciServer.Lane[7].TxStatus.LocTxPause	UInt1	0x870b40	0x340	RO	[0]	[1]	0	1	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.LocTxPause	0x4	0	1	1	0	|"\
     "pciServer.Lane[7].TxStatus.TxClockFreqRaw	UInt32	0x870b50	0x350	RO	[0]	[32]	0	4294967295	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.Lane[7].TxStatus.TxClockFreqRaw	0x4	0	32	32	0	|"\
     "pciServer.PgpTxAxisMon[7].CntRst	UInt1	0x873000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpTxAxisMon[7].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x873000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpTxAxisMon[7].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x873000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[7].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x873000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[7].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x873000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[7].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x873000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[7].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x873000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpTxAxisMon[7].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x873000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[7].COMMON_CLK_G	Bool	0x873000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].FrameCnt	UInt64	0x873004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].FrameRate	Int32	0x87300c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].FrameRateMax	Int32	0x873010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].FrameRateMin	Int32	0x873014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].RawBandwidth	UInt64	0x873018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].RawBandwidthMax	UInt64	0x873020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].RawBandwidthMin	UInt64	0x873028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].FrameSize	Int32	0x873030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].FrameSizeMax	Int32	0x873034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpTxAxisMon[7].Ch[0].FrameSizeMin	Int32	0x873038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpTxAxisMon[7].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[7].CntRst	UInt1	0x874000	0x0	WO	[0]	[1]	0	1	None	True	False	2	False	False	0	False	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	1	1	0	Counter Reset|"\
     "pciServer.PgpRxAxisMon[7].AXIS_CONFIG_G_TDATA_BYTES_C	UInt8	0x874000	0x0	RO	[24]	[8]	0	255	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	8	8	0	|"\
     "pciServer.PgpRxAxisMon[7].AXIS_CONFIG_G_TDEST_BITS_C	UInt4	0x874000	0x0	RO	[20]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[7].AXIS_CONFIG_G_TUSER_BITS_C	UInt4	0x874000	0x0	RO	[16]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[7].AXIS_CONFIG_G_TID_BITS_C	UInt4	0x874000	0x0	RO	[12]	[4]	0	15	None	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[7].AXIS_CONFIG_G_TKEEP_MODE_C	UInt4	0x874000	0x0	RO	[8]	[4]	0	15	{0: 'TKEEP_NORMAL_C', 1: 'TKEEP_COMP_C', 2: 'TKEEP_FIXED_C', 3: 'TKEEP_COUNT_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[7].AXIS_CONFIG_G_TUSER_MODE_C	UInt4	0x874000	0x0	RO	[4]	[4]	0	15	{0: 'TUSER_NORMAL_C', 1: 'TUSER_FIRST_LAST_C', 2: 'TUSER_LAST_C', 3: 'TUSER_NONE_C', 15: 'UNDEFINED'}	True	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	4	4	0	|"\
     "pciServer.PgpRxAxisMon[7].AXIS_CONFIG_G_TSTRB_EN_C	Bool	0x874000	0x0	RO	[1]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[7].COMMON_CLK_G	Bool	0x874000	0x0	RO	[0]	[1]	0	1	{False: 'False', True: 'True'}	True	True	4	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].CntRst	0x4	0	1	1	0	|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].FrameCnt	UInt64	0x874004	0x4	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].FrameCnt	0x8	0	64	64	0	Increments every time a tValid + tLast + tReady detected|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].FrameRate	Int32	0x87400c	0xc	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].FrameRate	0x4	0	32	32	0	Current Frame Rate|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].FrameRateMax	Int32	0x874010	0x10	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].FrameRateMax	0x4	0	32	32	0	Max Frame Rate|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].FrameRateMin	Int32	0x874014	0x14	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].FrameRateMin	0x4	0	32	32	0	Min Frame Rate|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].RawBandwidth	UInt64	0x874018	0x18	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].RawBandwidth	0x8	0	64	64	0	Current Bandwidth|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].RawBandwidthMax	UInt64	0x874020	0x20	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].RawBandwidthMax	0x8	0	64	64	0	Max Bandwidth|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].RawBandwidthMin	UInt64	0x874028	0x28	RO	[0]	[64]	0	18446744073709551615	None	False	True	2	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].RawBandwidthMin	0x8	0	64	64	0	Min Bandwidth|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].FrameSize	Int32	0x874030	0x30	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].FrameSize	0x4	0	32	32	0	Current Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].FrameSizeMax	Int32	0x874034	0x34	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].FrameSizeMax	0x4	0	32	32	0	Max Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\
     "pciServer.PgpRxAxisMon[7].Ch[0].FrameSizeMin	Int32	0x874038	0x38	RO	[0]	[32]	-2147483647	2147483647	None	False	True	3	False	False	0	True	True	Unnamed_3	pciServer.PgpRxAxisMon[7].Ch[0].FrameSizeMin	0x4	0	32	32	0	Min Frame Size. Note: Only valid for non-interleaved AXI stream frames|"\

#endif
