{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749538377121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749538377122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 14:52:57 2025 " "Processing started: Tue Jun 10 14:52:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749538377122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538377122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week2 -c week2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538377122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749538377604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749538377604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_buffer_3x3_2d_with_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file window_buffer_3x3_2d_with_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 window_buffer_3x3_2d_with_padding " "Found entity 1: window_buffer_3x3_2d_with_padding" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538384781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_buffer_3x3_2d.v 1 1 " "Found 1 design units, including 1 entities, in source file window_buffer_3x3_2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 window_buffer_3x3_2d " "Found entity 1: window_buffer_3x3_2d" {  } { { "window_buffer_3x3_2d.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538384782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_3x3 " "Found entity 1: conv_3x3" {  } { { "conv_3x3.v" "" { Text "C:/Users/m_User/Desktop/week2/conv_3x3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538384784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/m_User/Desktop/week2/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538384786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.v 1 1 " "Found 1 design units, including 1 entities, in source file relu.v" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.v" "" { Text "C:/Users/m_User/Desktop/week2/relu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538384787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384787 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pooling.v(24) " "Verilog HDL information at pooling.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "pooling.v" "" { Text "C:/Users/m_User/Desktop/week2/pooling.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749538384789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pooling.v 1 1 " "Found 1 design units, including 1 entities, in source file pooling.v" { { "Info" "ISGN_ENTITY_NAME" "1 pooling " "Found entity 1: pooling" {  } { { "pooling.v" "" { Text "C:/Users/m_User/Desktop/week2/pooling.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749538384789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384789 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(287) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(287): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 287 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384791 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(288) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(288): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 288 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384791 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(289) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(289): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 289 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384791 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(290) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(290): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 290 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384791 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(291) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(291): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 291 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384791 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(292) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(292): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 292 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384792 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(293) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(293): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 293 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384792 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(294) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(294): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 294 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384792 ""}
{ "Error" "EVRFX_VERI_INCORRECT_NUM_ARGUMENTS" "get_pixel_with_padding 4 window_buffer_3x3_2d_with_padding.v(295) " "Verilog HDL error at window_buffer_3x3_2d_with_padding.v(295): function or task \"get_pixel_with_padding\" must have 4 arguments" {  } { { "window_buffer_3x3_2d_with_padding.v" "" { Text "C:/Users/m_User/Desktop/week2/window_buffer_3x3_2d_with_padding.v" 295 0 0 } }  } 0 10212 "Verilog HDL error at %3!s!: function or task \"%1!s!\" must have %2!d! arguments" 0 0 "Analysis & Synthesis" 0 -1 1749538384792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/m_User/Desktop/week2/output_files/week2.map.smsg " "Generated suppressed messages file C:/Users/m_User/Desktop/week2/output_files/week2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384813 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749538384854 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 10 14:53:04 2025 " "Processing ended: Tue Jun 10 14:53:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749538384854 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749538384854 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749538384854 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538384854 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749538385471 ""}
