Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Dec 10 12:08:04 2018
| Host             : DESKTOP-02M2VBV running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_system_wrapper_power_routed.rpt -pb cpu_system_wrapper_power_summary_routed.pb -rpx cpu_system_wrapper_power_routed.rpx
| Design           : cpu_system_wrapper
| Device           : xc7k70tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.742        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.654        |
| Device Static (W)        | 0.088        |
| Total Off-Chip Power (W) | 0.310        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        5 |       --- |             --- |
| Slice Logic              |     0.011 |    66242 |       --- |             --- |
|   LUT as Logic           |     0.009 |    20091 |     41000 |           49.00 |
|   LUT as Distributed RAM |    <0.001 |     1526 |     13400 |           11.39 |
|   Register               |    <0.001 |    25578 |     82000 |           31.19 |
|   CARRY4                 |    <0.001 |     1311 |     10250 |           12.79 |
|   LUT as Shift Register  |    <0.001 |     4284 |     13400 |           31.97 |
|   F7/F8 Muxes            |    <0.001 |      807 |     41000 |            1.97 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |    <0.001 |     4380 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     0.016 |    43180 |       --- |             --- |
| Block RAM                |    <0.001 |       39 |       135 |           28.89 |
| MMCM                     |     0.053 |        1 |         6 |           16.67 |
| PLL                      |     0.048 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |     0.511 |       87 |       300 |           29.00 |
| PHASER                   |     0.013 |       26 |       --- |             --- |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.088 |          |           |                 |
| Total                    |     0.742 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.035 |      0.024 |
| Vccaux    |       1.800 |     0.172 |       0.160 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.428 |       0.427 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                 | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                          |            33.3 |
| cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                               | cpu_system_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                 |            33.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------+
| cpu_system_wrapper                                                                                                                      |     0.654 |
|   cpu_system_i                                                                                                                          |     0.653 |
|     axi_dma_0                                                                                                                           |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                                            |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                 |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                                        |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                               |    <0.001 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                             |    <0.001 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                                            |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                 |    <0.001 |
|               I_DATA_FIFO                                                                                                               |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                             |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                                                  |    <0.001 |
|                     xpm_fifo_base_inst                                                                                                  |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                                               |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                                                   |    <0.001 |
|                       rdp_inst                                                                                                          |    <0.001 |
|                       rdpp1_inst                                                                                                        |    <0.001 |
|                       rst_d1_inst                                                                                                       |    <0.001 |
|                       wrp_inst                                                                                                          |    <0.001 |
|                       wrpp1_inst                                                                                                        |    <0.001 |
|                       xpm_fifo_rst_inst                                                                                                 |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                                                                 |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                                                        |    <0.001 |
|             I_CMD_STATUS                                                                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                        |    <0.001 |
|               I_CMD_FIFO                                                                                                                |    <0.001 |
|             I_MSTR_PCC                                                                                                                  |    <0.001 |
|               I_STRT_STRB_GEN                                                                                                           |    <0.001 |
|             I_RD_DATA_CNTL                                                                                                              |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                                                        |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                           |    <0.001 |
|             I_RESET                                                                                                                     |    <0.001 |
|         I_RST_MODULE                                                                                                                    |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                                    |    <0.001 |
|           REG_HRD_RST                                                                                                                   |     0.000 |
|           REG_HRD_RST_OUT                                                                                                               |     0.000 |
|     axi_gpio_0                                                                                                                          |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                            |    <0.001 |
|             I_DECODER                                                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                             |    <0.001 |
|         gpio_core_1                                                                                                                     |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                                   |    <0.001 |
|     axi_smc                                                                                                                             |     0.007 |
|       inst                                                                                                                              |     0.007 |
|         clk_map                                                                                                                         |    <0.001 |
|           psr_aclk                                                                                                                      |    <0.001 |
|             U0                                                                                                                          |    <0.001 |
|               EXT_LPF                                                                                                                   |     0.000 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                               |     0.000 |
|               SEQ                                                                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                                                                             |     0.000 |
|         m00_exit_pipeline                                                                                                               |    <0.001 |
|           m00_exit                                                                                                                      |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               ar_reg                                                                                                                    |    <0.001 |
|               aw_reg                                                                                                                    |    <0.001 |
|               b_reg                                                                                                                     |    <0.001 |
|               exit_inst                                                                                                                 |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                                               |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                                               |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |     0.000 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|               r_reg                                                                                                                     |    <0.001 |
|               w_reg                                                                                                                     |    <0.001 |
|         m00_nodes                                                                                                                       |     0.001 |
|           m00_ar_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |     0.000 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                                 |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                                                 |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter                                                 |    <0.001 |
|           m00_aw_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |     0.000 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                                                  |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                                 |    <0.001 |
|           m00_b_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m00_r_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_54                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m00_w_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late                                               |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                                                          |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|         s00_entry_pipeline                                                                                                              |     0.002 |
|           s00_mmu                                                                                                                       |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               ar_reg_stall                                                                                                              |    <0.001 |
|               ar_sreg                                                                                                                   |    <0.001 |
|               aw_reg_stall                                                                                                              |    <0.001 |
|               aw_sreg                                                                                                                   |    <0.001 |
|               b_sreg                                                                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                                            |    <0.001 |
|               r_sreg                                                                                                                    |    <0.001 |
|               w_sreg                                                                                                                    |    <0.001 |
|           s00_si_converter                                                                                                              |     0.001 |
|             inst                                                                                                                        |     0.001 |
|               converter.wrap_narrow_inst                                                                                                |     0.001 |
|                 ar_reg_slice                                                                                                            |    <0.001 |
|                 aw_reg_slice                                                                                                            |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                                                         |    <0.001 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[39].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 w_cmd_fifo                                                                                                              |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                 w_payld_fifo                                                                                                            |    <0.001 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[100].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[101].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[102].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[103].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[68].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[69].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[70].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[71].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[72].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[73].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[74].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[75].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[76].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[77].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[78].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[79].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[80].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[81].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[82].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[83].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[84].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[85].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[86].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[87].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[88].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[89].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[90].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[91].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[92].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[93].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[94].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[95].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[96].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[97].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[98].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[99].srl_nx1                                                                                                  |    <0.001 |
|               splitter_inst                                                                                                             |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                                       |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|         s00_nodes                                                                                                                       |     0.001 |
|           s00_ar_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |     0.000 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s00_aw_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |     0.000 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s00_b_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s00_r_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s00_w_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_51                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|         s01_entry_pipeline                                                                                                              |     0.001 |
|           s01_mmu                                                                                                                       |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               ar_reg_stall                                                                                                              |    <0.001 |
|               ar_sreg                                                                                                                   |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                                            |    <0.001 |
|               r_sreg                                                                                                                    |    <0.001 |
|           s01_si_converter                                                                                                              |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               converter.wrap_narrow_inst                                                                                                |    <0.001 |
|                 ar_reg_slice                                                                                                            |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                                                         |    <0.001 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[39].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|         s01_nodes                                                                                                                       |    <0.001 |
|           s01_ar_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |     0.000 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |     0.000 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |     0.000 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s01_r_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|         s03_entry_pipeline                                                                                                              |    <0.001 |
|           s03_mmu                                                                                                                       |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               ar_reg_stall                                                                                                              |    <0.001 |
|               ar_sreg                                                                                                                   |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                                            |    <0.001 |
|               r_sreg                                                                                                                    |    <0.001 |
|           s03_si_converter                                                                                                              |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|         s03_nodes                                                                                                                       |    <0.001 |
|           s03_ar_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |     0.000 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s03_r_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|         switchboards                                                                                                                    |    <0.001 |
|           ar_switchboard                                                                                                                |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|           aw_switchboard                                                                                                                |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                                                                  |     0.000 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|           r_switchboard                                                                                                                 |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                                                |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                                                                |    <0.001 |
|           w_switchboard                                                                                                                 |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                                                                  |     0.000 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|     axi_uartlite_0                                                                                                                      |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                            |    <0.001 |
|             I_DECODER                                                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                             |    <0.001 |
|         UARTLITE_CORE_I                                                                                                                 |    <0.001 |
|           BAUD_RATE_I                                                                                                                   |    <0.001 |
|           UARTLITE_RX_I                                                                                                                 |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                                          |    <0.001 |
|             SRL_FIFO_I                                                                                                                  |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                 |    <0.001 |
|                 DYNSHREG_F_I                                                                                                            |    <0.001 |
|           UARTLITE_TX_I                                                                                                                 |    <0.001 |
|             SRL_FIFO_I                                                                                                                  |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                                                 |    <0.001 |
|                 DYNSHREG_F_I                                                                                                            |    <0.001 |
|     fifo_generator_0                                                                                                                    |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         inst_fifo_gen                                                                                                                   |    <0.001 |
|           gaxis_fifo.gaxisf.axisf                                                                                                       |    <0.001 |
|             grf.rf                                                                                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                 gr1.gr1_int.rfwft                                                                                                       |    <0.001 |
|                 grss.rsts                                                                                                               |    <0.001 |
|                   c1                                                                                                                    |    <0.001 |
|                   c2                                                                                                                    |    <0.001 |
|                 rpntr                                                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                 gwss.wsts                                                                                                               |    <0.001 |
|                   c0                                                                                                                    |    <0.001 |
|                   c1                                                                                                                    |    <0.001 |
|                 wpntr                                                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                                     |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                                                |    <0.001 |
|                   inst_blk_mem_gen                                                                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                |    <0.001 |
|                       valid.cstr                                                                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|               rstblk                                                                                                                    |     0.000 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                                                            |     0.000 |
|     mdm_1                                                                                                                               |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         MDM_Core_I1                                                                                                                     |    <0.001 |
|           JTAG_CONTROL_I                                                                                                                |    <0.001 |
|             Use_BSCAN.FDC_I                                                                                                             |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                                                         |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                                                  |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                                                  |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                                                   |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                                                   |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                                                     |    <0.001 |
|         Use_E2.BSCAN_I                                                                                                                  |    <0.001 |
|     microblaze_0                                                                                                                        |     0.008 |
|       U0                                                                                                                                |     0.008 |
|         MicroBlaze_Core_I                                                                                                               |     0.008 |
|           Performance.Core                                                                                                              |     0.008 |
|             Data_Flow_I                                                                                                                 |     0.003 |
|               ALU_I                                                                                                                     |    <0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                                                 |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                                                   |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                                                  |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                                      |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                                              |    <0.001 |
|               Barrel_Shifter_I                                                                                                          |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                                      |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                                       |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                                                 |    <0.001 |
|               Data_Flow_Logic_I                                                                                                         |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                                                         |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                                                          |    <0.001 |
|               MUL_Unit_I                                                                                                                |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2                                             |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                                              |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3                                             |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                                              |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4                                             |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                                              |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                      |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                                              |    <0.001 |
|               Operand_Select_I                                                                                                          |    <0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                                                    |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                                                     |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                                                     |    <0.001 |
|               Register_File_I                                                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|               Shift_Logic_Module_I                                                                                                      |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                                                       |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                                                         |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                                                      |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                                                                |    <0.001 |
|                 FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                                                     |    <0.001 |
|                 FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                                                     |    <0.001 |
|                 FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                                                     |    <0.001 |
|                 FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                                                     |    <0.001 |
|                 FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                                                     |    <0.001 |
|                 FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                                                     |     0.000 |
|                 FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                                                     |    <0.001 |
|                 FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                                                      |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                                                                 |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                                                                 |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                                                                 |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                                                                 |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                                                                 |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                                                                 |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                                                                 |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                                                   |    <0.001 |
|               Zero_Detect_I                                                                                                             |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                                                |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                                 |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                                 |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                                                 |    <0.001 |
|               exception_registers_I1                                                                                                    |    <0.001 |
|                 CarryIn_MUXCY                                                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                                                          |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                                                           |    <0.001 |
|                   Using_FPGA.Native                                                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                                               |    <0.001 |
|               msr_reg_i                                                                                                                 |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                                                        |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                                                        |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                                                        |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                                                        |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                                                        |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                                                        |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                                                   |    <0.001 |
|             Decode_I                                                                                                                    |     0.002 |
|               PC_Module_I                                                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                                                |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                                                      |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                                                      |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                                                       |     0.000 |
|               PreFetch_Buffer_I1                                                                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                                                         |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                                                             |    <0.001 |
|                 Last_Sel_DFF                                                                                                            |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                                                   |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                                                |    <0.001 |
|                 OF_Valid_DFF                                                                                                            |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                                                            |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                                                            |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                                                             |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                                                             |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                                                             |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                                                             |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                                                             |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                                                             |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                                                             |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                                                             |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                                                             |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                                                |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                                                |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                                                        |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                                                     |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                                                        |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                                                         |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                                                         |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                                                     |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                                                   |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                                                  |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                                                   |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                                                          |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                                                          |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                                                          |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                                                          |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                                                          |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                                                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                                                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                                                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                                                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                                                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                                                         |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                                                  |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                                                       |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                                                        |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                                                      |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                                                            |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                                                          |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               if_pc_incr_carry_and_0                                                                                                    |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               if_pc_incr_carry_and_3                                                                                                    |     0.000 |
|                 MUXCY_I                                                                                                                 |     0.000 |
|               jump_logic_I1                                                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                                                        |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                                                       |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                                                       |    <0.001 |
|               mem_PipeRun_carry_and                                                                                                     |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                                                              |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                                                  |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                                                    |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                                                      |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                                                  |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                                                  |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                                                  |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                                                  |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                                     |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                                     |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                                     |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                                     |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                                     |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                                     |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                                          |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                                              |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_pause                                                                                                |     0.000 |
|               Serial_Dbg_Intf.sync_running_clock                                                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                                               |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                                   |    <0.001 |
|                 sync_bits[1].sync_bit                                                                                                   |    <0.001 |
|                 sync_bits[2].sync_bit                                                                                                   |    <0.001 |
|                 sync_bits[3].sync_bit                                                                                                   |    <0.001 |
|                 sync_bits[4].sync_bit                                                                                                   |    <0.001 |
|                 sync_bits[5].sync_bit                                                                                                   |    <0.001 |
|                 sync_bits[6].sync_bit                                                                                                   |    <0.001 |
|                 sync_bits[7].sync_bit                                                                                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                                                |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                                             |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                                      |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                                      |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                                    |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                                      |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                                    |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                                      |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                                    |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                                      |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                                    |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                                      |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                                    |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                                      |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                                    |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                                      |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                                    |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                                      |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                                    |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                                                        |    <0.001 |
|               sync_trig_out_0                                                                                                           |    <0.001 |
|             Using_DCache.Using_WriteBack.DCache_wb_I1                                                                                   |     0.002 |
|               Cache_Interface_I1                                                                                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                                                                   |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT                                                                 |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT                                                                 |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT                                                                 |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT                                                                 |    <0.001 |
|               DATA_RAM_Module                                                                                                           |    <0.001 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                                                                      |    <0.001 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                                                                      |    <0.001 |
|               TAG_RAM_Module                                                                                                            |    <0.001 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                      |    <0.001 |
|               cachehit_detect_I1                                                                                                        |    <0.001 |
|                 Using_Perf_1.valid_data_carry                                                                                           |     0.000 |
|                 Using_Perf_2.tag_hit_carry                                                                                              |    <0.001 |
|                 Using_Perf_3.tag_hit_comparator2_mux                                                                                    |    <0.001 |
|                 Using_Perf_4.mem_cache_hit_mux                                                                                          |    <0.001 |
|                 WriteThrough_Exists.write_through_gate                                                                                  |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 cache_valid_bit_detect_I1                                                                                               |    <0.001 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[3].valid_check_carry_and_I                                    |    <0.001 |
|                     MUXCY_I                                                                                                             |    <0.001 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[4].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[5].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[6].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[7].valid_check_carry_and_I                                    |    <0.001 |
|                     MUXCY_I                                                                                                             |    <0.001 |
|                 cache_valid_bit_detect_I2                                                                                               |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[3].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[4].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[5].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[6].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                   Valid_check_with_16word_cacheline.valid_check_cacheline[7].valid_check_carry_and_I                                    |     0.000 |
|                     MUXCY_I                                                                                                             |     0.000 |
|                 exclusive_gate                                                                                                          |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 last_carry_chain                                                                                                        |    <0.001 |
|                   MUXCY_I                                                                                                               |    <0.001 |
|                 mem_cache_hit_block                                                                                                     |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 tag_hit2_carry                                                                                                          |     0.000 |
|                 tag_hit_comparator                                                                                                      |     0.000 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                                                           |     0.000 |
|                 tag_hit_comparator2                                                                                                     |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                                                           |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                                                           |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                                                           |     0.000 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                                                       |    <0.001 |
|                 tag_hit_valid_access                                                                                                    |    <0.001 |
|                   MUXCY_I                                                                                                               |    <0.001 |
|                 word_write_valid_data_carry                                                                                             |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                                                              |     0.000 |
|               MUXCY_I                                                                                                                   |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                                                                |    <0.001 |
|               MUXCY_I                                                                                                                   |    <0.001 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                                                         |     0.000 |
|               MUXCY_I                                                                                                                   |     0.000 |
|             Using_ICache.ICache_I1                                                                                                      |    <0.001 |
|               Cache_Interface_I1                                                                                                        |    <0.001 |
|               Data_RAM_Module                                                                                                           |    <0.001 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                                                                      |    <0.001 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                                                                      |    <0.001 |
|               Tag_RAM_Module                                                                                                            |    <0.001 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                      |    <0.001 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                                                       |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                                                             |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                                                             |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                                                             |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                                                             |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                                                             |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                                                             |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                                                         |     0.000 |
|               Using_XX_Access_Part2.carry_or_I1                                                                                         |    <0.001 |
|                 MUXCY_I                                                                                                                 |    <0.001 |
|               cache_valid_bit_detect_I1                                                                                                 |    <0.001 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I                                      |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I                                      |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I                                      |    <0.001 |
|                   MUXCY_I                                                                                                               |    <0.001 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[3].valid_check_carry_and_I                                      |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[4].valid_check_carry_and_I                                      |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[5].valid_check_carry_and_I                                      |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[6].valid_check_carry_and_I                                      |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|                 Valid_check_with_16word_cacheline.valid_check_cacheline[7].valid_check_carry_and_I                                      |     0.000 |
|                   MUXCY_I                                                                                                               |     0.000 |
|             mem_databus_ready_sel_carry_or                                                                                              |     0.000 |
|               MUXCY_I                                                                                                                   |     0.000 |
|             read_data_mux_I                                                                                                             |    <0.001 |
|           Reset_DFF                                                                                                                     |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                                                               |     0.000 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                                                               |     0.000 |
|     microblaze_0_axi_periph                                                                                                             |    <0.001 |
|       xbar                                                                                                                              |    <0.001 |
|         inst                                                                                                                            |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                      |    <0.001 |
|             addr_arbiter_inst                                                                                                           |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                                |    <0.001 |
|             reg_slice_r                                                                                                                 |    <0.001 |
|             splitter_ar                                                                                                                 |    <0.001 |
|             splitter_aw                                                                                                                 |    <0.001 |
|     microblaze_0_local_memory                                                                                                           |    <0.001 |
|       dlmb_bram_if_cntlr                                                                                                                |    <0.001 |
|         U0                                                                                                                              |    <0.001 |
|       dlmb_v10                                                                                                                          |     0.000 |
|         U0                                                                                                                              |     0.000 |
|       ilmb_bram_if_cntlr                                                                                                                |    <0.001 |
|         U0                                                                                                                              |    <0.001 |
|       ilmb_v10                                                                                                                          |     0.000 |
|         U0                                                                                                                              |     0.000 |
|       lmb_bram                                                                                                                          |    <0.001 |
|         U0                                                                                                                              |    <0.001 |
|           inst_blk_mem_gen                                                                                                              |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                                       |    <0.001 |
|               valid.cstr                                                                                                                |    <0.001 |
|                 ramloop[0].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[10].ram.r                                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[11].ram.r                                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[12].ram.r                                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[13].ram.r                                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[14].ram.r                                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[15].ram.r                                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[1].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[2].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[3].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[4].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[5].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[6].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[7].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[8].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|                 ramloop[9].ram.r                                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                                       |    <0.001 |
|     mig_7series_0                                                                                                                       |     0.635 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5                                     |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11                                    |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79                                   |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |     0.000 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                              |    <0.001 |
|       ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |     0.000 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71                                              |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77                                              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                                                |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17                                              |     0.000 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35                                              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41                                              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47                                              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53                                              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59                                              |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                                               |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |     0.000 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       u_cpu_system_mig_7series_0_0_mig                                                                                                  |     0.635 |
|         temp_mon_enabled.u_tempmon                                                                                                      |    <0.001 |
|         u_ddr3_clk_ibuf                                                                                                                 |     0.000 |
|         u_ddr3_infrastructure                                                                                                           |     0.101 |
|         u_iodelay_ctrl                                                                                                                  |     0.000 |
|         u_memc_ui_top_axi                                                                                                               |     0.534 |
|           mem_intfc0                                                                                                                    |     0.532 |
|             ddr_phy_top0                                                                                                                |     0.531 |
|               u_ddr_calib_top                                                                                                           |     0.005 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                             |    <0.001 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                                       |     0.001 |
|                 ddr_phy_tempmon_0                                                                                                       |    <0.001 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                             |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                               |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                           |    <0.001 |
|                 u_ddr_phy_init                                                                                                          |     0.002 |
|                 u_ddr_phy_wrcal                                                                                                         |    <0.001 |
|                 u_ddr_prbs_gen                                                                                                          |    <0.001 |
|               u_ddr_mc_phy_wrapper                                                                                                      |     0.525 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                              |     0.014 |
|                   OBUFTDS                                                                                                               |     0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                              |     0.015 |
|                   OBUFTDS                                                                                                               |     0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                                              |     0.014 |
|                   OBUFTDS                                                                                                               |     0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                                              |     0.014 |
|                   OBUFTDS                                                                                                               |     0.001 |
|                 u_ddr_mc_phy                                                                                                            |     0.137 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                     |     0.039 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                                     |     0.031 |
|                       ddr_byte_group_io                                                                                                 |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                                     |     0.002 |
|                       ddr_byte_group_io                                                                                                 |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                         |     0.002 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                         mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                                                               |     0.000 |
|                         mem_reg_0_15_72_77                                                                                              |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                                     |    <0.001 |
|                       ddr_byte_group_io                                                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                                     |    <0.001 |
|                       ddr_byte_group_io                                                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                     |     0.098 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                                     |     0.031 |
|                       ddr_byte_group_io                                                                                                 |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                                     |     0.031 |
|                       ddr_byte_group_io                                                                                                 |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                                     |     0.030 |
|                       ddr_byte_group_io                                                                                                 |     0.030 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|             mc0                                                                                                                         |     0.001 |
|               bank_mach0                                                                                                                |    <0.001 |
|                 arb_mux0                                                                                                                |    <0.001 |
|                   arb_row_col0                                                                                                          |    <0.001 |
|                     col_arb0                                                                                                            |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                                             |    <0.001 |
|                     row_arb0                                                                                                            |    <0.001 |
|                   arb_select0                                                                                                           |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_common0                                                                                                            |    <0.001 |
|               col_mach0                                                                                                                 |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                                           |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                                           |    <0.001 |
|               rank_mach0                                                                                                                |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                                               |    <0.001 |
|                 rank_common0                                                                                                            |    <0.001 |
|                   maintenance_request.maint_arb0                                                                                        |    <0.001 |
|           u_axi_mc                                                                                                                      |     0.001 |
|             USE_UPSIZER.upsizer_d2                                                                                                      |    <0.001 |
|               USE_READ.read_addr_inst                                                                                                   |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                              |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                              |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                                   |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                                   |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                       |     0.000 |
|               USE_READ.read_data_inst                                                                                                   |    <0.001 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                                                            |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                                                       |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                                                    |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                                                                             |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                                                       |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                                             |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                                                 |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                                             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                                                              |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                                                         |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                                     |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                                                   |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                                 |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                                                              |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                                                              |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                                                 |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                                                   |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                                                   |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                                                       |     0.000 |
|               USE_WRITE.write_data_inst                                                                                                 |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                                                                             |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                                                       |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[2].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                                                             |    <0.001 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                                                       |     0.000 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                                                             |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                                                       |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                                                       |     0.000 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                                                |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                                                             |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                                                             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                                                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                                                               |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                                                              |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                                                     |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                                                   |     0.000 |
|               mi_register_slice_inst                                                                                                    |    <0.001 |
|                 r_pipe                                                                                                                  |    <0.001 |
|               si_register_slice_inst                                                                                                    |    <0.001 |
|                 ar_pipe                                                                                                                 |    <0.001 |
|                 aw_pipe                                                                                                                 |    <0.001 |
|             axi_mc_ar_channel_0                                                                                                         |    <0.001 |
|               ar_cmd_fsm_0                                                                                                              |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                                   |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                                       |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                                       |    <0.001 |
|             axi_mc_aw_channel_0                                                                                                         |    <0.001 |
|               aw_cmd_fsm_0                                                                                                              |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                                   |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                                       |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                                       |    <0.001 |
|             axi_mc_b_channel_0                                                                                                          |    <0.001 |
|               bid_fifo_0                                                                                                                |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                                                        |    <0.001 |
|             axi_mc_r_channel_0                                                                                                          |    <0.001 |
|               rd_data_fifo_0                                                                                                            |    <0.001 |
|               transaction_fifo_0                                                                                                        |    <0.001 |
|             axi_mc_w_channel_0                                                                                                          |    <0.001 |
|           u_ui_top                                                                                                                      |    <0.001 |
|             ui_cmd0                                                                                                                     |    <0.001 |
|             ui_rd_data0                                                                                                                 |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                                        |    <0.001 |
|             ui_wr_data0                                                                                                                 |    <0.001 |
|               pointer_ram.rams[0].RAM32M0                                                                                               |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                                     |    <0.001 |
|     rst_mig_7series_0_100M                                                                                                              |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         EXT_LPF                                                                                                                         |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                                    |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                     |     0.000 |
|         SEQ                                                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                                                   |    <0.001 |
|     system_ila_0                                                                                                                        |     0.002 |
|       inst                                                                                                                              |     0.002 |
|         g_inst                                                                                                                          |    <0.001 |
|           inst                                                                                                                          |    <0.001 |
|             SLOT_0.inst_slot0                                                                                                           |    <0.001 |
|         ila_lib                                                                                                                         |     0.002 |
|           inst                                                                                                                          |     0.002 |
|             ila_core_inst                                                                                                               |     0.002 |
|               ADV_TRIG.u_adv_trig                                                                                                       |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_0_2                                                                                            |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_12_14                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_15_17                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_18_20                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_21_23                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_3_5                                                                                            |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_6_8                                                                                            |    <0.001 |
|                 fsm_mem_data_reg_r1_0_63_9_11                                                                                           |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_0_2                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_12_14                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_15_17                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_18_20                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_21_23                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_3_5                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_6_8                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r1_64_127_9_11                                                                                         |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_0_2                                                                                            |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_12_14                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_15_17                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_18_20                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_21_23                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_3_5                                                                                            |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_6_8                                                                                            |    <0.001 |
|                 fsm_mem_data_reg_r2_0_63_9_11                                                                                           |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_0_2                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_12_14                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_15_17                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_18_20                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_21_23                                                                                        |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_3_5                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_6_8                                                                                          |    <0.001 |
|                 fsm_mem_data_reg_r2_64_127_9_11                                                                                         |    <0.001 |
|               ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                                                                  |    <0.001 |
|               COUNTER.u_count                                                                                                           |    <0.001 |
|                 G_COUNTER[0].U_COUNTER                                                                                                  |    <0.001 |
|                 G_COUNTER[1].U_COUNTER                                                                                                  |    <0.001 |
|                 G_COUNTER[2].U_COUNTER                                                                                                  |    <0.001 |
|                 G_COUNTER[3].U_COUNTER                                                                                                  |    <0.001 |
|               ila_trace_memory_inst                                                                                                     |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                |    <0.001 |
|                   inst_blk_mem_gen                                                                                                      |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                |    <0.001 |
|                       valid.cstr                                                                                                        |    <0.001 |
|                         ramloop[0].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[10].ram.r                                                                                               |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[11].ram.r                                                                                               |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[12].ram.r                                                                                               |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[13].ram.r                                                                                               |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[14].ram.r                                                                                               |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[15].ram.r                                                                                               |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[1].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[2].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[3].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[4].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[5].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[6].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[7].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[8].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|                         ramloop[9].ram.r                                                                                                |    <0.001 |
|                           prim_noinit.ram                                                                                               |    <0.001 |
|               u_ila_cap_ctrl                                                                                                            |    <0.001 |
|                 U_CDONE                                                                                                                 |    <0.001 |
|                 U_NS0                                                                                                                   |    <0.001 |
|                 U_NS1                                                                                                                   |    <0.001 |
|                 u_cap_addrgen                                                                                                           |    <0.001 |
|                   U_CMPRESET                                                                                                            |    <0.001 |
|                   u_cap_sample_counter                                                                                                  |    <0.001 |
|                     U_SCE                                                                                                               |     0.000 |
|                     U_SCMPCE                                                                                                            |     0.000 |
|                     U_SCRST                                                                                                             |    <0.001 |
|                     u_scnt_cmp                                                                                                          |     0.000 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                           |     0.000 |
|                         DUT                                                                                                             |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                  |     0.000 |
|                             u_srlA                                                                                                      |     0.000 |
|                             u_srlB                                                                                                      |     0.000 |
|                             u_srlC                                                                                                      |     0.000 |
|                             u_srlD                                                                                                      |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                  |     0.000 |
|                             u_srlA                                                                                                      |     0.000 |
|                             u_srlB                                                                                                      |     0.000 |
|                             u_srlC                                                                                                      |     0.000 |
|                             u_srlD                                                                                                      |     0.000 |
|                   u_cap_window_counter                                                                                                  |    <0.001 |
|                     U_WCE                                                                                                               |     0.000 |
|                     U_WHCMPCE                                                                                                           |     0.000 |
|                     U_WLCMPCE                                                                                                           |     0.000 |
|                     u_wcnt_hcmp                                                                                                         |     0.000 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                           |     0.000 |
|                         DUT                                                                                                             |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                  |     0.000 |
|                             u_srlA                                                                                                      |     0.000 |
|                             u_srlB                                                                                                      |     0.000 |
|                             u_srlC                                                                                                      |     0.000 |
|                             u_srlD                                                                                                      |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                  |     0.000 |
|                             u_srlA                                                                                                      |     0.000 |
|                             u_srlB                                                                                                      |     0.000 |
|                             u_srlC                                                                                                      |     0.000 |
|                             u_srlD                                                                                                      |     0.000 |
|                     u_wcnt_lcmp                                                                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                           |    <0.001 |
|                         DUT                                                                                                             |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                  |     0.000 |
|                             u_srlA                                                                                                      |     0.000 |
|                             u_srlB                                                                                                      |     0.000 |
|                             u_srlC                                                                                                      |     0.000 |
|                             u_srlD                                                                                                      |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                  |     0.000 |
|                             u_srlA                                                                                                      |     0.000 |
|                             u_srlB                                                                                                      |     0.000 |
|                             u_srlC                                                                                                      |     0.000 |
|                             u_srlD                                                                                                      |     0.000 |
|               u_ila_regs                                                                                                                |    <0.001 |
|                 ADV_TRIG_STREAM.reg_stream_ffc                                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |    <0.001 |
|                 CNT.CNT_SRL[0].cnt_srl_reg                                                                                              |    <0.001 |
|                 CNT.CNT_SRL[1].cnt_srl_reg                                                                                              |    <0.001 |
|                 CNT.CNT_SRL[2].cnt_srl_reg                                                                                              |    <0.001 |
|                 CNT.CNT_SRL[3].cnt_srl_reg                                                                                              |    <0.001 |
|                 MU_SRL[0].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[100].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[101].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[102].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[103].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[104].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[105].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[106].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[107].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[108].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[109].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[110].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[111].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[112].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[113].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[114].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[115].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[116].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[117].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[118].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[119].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[120].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[121].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[122].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[123].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[124].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[125].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[126].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[127].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[128].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[129].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[130].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[131].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[132].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[133].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[134].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[135].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[136].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[137].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[138].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[139].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[140].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[141].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[142].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[143].mu_srl_reg                                                                                                  |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[31].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[32].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[33].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[34].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[35].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[36].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[37].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[38].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[39].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[40].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[41].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[42].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[43].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[44].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[45].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[46].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[47].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[48].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[49].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[50].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[51].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[52].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[53].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[54].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[55].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[56].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[57].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[58].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[59].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[60].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[61].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[62].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[63].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[64].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[65].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[66].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[67].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[68].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[69].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[70].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[71].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[72].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[73].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[74].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[75].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[76].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[77].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[78].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[79].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[80].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[81].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[82].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[83].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[84].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[85].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[86].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[87].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[88].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[89].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                                                                    |    <0.001 |
|                 MU_SRL[90].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[91].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[92].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[93].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[94].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[95].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[96].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[97].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[98].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[99].mu_srl_reg                                                                                                   |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                                                                    |    <0.001 |
|                 STRG_QUAL.qual_strg_srl_reg                                                                                             |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[10].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[11].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[12].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[13].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[14].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[15].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[16].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[17].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[18].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[19].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[1].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[20].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[21].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[22].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[23].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[24].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[25].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[26].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[27].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[28].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[29].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[2].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[30].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[31].tc_srl_reg                                                                                                   |    <0.001 |
|                 TC_SRL[3].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[4].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[5].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[6].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[7].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[8].tc_srl_reg                                                                                                    |    <0.001 |
|                 TC_SRL[9].tc_srl_reg                                                                                                    |    <0.001 |
|                 U_XSDB_SLAVE                                                                                                            |    <0.001 |
|                 reg_15                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_16                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_17                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_18                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_19                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_1a                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_6                                                                                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_7                                                                                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_8                                                                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |    <0.001 |
|                 reg_80                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_81                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_82                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_83                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_84                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_85                                                                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_887                                                                                                                 |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |     0.000 |
|                 reg_88d                                                                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |    <0.001 |
|                 reg_88f                                                                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |    <0.001 |
|                 reg_890                                                                                                                 |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |     0.000 |
|                 reg_892                                                                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |    <0.001 |
|                 reg_9                                                                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |    <0.001 |
|                 reg_srl_fff                                                                                                             |    <0.001 |
|                 reg_stream_ffd                                                                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                                                                    |    <0.001 |
|                 reg_stream_ffe                                                                                                          |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                                                                  |     0.000 |
|               u_ila_reset_ctrl                                                                                                          |    <0.001 |
|                 arm_detection_inst                                                                                                      |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                                                              |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                                                             |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                                                             |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                                                            |    <0.001 |
|                 halt_detection_inst                                                                                                     |    <0.001 |
|               u_trig                                                                                                                    |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 STRG_QUAL.U_STRG_QUAL                                                                                                   |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                               |    <0.001 |
|                     DUT                                                                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                                                     |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                                                     |    <0.001 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                                                      |     0.000 |
|                         u_srlA                                                                                                          |     0.000 |
|                         u_srlB                                                                                                          |     0.000 |
|                         u_srlC                                                                                                          |     0.000 |
|                         u_srlD                                                                                                          |     0.000 |
|                 U_TM                                                                                                                    |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[100].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[101].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[102].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[103].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[104].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[105].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[106].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[107].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[108].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[109].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[110].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[111].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[112].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[113].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[114].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[115].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[116].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[117].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[118].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[119].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[120].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[121].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[122].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[123].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[124].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[125].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[126].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[127].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[128].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[129].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[130].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[131].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[132].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[133].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[134].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[135].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[136].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[137].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[138].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[139].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[140].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[141].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[142].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[143].U_M                                                                                             |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[31].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[32].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[33].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[34].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[35].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[36].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[37].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[38].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[39].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[40].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[41].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[42].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[43].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[44].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[45].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[46].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[47].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[48].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[49].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[50].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[51].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[52].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[53].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[54].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[55].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[56].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[57].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[58].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[59].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[60].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[61].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[62].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[63].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[64].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[65].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[66].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[67].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[68].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[69].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[70].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[71].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[72].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[73].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[74].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[75].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[76].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[77].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[78].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[79].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                    |     0.000 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[80].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[81].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[82].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[83].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[84].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[85].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[86].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[87].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[88].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[89].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[90].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[91].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[92].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[93].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[94].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[95].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[96].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[97].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[98].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[99].U_M                                                                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                             |    <0.001 |
|                       DUT                                                                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                    |    <0.001 |
|                           u_srlA                                                                                                        |     0.000 |
|                           u_srlB                                                                                                        |     0.000 |
|                           u_srlC                                                                                                        |     0.000 |
|                           u_srlD                                                                                                        |     0.000 |
|               xsdb_memory_read_inst                                                                                                     |    <0.001 |
|         slot_0_ar                                                                                                                       |     0.000 |
|         slot_0_aw                                                                                                                       |     0.000 |
|         slot_0_b                                                                                                                        |     0.000 |
|         slot_0_r                                                                                                                        |     0.000 |
|         slot_0_w                                                                                                                        |     0.000 |
|     vgaSync_0                                                                                                                           |    <0.001 |
|       inst                                                                                                                              |    <0.001 |
|   dbg_hub                                                                                                                               |     0.002 |
|     inst                                                                                                                                |     0.002 |
|       BSCANID.u_xsdbm_id                                                                                                                |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                                                            |    <0.001 |
|           U_ICON_INTERFACE                                                                                                              |    <0.001 |
|             U_CMD1                                                                                                                      |    <0.001 |
|             U_CMD2                                                                                                                      |    <0.001 |
|             U_CMD3                                                                                                                      |    <0.001 |
|             U_CMD4                                                                                                                      |    <0.001 |
|             U_CMD5                                                                                                                      |    <0.001 |
|             U_CMD6_RD                                                                                                                   |    <0.001 |
|               U_RD_FIFO                                                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                                                        |    <0.001 |
|                       grf.rf                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                             |    <0.001 |
|                           gras.rsts                                                                                                     |    <0.001 |
|                           grhf.rhf                                                                                                      |    <0.001 |
|                           rpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                        |    <0.001 |
|                           gwas.wsts                                                                                                     |    <0.001 |
|                           gwhf.whf                                                                                                      |    <0.001 |
|                           wpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                           |    <0.001 |
|                         rstblk                                                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                      |    <0.001 |
|             U_CMD6_WR                                                                                                                   |    <0.001 |
|               U_WR_FIFO                                                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                                                        |    <0.001 |
|                       grf.rf                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                        |    <0.001 |
|                           gras.rsts                                                                                                     |    <0.001 |
|                           grhf.rhf                                                                                                      |    <0.001 |
|                           rpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                        |    <0.001 |
|                           gwas.wsts                                                                                                     |    <0.001 |
|                           gwhf.whf                                                                                                      |    <0.001 |
|                           wpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                           |    <0.001 |
|                         rstblk                                                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                      |    <0.001 |
|             U_CMD7_CTL                                                                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                                                                               |    <0.001 |
|             U_TIMER                                                                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                 |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                                                |    <0.001 |
|           U_CMD                                                                                                                         |    <0.001 |
|           U_STAT                                                                                                                        |    <0.001 |
|           U_SYNC                                                                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                                 |    <0.001 |
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------+


