
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16960 
WARNING: [Synth 8-2490] overwriting previous definition of module add_quant [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module AdderTree [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module AverageTree [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module beat [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/beat.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module bias_load [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/bias_load.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module conv [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/conv.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module matrix_multiplication [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module MaxTree [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module pooling [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/pooling.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module window [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module weight_load [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/weight_load.v:10]
WARNING: [Synth 8-2490] overwriting previous definition of module window_t [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window_t.v:13]
WARNING: [Synth 8-2490] overwriting previous definition of module conv_t [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/conv_t.v:10]
WARNING: [Synth 8-2490] overwriting previous definition of module pooling_t [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/pooling_t.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module Mul_8bit_4bit [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_8bit_4bit.v:14]
WARNING: [Synth 8-2490] overwriting previous definition of module Mul_Add_Tree [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:11]
WARNING: [Synth 8-2490] overwriting previous definition of module ps_simulator [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 489.754 ; gain = 116.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_MID bound to: 16 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter BIAS_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_NUM bound to: 6 - type: integer 
	Parameter ADD_LENGTH bound to: 8 - type: integer 
	Parameter MATTIX_SIZE_MAX_BIT bound to: 16 - type: integer 
	Parameter PARALLEL_NUM bound to: 8 - type: integer 
	Parameter PARALLEL_NUM_BIT bound to: 3 - type: integer 
	Parameter CONV_ARALLEPL_DEEP bound to: 8 - type: integer 
	Parameter CONV_ARALLEPL_FILT bound to: 4 - type: integer 
	Parameter MATRIX_NUM_4bit bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_WEIGHT_BRAN_32BIT_512DEEP' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_WEIGHT_BRAN_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_WEIGHT_BRAN_32BIT_512DEEP' (1#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_WEIGHT_BRAN_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_MAP_BRAM_32BIT_512DEEP' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_MAP_BRAM_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_MAP_BRAM_32BIT_512DEEP' (2#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_MAP_BRAM_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP' (3#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_MATRIX_BRAM_32BIT_512DEEP' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_MATRIX_BRAM_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_MATRIX_BRAM_32BIT_512DEEP' (4#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_MATRIX_BRAM_32BIT_512DEEP_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ps_simulator' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_MID bound to: 16 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter BIAS_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_NUM bound to: 6 - type: integer 
	Parameter ADD_LENGTH bound to: 8 - type: integer 
	Parameter MATTIX_SIZE_MAX_BIT bound to: 16 - type: integer 
	Parameter PARALLEL_NUM bound to: 8 - type: integer 
	Parameter PARALLEL_NUM_BIT bound to: 3 - type: integer 
	Parameter CONV_ARALLEPL_DEEP bound to: 8 - type: integer 
	Parameter CONV_ARALLEPL_FILT bound to: 4 - type: integer 
	Parameter MATRIX_NUM_4bit bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:131]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:189]
INFO: [Synth 8-6157] synthesizing module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/rom_pic_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_pic' (5#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/rom_pic_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (16) of module 'rom_pic' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:242]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:250]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:255]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:260]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:279]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:371]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'ps_simulator' (6#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:11]
INFO: [Synth 8-6157] synthesizing module 'FIFO_BIAS_DRAM_16BIT_16DEEP' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_BIAS_DRAM_16BIT_16DEEP_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_BIAS_DRAM_16BIT_16DEEP' (7#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/FIFO_BIAS_DRAM_16BIT_16DEEP_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bias_load' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/bias_load.v:9]
	Parameter BIAS_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_NUM bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bias_load_finish_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/bias_load.v:81]
INFO: [Synth 8-6155] done synthesizing module 'bias_load' (8#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/bias_load.v:9]
INFO: [Synth 8-6157] synthesizing module 'weight_load' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/weight_load.v:10]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter CONV_ARALLEPL_DEEP bound to: 8 - type: integer 
	Parameter CONV_ARALLEPL_FILT bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 4 - type: integer 
	Parameter MEN_DEEP bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/weight_load.v:46]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5856] 3D RAM weight_men_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'weight_load' (9#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/weight_load.v:10]
INFO: [Synth 8-6157] synthesizing module 'window_t' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window_t.v:13]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter CONV_ARALLEPL_DEEP bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter MEN_DEEP bound to: 708 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:41]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:154]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:191]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-324] index -1 out of range [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:242]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:242]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:242]
WARNING: [Synth 8-6014] Unused sequential element data_in_valid_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:135]
WARNING: [Synth 8-6014] Unused sequential element men_reg[705] was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:227]
WARNING: [Synth 8-6014] Unused sequential element men_reg[706] was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:227]
WARNING: [Synth 8-6014] Unused sequential element men_reg[707] was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:227]
INFO: [Synth 8-6155] done synthesizing module 'window' (10#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:11]
INFO: [Synth 8-6155] done synthesizing module 'window_t' (11#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window_t.v:13]
INFO: [Synth 8-6157] synthesizing module 'conv_t' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/conv_t.v:10]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_MID bound to: 16 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 4 - type: integer 
	Parameter CONV_ARALLEPL_DEEP bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/conv.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_MID bound to: 16 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 4 - type: integer 
	Parameter MEN_DEEP bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/conv.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5856] 3D RAM x_men_hv_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'conv' (12#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/conv.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_t' (13#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/conv_t.v:10]
INFO: [Synth 8-6157] synthesizing module 'add_quant' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_MID bound to: 16 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter BIAS_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_NUM bound to: 6 - type: integer 
	Parameter ADD_LENGTH bound to: 8 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:40]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:45]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:50]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 8 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 19 - type: integer 
	Parameter LENGTH_A bound to: 4 - type: integer 
	Parameter LENGTH_B bound to: 4 - type: integer 
	Parameter OUT_WIDTH_A bound to: 18 - type: integer 
	Parameter OUT_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized0' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 18 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 17 - type: integer 
	Parameter OUT_WIDTH_B bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized1' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter DELAY_STAGE bound to: 1 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 16 - type: integer 
	Parameter OUT_WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized2' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter DELAY_STAGE bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter LENGTH_A bound to: 0 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 16 - type: integer 
	Parameter OUT_WIDTH_B bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized2' (14#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized1' (14#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized0' (14#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (14#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'out_sum' does not match port width (19) of module 'AdderTree' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:77]
INFO: [Synth 8-6157] synthesizing module 'DSP48_AaC1_LUT' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/DSP48_AaC1_LUT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP48_AaC1_LUT' (15#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/DSP48_AaC1_LUT_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DSP48_AmBW1' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/DSP48_AmBW1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP48_AmBW1' (16#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/DSP48_AmBW1_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element add_req_shift_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:187]
WARNING: [Synth 8-6014] Unused sequential element add_quant_d0_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:209]
WARNING: [Synth 8-6014] Unused sequential element add_sum_quant_valid_d0_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:220]
WARNING: [Synth 8-6014] Unused sequential element quant_en_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:231]
INFO: [Synth 8-6155] done synthesizing module 'add_quant' (17#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/add_quant.v:9]
INFO: [Synth 8-6157] synthesizing module 'pooling_t' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/pooling_t.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter CONV_ARALLEPL_DEEP bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/pooling.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/pooling.v:76]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'AverageTree' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 9 - type: integer 
	Parameter DELAY_STAGE bound to: 4 - type: integer 
	Parameter OUT_WIDTH bound to: 12 - type: integer 
	Parameter LENGTH_A bound to: 4 - type: integer 
	Parameter LENGTH_B bound to: 5 - type: integer 
	Parameter OUT_WIDTH_A bound to: 10 - type: integer 
	Parameter OUT_WIDTH_B bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AverageTree__parameterized0' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 11 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 9 - type: integer 
	Parameter OUT_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AverageTree__parameterized1' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 10 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AverageTree__parameterized2' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter DELAY_STAGE bound to: 1 - type: integer 
	Parameter OUT_WIDTH bound to: 9 - type: integer 
	Parameter LENGTH_A bound to: 0 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AverageTree__parameterized2' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
WARNING: [Synth 8-689] width (8) of port connection 'out_sum' does not match port width (9) of module 'AverageTree__parameterized2' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:73]
WARNING: [Synth 8-689] width (8) of port connection 'out_sum' does not match port width (9) of module 'AverageTree__parameterized2' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:84]
INFO: [Synth 8-6155] done synthesizing module 'AverageTree__parameterized1' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
WARNING: [Synth 8-689] width (9) of port connection 'out_sum' does not match port width (10) of module 'AverageTree__parameterized1' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:73]
WARNING: [Synth 8-689] width (9) of port connection 'out_sum' does not match port width (10) of module 'AverageTree__parameterized1' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:84]
INFO: [Synth 8-6155] done synthesizing module 'AverageTree__parameterized0' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
WARNING: [Synth 8-689] width (10) of port connection 'out_sum' does not match port width (11) of module 'AverageTree__parameterized0' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:73]
INFO: [Synth 8-6157] synthesizing module 'AverageTree__parameterized3' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 5 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 11 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 3 - type: integer 
	Parameter OUT_WIDTH_A bound to: 9 - type: integer 
	Parameter OUT_WIDTH_B bound to: 10 - type: integer 
WARNING: [Synth 8-689] width (9) of port connection 'out_sum' does not match port width (10) of module 'AverageTree__parameterized1' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:73]
INFO: [Synth 8-6157] synthesizing module 'AverageTree__parameterized4' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 3 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 10 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 9 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'out_sum' does not match port width (9) of module 'AverageTree__parameterized2' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:73]
INFO: [Synth 8-6157] synthesizing module 'AverageTree__parameterized5' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter DELAY_STAGE bound to: 1 - type: integer 
	Parameter OUT_WIDTH bound to: 9 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AverageTree__parameterized6' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter DELAY_STAGE bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 0 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AverageTree__parameterized6' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AverageTree__parameterized5' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AverageTree__parameterized4' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AverageTree__parameterized3' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AverageTree' (18#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:9]
INFO: [Synth 8-6157] synthesizing module 'MaxTree' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 9 - type: integer 
	Parameter DELAY_STAGE bound to: 4 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 4 - type: integer 
	Parameter LENGTH_B bound to: 5 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxTree__parameterized0' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxTree__parameterized1' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxTree__parameterized2' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter DELAY_STAGE bound to: 1 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 0 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxTree__parameterized2' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MaxTree__parameterized1' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MaxTree__parameterized0' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6157] synthesizing module 'MaxTree__parameterized3' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 5 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 3 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxTree__parameterized4' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 3 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxTree__parameterized5' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter DELAY_STAGE bound to: 1 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxTree__parameterized6' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter DELAY_STAGE bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 0 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxTree__parameterized6' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MaxTree__parameterized5' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MaxTree__parameterized4' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MaxTree__parameterized3' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MaxTree' (19#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/MaxTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pooling' (20#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/pooling.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pooling_t' (21#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/pooling_t.v:11]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_MID bound to: 16 - type: integer 
	Parameter MATTIX_SIZE_MAX_BIT bound to: 16 - type: integer 
	Parameter PARALLEL_NUM bound to: 8 - type: integer 
	Parameter PARALLEL_NUM_BIT bound to: 3 - type: integer 
	Parameter BIAS_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_NUM bound to: 6 - type: integer 
	Parameter MATRIX_NUM_4bit bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cnt_m_d0_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:142]
WARNING: [Synth 8-6014] Unused sequential element cnt_n_d0_reg was removed.  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'matrix_result_valid_shift_reg' and it is trimmed from '4' to '3' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:360]
WARNING: [Synth 8-3936] Found unconnected internal register 'matrix_point_valid_shift_reg' and it is trimmed from '4' to '3' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:242]
WARNING: [Synth 8-3848] Net matrix_b_req_n in module/entity matrix_multiplication does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:29]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (22#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/matrix_multiplication.v:9]
INFO: [Synth 8-6157] synthesizing module 'Mul_Add_Tree' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_MID bound to: 16 - type: integer 
	Parameter MAP_WIDTH_MAX bound to: 224 - type: integer 
	Parameter MAP_WIDTH_MAX_BIT bound to: 10 - type: integer 
	Parameter PADDING_MAX bound to: 6 - type: integer 
	Parameter PADDING_MAX_BIT bound to: 4 - type: integer 
	Parameter FILTER_MAX bound to: 3 - type: integer 
	Parameter FILTER_MAX_BIT bound to: 4 - type: integer 
	Parameter PARALLEL_NUM bound to: 8 - type: integer 
	Parameter CONV_ARALLEPL_DEEP bound to: 8 - type: integer 
	Parameter CONV_ARALLEPL_FILT bound to: 4 - type: integer 
	Parameter MATRIX_NUM_4bit bound to: 4 - type: integer 
	Parameter DSP_NUM_8bit bound to: 144 - type: integer 
	Parameter DSP_NUM_4bit bound to: 144 - type: integer 
	Parameter MEN_DEEP bound to: 72 - type: integer 
	Parameter OUT_WIDTH bound to: 15 - type: integer 
	Parameter OUT_WIDTH_m bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mul_8bit_4bit' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_8bit_4bit.v:14]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1_AaDmB_2clk' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/DSP48E1_AaDmB_2clk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1_AaDmB_2clk' (23#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/.Xil/Vivado-8072-LAPTOP-UFGHG504/realtime/DSP48E1_AaDmB_2clk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mul_8bit_4bit' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_8bit_4bit.v:14]
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized3' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 72 - type: integer 
	Parameter DELAY_STAGE bound to: 7 - type: integer 
	Parameter OUT_WIDTH bound to: 15 - type: integer 
	Parameter LENGTH_A bound to: 36 - type: integer 
	Parameter LENGTH_B bound to: 36 - type: integer 
	Parameter OUT_WIDTH_A bound to: 14 - type: integer 
	Parameter OUT_WIDTH_B bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized4' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 36 - type: integer 
	Parameter DELAY_STAGE bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 14 - type: integer 
	Parameter LENGTH_A bound to: 18 - type: integer 
	Parameter LENGTH_B bound to: 18 - type: integer 
	Parameter OUT_WIDTH_A bound to: 13 - type: integer 
	Parameter OUT_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized5' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 18 - type: integer 
	Parameter DELAY_STAGE bound to: 5 - type: integer 
	Parameter OUT_WIDTH bound to: 13 - type: integer 
	Parameter LENGTH_A bound to: 9 - type: integer 
	Parameter LENGTH_B bound to: 9 - type: integer 
	Parameter OUT_WIDTH_A bound to: 12 - type: integer 
	Parameter OUT_WIDTH_B bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized6' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 9 - type: integer 
	Parameter DELAY_STAGE bound to: 4 - type: integer 
	Parameter OUT_WIDTH bound to: 12 - type: integer 
	Parameter LENGTH_A bound to: 4 - type: integer 
	Parameter LENGTH_B bound to: 5 - type: integer 
	Parameter OUT_WIDTH_A bound to: 10 - type: integer 
	Parameter OUT_WIDTH_B bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized7' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 11 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 9 - type: integer 
	Parameter OUT_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized8' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 10 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized9' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter DELAY_STAGE bound to: 1 - type: integer 
	Parameter OUT_WIDTH bound to: 9 - type: integer 
	Parameter LENGTH_A bound to: 0 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized9' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
WARNING: [Synth 8-689] width (8) of port connection 'out_sum' does not match port width (9) of module 'AdderTree__parameterized9' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:72]
WARNING: [Synth 8-689] width (8) of port connection 'out_sum' does not match port width (9) of module 'AdderTree__parameterized9' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:83]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized8' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
WARNING: [Synth 8-689] width (9) of port connection 'out_sum' does not match port width (10) of module 'AdderTree__parameterized8' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:72]
WARNING: [Synth 8-689] width (9) of port connection 'out_sum' does not match port width (10) of module 'AdderTree__parameterized8' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:83]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized7' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
WARNING: [Synth 8-689] width (10) of port connection 'out_sum' does not match port width (11) of module 'AdderTree__parameterized7' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:72]
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized10' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 5 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 11 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 3 - type: integer 
	Parameter OUT_WIDTH_A bound to: 9 - type: integer 
	Parameter OUT_WIDTH_B bound to: 10 - type: integer 
WARNING: [Synth 8-689] width (9) of port connection 'out_sum' does not match port width (10) of module 'AdderTree__parameterized8' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:72]
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized11' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 3 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 10 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 9 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'out_sum' does not match port width (9) of module 'AdderTree__parameterized9' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:72]
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized12' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter DELAY_STAGE bound to: 1 - type: integer 
	Parameter OUT_WIDTH bound to: 9 - type: integer 
	Parameter LENGTH_A bound to: 1 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized13' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter DELAY_STAGE bound to: 0 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH_A bound to: 0 - type: integer 
	Parameter LENGTH_B bound to: 1 - type: integer 
	Parameter OUT_WIDTH_A bound to: 8 - type: integer 
	Parameter OUT_WIDTH_B bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized13' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized12' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized11' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized10' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized6' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized5' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized4' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized3' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized14' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 8 - type: integer 
	Parameter DELAY_STAGE bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 11 - type: integer 
	Parameter LENGTH_A bound to: 4 - type: integer 
	Parameter LENGTH_B bound to: 4 - type: integer 
	Parameter OUT_WIDTH_A bound to: 10 - type: integer 
	Parameter OUT_WIDTH_B bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AdderTree__parameterized15' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter DELAY_STAGE bound to: 2 - type: integer 
	Parameter OUT_WIDTH bound to: 10 - type: integer 
	Parameter LENGTH_A bound to: 2 - type: integer 
	Parameter LENGTH_B bound to: 2 - type: integer 
	Parameter OUT_WIDTH_A bound to: 9 - type: integer 
	Parameter OUT_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized15' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
INFO: [Synth 8-6155] done synthesizing module 'AdderTree__parameterized14' (24#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:9]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[0] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[1] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[2] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[3] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[4] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[5] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[6] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[7] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[8] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[9] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[10] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
WARNING: [Synth 8-3848] Net genblk7[0].b_4bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:317]
WARNING: [Synth 8-3848] Net genblk7[0].c_8bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:313]
WARNING: [Synth 8-3848] Net genblk7[0].c_4bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:318]
WARNING: [Synth 8-3848] Net genblk7[0].d_8bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:314]
WARNING: [Synth 8-3848] Net genblk7[0].d_4bit_m[11] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:319]
WARNING: [Synth 8-3848] Net genblk7[0].a_8bit_m[12] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:311]
WARNING: [Synth 8-3848] Net genblk7[0].a_4bit_m[12] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:316]
WARNING: [Synth 8-3848] Net genblk7[0].b_8bit_m[12] in module/entity Mul_Add_Tree does not have driver. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:312]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Mul_Add_Tree' (25#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:11]
WARNING: [Synth 8-5788] Register filter_size_reg in module top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:185]
WARNING: [Synth 8-5788] Register stride_reg in module top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:194]
INFO: [Synth 8-6155] done synthesizing module 'top' (26#1) [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:11]
WARNING: [Synth 8-3331] design AdderTree__parameterized13 has unconnected port clk
WARNING: [Synth 8-3331] design AdderTree__parameterized13 has unconnected port rst_n
WARNING: [Synth 8-3331] design AdderTree__parameterized9 has unconnected port rst_n
WARNING: [Synth 8-3331] design Mul_8bit_4bit has unconnected port b[7]
WARNING: [Synth 8-3331] design Mul_8bit_4bit has unconnected port b[6]
WARNING: [Synth 8-3331] design Mul_8bit_4bit has unconnected port b[5]
WARNING: [Synth 8-3331] design Mul_8bit_4bit has unconnected port b[4]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[9]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[8]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[7]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[6]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[5]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[4]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[3]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[2]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[1]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port map_width[0]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port padding_mode[3]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port padding_mode[2]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port padding_mode[1]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port padding_mode[0]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_req_ma_tree
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[63]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[62]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[61]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[60]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[59]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[58]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[57]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[56]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[55]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[54]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[53]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[52]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[51]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[50]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[49]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[48]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[47]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[46]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[45]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[44]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[43]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[42]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[41]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[40]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[39]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[38]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[37]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[36]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[35]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[34]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[33]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[32]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[31]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[30]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[29]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[28]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[27]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[26]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[25]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[24]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[23]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[22]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[21]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[20]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[19]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[18]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[17]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[16]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[15]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[14]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[13]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[12]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[11]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[10]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[9]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[8]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[7]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[6]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[5]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[4]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[3]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[2]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[1]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_a[0]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[63]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[62]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[61]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[60]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[59]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[58]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[57]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[56]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[55]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[54]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[53]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[52]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[51]
WARNING: [Synth 8-3331] design Mul_Add_Tree has unconnected port matrix_out_b[50]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 691.367 ; gain = 318.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[15] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[14] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[13] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[12] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[11] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[10] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[9] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[8] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[7] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[6] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[5] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[4] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[3] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[2] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[1] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
WARNING: [Synth 8-3295] tying undriven pin u_conv_t:conv_sum_108[0] to constant 0 [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/top.v:481]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 691.367 ; gain = 318.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 691.367 ; gain = 318.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_a[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_a'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_a[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_a'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_a[1].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_a'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_a[1].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_a'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_b[1].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_MATRIX_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MATRIX_BRAM_32BIT_512DEEP_b[1].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[2].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[2].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_MAP_BRAM_32BIT_512DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_MAP_BRAM_32BIT_512DEEP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_MAP_BRAM_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_BIAS_DRAM_16BIT_16DEEP/FIFO_BIAS_DRAM_16BIT_16DEEP/FIFO_BIAS_DRAM_in_context.xdc] for cell 'u_FIFO_BIAS_DRAM_16BIT_16DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_BIAS_DRAM_16BIT_16DEEP/FIFO_BIAS_DRAM_16BIT_16DEEP/FIFO_BIAS_DRAM_in_context.xdc] for cell 'u_FIFO_BIAS_DRAM_16BIT_16DEEP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[0].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[0].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[1].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[1].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[2].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[2].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[3].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[3].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[4].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[4].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[5].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[5].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[6].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[6].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[7].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC[7].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[0].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[0].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[1].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[1].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[2].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[2].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[3].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[3].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[4].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[4].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[5].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[5].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[6].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[6].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[7].rom_pic_start'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/rom_pic/rom_pic/rom_pic_in_context.xdc] for cell 'u_ps_simulator/ROM_PIC_MAP[7].rom_pic_start'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_add_quant/u_DSP48_AaC1_LUT_qwxb'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_add_quant/u_DSP48_AaC1_LUT_qwxb'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_add_quant/u_DSP48_AaC1_LUT_qa'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_add_quant/u_DSP48_AaC1_LUT_qa'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[0].u_DSP48_AaC1_LUT_matrix'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[0].u_DSP48_AaC1_LUT_matrix'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[1].u_DSP48_AaC1_LUT_matrix'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[1].u_DSP48_AaC1_LUT_matrix'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[2].u_DSP48_AaC1_LUT_matrix'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[2].u_DSP48_AaC1_LUT_matrix'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[3].u_DSP48_AaC1_LUT_matrix'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_matrix[3].u_DSP48_AaC1_LUT_matrix'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[0].u_DSP48_AaC1_LUT_qwxb'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[0].u_DSP48_AaC1_LUT_qwxb'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[1].u_DSP48_AaC1_LUT_qwxb'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[1].u_DSP48_AaC1_LUT_qwxb'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[2].u_DSP48_AaC1_LUT_qwxb'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[2].u_DSP48_AaC1_LUT_qwxb'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[3].u_DSP48_AaC1_LUT_qwxb'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qwxb[3].u_DSP48_AaC1_LUT_qwxb'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[0].u_DSP48_AaC1_LUT_qa'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[0].u_DSP48_AaC1_LUT_qa'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[1].u_DSP48_AaC1_LUT_qa'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[1].u_DSP48_AaC1_LUT_qa'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[2].u_DSP48_AaC1_LUT_qa'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[2].u_DSP48_AaC1_LUT_qa'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[3].u_DSP48_AaC1_LUT_qa'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AaC1_LUT/DSP48_AaC1_LUT/DSP48_AaC1_LUT_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AaC1_LUT_qa[3].u_DSP48_AaC1_LUT_qa'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_add_quant/u_DSP48_AmBW1_MoP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_add_quant/u_DSP48_AmBW1_MoP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[1].u_DSP48_AmBW1_MoP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[1].u_DSP48_AmBW1_MoP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[2].u_DSP48_AmBW1_MoP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[2].u_DSP48_AmBW1_MoP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[3].u_DSP48_AmBW1_MoP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48_AmBW1/DSP48_AmBW1/DSP48_AmBW1_in_context.xdc] for cell 'u_matrix_multiplication/DSP48_AmBW1_MoP[3].u_DSP48_AmBW1_MoP'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[3].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[3].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[6].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[6].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[12].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[12].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[13].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[13].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[15].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[15].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[17].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[17].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[21].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[21].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[23].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[23].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[24].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[24].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[27].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[27].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[29].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[29].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[31].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[31].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[33].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[33].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[34].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[34].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[36].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[36].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[37].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[37].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[38].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[38].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[39].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[39].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[40].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[40].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[52].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[52].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[54].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[54].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[57].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[57].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[58].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[58].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[60].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[60].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[61].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[61].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[62].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[62].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[64].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[64].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[66].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[66].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[68].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[68].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[69].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[69].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[70].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[70].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[75].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[75].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[84].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[84].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[85].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[85].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[87].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[87].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[89].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[89].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[93].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[93].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[95].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[95].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[96].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[96].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[99].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[99].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[101].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[101].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[102].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[102].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[103].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[103].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[104].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[104].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[105].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[105].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[106].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[106].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[107].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[107].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[109].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[109].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[110].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[110].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[111].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[111].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[112].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[112].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[114].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[114].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[120].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[120].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[122].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[122].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[123].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[123].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[124].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[124].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[125].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[125].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[127].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[127].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[128].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[128].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[129].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[129].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[130].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[130].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[131].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[131].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[132].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[132].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[134].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[134].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[136].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[136].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[138].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[138].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[140].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[140].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[142].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[142].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk/DSP48E1_AaDmB_2clk_in_context.xdc] for cell 'u_Mul_Add_Tree/DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk'
Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_WEIGHT_BRAN_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP'
Finished Parsing XDC File [c:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/ip/FIFO_WEIGHT_BRAN_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP/FIFO_WEIGHT_BRAN_32BIT_512DEEP_in_context.xdc] for cell 'FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP'
Parsing XDC File [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/constrs_1/new/PCNN.xdc]
Finished Parsing XDC File [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/constrs_1/new/PCNN.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/constrs_1/new/PCNN.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1307.754 ; gain = 0.512
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1309.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1309.934 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1309.934 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[0].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[1].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[2].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[3].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[4].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[5].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[6].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC[7].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[0].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[1].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[2].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[3].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[4].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[5].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[6].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_ps_simulator/ROM_PIC_MAP[7].rom_pic_start' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1311.016 ; gain = 938.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1311.016 ; gain = 938.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \FIFO_MATRIX_BRAM_32BIT_512DEEP_a[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_a . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_MATRIX_BRAM_32BIT_512DEEP_a[1].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_a . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_MATRIX_BRAM_32BIT_512DEEP_b[1].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[2].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_MAP_BRAM_32BIT_512DEEP[0].u_FIFO_MAP_BRAM_32BIT_512DEEP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_FIFO_BIAS_DRAM_16BIT_16DEEP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[0].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[1].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[2].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[3].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[4].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[5].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[6].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC[7].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[0].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[1].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[2].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[3].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[4].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[5].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[6].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ps_simulator/\ROM_PIC_MAP[7].rom_pic_start . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_matrix[0].u_DSP48_AaC1_LUT_matrix . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_matrix[1].u_DSP48_AaC1_LUT_matrix . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_matrix[2].u_DSP48_AaC1_LUT_matrix . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_matrix[3].u_DSP48_AaC1_LUT_matrix . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qa[0].u_DSP48_AaC1_LUT_qa . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qa[1].u_DSP48_AaC1_LUT_qa . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qa[2].u_DSP48_AaC1_LUT_qa . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qa[3].u_DSP48_AaC1_LUT_qa . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qwxb[0].u_DSP48_AaC1_LUT_qwxb . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qwxb[1].u_DSP48_AaC1_LUT_qwxb . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qwxb[2].u_DSP48_AaC1_LUT_qwxb . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AaC1_LUT_qwxb[3].u_DSP48_AaC1_LUT_qwxb . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_add_quant/u_DSP48_AaC1_LUT_qa. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_add_quant/u_DSP48_AaC1_LUT_qwxb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AmBW1_MoP[0].u_DSP48_AmBW1_MoP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AmBW1_MoP[1].u_DSP48_AmBW1_MoP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AmBW1_MoP[2].u_DSP48_AmBW1_MoP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_matrix_multiplication/\DSP48_AmBW1_MoP[3].u_DSP48_AmBW1_MoP . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_add_quant/u_DSP48_AmBW1_MoP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[3].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[6].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[12].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[13].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[15].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[17].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[21].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[23].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[24].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[27].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[29].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[31].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[33].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[34].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[36].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[37].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[38].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[39].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[40].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[52].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[54].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[57].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[58].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[60].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[61].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[62].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[64].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[66].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[68].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[69].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[70].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[75].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[84].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[85].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[87].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[89].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[93].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[95].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[96].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[99].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[101].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[102].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[103].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[104].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[105].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[106].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[107].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[109].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[110].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[111].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[112].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[114].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[120].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[122].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[123].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[124].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[125].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[127].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[128].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[129].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[130].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[131].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[132].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[134].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[136].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[138].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[140].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[142].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Mul_Add_Tree/\DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit /u_DSP48E1_AaDmB_2clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1311.016 ; gain = 938.004
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "start_bias_pl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_weight_pl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_window_pl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_add_quant_pl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_matrix_pl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bias_men_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bias_men_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bias_men_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bias_men_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bias_men_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bias_men_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bias_load_cnt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "weight_men_reg[0][71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_men_hv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MAC_delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "div2mul" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "start_add_quant" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_mode" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'bias_men_reg[0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'bias_men_reg[2]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'bias_men_reg[3]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'bias_men_reg[4]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'bias_men_reg[5]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'weight_men_reg' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'matrix_in_a_reg' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:348]
WARNING: [Synth 8-327] inferring latch for variable 'k_cnt_reg' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/ps_simulator.v:354]
WARNING: [Synth 8-327] inferring latch for variable 'tap_reg[0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:242]
WARNING: [Synth 8-327] inferring latch for variable 'tap_reg[1]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:242]
WARNING: [Synth 8-327] inferring latch for variable 'tap_reg[2]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/window.v:242]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[144]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[288]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[144]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[1]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[1]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[145]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[289]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[145]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[1]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[1]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[2]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[2]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[146]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[290]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[146]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[2]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[2]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[3]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[3]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[147]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[291]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[147]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[3]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[3]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[4]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[4]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[148]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[292]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[148]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[4]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[4]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[5]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[5]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[149]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[293]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[149]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[5]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[5]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[6]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[6]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[150]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[294]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[150]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[6]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[6]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[7]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[7]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[151]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[295]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[151]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[7]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[7]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[8]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[8]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[152]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[296]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[152]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[8]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[8]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[9]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[9]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[153]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[297]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[153]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[9]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[9]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[10]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[10]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[154]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[298]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[154]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[10]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[10]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[11]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[11]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[155]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[299]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[155]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'x_4bit_reg[11]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:129]
WARNING: [Synth 8-327] inferring latch for variable 'x_8bit_reg[11]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[12]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[12]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[156]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_4bit_reg[300]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'w_8bit_reg[156]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/Mul_Add_Tree.v:109]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1311.016 ; gain = 938.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |window            |           8|     13502|
|2     |Mul_Add_Tree__GB0 |           1|     24580|
|3     |Mul_Add_Tree__GB1 |           1|      8296|
|4     |Mul_Add_Tree__GB2 |           1|     10264|
|5     |Mul_Add_Tree__GB3 |           1|     13267|
|6     |Mul_Add_Tree__GB4 |           1|     20677|
|7     |Mul_Add_Tree__GB5 |           1|     22308|
|8     |Mul_Add_Tree__GB6 |           1|      5912|
|9     |Mul_Add_Tree__GB7 |           1|     29873|
|10    |Mul_Add_Tree__GB8 |           1|     23424|
|11    |Mul_Add_Tree__GB9 |           1|     18891|
|12    |top__GCB0         |           1|     29555|
|13    |top__GCB1         |           1|     25248|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 44    
	   3 Input     32 Bit       Adders := 16    
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 226   
	   6 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 14    
	   2 Input     13 Bit       Adders := 24    
	   2 Input     12 Bit       Adders := 56    
	   2 Input     11 Bit       Adders := 77    
	   2 Input     10 Bit       Adders := 124   
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 240   
	   2 Input      8 Bit       Adders := 530   
	   8 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               33 Bit    Registers := 8     
	               25 Bit    Registers := 288   
	               24 Bit    Registers := 8     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 146   
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 496   
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 56    
	               11 Bit    Registers := 60    
	               10 Bit    Registers := 128   
	                9 Bit    Registers := 241   
	                8 Bit    Registers := 6575  
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 192   
+---Multipliers : 
	                14x32  Multipliers := 1     
	                11x11  Multipliers := 1     
	                 9x12  Multipliers := 8     
	                10x10  Multipliers := 1     
+---Muxes : 
	   3 Input     72 Bit        Muxes := 8     
	   2 Input     72 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 144   
	   2 Input     18 Bit        Muxes := 144   
	   2 Input     16 Bit        Muxes := 567   
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 148   
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2885  
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 8     
	  14 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 355   
	   4 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 14    
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module window 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 706   
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module Mul_8bit_4bit__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module AdderTree__parameterized9__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized9__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module AdderTree__parameterized9__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized9__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module AdderTree__parameterized12__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized12__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized12__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized12__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized14__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized12__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized12__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized14__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized12__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module Mul_8bit_4bit__xdcDup__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module AdderTree__parameterized9__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized9__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module Mul_8bit_4bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module AdderTree__parameterized9__279 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__278 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__277 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__276 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__275 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__274 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__273 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__272 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__271 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__270 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__269 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__268 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__267 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__266 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__265 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__264 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__263 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__262 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__261 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__260 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__259 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__258 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__257 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__256 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__254 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__253 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized9__251 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__250 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__249 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__248 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__247 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__246 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__245 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__244 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__242 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__241 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__240 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__239 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__238 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__237 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__236 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__235 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__234 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__233 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__232 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__231 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__230 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__229 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__228 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__227 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__225 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__224 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module AdderTree__parameterized9__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized9__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__280 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module Mul_8bit_4bit__xdcDup__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module AdderTree__parameterized9__335 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__334 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__333 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__332 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__331 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__330 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__329 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__328 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__327 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__326 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__325 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__324 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__323 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__322 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__321 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__320 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__319 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__318 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__317 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__316 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__315 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__314 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__313 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__312 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__311 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__310 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__309 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__308 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized9__307 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__306 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__305 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__304 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__303 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__302 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__301 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__300 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__299 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__298 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__297 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__296 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__295 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__294 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized9__293 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__292 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__291 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__290 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__289 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__288 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__287 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized9__286 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__285 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__282 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized9__284 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized9__283 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized8__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized9__281 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AdderTree__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AdderTree__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AdderTree__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AdderTree__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module AdderTree__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
Module AdderTree__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module AdderTree__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module Mul_8bit_4bit__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_8bit_4bit__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Mul_Add_Tree 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 216   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2430  
Module conv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     72 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module weight_load 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 288   
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 74    
Module bias_load 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ps_simulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                14x32  Multipliers := 1     
	                11x11  Multipliers := 1     
	                10x10  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
Module AdderTree__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
Module AdderTree__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
Module AdderTree__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module AdderTree__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
Module AdderTree__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
Module AdderTree__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
Module AdderTree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
Module add_quant 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AverageTree__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AverageTree__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AverageTree__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AverageTree__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AverageTree__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AverageTree__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AverageTree__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module AverageTree__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AverageTree__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module AverageTree__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module AverageTree__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module AverageTree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module MaxTree__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module MaxTree__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MaxTree 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pooling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x12  Multipliers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module pooling_t 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
Module matrix_multiplication 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[318][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[318][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[318][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[318][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[318][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[318][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[30][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[30][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[30][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[30][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[30][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[30][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[30][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[30][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[344][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[344][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[344][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[344][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[344][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[344][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[56][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[56][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[56][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[56][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[56][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[56][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[56][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[56][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[346][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[346][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[346][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[346][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[346][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[346][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[58][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[58][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[58][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[58][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[58][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[58][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[58][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[58][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[349][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[349][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[349][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[349][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[349][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[349][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[61][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[61][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[61][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[61][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[61][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[61][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[61][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[61][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[390][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[390][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[390][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[390][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[390][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[390][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[102][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[102][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[102][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[102][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[102][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[102][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[102][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[102][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[416][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[416][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[416][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[416][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[416][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[416][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[128][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[128][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[128][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[128][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[128][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[128][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[128][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[128][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[418][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[418][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[418][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[418][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[418][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[418][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[130][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[130][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[130][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[130][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[130][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[130][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[130][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[130][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[421][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[421][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[421][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[421][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[421][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[421][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[133][4]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[133][5]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[133][5]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[133][6]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[133][6]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[133][7]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/w_4bit_reg[133][7]' (LD) to 'u_Mul_Add_Treei_3/w_4bit_reg[133][3]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[7]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[8]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[9]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[10]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[11]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[12]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[13]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[14]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[15]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[16]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[17]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[18]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[19]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[20]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[21]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[22]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[23]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[7]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[8]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[9]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[10]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[11]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[12]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[13]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[14]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[15]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[16]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/B_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/A_reg[0]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/A_reg[1]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/A_reg[2]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/A_reg[3]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/A_reg[4]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/A_reg[5]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit/A_reg[6]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[7]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[8]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[9]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[10]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[11]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[12]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[13]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[14]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[15]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[16]' (FDC) to 'u_Mul_Add_Treei_3/DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit/D_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Mul_Add_Treei_3/\DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Mul_Add_Treei_8/\DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit/A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Mul_Add_Treei_3/\DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit/A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_Mul_Add_Treei_8/\DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit/A_reg[7] )
DSP Report: Generating DSP pip_cnt_back_max0, operation Mode is: A*B.
DSP Report: operator pip_cnt_back_max0 is absorbed into DSP pip_cnt_back_max0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit /\A_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit /\A_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_weight_load/weight_men_reg[0][13]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP matrix_load_max0, operation Mode is: A*B.
DSP Report: operator matrix_load_max0 is absorbed into DSP matrix_load_max0.
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_a/AverageTree_b/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_a/MaxTree_b/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_a/AverageTree_b/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_a/MaxTree_b/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
INFO: [Synth 8-4471] merging register 'u_AverageTree/AverageTree_b/AverageTree_b/AverageTree_a/out_sum_r_reg[7:0]' into 'u_MaxTree/MaxTree_b/MaxTree_b/MaxTree_a/out_sum_r_reg[7:0]' [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AverageTree.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_bias_load_fifo/bias_men_reg[1]' and it is trimmed from '16' to '9' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/bias_load.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_add_quant/u_AdderTree/out_sum_pip_reg' and it is trimmed from '19' to '16' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_add_quant/u_AdderTree/AdderTree_b/out_sum_pip_reg' and it is trimmed from '18' to '16' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_add_quant/u_AdderTree/AdderTree_b/AdderTree_b/out_sum_pip_reg' and it is trimmed from '17' to '16' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_add_quant/u_AdderTree/AdderTree_b/AdderTree_a/out_sum_pip_reg' and it is trimmed from '17' to '16' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_add_quant/u_AdderTree/AdderTree_a/out_sum_pip_reg' and it is trimmed from '18' to '16' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_add_quant/u_AdderTree/AdderTree_a/AdderTree_b/out_sum_pip_reg' and it is trimmed from '17' to '16' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_add_quant/u_AdderTree/AdderTree_a/AdderTree_a/out_sum_pip_reg' and it is trimmed from '17' to '16' bits. [C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.srcs/sources_1/new/AdderTree.v:86]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (weight_men_reg[26]) is unused and will be removed from module ps_simulator.
WARNING: [Synth 8-3332] Sequential element (weight_men_reg[31]) is unused and will be removed from module ps_simulator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1311.016 ; gain = 938.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|window       | A*B         | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ps_simulator | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |window            |           8|     12204|
|2     |Mul_Add_Tree__GB0 |           1|     10974|
|3     |Mul_Add_Tree__GB1 |           1|      2947|
|4     |Mul_Add_Tree__GB2 |           1|      3585|
|5     |Mul_Add_Tree__GB3 |           1|      4608|
|6     |Mul_Add_Tree__GB4 |           1|      8506|
|7     |Mul_Add_Tree__GB5 |           1|      9851|
|8     |Mul_Add_Tree__GB6 |           1|      3071|
|9     |Mul_Add_Tree__GB7 |           1|     10673|
|10    |Mul_Add_Tree__GB8 |           1|      8574|
|11    |Mul_Add_Tree__GB9 |           1|      7596|
|12    |top__GCB0         |           1|      6084|
|13    |top__GCB1         |           1|     14078|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 1311.016 ; gain = 938.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:58 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |window            |           1|     11858|
|2     |Mul_Add_Tree__GB0 |           1|     10972|
|3     |Mul_Add_Tree__GB1 |           1|      2945|
|4     |Mul_Add_Tree__GB2 |           1|      3583|
|5     |Mul_Add_Tree__GB3 |           1|      4606|
|6     |Mul_Add_Tree__GB4 |           1|      8504|
|7     |Mul_Add_Tree__GB5 |           1|      9849|
|8     |Mul_Add_Tree__GB6 |           1|      3069|
|9     |Mul_Add_Tree__GB7 |           1|     10671|
|10    |Mul_Add_Tree__GB8 |           1|      8572|
|11    |Mul_Add_Tree__GB9 |           1|      7594|
|12    |top__GCB0         |           1|      5051|
|13    |top__GCB1         |           1|     14020|
|14    |window__1         |           7|     11740|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |window            |           1|      5875|
|2     |Mul_Add_Tree__GB0 |           1|      8654|
|3     |Mul_Add_Tree__GB1 |           1|      1857|
|4     |Mul_Add_Tree__GB2 |           1|      2297|
|5     |Mul_Add_Tree__GB3 |           1|      2979|
|6     |Mul_Add_Tree__GB4 |           1|      5991|
|7     |Mul_Add_Tree__GB5 |           1|      7746|
|8     |Mul_Add_Tree__GB6 |           1|      2699|
|9     |Mul_Add_Tree__GB7 |           1|      6903|
|10    |Mul_Add_Tree__GB8 |           1|      5454|
|11    |Mul_Add_Tree__GB9 |           1|      5233|
|12    |top__GCB0         |           1|      4097|
|13    |top__GCB1         |           1|      7464|
|14    |window__1         |           7|      5798|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u_Mul_Add_Tree/w_4bit_reg[430][7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (u_Mul_Add_Tree/w_4bit_reg[358][7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:30 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:30 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:37 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:37 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:02:38 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | u_window_t/Windows_t[0].u_window/men_reg[15][7]         | 16     | 1280  | NO           | NO                 | YES               | 1280   | 0       | 
|top         | u_window_t/Windows_t[0].u_window/men_reg[287][7]        | 32     | 320   | NO           | NO                 | YES               | 0      | 320     | 
|top         | u_window_t/Windows_t[0].u_window/men_reg[527][7]        | 48     | 256   | NO           | NO                 | YES               | 0      | 512     | 
|top         | u_matrix_multiplication/sum_valid_shift_reg[8]          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | u_matrix_multiplication/matrix_point_valid_shift_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |FIFO_BIAS_DRAM_16BIT_16DEEP           |         1|
|2     |FIFO_WEIGHT_BRAN_32BIT_512DEEP        |         1|
|3     |FIFO_MAP_BRAM_32BIT_512DEEP           |         2|
|4     |FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP |         4|
|5     |FIFO_MATRIX_BRAM_32BIT_512DEEP        |         4|
|6     |DSP48E1_AaDmB_2clk                    |       144|
|7     |DSP48_AaC1_LUT                        |        14|
|8     |DSP48_AmBW1                           |         5|
|9     |rom_pic                               |        16|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |DSP48E1_AaDmB_2clk                       |     1|
|2     |DSP48E1_AaDmB_2clk__144                  |     1|
|3     |DSP48E1_AaDmB_2clk__145                  |     1|
|4     |DSP48E1_AaDmB_2clk__146                  |     1|
|5     |DSP48E1_AaDmB_2clk__147                  |     1|
|6     |DSP48E1_AaDmB_2clk__148                  |     1|
|7     |DSP48E1_AaDmB_2clk__149                  |     1|
|8     |DSP48E1_AaDmB_2clk__150                  |     1|
|9     |DSP48E1_AaDmB_2clk__151                  |     1|
|10    |DSP48E1_AaDmB_2clk__152                  |     1|
|11    |DSP48E1_AaDmB_2clk__153                  |     1|
|12    |DSP48E1_AaDmB_2clk__154                  |     1|
|13    |DSP48E1_AaDmB_2clk__155                  |     1|
|14    |DSP48E1_AaDmB_2clk__156                  |     1|
|15    |DSP48E1_AaDmB_2clk__157                  |     1|
|16    |DSP48E1_AaDmB_2clk__158                  |     1|
|17    |DSP48E1_AaDmB_2clk__159                  |     1|
|18    |DSP48E1_AaDmB_2clk__160                  |     1|
|19    |DSP48E1_AaDmB_2clk__161                  |     1|
|20    |DSP48E1_AaDmB_2clk__162                  |     1|
|21    |DSP48E1_AaDmB_2clk__163                  |     1|
|22    |DSP48E1_AaDmB_2clk__164                  |     1|
|23    |DSP48E1_AaDmB_2clk__165                  |     1|
|24    |DSP48E1_AaDmB_2clk__166                  |     1|
|25    |DSP48E1_AaDmB_2clk__167                  |     1|
|26    |DSP48E1_AaDmB_2clk__168                  |     1|
|27    |DSP48E1_AaDmB_2clk__169                  |     1|
|28    |DSP48E1_AaDmB_2clk__170                  |     1|
|29    |DSP48E1_AaDmB_2clk__171                  |     1|
|30    |DSP48E1_AaDmB_2clk__172                  |     1|
|31    |DSP48E1_AaDmB_2clk__173                  |     1|
|32    |DSP48E1_AaDmB_2clk__174                  |     1|
|33    |DSP48E1_AaDmB_2clk__175                  |     1|
|34    |DSP48E1_AaDmB_2clk__176                  |     1|
|35    |DSP48E1_AaDmB_2clk__177                  |     1|
|36    |DSP48E1_AaDmB_2clk__178                  |     1|
|37    |DSP48E1_AaDmB_2clk__179                  |     1|
|38    |DSP48E1_AaDmB_2clk__180                  |     1|
|39    |DSP48E1_AaDmB_2clk__181                  |     1|
|40    |DSP48E1_AaDmB_2clk__182                  |     1|
|41    |DSP48E1_AaDmB_2clk__183                  |     1|
|42    |DSP48E1_AaDmB_2clk__184                  |     1|
|43    |DSP48E1_AaDmB_2clk__185                  |     1|
|44    |DSP48E1_AaDmB_2clk__186                  |     1|
|45    |DSP48E1_AaDmB_2clk__187                  |     1|
|46    |DSP48E1_AaDmB_2clk__188                  |     1|
|47    |DSP48E1_AaDmB_2clk__189                  |     1|
|48    |DSP48E1_AaDmB_2clk__190                  |     1|
|49    |DSP48E1_AaDmB_2clk__191                  |     1|
|50    |DSP48E1_AaDmB_2clk__192                  |     1|
|51    |DSP48E1_AaDmB_2clk__193                  |     1|
|52    |DSP48E1_AaDmB_2clk__194                  |     1|
|53    |DSP48E1_AaDmB_2clk__195                  |     1|
|54    |DSP48E1_AaDmB_2clk__196                  |     1|
|55    |DSP48E1_AaDmB_2clk__197                  |     1|
|56    |DSP48E1_AaDmB_2clk__198                  |     1|
|57    |DSP48E1_AaDmB_2clk__199                  |     1|
|58    |DSP48E1_AaDmB_2clk__200                  |     1|
|59    |DSP48E1_AaDmB_2clk__201                  |     1|
|60    |DSP48E1_AaDmB_2clk__202                  |     1|
|61    |DSP48E1_AaDmB_2clk__203                  |     1|
|62    |DSP48E1_AaDmB_2clk__204                  |     1|
|63    |DSP48E1_AaDmB_2clk__205                  |     1|
|64    |DSP48E1_AaDmB_2clk__206                  |     1|
|65    |DSP48E1_AaDmB_2clk__207                  |     1|
|66    |DSP48E1_AaDmB_2clk__208                  |     1|
|67    |DSP48E1_AaDmB_2clk__209                  |     1|
|68    |DSP48E1_AaDmB_2clk__210                  |     1|
|69    |DSP48E1_AaDmB_2clk__211                  |     1|
|70    |DSP48E1_AaDmB_2clk__212                  |     1|
|71    |DSP48E1_AaDmB_2clk__213                  |     1|
|72    |DSP48E1_AaDmB_2clk__214                  |     1|
|73    |DSP48E1_AaDmB_2clk__215                  |     1|
|74    |DSP48E1_AaDmB_2clk__216                  |     1|
|75    |DSP48E1_AaDmB_2clk__217                  |     1|
|76    |DSP48E1_AaDmB_2clk__218                  |     1|
|77    |DSP48E1_AaDmB_2clk__219                  |     1|
|78    |DSP48E1_AaDmB_2clk__220                  |     1|
|79    |DSP48E1_AaDmB_2clk__221                  |     1|
|80    |DSP48E1_AaDmB_2clk__222                  |     1|
|81    |DSP48E1_AaDmB_2clk__223                  |     1|
|82    |DSP48E1_AaDmB_2clk__224                  |     1|
|83    |DSP48E1_AaDmB_2clk__225                  |     1|
|84    |DSP48E1_AaDmB_2clk__226                  |     1|
|85    |DSP48E1_AaDmB_2clk__227                  |     1|
|86    |DSP48E1_AaDmB_2clk__228                  |     1|
|87    |DSP48E1_AaDmB_2clk__229                  |     1|
|88    |DSP48E1_AaDmB_2clk__230                  |     1|
|89    |DSP48E1_AaDmB_2clk__231                  |     1|
|90    |DSP48E1_AaDmB_2clk__232                  |     1|
|91    |DSP48E1_AaDmB_2clk__233                  |     1|
|92    |DSP48E1_AaDmB_2clk__234                  |     1|
|93    |DSP48E1_AaDmB_2clk__235                  |     1|
|94    |DSP48E1_AaDmB_2clk__236                  |     1|
|95    |DSP48E1_AaDmB_2clk__237                  |     1|
|96    |DSP48E1_AaDmB_2clk__238                  |     1|
|97    |DSP48E1_AaDmB_2clk__239                  |     1|
|98    |DSP48E1_AaDmB_2clk__240                  |     1|
|99    |DSP48E1_AaDmB_2clk__241                  |     1|
|100   |DSP48E1_AaDmB_2clk__242                  |     1|
|101   |DSP48E1_AaDmB_2clk__243                  |     1|
|102   |DSP48E1_AaDmB_2clk__244                  |     1|
|103   |DSP48E1_AaDmB_2clk__245                  |     1|
|104   |DSP48E1_AaDmB_2clk__246                  |     1|
|105   |DSP48E1_AaDmB_2clk__247                  |     1|
|106   |DSP48E1_AaDmB_2clk__248                  |     1|
|107   |DSP48E1_AaDmB_2clk__249                  |     1|
|108   |DSP48E1_AaDmB_2clk__250                  |     1|
|109   |DSP48E1_AaDmB_2clk__251                  |     1|
|110   |DSP48E1_AaDmB_2clk__252                  |     1|
|111   |DSP48E1_AaDmB_2clk__253                  |     1|
|112   |DSP48E1_AaDmB_2clk__254                  |     1|
|113   |DSP48E1_AaDmB_2clk__255                  |     1|
|114   |DSP48E1_AaDmB_2clk__256                  |     1|
|115   |DSP48E1_AaDmB_2clk__257                  |     1|
|116   |DSP48E1_AaDmB_2clk__258                  |     1|
|117   |DSP48E1_AaDmB_2clk__259                  |     1|
|118   |DSP48E1_AaDmB_2clk__260                  |     1|
|119   |DSP48E1_AaDmB_2clk__261                  |     1|
|120   |DSP48E1_AaDmB_2clk__262                  |     1|
|121   |DSP48E1_AaDmB_2clk__263                  |     1|
|122   |DSP48E1_AaDmB_2clk__264                  |     1|
|123   |DSP48E1_AaDmB_2clk__265                  |     1|
|124   |DSP48E1_AaDmB_2clk__266                  |     1|
|125   |DSP48E1_AaDmB_2clk__267                  |     1|
|126   |DSP48E1_AaDmB_2clk__268                  |     1|
|127   |DSP48E1_AaDmB_2clk__269                  |     1|
|128   |DSP48E1_AaDmB_2clk__270                  |     1|
|129   |DSP48E1_AaDmB_2clk__271                  |     1|
|130   |DSP48E1_AaDmB_2clk__272                  |     1|
|131   |DSP48E1_AaDmB_2clk__273                  |     1|
|132   |DSP48E1_AaDmB_2clk__274                  |     1|
|133   |DSP48E1_AaDmB_2clk__275                  |     1|
|134   |DSP48E1_AaDmB_2clk__276                  |     1|
|135   |DSP48E1_AaDmB_2clk__277                  |     1|
|136   |DSP48E1_AaDmB_2clk__278                  |     1|
|137   |DSP48E1_AaDmB_2clk__279                  |     1|
|138   |DSP48E1_AaDmB_2clk__280                  |     1|
|139   |DSP48E1_AaDmB_2clk__281                  |     1|
|140   |DSP48E1_AaDmB_2clk__282                  |     1|
|141   |DSP48E1_AaDmB_2clk__283                  |     1|
|142   |DSP48E1_AaDmB_2clk__284                  |     1|
|143   |DSP48E1_AaDmB_2clk__285                  |     1|
|144   |DSP48E1_AaDmB_2clk__286                  |     1|
|145   |DSP48_AaC1_LUT                           |     1|
|146   |DSP48_AaC1_LUT__14                       |     1|
|147   |DSP48_AaC1_LUT__15                       |     1|
|148   |DSP48_AaC1_LUT__16                       |     1|
|149   |DSP48_AaC1_LUT__17                       |     1|
|150   |DSP48_AaC1_LUT__18                       |     1|
|151   |DSP48_AaC1_LUT__19                       |     1|
|152   |DSP48_AaC1_LUT__20                       |     1|
|153   |DSP48_AaC1_LUT__21                       |     1|
|154   |DSP48_AaC1_LUT__22                       |     1|
|155   |DSP48_AaC1_LUT__23                       |     1|
|156   |DSP48_AaC1_LUT__24                       |     1|
|157   |DSP48_AaC1_LUT__25                       |     1|
|158   |DSP48_AaC1_LUT__26                       |     1|
|159   |DSP48_AmBW1                              |     1|
|160   |DSP48_AmBW1__5                           |     1|
|161   |DSP48_AmBW1__6                           |     1|
|162   |DSP48_AmBW1__7                           |     1|
|163   |DSP48_AmBW1__8                           |     1|
|164   |FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP    |     1|
|165   |FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP__4 |     1|
|166   |FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP__5 |     1|
|167   |FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP__6 |     1|
|168   |FIFO_BIAS_DRAM_16BIT_16DEEP              |     1|
|169   |FIFO_MAP_BRAM_32BIT_512DEEP              |     1|
|170   |FIFO_MAP_BRAM_32BIT_512DEEP__2           |     1|
|171   |FIFO_MATRIX_BRAM_32BIT_512DEEP           |     1|
|172   |FIFO_MATRIX_BRAM_32BIT_512DEEP__4        |     1|
|173   |FIFO_MATRIX_BRAM_32BIT_512DEEP__5        |     1|
|174   |FIFO_MATRIX_BRAM_32BIT_512DEEP__6        |     1|
|175   |FIFO_WEIGHT_BRAN_32BIT_512DEEP           |     1|
|176   |rom_pic                                  |     1|
|177   |rom_pic__16                              |     1|
|178   |rom_pic__17                              |     1|
|179   |rom_pic__18                              |     1|
|180   |rom_pic__19                              |     1|
|181   |rom_pic__20                              |     1|
|182   |rom_pic__21                              |     1|
|183   |rom_pic__22                              |     1|
|184   |rom_pic__23                              |     1|
|185   |rom_pic__24                              |     1|
|186   |rom_pic__25                              |     1|
|187   |rom_pic__26                              |     1|
|188   |rom_pic__27                              |     1|
|189   |rom_pic__28                              |     1|
|190   |rom_pic__29                              |     1|
|191   |rom_pic__30                              |     1|
|192   |BUFG                                     |     3|
|193   |CARRY4                                   |  3490|
|194   |DSP48E1                                  |     9|
|195   |LUT1                                     |   671|
|196   |LUT2                                     |  8964|
|197   |LUT3                                     |  7058|
|198   |LUT4                                     |  4725|
|199   |LUT5                                     |  3615|
|200   |LUT6                                     |  2100|
|201   |MUXF7                                    |   384|
|202   |SRL16E                                   |  1282|
|203   |SRLC32E                                  |   832|
|204   |FDCE                                     |  8777|
|205   |FDPE                                     |     1|
|206   |FDRE                                     | 13919|
|207   |LD                                       |  5108|
|208   |IBUF                                     |     2|
|209   |OBUF                                     |    16|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------+--------------------------------+------+
|      |Instance                                   |Module                          |Cells |
+------+-------------------------------------------+--------------------------------+------+
|1     |top                                        |                                | 68449|
|2     |  u_Mul_Add_Tree                           |Mul_Add_Tree                    | 45712|
|3     |    \ADDER_TREE_AD[0].u_AdderTree          |AdderTree__parameterized3       |  2118|
|4     |      AdderTree_a                          |AdderTree__parameterized4_848   |  1042|
|5     |        AdderTree_a                        |AdderTree__parameterized5_912   |   506|
|6     |          AdderTree_a                      |AdderTree__parameterized6_944   |   239|
|7     |            AdderTree_a                    |AdderTree__parameterized7_960   |    97|
|8     |              AdderTree_a                  |AdderTree__parameterized8_968   |    38|
|9     |                AdderTree_a                |AdderTree__parameterized9_972   |     9|
|10    |                AdderTree_b                |AdderTree__parameterized9_973   |     8|
|11    |              AdderTree_b                  |AdderTree__parameterized8_969   |    37|
|12    |                AdderTree_a                |AdderTree__parameterized9_970   |     9|
|13    |                AdderTree_b                |AdderTree__parameterized9_971   |     8|
|14    |            AdderTree_b                    |AdderTree__parameterized10_961  |   116|
|15    |              AdderTree_a                  |AdderTree__parameterized8_962   |    37|
|16    |                AdderTree_a                |AdderTree__parameterized9_966   |     9|
|17    |                AdderTree_b                |AdderTree__parameterized9_967   |     8|
|18    |              AdderTree_b                  |AdderTree__parameterized11_963  |    54|
|19    |                AdderTree_a                |AdderTree__parameterized9_964   |     8|
|20    |                AdderTree_b                |AdderTree__parameterized12_965  |    23|
|21    |          AdderTree_b                      |AdderTree__parameterized6_945   |   237|
|22    |            AdderTree_a                    |AdderTree__parameterized7_946   |    97|
|23    |              AdderTree_a                  |AdderTree__parameterized8_954   |    38|
|24    |                AdderTree_a                |AdderTree__parameterized9_958   |     9|
|25    |                AdderTree_b                |AdderTree__parameterized9_959   |     8|
|26    |              AdderTree_b                  |AdderTree__parameterized8_955   |    37|
|27    |                AdderTree_a                |AdderTree__parameterized9_956   |     9|
|28    |                AdderTree_b                |AdderTree__parameterized9_957   |     8|
|29    |            AdderTree_b                    |AdderTree__parameterized10_947  |   115|
|30    |              AdderTree_a                  |AdderTree__parameterized8_948   |    37|
|31    |                AdderTree_a                |AdderTree__parameterized9_952   |     9|
|32    |                AdderTree_b                |AdderTree__parameterized9_953   |     8|
|33    |              AdderTree_b                  |AdderTree__parameterized11_949  |    53|
|34    |                AdderTree_a                |AdderTree__parameterized9_950   |     8|
|35    |                AdderTree_b                |AdderTree__parameterized12_951  |    22|
|36    |        AdderTree_b                        |AdderTree__parameterized5_913   |   504|
|37    |          AdderTree_a                      |AdderTree__parameterized6_914   |   238|
|38    |            AdderTree_a                    |AdderTree__parameterized7_930   |    97|
|39    |              AdderTree_a                  |AdderTree__parameterized8_938   |    38|
|40    |                AdderTree_a                |AdderTree__parameterized9_942   |     9|
|41    |                AdderTree_b                |AdderTree__parameterized9_943   |     8|
|42    |              AdderTree_b                  |AdderTree__parameterized8_939   |    37|
|43    |                AdderTree_a                |AdderTree__parameterized9_940   |     9|
|44    |                AdderTree_b                |AdderTree__parameterized9_941   |     8|
|45    |            AdderTree_b                    |AdderTree__parameterized10_931  |   115|
|46    |              AdderTree_a                  |AdderTree__parameterized8_932   |    37|
|47    |                AdderTree_a                |AdderTree__parameterized9_936   |     9|
|48    |                AdderTree_b                |AdderTree__parameterized9_937   |     8|
|49    |              AdderTree_b                  |AdderTree__parameterized11_933  |    53|
|50    |                AdderTree_a                |AdderTree__parameterized9_934   |     8|
|51    |                AdderTree_b                |AdderTree__parameterized12_935  |    22|
|52    |          AdderTree_b                      |AdderTree__parameterized6_915   |   237|
|53    |            AdderTree_a                    |AdderTree__parameterized7_916   |    97|
|54    |              AdderTree_a                  |AdderTree__parameterized8_924   |    38|
|55    |                AdderTree_a                |AdderTree__parameterized9_928   |     9|
|56    |                AdderTree_b                |AdderTree__parameterized9_929   |     8|
|57    |              AdderTree_b                  |AdderTree__parameterized8_925   |    37|
|58    |                AdderTree_a                |AdderTree__parameterized9_926   |     9|
|59    |                AdderTree_b                |AdderTree__parameterized9_927   |     8|
|60    |            AdderTree_b                    |AdderTree__parameterized10_917  |   115|
|61    |              AdderTree_a                  |AdderTree__parameterized8_918   |    37|
|62    |                AdderTree_a                |AdderTree__parameterized9_922   |     9|
|63    |                AdderTree_b                |AdderTree__parameterized9_923   |     8|
|64    |              AdderTree_b                  |AdderTree__parameterized11_919  |    53|
|65    |                AdderTree_a                |AdderTree__parameterized9_920   |     8|
|66    |                AdderTree_b                |AdderTree__parameterized12_921  |    22|
|67    |      AdderTree_b                          |AdderTree__parameterized4_849   |  1040|
|68    |        AdderTree_a                        |AdderTree__parameterized5_850   |   505|
|69    |          AdderTree_a                      |AdderTree__parameterized6_882   |   238|
|70    |            AdderTree_a                    |AdderTree__parameterized7_898   |    97|
|71    |              AdderTree_a                  |AdderTree__parameterized8_906   |    38|
|72    |                AdderTree_a                |AdderTree__parameterized9_910   |     9|
|73    |                AdderTree_b                |AdderTree__parameterized9_911   |     8|
|74    |              AdderTree_b                  |AdderTree__parameterized8_907   |    37|
|75    |                AdderTree_a                |AdderTree__parameterized9_908   |     9|
|76    |                AdderTree_b                |AdderTree__parameterized9_909   |     8|
|77    |            AdderTree_b                    |AdderTree__parameterized10_899  |   115|
|78    |              AdderTree_a                  |AdderTree__parameterized8_900   |    37|
|79    |                AdderTree_a                |AdderTree__parameterized9_904   |     9|
|80    |                AdderTree_b                |AdderTree__parameterized9_905   |     8|
|81    |              AdderTree_b                  |AdderTree__parameterized11_901  |    53|
|82    |                AdderTree_a                |AdderTree__parameterized9_902   |     8|
|83    |                AdderTree_b                |AdderTree__parameterized12_903  |    22|
|84    |          AdderTree_b                      |AdderTree__parameterized6_883   |   237|
|85    |            AdderTree_a                    |AdderTree__parameterized7_884   |    97|
|86    |              AdderTree_a                  |AdderTree__parameterized8_892   |    38|
|87    |                AdderTree_a                |AdderTree__parameterized9_896   |     9|
|88    |                AdderTree_b                |AdderTree__parameterized9_897   |     8|
|89    |              AdderTree_b                  |AdderTree__parameterized8_893   |    37|
|90    |                AdderTree_a                |AdderTree__parameterized9_894   |     9|
|91    |                AdderTree_b                |AdderTree__parameterized9_895   |     8|
|92    |            AdderTree_b                    |AdderTree__parameterized10_885  |   115|
|93    |              AdderTree_a                  |AdderTree__parameterized8_886   |    37|
|94    |                AdderTree_a                |AdderTree__parameterized9_890   |     9|
|95    |                AdderTree_b                |AdderTree__parameterized9_891   |     8|
|96    |              AdderTree_b                  |AdderTree__parameterized11_887  |    53|
|97    |                AdderTree_a                |AdderTree__parameterized9_888   |     8|
|98    |                AdderTree_b                |AdderTree__parameterized12_889  |    22|
|99    |        AdderTree_b                        |AdderTree__parameterized5_851   |   504|
|100   |          AdderTree_a                      |AdderTree__parameterized6_852   |   238|
|101   |            AdderTree_a                    |AdderTree__parameterized7_868   |    97|
|102   |              AdderTree_a                  |AdderTree__parameterized8_876   |    38|
|103   |                AdderTree_a                |AdderTree__parameterized9_880   |     9|
|104   |                AdderTree_b                |AdderTree__parameterized9_881   |     8|
|105   |              AdderTree_b                  |AdderTree__parameterized8_877   |    37|
|106   |                AdderTree_a                |AdderTree__parameterized9_878   |     9|
|107   |                AdderTree_b                |AdderTree__parameterized9_879   |     8|
|108   |            AdderTree_b                    |AdderTree__parameterized10_869  |   115|
|109   |              AdderTree_a                  |AdderTree__parameterized8_870   |    37|
|110   |                AdderTree_a                |AdderTree__parameterized9_874   |     9|
|111   |                AdderTree_b                |AdderTree__parameterized9_875   |     8|
|112   |              AdderTree_b                  |AdderTree__parameterized11_871  |    53|
|113   |                AdderTree_a                |AdderTree__parameterized9_872   |     8|
|114   |                AdderTree_b                |AdderTree__parameterized12_873  |    22|
|115   |          AdderTree_b                      |AdderTree__parameterized6_853   |   237|
|116   |            AdderTree_a                    |AdderTree__parameterized7_854   |    97|
|117   |              AdderTree_a                  |AdderTree__parameterized8_862   |    38|
|118   |                AdderTree_a                |AdderTree__parameterized9_866   |     9|
|119   |                AdderTree_b                |AdderTree__parameterized9_867   |     8|
|120   |              AdderTree_b                  |AdderTree__parameterized8_863   |    37|
|121   |                AdderTree_a                |AdderTree__parameterized9_864   |     9|
|122   |                AdderTree_b                |AdderTree__parameterized9_865   |     8|
|123   |            AdderTree_b                    |AdderTree__parameterized10_855  |   115|
|124   |              AdderTree_a                  |AdderTree__parameterized8_856   |    37|
|125   |                AdderTree_a                |AdderTree__parameterized9_860   |     9|
|126   |                AdderTree_b                |AdderTree__parameterized9_861   |     8|
|127   |              AdderTree_b                  |AdderTree__parameterized11_857  |    53|
|128   |                AdderTree_a                |AdderTree__parameterized9_858   |     8|
|129   |                AdderTree_b                |AdderTree__parameterized12_859  |    22|
|130   |    \ADDER_TREE_AD[1].u_AdderTree          |AdderTree__parameterized3_196   |  2119|
|131   |      AdderTree_a                          |AdderTree__parameterized4_722   |  1041|
|132   |        AdderTree_a                        |AdderTree__parameterized5_786   |   505|
|133   |          AdderTree_a                      |AdderTree__parameterized6_818   |   238|
|134   |            AdderTree_a                    |AdderTree__parameterized7_834   |    97|
|135   |              AdderTree_a                  |AdderTree__parameterized8_842   |    38|
|136   |                AdderTree_a                |AdderTree__parameterized9_846   |     9|
|137   |                AdderTree_b                |AdderTree__parameterized9_847   |     8|
|138   |              AdderTree_b                  |AdderTree__parameterized8_843   |    37|
|139   |                AdderTree_a                |AdderTree__parameterized9_844   |     9|
|140   |                AdderTree_b                |AdderTree__parameterized9_845   |     8|
|141   |            AdderTree_b                    |AdderTree__parameterized10_835  |   115|
|142   |              AdderTree_a                  |AdderTree__parameterized8_836   |    37|
|143   |                AdderTree_a                |AdderTree__parameterized9_840   |     9|
|144   |                AdderTree_b                |AdderTree__parameterized9_841   |     8|
|145   |              AdderTree_b                  |AdderTree__parameterized11_837  |    53|
|146   |                AdderTree_a                |AdderTree__parameterized9_838   |     8|
|147   |                AdderTree_b                |AdderTree__parameterized12_839  |    22|
|148   |          AdderTree_b                      |AdderTree__parameterized6_819   |   237|
|149   |            AdderTree_a                    |AdderTree__parameterized7_820   |    97|
|150   |              AdderTree_a                  |AdderTree__parameterized8_828   |    38|
|151   |                AdderTree_a                |AdderTree__parameterized9_832   |     9|
|152   |                AdderTree_b                |AdderTree__parameterized9_833   |     8|
|153   |              AdderTree_b                  |AdderTree__parameterized8_829   |    37|
|154   |                AdderTree_a                |AdderTree__parameterized9_830   |     9|
|155   |                AdderTree_b                |AdderTree__parameterized9_831   |     8|
|156   |            AdderTree_b                    |AdderTree__parameterized10_821  |   115|
|157   |              AdderTree_a                  |AdderTree__parameterized8_822   |    37|
|158   |                AdderTree_a                |AdderTree__parameterized9_826   |     9|
|159   |                AdderTree_b                |AdderTree__parameterized9_827   |     8|
|160   |              AdderTree_b                  |AdderTree__parameterized11_823  |    53|
|161   |                AdderTree_a                |AdderTree__parameterized9_824   |     8|
|162   |                AdderTree_b                |AdderTree__parameterized12_825  |    22|
|163   |        AdderTree_b                        |AdderTree__parameterized5_787   |   504|
|164   |          AdderTree_a                      |AdderTree__parameterized6_788   |   238|
|165   |            AdderTree_a                    |AdderTree__parameterized7_804   |    97|
|166   |              AdderTree_a                  |AdderTree__parameterized8_812   |    38|
|167   |                AdderTree_a                |AdderTree__parameterized9_816   |     9|
|168   |                AdderTree_b                |AdderTree__parameterized9_817   |     8|
|169   |              AdderTree_b                  |AdderTree__parameterized8_813   |    37|
|170   |                AdderTree_a                |AdderTree__parameterized9_814   |     9|
|171   |                AdderTree_b                |AdderTree__parameterized9_815   |     8|
|172   |            AdderTree_b                    |AdderTree__parameterized10_805  |   115|
|173   |              AdderTree_a                  |AdderTree__parameterized8_806   |    37|
|174   |                AdderTree_a                |AdderTree__parameterized9_810   |     9|
|175   |                AdderTree_b                |AdderTree__parameterized9_811   |     8|
|176   |              AdderTree_b                  |AdderTree__parameterized11_807  |    53|
|177   |                AdderTree_a                |AdderTree__parameterized9_808   |     8|
|178   |                AdderTree_b                |AdderTree__parameterized12_809  |    22|
|179   |          AdderTree_b                      |AdderTree__parameterized6_789   |   237|
|180   |            AdderTree_a                    |AdderTree__parameterized7_790   |    97|
|181   |              AdderTree_a                  |AdderTree__parameterized8_798   |    38|
|182   |                AdderTree_a                |AdderTree__parameterized9_802   |     9|
|183   |                AdderTree_b                |AdderTree__parameterized9_803   |     8|
|184   |              AdderTree_b                  |AdderTree__parameterized8_799   |    37|
|185   |                AdderTree_a                |AdderTree__parameterized9_800   |     9|
|186   |                AdderTree_b                |AdderTree__parameterized9_801   |     8|
|187   |            AdderTree_b                    |AdderTree__parameterized10_791  |   115|
|188   |              AdderTree_a                  |AdderTree__parameterized8_792   |    37|
|189   |                AdderTree_a                |AdderTree__parameterized9_796   |     9|
|190   |                AdderTree_b                |AdderTree__parameterized9_797   |     8|
|191   |              AdderTree_b                  |AdderTree__parameterized11_793  |    53|
|192   |                AdderTree_a                |AdderTree__parameterized9_794   |     8|
|193   |                AdderTree_b                |AdderTree__parameterized12_795  |    22|
|194   |      AdderTree_b                          |AdderTree__parameterized4_723   |  1040|
|195   |        AdderTree_a                        |AdderTree__parameterized5_724   |   505|
|196   |          AdderTree_a                      |AdderTree__parameterized6_756   |   238|
|197   |            AdderTree_a                    |AdderTree__parameterized7_772   |    97|
|198   |              AdderTree_a                  |AdderTree__parameterized8_780   |    38|
|199   |                AdderTree_a                |AdderTree__parameterized9_784   |     9|
|200   |                AdderTree_b                |AdderTree__parameterized9_785   |     8|
|201   |              AdderTree_b                  |AdderTree__parameterized8_781   |    37|
|202   |                AdderTree_a                |AdderTree__parameterized9_782   |     9|
|203   |                AdderTree_b                |AdderTree__parameterized9_783   |     8|
|204   |            AdderTree_b                    |AdderTree__parameterized10_773  |   115|
|205   |              AdderTree_a                  |AdderTree__parameterized8_774   |    37|
|206   |                AdderTree_a                |AdderTree__parameterized9_778   |     9|
|207   |                AdderTree_b                |AdderTree__parameterized9_779   |     8|
|208   |              AdderTree_b                  |AdderTree__parameterized11_775  |    53|
|209   |                AdderTree_a                |AdderTree__parameterized9_776   |     8|
|210   |                AdderTree_b                |AdderTree__parameterized12_777  |    22|
|211   |          AdderTree_b                      |AdderTree__parameterized6_757   |   237|
|212   |            AdderTree_a                    |AdderTree__parameterized7_758   |    97|
|213   |              AdderTree_a                  |AdderTree__parameterized8_766   |    38|
|214   |                AdderTree_a                |AdderTree__parameterized9_770   |     9|
|215   |                AdderTree_b                |AdderTree__parameterized9_771   |     8|
|216   |              AdderTree_b                  |AdderTree__parameterized8_767   |    37|
|217   |                AdderTree_a                |AdderTree__parameterized9_768   |     9|
|218   |                AdderTree_b                |AdderTree__parameterized9_769   |     8|
|219   |            AdderTree_b                    |AdderTree__parameterized10_759  |   115|
|220   |              AdderTree_a                  |AdderTree__parameterized8_760   |    37|
|221   |                AdderTree_a                |AdderTree__parameterized9_764   |     9|
|222   |                AdderTree_b                |AdderTree__parameterized9_765   |     8|
|223   |              AdderTree_b                  |AdderTree__parameterized11_761  |    53|
|224   |                AdderTree_a                |AdderTree__parameterized9_762   |     8|
|225   |                AdderTree_b                |AdderTree__parameterized12_763  |    22|
|226   |        AdderTree_b                        |AdderTree__parameterized5_725   |   504|
|227   |          AdderTree_a                      |AdderTree__parameterized6_726   |   238|
|228   |            AdderTree_a                    |AdderTree__parameterized7_742   |    97|
|229   |              AdderTree_a                  |AdderTree__parameterized8_750   |    38|
|230   |                AdderTree_a                |AdderTree__parameterized9_754   |     9|
|231   |                AdderTree_b                |AdderTree__parameterized9_755   |     8|
|232   |              AdderTree_b                  |AdderTree__parameterized8_751   |    37|
|233   |                AdderTree_a                |AdderTree__parameterized9_752   |     9|
|234   |                AdderTree_b                |AdderTree__parameterized9_753   |     8|
|235   |            AdderTree_b                    |AdderTree__parameterized10_743  |   115|
|236   |              AdderTree_a                  |AdderTree__parameterized8_744   |    37|
|237   |                AdderTree_a                |AdderTree__parameterized9_748   |     9|
|238   |                AdderTree_b                |AdderTree__parameterized9_749   |     8|
|239   |              AdderTree_b                  |AdderTree__parameterized11_745  |    53|
|240   |                AdderTree_a                |AdderTree__parameterized9_746   |     8|
|241   |                AdderTree_b                |AdderTree__parameterized12_747  |    22|
|242   |          AdderTree_b                      |AdderTree__parameterized6_727   |   237|
|243   |            AdderTree_a                    |AdderTree__parameterized7_728   |    97|
|244   |              AdderTree_a                  |AdderTree__parameterized8_736   |    38|
|245   |                AdderTree_a                |AdderTree__parameterized9_740   |     9|
|246   |                AdderTree_b                |AdderTree__parameterized9_741   |     8|
|247   |              AdderTree_b                  |AdderTree__parameterized8_737   |    37|
|248   |                AdderTree_a                |AdderTree__parameterized9_738   |     9|
|249   |                AdderTree_b                |AdderTree__parameterized9_739   |     8|
|250   |            AdderTree_b                    |AdderTree__parameterized10_729  |   115|
|251   |              AdderTree_a                  |AdderTree__parameterized8_730   |    37|
|252   |                AdderTree_a                |AdderTree__parameterized9_734   |     9|
|253   |                AdderTree_b                |AdderTree__parameterized9_735   |     8|
|254   |              AdderTree_b                  |AdderTree__parameterized11_731  |    53|
|255   |                AdderTree_a                |AdderTree__parameterized9_732   |     8|
|256   |                AdderTree_b                |AdderTree__parameterized12_733  |    22|
|257   |    \ADDER_TREE_AD_m[0].u_AdderTree        |AdderTree__parameterized14      |   151|
|258   |      AdderTree_a                          |AdderTree__parameterized15_716  |    64|
|259   |        AdderTree_a                        |AdderTree__parameterized12_720  |    21|
|260   |        AdderTree_b                        |AdderTree__parameterized12_721  |    20|
|261   |      AdderTree_b                          |AdderTree__parameterized15_717  |    63|
|262   |        AdderTree_a                        |AdderTree__parameterized12_718  |    21|
|263   |        AdderTree_b                        |AdderTree__parameterized12_719  |    20|
|264   |    \ADDER_TREE_AD_m[1].u_AdderTree        |AdderTree__parameterized14_197  |   150|
|265   |      AdderTree_a                          |AdderTree__parameterized15_710  |    63|
|266   |        AdderTree_a                        |AdderTree__parameterized12_714  |    20|
|267   |        AdderTree_b                        |AdderTree__parameterized12_715  |    20|
|268   |      AdderTree_b                          |AdderTree__parameterized15_711  |    63|
|269   |        AdderTree_a                        |AdderTree__parameterized12_712  |    21|
|270   |        AdderTree_b                        |AdderTree__parameterized12_713  |    20|
|271   |    \ADDER_TREE_BD[0].u_AdderTree          |AdderTree__parameterized3_198   |  2156|
|272   |      AdderTree_a                          |AdderTree__parameterized4_584   |  1041|
|273   |        AdderTree_a                        |AdderTree__parameterized5_648   |   505|
|274   |          AdderTree_a                      |AdderTree__parameterized6_680   |   238|
|275   |            AdderTree_a                    |AdderTree__parameterized7_696   |    97|
|276   |              AdderTree_a                  |AdderTree__parameterized8_704   |    38|
|277   |                AdderTree_a                |AdderTree__parameterized9_708   |     9|
|278   |                AdderTree_b                |AdderTree__parameterized9_709   |     8|
|279   |              AdderTree_b                  |AdderTree__parameterized8_705   |    37|
|280   |                AdderTree_a                |AdderTree__parameterized9_706   |     9|
|281   |                AdderTree_b                |AdderTree__parameterized9_707   |     8|
|282   |            AdderTree_b                    |AdderTree__parameterized10_697  |   115|
|283   |              AdderTree_a                  |AdderTree__parameterized8_698   |    37|
|284   |                AdderTree_a                |AdderTree__parameterized9_702   |     9|
|285   |                AdderTree_b                |AdderTree__parameterized9_703   |     8|
|286   |              AdderTree_b                  |AdderTree__parameterized11_699  |    53|
|287   |                AdderTree_a                |AdderTree__parameterized9_700   |     8|
|288   |                AdderTree_b                |AdderTree__parameterized12_701  |    22|
|289   |          AdderTree_b                      |AdderTree__parameterized6_681   |   237|
|290   |            AdderTree_a                    |AdderTree__parameterized7_682   |    97|
|291   |              AdderTree_a                  |AdderTree__parameterized8_690   |    38|
|292   |                AdderTree_a                |AdderTree__parameterized9_694   |     9|
|293   |                AdderTree_b                |AdderTree__parameterized9_695   |     8|
|294   |              AdderTree_b                  |AdderTree__parameterized8_691   |    37|
|295   |                AdderTree_a                |AdderTree__parameterized9_692   |     9|
|296   |                AdderTree_b                |AdderTree__parameterized9_693   |     8|
|297   |            AdderTree_b                    |AdderTree__parameterized10_683  |   115|
|298   |              AdderTree_a                  |AdderTree__parameterized8_684   |    37|
|299   |                AdderTree_a                |AdderTree__parameterized9_688   |     9|
|300   |                AdderTree_b                |AdderTree__parameterized9_689   |     8|
|301   |              AdderTree_b                  |AdderTree__parameterized11_685  |    53|
|302   |                AdderTree_a                |AdderTree__parameterized9_686   |     8|
|303   |                AdderTree_b                |AdderTree__parameterized12_687  |    22|
|304   |        AdderTree_b                        |AdderTree__parameterized5_649   |   504|
|305   |          AdderTree_a                      |AdderTree__parameterized6_650   |   238|
|306   |            AdderTree_a                    |AdderTree__parameterized7_666   |    97|
|307   |              AdderTree_a                  |AdderTree__parameterized8_674   |    38|
|308   |                AdderTree_a                |AdderTree__parameterized9_678   |     9|
|309   |                AdderTree_b                |AdderTree__parameterized9_679   |     8|
|310   |              AdderTree_b                  |AdderTree__parameterized8_675   |    37|
|311   |                AdderTree_a                |AdderTree__parameterized9_676   |     9|
|312   |                AdderTree_b                |AdderTree__parameterized9_677   |     8|
|313   |            AdderTree_b                    |AdderTree__parameterized10_667  |   115|
|314   |              AdderTree_a                  |AdderTree__parameterized8_668   |    37|
|315   |                AdderTree_a                |AdderTree__parameterized9_672   |     9|
|316   |                AdderTree_b                |AdderTree__parameterized9_673   |     8|
|317   |              AdderTree_b                  |AdderTree__parameterized11_669  |    53|
|318   |                AdderTree_a                |AdderTree__parameterized9_670   |     8|
|319   |                AdderTree_b                |AdderTree__parameterized12_671  |    22|
|320   |          AdderTree_b                      |AdderTree__parameterized6_651   |   237|
|321   |            AdderTree_a                    |AdderTree__parameterized7_652   |    97|
|322   |              AdderTree_a                  |AdderTree__parameterized8_660   |    38|
|323   |                AdderTree_a                |AdderTree__parameterized9_664   |     9|
|324   |                AdderTree_b                |AdderTree__parameterized9_665   |     8|
|325   |              AdderTree_b                  |AdderTree__parameterized8_661   |    37|
|326   |                AdderTree_a                |AdderTree__parameterized9_662   |     9|
|327   |                AdderTree_b                |AdderTree__parameterized9_663   |     8|
|328   |            AdderTree_b                    |AdderTree__parameterized10_653  |   115|
|329   |              AdderTree_a                  |AdderTree__parameterized8_654   |    37|
|330   |                AdderTree_a                |AdderTree__parameterized9_658   |     9|
|331   |                AdderTree_b                |AdderTree__parameterized9_659   |     8|
|332   |              AdderTree_b                  |AdderTree__parameterized11_655  |    53|
|333   |                AdderTree_a                |AdderTree__parameterized9_656   |     8|
|334   |                AdderTree_b                |AdderTree__parameterized12_657  |    22|
|335   |      AdderTree_b                          |AdderTree__parameterized4_585   |  1040|
|336   |        AdderTree_a                        |AdderTree__parameterized5_586   |   505|
|337   |          AdderTree_a                      |AdderTree__parameterized6_618   |   238|
|338   |            AdderTree_a                    |AdderTree__parameterized7_634   |    97|
|339   |              AdderTree_a                  |AdderTree__parameterized8_642   |    38|
|340   |                AdderTree_a                |AdderTree__parameterized9_646   |     9|
|341   |                AdderTree_b                |AdderTree__parameterized9_647   |     8|
|342   |              AdderTree_b                  |AdderTree__parameterized8_643   |    37|
|343   |                AdderTree_a                |AdderTree__parameterized9_644   |     9|
|344   |                AdderTree_b                |AdderTree__parameterized9_645   |     8|
|345   |            AdderTree_b                    |AdderTree__parameterized10_635  |   115|
|346   |              AdderTree_a                  |AdderTree__parameterized8_636   |    37|
|347   |                AdderTree_a                |AdderTree__parameterized9_640   |     9|
|348   |                AdderTree_b                |AdderTree__parameterized9_641   |     8|
|349   |              AdderTree_b                  |AdderTree__parameterized11_637  |    53|
|350   |                AdderTree_a                |AdderTree__parameterized9_638   |     8|
|351   |                AdderTree_b                |AdderTree__parameterized12_639  |    22|
|352   |          AdderTree_b                      |AdderTree__parameterized6_619   |   237|
|353   |            AdderTree_a                    |AdderTree__parameterized7_620   |    97|
|354   |              AdderTree_a                  |AdderTree__parameterized8_628   |    38|
|355   |                AdderTree_a                |AdderTree__parameterized9_632   |     9|
|356   |                AdderTree_b                |AdderTree__parameterized9_633   |     8|
|357   |              AdderTree_b                  |AdderTree__parameterized8_629   |    37|
|358   |                AdderTree_a                |AdderTree__parameterized9_630   |     9|
|359   |                AdderTree_b                |AdderTree__parameterized9_631   |     8|
|360   |            AdderTree_b                    |AdderTree__parameterized10_621  |   115|
|361   |              AdderTree_a                  |AdderTree__parameterized8_622   |    37|
|362   |                AdderTree_a                |AdderTree__parameterized9_626   |     9|
|363   |                AdderTree_b                |AdderTree__parameterized9_627   |     8|
|364   |              AdderTree_b                  |AdderTree__parameterized11_623  |    53|
|365   |                AdderTree_a                |AdderTree__parameterized9_624   |     8|
|366   |                AdderTree_b                |AdderTree__parameterized12_625  |    22|
|367   |        AdderTree_b                        |AdderTree__parameterized5_587   |   504|
|368   |          AdderTree_a                      |AdderTree__parameterized6_588   |   238|
|369   |            AdderTree_a                    |AdderTree__parameterized7_604   |    97|
|370   |              AdderTree_a                  |AdderTree__parameterized8_612   |    38|
|371   |                AdderTree_a                |AdderTree__parameterized9_616   |     9|
|372   |                AdderTree_b                |AdderTree__parameterized9_617   |     8|
|373   |              AdderTree_b                  |AdderTree__parameterized8_613   |    37|
|374   |                AdderTree_a                |AdderTree__parameterized9_614   |     9|
|375   |                AdderTree_b                |AdderTree__parameterized9_615   |     8|
|376   |            AdderTree_b                    |AdderTree__parameterized10_605  |   115|
|377   |              AdderTree_a                  |AdderTree__parameterized8_606   |    37|
|378   |                AdderTree_a                |AdderTree__parameterized9_610   |     9|
|379   |                AdderTree_b                |AdderTree__parameterized9_611   |     8|
|380   |              AdderTree_b                  |AdderTree__parameterized11_607  |    53|
|381   |                AdderTree_a                |AdderTree__parameterized9_608   |     8|
|382   |                AdderTree_b                |AdderTree__parameterized12_609  |    22|
|383   |          AdderTree_b                      |AdderTree__parameterized6_589   |   237|
|384   |            AdderTree_a                    |AdderTree__parameterized7_590   |    97|
|385   |              AdderTree_a                  |AdderTree__parameterized8_598   |    38|
|386   |                AdderTree_a                |AdderTree__parameterized9_602   |     9|
|387   |                AdderTree_b                |AdderTree__parameterized9_603   |     8|
|388   |              AdderTree_b                  |AdderTree__parameterized8_599   |    37|
|389   |                AdderTree_a                |AdderTree__parameterized9_600   |     9|
|390   |                AdderTree_b                |AdderTree__parameterized9_601   |     8|
|391   |            AdderTree_b                    |AdderTree__parameterized10_591  |   115|
|392   |              AdderTree_a                  |AdderTree__parameterized8_592   |    37|
|393   |                AdderTree_a                |AdderTree__parameterized9_596   |     9|
|394   |                AdderTree_b                |AdderTree__parameterized9_597   |     8|
|395   |              AdderTree_b                  |AdderTree__parameterized11_593  |    53|
|396   |                AdderTree_a                |AdderTree__parameterized9_594   |     8|
|397   |                AdderTree_b                |AdderTree__parameterized12_595  |    22|
|398   |    \ADDER_TREE_BD[1].u_AdderTree          |AdderTree__parameterized3_199   |  2114|
|399   |      AdderTree_a                          |AdderTree__parameterized4_458   |  1041|
|400   |        AdderTree_a                        |AdderTree__parameterized5_522   |   505|
|401   |          AdderTree_a                      |AdderTree__parameterized6_554   |   238|
|402   |            AdderTree_a                    |AdderTree__parameterized7_570   |    97|
|403   |              AdderTree_a                  |AdderTree__parameterized8_578   |    38|
|404   |                AdderTree_a                |AdderTree__parameterized9_582   |     9|
|405   |                AdderTree_b                |AdderTree__parameterized9_583   |     8|
|406   |              AdderTree_b                  |AdderTree__parameterized8_579   |    37|
|407   |                AdderTree_a                |AdderTree__parameterized9_580   |     9|
|408   |                AdderTree_b                |AdderTree__parameterized9_581   |     8|
|409   |            AdderTree_b                    |AdderTree__parameterized10_571  |   115|
|410   |              AdderTree_a                  |AdderTree__parameterized8_572   |    37|
|411   |                AdderTree_a                |AdderTree__parameterized9_576   |     9|
|412   |                AdderTree_b                |AdderTree__parameterized9_577   |     8|
|413   |              AdderTree_b                  |AdderTree__parameterized11_573  |    53|
|414   |                AdderTree_a                |AdderTree__parameterized9_574   |     8|
|415   |                AdderTree_b                |AdderTree__parameterized12_575  |    22|
|416   |          AdderTree_b                      |AdderTree__parameterized6_555   |   237|
|417   |            AdderTree_a                    |AdderTree__parameterized7_556   |    97|
|418   |              AdderTree_a                  |AdderTree__parameterized8_564   |    38|
|419   |                AdderTree_a                |AdderTree__parameterized9_568   |     9|
|420   |                AdderTree_b                |AdderTree__parameterized9_569   |     8|
|421   |              AdderTree_b                  |AdderTree__parameterized8_565   |    37|
|422   |                AdderTree_a                |AdderTree__parameterized9_566   |     9|
|423   |                AdderTree_b                |AdderTree__parameterized9_567   |     8|
|424   |            AdderTree_b                    |AdderTree__parameterized10_557  |   115|
|425   |              AdderTree_a                  |AdderTree__parameterized8_558   |    37|
|426   |                AdderTree_a                |AdderTree__parameterized9_562   |     9|
|427   |                AdderTree_b                |AdderTree__parameterized9_563   |     8|
|428   |              AdderTree_b                  |AdderTree__parameterized11_559  |    53|
|429   |                AdderTree_a                |AdderTree__parameterized9_560   |     8|
|430   |                AdderTree_b                |AdderTree__parameterized12_561  |    22|
|431   |        AdderTree_b                        |AdderTree__parameterized5_523   |   504|
|432   |          AdderTree_a                      |AdderTree__parameterized6_524   |   238|
|433   |            AdderTree_a                    |AdderTree__parameterized7_540   |    97|
|434   |              AdderTree_a                  |AdderTree__parameterized8_548   |    38|
|435   |                AdderTree_a                |AdderTree__parameterized9_552   |     9|
|436   |                AdderTree_b                |AdderTree__parameterized9_553   |     8|
|437   |              AdderTree_b                  |AdderTree__parameterized8_549   |    37|
|438   |                AdderTree_a                |AdderTree__parameterized9_550   |     9|
|439   |                AdderTree_b                |AdderTree__parameterized9_551   |     8|
|440   |            AdderTree_b                    |AdderTree__parameterized10_541  |   115|
|441   |              AdderTree_a                  |AdderTree__parameterized8_542   |    37|
|442   |                AdderTree_a                |AdderTree__parameterized9_546   |     9|
|443   |                AdderTree_b                |AdderTree__parameterized9_547   |     8|
|444   |              AdderTree_b                  |AdderTree__parameterized11_543  |    53|
|445   |                AdderTree_a                |AdderTree__parameterized9_544   |     8|
|446   |                AdderTree_b                |AdderTree__parameterized12_545  |    22|
|447   |          AdderTree_b                      |AdderTree__parameterized6_525   |   237|
|448   |            AdderTree_a                    |AdderTree__parameterized7_526   |    97|
|449   |              AdderTree_a                  |AdderTree__parameterized8_534   |    38|
|450   |                AdderTree_a                |AdderTree__parameterized9_538   |     9|
|451   |                AdderTree_b                |AdderTree__parameterized9_539   |     8|
|452   |              AdderTree_b                  |AdderTree__parameterized8_535   |    37|
|453   |                AdderTree_a                |AdderTree__parameterized9_536   |     9|
|454   |                AdderTree_b                |AdderTree__parameterized9_537   |     8|
|455   |            AdderTree_b                    |AdderTree__parameterized10_527  |   115|
|456   |              AdderTree_a                  |AdderTree__parameterized8_528   |    37|
|457   |                AdderTree_a                |AdderTree__parameterized9_532   |     9|
|458   |                AdderTree_b                |AdderTree__parameterized9_533   |     8|
|459   |              AdderTree_b                  |AdderTree__parameterized11_529  |    53|
|460   |                AdderTree_a                |AdderTree__parameterized9_530   |     8|
|461   |                AdderTree_b                |AdderTree__parameterized12_531  |    22|
|462   |      AdderTree_b                          |AdderTree__parameterized4_459   |  1040|
|463   |        AdderTree_a                        |AdderTree__parameterized5_460   |   505|
|464   |          AdderTree_a                      |AdderTree__parameterized6_492   |   238|
|465   |            AdderTree_a                    |AdderTree__parameterized7_508   |    97|
|466   |              AdderTree_a                  |AdderTree__parameterized8_516   |    38|
|467   |                AdderTree_a                |AdderTree__parameterized9_520   |     9|
|468   |                AdderTree_b                |AdderTree__parameterized9_521   |     8|
|469   |              AdderTree_b                  |AdderTree__parameterized8_517   |    37|
|470   |                AdderTree_a                |AdderTree__parameterized9_518   |     9|
|471   |                AdderTree_b                |AdderTree__parameterized9_519   |     8|
|472   |            AdderTree_b                    |AdderTree__parameterized10_509  |   115|
|473   |              AdderTree_a                  |AdderTree__parameterized8_510   |    37|
|474   |                AdderTree_a                |AdderTree__parameterized9_514   |     9|
|475   |                AdderTree_b                |AdderTree__parameterized9_515   |     8|
|476   |              AdderTree_b                  |AdderTree__parameterized11_511  |    53|
|477   |                AdderTree_a                |AdderTree__parameterized9_512   |     8|
|478   |                AdderTree_b                |AdderTree__parameterized12_513  |    22|
|479   |          AdderTree_b                      |AdderTree__parameterized6_493   |   237|
|480   |            AdderTree_a                    |AdderTree__parameterized7_494   |    97|
|481   |              AdderTree_a                  |AdderTree__parameterized8_502   |    38|
|482   |                AdderTree_a                |AdderTree__parameterized9_506   |     9|
|483   |                AdderTree_b                |AdderTree__parameterized9_507   |     8|
|484   |              AdderTree_b                  |AdderTree__parameterized8_503   |    37|
|485   |                AdderTree_a                |AdderTree__parameterized9_504   |     9|
|486   |                AdderTree_b                |AdderTree__parameterized9_505   |     8|
|487   |            AdderTree_b                    |AdderTree__parameterized10_495  |   115|
|488   |              AdderTree_a                  |AdderTree__parameterized8_496   |    37|
|489   |                AdderTree_a                |AdderTree__parameterized9_500   |     9|
|490   |                AdderTree_b                |AdderTree__parameterized9_501   |     8|
|491   |              AdderTree_b                  |AdderTree__parameterized11_497  |    53|
|492   |                AdderTree_a                |AdderTree__parameterized9_498   |     8|
|493   |                AdderTree_b                |AdderTree__parameterized12_499  |    22|
|494   |        AdderTree_b                        |AdderTree__parameterized5_461   |   504|
|495   |          AdderTree_a                      |AdderTree__parameterized6_462   |   238|
|496   |            AdderTree_a                    |AdderTree__parameterized7_478   |    97|
|497   |              AdderTree_a                  |AdderTree__parameterized8_486   |    38|
|498   |                AdderTree_a                |AdderTree__parameterized9_490   |     9|
|499   |                AdderTree_b                |AdderTree__parameterized9_491   |     8|
|500   |              AdderTree_b                  |AdderTree__parameterized8_487   |    37|
|501   |                AdderTree_a                |AdderTree__parameterized9_488   |     9|
|502   |                AdderTree_b                |AdderTree__parameterized9_489   |     8|
|503   |            AdderTree_b                    |AdderTree__parameterized10_479  |   115|
|504   |              AdderTree_a                  |AdderTree__parameterized8_480   |    37|
|505   |                AdderTree_a                |AdderTree__parameterized9_484   |     9|
|506   |                AdderTree_b                |AdderTree__parameterized9_485   |     8|
|507   |              AdderTree_b                  |AdderTree__parameterized11_481  |    53|
|508   |                AdderTree_a                |AdderTree__parameterized9_482   |     8|
|509   |                AdderTree_b                |AdderTree__parameterized12_483  |    22|
|510   |          AdderTree_b                      |AdderTree__parameterized6_463   |   237|
|511   |            AdderTree_a                    |AdderTree__parameterized7_464   |    97|
|512   |              AdderTree_a                  |AdderTree__parameterized8_472   |    38|
|513   |                AdderTree_a                |AdderTree__parameterized9_476   |     9|
|514   |                AdderTree_b                |AdderTree__parameterized9_477   |     8|
|515   |              AdderTree_b                  |AdderTree__parameterized8_473   |    37|
|516   |                AdderTree_a                |AdderTree__parameterized9_474   |     9|
|517   |                AdderTree_b                |AdderTree__parameterized9_475   |     8|
|518   |            AdderTree_b                    |AdderTree__parameterized10_465  |   115|
|519   |              AdderTree_a                  |AdderTree__parameterized8_466   |    37|
|520   |                AdderTree_a                |AdderTree__parameterized9_470   |     9|
|521   |                AdderTree_b                |AdderTree__parameterized9_471   |     8|
|522   |              AdderTree_b                  |AdderTree__parameterized11_467  |    53|
|523   |                AdderTree_a                |AdderTree__parameterized9_468   |     8|
|524   |                AdderTree_b                |AdderTree__parameterized12_469  |    22|
|525   |    \ADDER_TREE_CD[0].u_AdderTree          |AdderTree__parameterized3_200   |  2146|
|526   |      AdderTree_a                          |AdderTree__parameterized4_332   |  1042|
|527   |        AdderTree_a                        |AdderTree__parameterized5_396   |   506|
|528   |          AdderTree_a                      |AdderTree__parameterized6_428   |   239|
|529   |            AdderTree_a                    |AdderTree__parameterized7_444   |    97|
|530   |              AdderTree_a                  |AdderTree__parameterized8_452   |    38|
|531   |                AdderTree_a                |AdderTree__parameterized9_456   |     9|
|532   |                AdderTree_b                |AdderTree__parameterized9_457   |     8|
|533   |              AdderTree_b                  |AdderTree__parameterized8_453   |    37|
|534   |                AdderTree_a                |AdderTree__parameterized9_454   |     9|
|535   |                AdderTree_b                |AdderTree__parameterized9_455   |     8|
|536   |            AdderTree_b                    |AdderTree__parameterized10_445  |   116|
|537   |              AdderTree_a                  |AdderTree__parameterized8_446   |    37|
|538   |                AdderTree_a                |AdderTree__parameterized9_450   |     9|
|539   |                AdderTree_b                |AdderTree__parameterized9_451   |     8|
|540   |              AdderTree_b                  |AdderTree__parameterized11_447  |    54|
|541   |                AdderTree_a                |AdderTree__parameterized9_448   |     8|
|542   |                AdderTree_b                |AdderTree__parameterized12_449  |    23|
|543   |          AdderTree_b                      |AdderTree__parameterized6_429   |   237|
|544   |            AdderTree_a                    |AdderTree__parameterized7_430   |    97|
|545   |              AdderTree_a                  |AdderTree__parameterized8_438   |    38|
|546   |                AdderTree_a                |AdderTree__parameterized9_442   |     9|
|547   |                AdderTree_b                |AdderTree__parameterized9_443   |     8|
|548   |              AdderTree_b                  |AdderTree__parameterized8_439   |    37|
|549   |                AdderTree_a                |AdderTree__parameterized9_440   |     9|
|550   |                AdderTree_b                |AdderTree__parameterized9_441   |     8|
|551   |            AdderTree_b                    |AdderTree__parameterized10_431  |   115|
|552   |              AdderTree_a                  |AdderTree__parameterized8_432   |    37|
|553   |                AdderTree_a                |AdderTree__parameterized9_436   |     9|
|554   |                AdderTree_b                |AdderTree__parameterized9_437   |     8|
|555   |              AdderTree_b                  |AdderTree__parameterized11_433  |    53|
|556   |                AdderTree_a                |AdderTree__parameterized9_434   |     8|
|557   |                AdderTree_b                |AdderTree__parameterized12_435  |    22|
|558   |        AdderTree_b                        |AdderTree__parameterized5_397   |   504|
|559   |          AdderTree_a                      |AdderTree__parameterized6_398   |   238|
|560   |            AdderTree_a                    |AdderTree__parameterized7_414   |    97|
|561   |              AdderTree_a                  |AdderTree__parameterized8_422   |    38|
|562   |                AdderTree_a                |AdderTree__parameterized9_426   |     9|
|563   |                AdderTree_b                |AdderTree__parameterized9_427   |     8|
|564   |              AdderTree_b                  |AdderTree__parameterized8_423   |    37|
|565   |                AdderTree_a                |AdderTree__parameterized9_424   |     9|
|566   |                AdderTree_b                |AdderTree__parameterized9_425   |     8|
|567   |            AdderTree_b                    |AdderTree__parameterized10_415  |   115|
|568   |              AdderTree_a                  |AdderTree__parameterized8_416   |    37|
|569   |                AdderTree_a                |AdderTree__parameterized9_420   |     9|
|570   |                AdderTree_b                |AdderTree__parameterized9_421   |     8|
|571   |              AdderTree_b                  |AdderTree__parameterized11_417  |    53|
|572   |                AdderTree_a                |AdderTree__parameterized9_418   |     8|
|573   |                AdderTree_b                |AdderTree__parameterized12_419  |    22|
|574   |          AdderTree_b                      |AdderTree__parameterized6_399   |   237|
|575   |            AdderTree_a                    |AdderTree__parameterized7_400   |    97|
|576   |              AdderTree_a                  |AdderTree__parameterized8_408   |    38|
|577   |                AdderTree_a                |AdderTree__parameterized9_412   |     9|
|578   |                AdderTree_b                |AdderTree__parameterized9_413   |     8|
|579   |              AdderTree_b                  |AdderTree__parameterized8_409   |    37|
|580   |                AdderTree_a                |AdderTree__parameterized9_410   |     9|
|581   |                AdderTree_b                |AdderTree__parameterized9_411   |     8|
|582   |            AdderTree_b                    |AdderTree__parameterized10_401  |   115|
|583   |              AdderTree_a                  |AdderTree__parameterized8_402   |    37|
|584   |                AdderTree_a                |AdderTree__parameterized9_406   |     9|
|585   |                AdderTree_b                |AdderTree__parameterized9_407   |     8|
|586   |              AdderTree_b                  |AdderTree__parameterized11_403  |    53|
|587   |                AdderTree_a                |AdderTree__parameterized9_404   |     8|
|588   |                AdderTree_b                |AdderTree__parameterized12_405  |    22|
|589   |      AdderTree_b                          |AdderTree__parameterized4_333   |  1040|
|590   |        AdderTree_a                        |AdderTree__parameterized5_334   |   505|
|591   |          AdderTree_a                      |AdderTree__parameterized6_366   |   238|
|592   |            AdderTree_a                    |AdderTree__parameterized7_382   |    97|
|593   |              AdderTree_a                  |AdderTree__parameterized8_390   |    38|
|594   |                AdderTree_a                |AdderTree__parameterized9_394   |     9|
|595   |                AdderTree_b                |AdderTree__parameterized9_395   |     8|
|596   |              AdderTree_b                  |AdderTree__parameterized8_391   |    37|
|597   |                AdderTree_a                |AdderTree__parameterized9_392   |     9|
|598   |                AdderTree_b                |AdderTree__parameterized9_393   |     8|
|599   |            AdderTree_b                    |AdderTree__parameterized10_383  |   115|
|600   |              AdderTree_a                  |AdderTree__parameterized8_384   |    37|
|601   |                AdderTree_a                |AdderTree__parameterized9_388   |     9|
|602   |                AdderTree_b                |AdderTree__parameterized9_389   |     8|
|603   |              AdderTree_b                  |AdderTree__parameterized11_385  |    53|
|604   |                AdderTree_a                |AdderTree__parameterized9_386   |     8|
|605   |                AdderTree_b                |AdderTree__parameterized12_387  |    22|
|606   |          AdderTree_b                      |AdderTree__parameterized6_367   |   237|
|607   |            AdderTree_a                    |AdderTree__parameterized7_368   |    97|
|608   |              AdderTree_a                  |AdderTree__parameterized8_376   |    38|
|609   |                AdderTree_a                |AdderTree__parameterized9_380   |     9|
|610   |                AdderTree_b                |AdderTree__parameterized9_381   |     8|
|611   |              AdderTree_b                  |AdderTree__parameterized8_377   |    37|
|612   |                AdderTree_a                |AdderTree__parameterized9_378   |     9|
|613   |                AdderTree_b                |AdderTree__parameterized9_379   |     8|
|614   |            AdderTree_b                    |AdderTree__parameterized10_369  |   115|
|615   |              AdderTree_a                  |AdderTree__parameterized8_370   |    37|
|616   |                AdderTree_a                |AdderTree__parameterized9_374   |     9|
|617   |                AdderTree_b                |AdderTree__parameterized9_375   |     8|
|618   |              AdderTree_b                  |AdderTree__parameterized11_371  |    53|
|619   |                AdderTree_a                |AdderTree__parameterized9_372   |     8|
|620   |                AdderTree_b                |AdderTree__parameterized12_373  |    22|
|621   |        AdderTree_b                        |AdderTree__parameterized5_335   |   504|
|622   |          AdderTree_a                      |AdderTree__parameterized6_336   |   238|
|623   |            AdderTree_a                    |AdderTree__parameterized7_352   |    97|
|624   |              AdderTree_a                  |AdderTree__parameterized8_360   |    38|
|625   |                AdderTree_a                |AdderTree__parameterized9_364   |     9|
|626   |                AdderTree_b                |AdderTree__parameterized9_365   |     8|
|627   |              AdderTree_b                  |AdderTree__parameterized8_361   |    37|
|628   |                AdderTree_a                |AdderTree__parameterized9_362   |     9|
|629   |                AdderTree_b                |AdderTree__parameterized9_363   |     8|
|630   |            AdderTree_b                    |AdderTree__parameterized10_353  |   115|
|631   |              AdderTree_a                  |AdderTree__parameterized8_354   |    37|
|632   |                AdderTree_a                |AdderTree__parameterized9_358   |     9|
|633   |                AdderTree_b                |AdderTree__parameterized9_359   |     8|
|634   |              AdderTree_b                  |AdderTree__parameterized11_355  |    53|
|635   |                AdderTree_a                |AdderTree__parameterized9_356   |     8|
|636   |                AdderTree_b                |AdderTree__parameterized12_357  |    22|
|637   |          AdderTree_b                      |AdderTree__parameterized6_337   |   237|
|638   |            AdderTree_a                    |AdderTree__parameterized7_338   |    97|
|639   |              AdderTree_a                  |AdderTree__parameterized8_346   |    38|
|640   |                AdderTree_a                |AdderTree__parameterized9_350   |     9|
|641   |                AdderTree_b                |AdderTree__parameterized9_351   |     8|
|642   |              AdderTree_b                  |AdderTree__parameterized8_347   |    37|
|643   |                AdderTree_a                |AdderTree__parameterized9_348   |     9|
|644   |                AdderTree_b                |AdderTree__parameterized9_349   |     8|
|645   |            AdderTree_b                    |AdderTree__parameterized10_339  |   115|
|646   |              AdderTree_a                  |AdderTree__parameterized8_340   |    37|
|647   |                AdderTree_a                |AdderTree__parameterized9_344   |     9|
|648   |                AdderTree_b                |AdderTree__parameterized9_345   |     8|
|649   |              AdderTree_b                  |AdderTree__parameterized11_341  |    53|
|650   |                AdderTree_a                |AdderTree__parameterized9_342   |     8|
|651   |                AdderTree_b                |AdderTree__parameterized12_343  |    22|
|652   |    \ADDER_TREE_CD[1].u_AdderTree          |AdderTree__parameterized3_201   |  2114|
|653   |      AdderTree_a                          |AdderTree__parameterized4       |  1041|
|654   |        AdderTree_a                        |AdderTree__parameterized5_270   |   505|
|655   |          AdderTree_a                      |AdderTree__parameterized6_302   |   238|
|656   |            AdderTree_a                    |AdderTree__parameterized7_318   |    97|
|657   |              AdderTree_a                  |AdderTree__parameterized8_326   |    38|
|658   |                AdderTree_a                |AdderTree__parameterized9_330   |     9|
|659   |                AdderTree_b                |AdderTree__parameterized9_331   |     8|
|660   |              AdderTree_b                  |AdderTree__parameterized8_327   |    37|
|661   |                AdderTree_a                |AdderTree__parameterized9_328   |     9|
|662   |                AdderTree_b                |AdderTree__parameterized9_329   |     8|
|663   |            AdderTree_b                    |AdderTree__parameterized10_319  |   115|
|664   |              AdderTree_a                  |AdderTree__parameterized8_320   |    37|
|665   |                AdderTree_a                |AdderTree__parameterized9_324   |     9|
|666   |                AdderTree_b                |AdderTree__parameterized9_325   |     8|
|667   |              AdderTree_b                  |AdderTree__parameterized11_321  |    53|
|668   |                AdderTree_a                |AdderTree__parameterized9_322   |     8|
|669   |                AdderTree_b                |AdderTree__parameterized12_323  |    22|
|670   |          AdderTree_b                      |AdderTree__parameterized6_303   |   237|
|671   |            AdderTree_a                    |AdderTree__parameterized7_304   |    97|
|672   |              AdderTree_a                  |AdderTree__parameterized8_312   |    38|
|673   |                AdderTree_a                |AdderTree__parameterized9_316   |     9|
|674   |                AdderTree_b                |AdderTree__parameterized9_317   |     8|
|675   |              AdderTree_b                  |AdderTree__parameterized8_313   |    37|
|676   |                AdderTree_a                |AdderTree__parameterized9_314   |     9|
|677   |                AdderTree_b                |AdderTree__parameterized9_315   |     8|
|678   |            AdderTree_b                    |AdderTree__parameterized10_305  |   115|
|679   |              AdderTree_a                  |AdderTree__parameterized8_306   |    37|
|680   |                AdderTree_a                |AdderTree__parameterized9_310   |     9|
|681   |                AdderTree_b                |AdderTree__parameterized9_311   |     8|
|682   |              AdderTree_b                  |AdderTree__parameterized11_307  |    53|
|683   |                AdderTree_a                |AdderTree__parameterized9_308   |     8|
|684   |                AdderTree_b                |AdderTree__parameterized12_309  |    22|
|685   |        AdderTree_b                        |AdderTree__parameterized5_271   |   504|
|686   |          AdderTree_a                      |AdderTree__parameterized6_272   |   238|
|687   |            AdderTree_a                    |AdderTree__parameterized7_288   |    97|
|688   |              AdderTree_a                  |AdderTree__parameterized8_296   |    38|
|689   |                AdderTree_a                |AdderTree__parameterized9_300   |     9|
|690   |                AdderTree_b                |AdderTree__parameterized9_301   |     8|
|691   |              AdderTree_b                  |AdderTree__parameterized8_297   |    37|
|692   |                AdderTree_a                |AdderTree__parameterized9_298   |     9|
|693   |                AdderTree_b                |AdderTree__parameterized9_299   |     8|
|694   |            AdderTree_b                    |AdderTree__parameterized10_289  |   115|
|695   |              AdderTree_a                  |AdderTree__parameterized8_290   |    37|
|696   |                AdderTree_a                |AdderTree__parameterized9_294   |     9|
|697   |                AdderTree_b                |AdderTree__parameterized9_295   |     8|
|698   |              AdderTree_b                  |AdderTree__parameterized11_291  |    53|
|699   |                AdderTree_a                |AdderTree__parameterized9_292   |     8|
|700   |                AdderTree_b                |AdderTree__parameterized12_293  |    22|
|701   |          AdderTree_b                      |AdderTree__parameterized6_273   |   237|
|702   |            AdderTree_a                    |AdderTree__parameterized7_274   |    97|
|703   |              AdderTree_a                  |AdderTree__parameterized8_282   |    38|
|704   |                AdderTree_a                |AdderTree__parameterized9_286   |     9|
|705   |                AdderTree_b                |AdderTree__parameterized9_287   |     8|
|706   |              AdderTree_b                  |AdderTree__parameterized8_283   |    37|
|707   |                AdderTree_a                |AdderTree__parameterized9_284   |     9|
|708   |                AdderTree_b                |AdderTree__parameterized9_285   |     8|
|709   |            AdderTree_b                    |AdderTree__parameterized10_275  |   115|
|710   |              AdderTree_a                  |AdderTree__parameterized8_276   |    37|
|711   |                AdderTree_a                |AdderTree__parameterized9_280   |     9|
|712   |                AdderTree_b                |AdderTree__parameterized9_281   |     8|
|713   |              AdderTree_b                  |AdderTree__parameterized11_277  |    53|
|714   |                AdderTree_a                |AdderTree__parameterized9_278   |     8|
|715   |                AdderTree_b                |AdderTree__parameterized12_279  |    22|
|716   |      AdderTree_b                          |AdderTree__parameterized4_214   |  1040|
|717   |        AdderTree_a                        |AdderTree__parameterized5       |   505|
|718   |          AdderTree_a                      |AdderTree__parameterized6_240   |   238|
|719   |            AdderTree_a                    |AdderTree__parameterized7_256   |    97|
|720   |              AdderTree_a                  |AdderTree__parameterized8_264   |    38|
|721   |                AdderTree_a                |AdderTree__parameterized9_268   |     9|
|722   |                AdderTree_b                |AdderTree__parameterized9_269   |     8|
|723   |              AdderTree_b                  |AdderTree__parameterized8_265   |    37|
|724   |                AdderTree_a                |AdderTree__parameterized9_266   |     9|
|725   |                AdderTree_b                |AdderTree__parameterized9_267   |     8|
|726   |            AdderTree_b                    |AdderTree__parameterized10_257  |   115|
|727   |              AdderTree_a                  |AdderTree__parameterized8_258   |    37|
|728   |                AdderTree_a                |AdderTree__parameterized9_262   |     9|
|729   |                AdderTree_b                |AdderTree__parameterized9_263   |     8|
|730   |              AdderTree_b                  |AdderTree__parameterized11_259  |    53|
|731   |                AdderTree_a                |AdderTree__parameterized9_260   |     8|
|732   |                AdderTree_b                |AdderTree__parameterized12_261  |    22|
|733   |          AdderTree_b                      |AdderTree__parameterized6_241   |   237|
|734   |            AdderTree_a                    |AdderTree__parameterized7_242   |    97|
|735   |              AdderTree_a                  |AdderTree__parameterized8_250   |    38|
|736   |                AdderTree_a                |AdderTree__parameterized9_254   |     9|
|737   |                AdderTree_b                |AdderTree__parameterized9_255   |     8|
|738   |              AdderTree_b                  |AdderTree__parameterized8_251   |    37|
|739   |                AdderTree_a                |AdderTree__parameterized9_252   |     9|
|740   |                AdderTree_b                |AdderTree__parameterized9_253   |     8|
|741   |            AdderTree_b                    |AdderTree__parameterized10_243  |   115|
|742   |              AdderTree_a                  |AdderTree__parameterized8_244   |    37|
|743   |                AdderTree_a                |AdderTree__parameterized9_248   |     9|
|744   |                AdderTree_b                |AdderTree__parameterized9_249   |     8|
|745   |              AdderTree_b                  |AdderTree__parameterized11_245  |    53|
|746   |                AdderTree_a                |AdderTree__parameterized9_246   |     8|
|747   |                AdderTree_b                |AdderTree__parameterized12_247  |    22|
|748   |        AdderTree_b                        |AdderTree__parameterized5_215   |   504|
|749   |          AdderTree_a                      |AdderTree__parameterized6       |   238|
|750   |            AdderTree_a                    |AdderTree__parameterized7_226   |    97|
|751   |              AdderTree_a                  |AdderTree__parameterized8_234   |    38|
|752   |                AdderTree_a                |AdderTree__parameterized9_238   |     9|
|753   |                AdderTree_b                |AdderTree__parameterized9_239   |     8|
|754   |              AdderTree_b                  |AdderTree__parameterized8_235   |    37|
|755   |                AdderTree_a                |AdderTree__parameterized9_236   |     9|
|756   |                AdderTree_b                |AdderTree__parameterized9_237   |     8|
|757   |            AdderTree_b                    |AdderTree__parameterized10_227  |   115|
|758   |              AdderTree_a                  |AdderTree__parameterized8_228   |    37|
|759   |                AdderTree_a                |AdderTree__parameterized9_232   |     9|
|760   |                AdderTree_b                |AdderTree__parameterized9_233   |     8|
|761   |              AdderTree_b                  |AdderTree__parameterized11_229  |    53|
|762   |                AdderTree_a                |AdderTree__parameterized9_230   |     8|
|763   |                AdderTree_b                |AdderTree__parameterized12_231  |    22|
|764   |          AdderTree_b                      |AdderTree__parameterized6_216   |   237|
|765   |            AdderTree_a                    |AdderTree__parameterized7       |    97|
|766   |              AdderTree_a                  |AdderTree__parameterized8_220   |    38|
|767   |                AdderTree_a                |AdderTree__parameterized9_224   |     9|
|768   |                AdderTree_b                |AdderTree__parameterized9_225   |     8|
|769   |              AdderTree_b                  |AdderTree__parameterized8_221   |    37|
|770   |                AdderTree_a                |AdderTree__parameterized9_222   |     9|
|771   |                AdderTree_b                |AdderTree__parameterized9_223   |     8|
|772   |            AdderTree_b                    |AdderTree__parameterized10      |   115|
|773   |              AdderTree_a                  |AdderTree__parameterized8       |    37|
|774   |                AdderTree_a                |AdderTree__parameterized9_218   |     9|
|775   |                AdderTree_b                |AdderTree__parameterized9_219   |     8|
|776   |              AdderTree_b                  |AdderTree__parameterized11      |    53|
|777   |                AdderTree_a                |AdderTree__parameterized9       |     8|
|778   |                AdderTree_b                |AdderTree__parameterized12_217  |    22|
|779   |    \ADDER_TREE_CD_m[0].u_AdderTree        |AdderTree__parameterized14_202  |   151|
|780   |      AdderTree_a                          |AdderTree__parameterized15_208  |    64|
|781   |        AdderTree_a                        |AdderTree__parameterized12_212  |    21|
|782   |        AdderTree_b                        |AdderTree__parameterized12_213  |    20|
|783   |      AdderTree_b                          |AdderTree__parameterized15_209  |    63|
|784   |        AdderTree_a                        |AdderTree__parameterized12_210  |    21|
|785   |        AdderTree_b                        |AdderTree__parameterized12_211  |    20|
|786   |    \ADDER_TREE_CD_m[1].u_AdderTree        |AdderTree__parameterized14_203  |   150|
|787   |      AdderTree_a                          |AdderTree__parameterized15      |    63|
|788   |        AdderTree_a                        |AdderTree__parameterized12_206  |    20|
|789   |        AdderTree_b                        |AdderTree__parameterized12_207  |    20|
|790   |      AdderTree_b                          |AdderTree__parameterized15_204  |    63|
|791   |        AdderTree_a                        |AdderTree__parameterized12      |    21|
|792   |        AdderTree_b                        |AdderTree__parameterized12_205  |    20|
|793   |    \DSP48E1_AaBaCmD[0].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__1        |   184|
|794   |    \DSP48E1_AaBaCmD[100].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__101      |   198|
|795   |    \DSP48E1_AaBaCmD[101].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__102      |   198|
|796   |    \DSP48E1_AaBaCmD[102].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__103      |   198|
|797   |    \DSP48E1_AaBaCmD[103].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__104      |   182|
|798   |    \DSP48E1_AaBaCmD[104].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__105      |   198|
|799   |    \DSP48E1_AaBaCmD[105].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__106      |   198|
|800   |    \DSP48E1_AaBaCmD[106].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__107      |   201|
|801   |    \DSP48E1_AaBaCmD[107].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__108      |   198|
|802   |    \DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__109      |   182|
|803   |    \DSP48E1_AaBaCmD[109].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__110      |   198|
|804   |    \DSP48E1_AaBaCmD[10].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__11       |   184|
|805   |    \DSP48E1_AaBaCmD[110].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__111      |   198|
|806   |    \DSP48E1_AaBaCmD[111].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__112      |   198|
|807   |    \DSP48E1_AaBaCmD[112].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__113      |   198|
|808   |    \DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__114      |   198|
|809   |    \DSP48E1_AaBaCmD[114].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__115      |   182|
|810   |    \DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__116      |   201|
|811   |    \DSP48E1_AaBaCmD[116].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__117      |   198|
|812   |    \DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__118      |   198|
|813   |    \DSP48E1_AaBaCmD[118].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__119      |   198|
|814   |    \DSP48E1_AaBaCmD[119].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__120      |   198|
|815   |    \DSP48E1_AaBaCmD[11].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__12       |   182|
|816   |    \DSP48E1_AaBaCmD[120].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__121      |   198|
|817   |    \DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__122      |   198|
|818   |    \DSP48E1_AaBaCmD[122].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__123      |   198|
|819   |    \DSP48E1_AaBaCmD[123].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__124      |   198|
|820   |    \DSP48E1_AaBaCmD[124].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__125      |   201|
|821   |    \DSP48E1_AaBaCmD[125].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__126      |   198|
|822   |    \DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__127      |   182|
|823   |    \DSP48E1_AaBaCmD[127].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__128      |   198|
|824   |    \DSP48E1_AaBaCmD[128].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__129      |   198|
|825   |    \DSP48E1_AaBaCmD[129].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__130      |   182|
|826   |    \DSP48E1_AaBaCmD[12].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__13       |   200|
|827   |    \DSP48E1_AaBaCmD[130].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__131      |   198|
|828   |    \DSP48E1_AaBaCmD[131].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__132      |   198|
|829   |    \DSP48E1_AaBaCmD[132].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__133      |   198|
|830   |    \DSP48E1_AaBaCmD[133].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__134      |   201|
|831   |    \DSP48E1_AaBaCmD[134].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__135      |   198|
|832   |    \DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__136      |   198|
|833   |    \DSP48E1_AaBaCmD[136].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__137      |   182|
|834   |    \DSP48E1_AaBaCmD[137].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__138      |   198|
|835   |    \DSP48E1_AaBaCmD[138].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__139      |   198|
|836   |    \DSP48E1_AaBaCmD[139].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__140      |   198|
|837   |    \DSP48E1_AaBaCmD[13].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__14       |   182|
|838   |    \DSP48E1_AaBaCmD[140].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__141      |   198|
|839   |    \DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__142      |   182|
|840   |    \DSP48E1_AaBaCmD[142].u_Mul_8bit_4bit  |Mul_8bit_4bit__xdcDup__143      |   193|
|841   |    \DSP48E1_AaBaCmD[143].u_Mul_8bit_4bit  |Mul_8bit_4bit                   |   198|
|842   |    \DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__15       |   200|
|843   |    \DSP48E1_AaBaCmD[15].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__16       |   182|
|844   |    \DSP48E1_AaBaCmD[16].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__17       |   201|
|845   |    \DSP48E1_AaBaCmD[17].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__18       |   198|
|846   |    \DSP48E1_AaBaCmD[18].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__19       |   182|
|847   |    \DSP48E1_AaBaCmD[19].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__20       |   198|
|848   |    \DSP48E1_AaBaCmD[1].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__2        |   182|
|849   |    \DSP48E1_AaBaCmD[20].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__21       |   182|
|850   |    \DSP48E1_AaBaCmD[21].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__22       |   182|
|851   |    \DSP48E1_AaBaCmD[22].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__23       |   198|
|852   |    \DSP48E1_AaBaCmD[23].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__24       |   198|
|853   |    \DSP48E1_AaBaCmD[24].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__25       |   182|
|854   |    \DSP48E1_AaBaCmD[25].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__26       |   201|
|855   |    \DSP48E1_AaBaCmD[26].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__27       |   182|
|856   |    \DSP48E1_AaBaCmD[27].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__28       |   198|
|857   |    \DSP48E1_AaBaCmD[28].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__29       |   182|
|858   |    \DSP48E1_AaBaCmD[29].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__30       |   182|
|859   |    \DSP48E1_AaBaCmD[2].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__3        |   184|
|860   |    \DSP48E1_AaBaCmD[30].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__31       |   182|
|861   |    \DSP48E1_AaBaCmD[31].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__32       |   198|
|862   |    \DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__33       |   182|
|863   |    \DSP48E1_AaBaCmD[33].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__34       |   182|
|864   |    \DSP48E1_AaBaCmD[34].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__35       |   185|
|865   |    \DSP48E1_AaBaCmD[35].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__36       |   182|
|866   |    \DSP48E1_AaBaCmD[36].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__37       |   198|
|867   |    \DSP48E1_AaBaCmD[37].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__38       |   182|
|868   |    \DSP48E1_AaBaCmD[38].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__39       |   182|
|869   |    \DSP48E1_AaBaCmD[39].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__40       |   182|
|870   |    \DSP48E1_AaBaCmD[3].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__4        |   198|
|871   |    \DSP48E1_AaBaCmD[40].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__41       |   182|
|872   |    \DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__42       |   182|
|873   |    \DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__43       |   198|
|874   |    \DSP48E1_AaBaCmD[43].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__44       |   185|
|875   |    \DSP48E1_AaBaCmD[44].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__45       |   182|
|876   |    \DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__46       |   182|
|877   |    \DSP48E1_AaBaCmD[46].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__47       |   182|
|878   |    \DSP48E1_AaBaCmD[47].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__48       |   182|
|879   |    \DSP48E1_AaBaCmD[48].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__49       |   182|
|880   |    \DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__50       |   182|
|881   |    \DSP48E1_AaBaCmD[4].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__5        |   200|
|882   |    \DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__51       |   182|
|883   |    \DSP48E1_AaBaCmD[51].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__52       |   182|
|884   |    \DSP48E1_AaBaCmD[52].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__53       |   185|
|885   |    \DSP48E1_AaBaCmD[53].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__54       |   182|
|886   |    \DSP48E1_AaBaCmD[54].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__55       |   198|
|887   |    \DSP48E1_AaBaCmD[55].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__56       |   182|
|888   |    \DSP48E1_AaBaCmD[56].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__57       |   182|
|889   |    \DSP48E1_AaBaCmD[57].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__58       |   198|
|890   |    \DSP48E1_AaBaCmD[58].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__59       |   182|
|891   |    \DSP48E1_AaBaCmD[59].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__60       |   182|
|892   |    \DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__6        |   182|
|893   |    \DSP48E1_AaBaCmD[60].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__61       |   182|
|894   |    \DSP48E1_AaBaCmD[61].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__62       |   185|
|895   |    \DSP48E1_AaBaCmD[62].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__63       |   182|
|896   |    \DSP48E1_AaBaCmD[63].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__64       |   182|
|897   |    \DSP48E1_AaBaCmD[64].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__65       |   198|
|898   |    \DSP48E1_AaBaCmD[65].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__66       |   182|
|899   |    \DSP48E1_AaBaCmD[66].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__67       |   182|
|900   |    \DSP48E1_AaBaCmD[67].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__68       |   182|
|901   |    \DSP48E1_AaBaCmD[68].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__69       |   182|
|902   |    \DSP48E1_AaBaCmD[69].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__70       |   198|
|903   |    \DSP48E1_AaBaCmD[6].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__7        |   200|
|904   |    \DSP48E1_AaBaCmD[70].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__71       |   201|
|905   |    \DSP48E1_AaBaCmD[71].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__72       |   182|
|906   |    \DSP48E1_AaBaCmD[72].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__73       |   198|
|907   |    \DSP48E1_AaBaCmD[73].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__74       |   198|
|908   |    \DSP48E1_AaBaCmD[74].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__75       |   198|
|909   |    \DSP48E1_AaBaCmD[75].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__76       |   182|
|910   |    \DSP48E1_AaBaCmD[76].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__77       |   182|
|911   |    \DSP48E1_AaBaCmD[77].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__78       |   198|
|912   |    \DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__79       |   182|
|913   |    \DSP48E1_AaBaCmD[79].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__80       |   201|
|914   |    \DSP48E1_AaBaCmD[7].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__8        |   185|
|915   |    \DSP48E1_AaBaCmD[80].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__81       |   198|
|916   |    \DSP48E1_AaBaCmD[81].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__82       |   198|
|917   |    \DSP48E1_AaBaCmD[82].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__83       |   198|
|918   |    \DSP48E1_AaBaCmD[83].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__84       |   198|
|919   |    \DSP48E1_AaBaCmD[84].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__85       |   182|
|920   |    \DSP48E1_AaBaCmD[85].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__86       |   198|
|921   |    \DSP48E1_AaBaCmD[86].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__87       |   182|
|922   |    \DSP48E1_AaBaCmD[87].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__88       |   198|
|923   |    \DSP48E1_AaBaCmD[88].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__89       |   185|
|924   |    \DSP48E1_AaBaCmD[89].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__90       |   182|
|925   |    \DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__9        |   184|
|926   |    \DSP48E1_AaBaCmD[90].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__91       |   198|
|927   |    \DSP48E1_AaBaCmD[91].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__92       |   182|
|928   |    \DSP48E1_AaBaCmD[92].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__93       |   198|
|929   |    \DSP48E1_AaBaCmD[93].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__94       |   198|
|930   |    \DSP48E1_AaBaCmD[94].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__95       |   182|
|931   |    \DSP48E1_AaBaCmD[95].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__96       |   182|
|932   |    \DSP48E1_AaBaCmD[96].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__97       |   198|
|933   |    \DSP48E1_AaBaCmD[97].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__98       |   185|
|934   |    \DSP48E1_AaBaCmD[98].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__99       |   198|
|935   |    \DSP48E1_AaBaCmD[99].u_Mul_8bit_4bit   |Mul_8bit_4bit__xdcDup__100      |   182|
|936   |    \DSP48E1_AaBaCmD[9].u_Mul_8bit_4bit    |Mul_8bit_4bit__xdcDup__10       |   182|
|937   |  u_add_quant                              |add_quant                       |   467|
|938   |    u_AdderTree                            |AdderTree                       |   252|
|939   |      AdderTree_a                          |AdderTree__parameterized0       |   108|
|940   |        AdderTree_a                        |AdderTree__parameterized1_194   |    36|
|941   |        AdderTree_b                        |AdderTree__parameterized1_195   |    36|
|942   |      AdderTree_b                          |AdderTree__parameterized0_192   |   108|
|943   |        AdderTree_a                        |AdderTree__parameterized1       |    36|
|944   |        AdderTree_b                        |AdderTree__parameterized1_193   |    36|
|945   |  u_bias_load_fifo                         |bias_load                       |   104|
|946   |  u_conv_t                                 |conv_t                          |  2256|
|947   |    \Convs[0].u_conv                       |conv                            |   401|
|948   |    \Convs[1].u_conv                       |conv_185                        |   264|
|949   |    \Convs[2].u_conv                       |conv_186                        |   264|
|950   |    \Convs[3].u_conv                       |conv_187                        |   264|
|951   |    \Convs[4].u_conv                       |conv_188                        |   264|
|952   |    \Convs[5].u_conv                       |conv_189                        |   264|
|953   |    \Convs[6].u_conv                       |conv_190                        |   264|
|954   |    \Convs[7].u_conv                       |conv_191                        |   271|
|955   |  u_matrix_multiplication                  |matrix_multiplication           |   878|
|956   |  u_pooling_t                              |pooling_t                       |  4478|
|957   |    \Pooling[0].u_pooling                  |pooling                         |   554|
|958   |      u_AverageTree                        |AverageTree_162                 |   219|
|959   |        AverageTree_a                      |AverageTree__parameterized0_178 |    47|
|960   |          AverageTree_a                    |AverageTree__parameterized1_183 |    13|
|961   |          AverageTree_b                    |AverageTree__parameterized1_184 |    12|
|962   |        AverageTree_b                      |AverageTree__parameterized3_179 |    67|
|963   |          AverageTree_a                    |AverageTree__parameterized1_180 |    12|
|964   |          AverageTree_b                    |AverageTree__parameterized4_181 |    30|
|965   |            AverageTree_b                  |AverageTree__parameterized5_182 |    15|
|966   |      u_MaxTree                            |MaxTree_163                     |   274|
|967   |        MaxTree_a                          |MaxTree__parameterized0_164     |   125|
|968   |          MaxTree_a                        |MaxTree__parameterized1_172     |    50|
|969   |            MaxTree_a                      |MaxTree__parameterized2_176     |    18|
|970   |            MaxTree_b                      |MaxTree__parameterized2_177     |    15|
|971   |          MaxTree_b                        |MaxTree__parameterized1_173     |    58|
|972   |            MaxTree_a                      |MaxTree__parameterized2_174     |    18|
|973   |            MaxTree_b                      |MaxTree__parameterized2_175     |    15|
|974   |        MaxTree_b                          |MaxTree__parameterized3_165     |   132|
|975   |          MaxTree_a                        |MaxTree__parameterized1_166     |    50|
|976   |            MaxTree_a                      |MaxTree__parameterized2_170     |    18|
|977   |            MaxTree_b                      |MaxTree__parameterized2_171     |    15|
|978   |          MaxTree_b                        |MaxTree__parameterized4_167     |    57|
|979   |            MaxTree_a                      |MaxTree__parameterized2_168     |    15|
|980   |            MaxTree_b                      |MaxTree__parameterized5_169     |    17|
|981   |    \Pooling[1].u_pooling                  |pooling_7                       |   564|
|982   |      u_AverageTree                        |AverageTree_139                 |   219|
|983   |        AverageTree_a                      |AverageTree__parameterized0_155 |    47|
|984   |          AverageTree_a                    |AverageTree__parameterized1_160 |    13|
|985   |          AverageTree_b                    |AverageTree__parameterized1_161 |    12|
|986   |        AverageTree_b                      |AverageTree__parameterized3_156 |    67|
|987   |          AverageTree_a                    |AverageTree__parameterized1_157 |    12|
|988   |          AverageTree_b                    |AverageTree__parameterized4_158 |    30|
|989   |            AverageTree_b                  |AverageTree__parameterized5_159 |    15|
|990   |      u_MaxTree                            |MaxTree_140                     |   274|
|991   |        MaxTree_a                          |MaxTree__parameterized0_141     |   125|
|992   |          MaxTree_a                        |MaxTree__parameterized1_149     |    50|
|993   |            MaxTree_a                      |MaxTree__parameterized2_153     |    18|
|994   |            MaxTree_b                      |MaxTree__parameterized2_154     |    15|
|995   |          MaxTree_b                        |MaxTree__parameterized1_150     |    58|
|996   |            MaxTree_a                      |MaxTree__parameterized2_151     |    18|
|997   |            MaxTree_b                      |MaxTree__parameterized2_152     |    15|
|998   |        MaxTree_b                          |MaxTree__parameterized3_142     |   132|
|999   |          MaxTree_a                        |MaxTree__parameterized1_143     |    50|
|1000  |            MaxTree_a                      |MaxTree__parameterized2_147     |    18|
|1001  |            MaxTree_b                      |MaxTree__parameterized2_148     |    15|
|1002  |          MaxTree_b                        |MaxTree__parameterized4_144     |    57|
|1003  |            MaxTree_a                      |MaxTree__parameterized2_145     |    15|
|1004  |            MaxTree_b                      |MaxTree__parameterized5_146     |    17|
|1005  |    \Pooling[2].u_pooling                  |pooling_8                       |   553|
|1006  |      u_AverageTree                        |AverageTree_116                 |   219|
|1007  |        AverageTree_a                      |AverageTree__parameterized0_132 |    47|
|1008  |          AverageTree_a                    |AverageTree__parameterized1_137 |    13|
|1009  |          AverageTree_b                    |AverageTree__parameterized1_138 |    12|
|1010  |        AverageTree_b                      |AverageTree__parameterized3_133 |    67|
|1011  |          AverageTree_a                    |AverageTree__parameterized1_134 |    12|
|1012  |          AverageTree_b                    |AverageTree__parameterized4_135 |    30|
|1013  |            AverageTree_b                  |AverageTree__parameterized5_136 |    15|
|1014  |      u_MaxTree                            |MaxTree_117                     |   274|
|1015  |        MaxTree_a                          |MaxTree__parameterized0_118     |   125|
|1016  |          MaxTree_a                        |MaxTree__parameterized1_126     |    50|
|1017  |            MaxTree_a                      |MaxTree__parameterized2_130     |    18|
|1018  |            MaxTree_b                      |MaxTree__parameterized2_131     |    15|
|1019  |          MaxTree_b                        |MaxTree__parameterized1_127     |    58|
|1020  |            MaxTree_a                      |MaxTree__parameterized2_128     |    18|
|1021  |            MaxTree_b                      |MaxTree__parameterized2_129     |    15|
|1022  |        MaxTree_b                          |MaxTree__parameterized3_119     |   132|
|1023  |          MaxTree_a                        |MaxTree__parameterized1_120     |    50|
|1024  |            MaxTree_a                      |MaxTree__parameterized2_124     |    18|
|1025  |            MaxTree_b                      |MaxTree__parameterized2_125     |    15|
|1026  |          MaxTree_b                        |MaxTree__parameterized4_121     |    57|
|1027  |            MaxTree_a                      |MaxTree__parameterized2_122     |    15|
|1028  |            MaxTree_b                      |MaxTree__parameterized5_123     |    17|
|1029  |    \Pooling[3].u_pooling                  |pooling_9                       |   553|
|1030  |      u_AverageTree                        |AverageTree_93                  |   219|
|1031  |        AverageTree_a                      |AverageTree__parameterized0_109 |    47|
|1032  |          AverageTree_a                    |AverageTree__parameterized1_114 |    13|
|1033  |          AverageTree_b                    |AverageTree__parameterized1_115 |    12|
|1034  |        AverageTree_b                      |AverageTree__parameterized3_110 |    67|
|1035  |          AverageTree_a                    |AverageTree__parameterized1_111 |    12|
|1036  |          AverageTree_b                    |AverageTree__parameterized4_112 |    30|
|1037  |            AverageTree_b                  |AverageTree__parameterized5_113 |    15|
|1038  |      u_MaxTree                            |MaxTree_94                      |   274|
|1039  |        MaxTree_a                          |MaxTree__parameterized0_95      |   125|
|1040  |          MaxTree_a                        |MaxTree__parameterized1_103     |    50|
|1041  |            MaxTree_a                      |MaxTree__parameterized2_107     |    18|
|1042  |            MaxTree_b                      |MaxTree__parameterized2_108     |    15|
|1043  |          MaxTree_b                        |MaxTree__parameterized1_104     |    58|
|1044  |            MaxTree_a                      |MaxTree__parameterized2_105     |    18|
|1045  |            MaxTree_b                      |MaxTree__parameterized2_106     |    15|
|1046  |        MaxTree_b                          |MaxTree__parameterized3_96      |   132|
|1047  |          MaxTree_a                        |MaxTree__parameterized1_97      |    50|
|1048  |            MaxTree_a                      |MaxTree__parameterized2_101     |    18|
|1049  |            MaxTree_b                      |MaxTree__parameterized2_102     |    15|
|1050  |          MaxTree_b                        |MaxTree__parameterized4_98      |    57|
|1051  |            MaxTree_a                      |MaxTree__parameterized2_99      |    15|
|1052  |            MaxTree_b                      |MaxTree__parameterized5_100     |    17|
|1053  |    \Pooling[4].u_pooling                  |pooling_10                      |   554|
|1054  |      u_AverageTree                        |AverageTree_70                  |   219|
|1055  |        AverageTree_a                      |AverageTree__parameterized0_86  |    47|
|1056  |          AverageTree_a                    |AverageTree__parameterized1_91  |    13|
|1057  |          AverageTree_b                    |AverageTree__parameterized1_92  |    12|
|1058  |        AverageTree_b                      |AverageTree__parameterized3_87  |    67|
|1059  |          AverageTree_a                    |AverageTree__parameterized1_88  |    12|
|1060  |          AverageTree_b                    |AverageTree__parameterized4_89  |    30|
|1061  |            AverageTree_b                  |AverageTree__parameterized5_90  |    15|
|1062  |      u_MaxTree                            |MaxTree_71                      |   274|
|1063  |        MaxTree_a                          |MaxTree__parameterized0_72      |   125|
|1064  |          MaxTree_a                        |MaxTree__parameterized1_80      |    50|
|1065  |            MaxTree_a                      |MaxTree__parameterized2_84      |    18|
|1066  |            MaxTree_b                      |MaxTree__parameterized2_85      |    15|
|1067  |          MaxTree_b                        |MaxTree__parameterized1_81      |    58|
|1068  |            MaxTree_a                      |MaxTree__parameterized2_82      |    18|
|1069  |            MaxTree_b                      |MaxTree__parameterized2_83      |    15|
|1070  |        MaxTree_b                          |MaxTree__parameterized3_73      |   132|
|1071  |          MaxTree_a                        |MaxTree__parameterized1_74      |    50|
|1072  |            MaxTree_a                      |MaxTree__parameterized2_78      |    18|
|1073  |            MaxTree_b                      |MaxTree__parameterized2_79      |    15|
|1074  |          MaxTree_b                        |MaxTree__parameterized4_75      |    57|
|1075  |            MaxTree_a                      |MaxTree__parameterized2_76      |    15|
|1076  |            MaxTree_b                      |MaxTree__parameterized5_77      |    17|
|1077  |    \Pooling[5].u_pooling                  |pooling_11                      |   553|
|1078  |      u_AverageTree                        |AverageTree_47                  |   219|
|1079  |        AverageTree_a                      |AverageTree__parameterized0_63  |    47|
|1080  |          AverageTree_a                    |AverageTree__parameterized1_68  |    13|
|1081  |          AverageTree_b                    |AverageTree__parameterized1_69  |    12|
|1082  |        AverageTree_b                      |AverageTree__parameterized3_64  |    67|
|1083  |          AverageTree_a                    |AverageTree__parameterized1_65  |    12|
|1084  |          AverageTree_b                    |AverageTree__parameterized4_66  |    30|
|1085  |            AverageTree_b                  |AverageTree__parameterized5_67  |    15|
|1086  |      u_MaxTree                            |MaxTree_48                      |   274|
|1087  |        MaxTree_a                          |MaxTree__parameterized0_49      |   125|
|1088  |          MaxTree_a                        |MaxTree__parameterized1_57      |    50|
|1089  |            MaxTree_a                      |MaxTree__parameterized2_61      |    18|
|1090  |            MaxTree_b                      |MaxTree__parameterized2_62      |    15|
|1091  |          MaxTree_b                        |MaxTree__parameterized1_58      |    58|
|1092  |            MaxTree_a                      |MaxTree__parameterized2_59      |    18|
|1093  |            MaxTree_b                      |MaxTree__parameterized2_60      |    15|
|1094  |        MaxTree_b                          |MaxTree__parameterized3_50      |   132|
|1095  |          MaxTree_a                        |MaxTree__parameterized1_51      |    50|
|1096  |            MaxTree_a                      |MaxTree__parameterized2_55      |    18|
|1097  |            MaxTree_b                      |MaxTree__parameterized2_56      |    15|
|1098  |          MaxTree_b                        |MaxTree__parameterized4_52      |    57|
|1099  |            MaxTree_a                      |MaxTree__parameterized2_53      |    15|
|1100  |            MaxTree_b                      |MaxTree__parameterized5_54      |    17|
|1101  |    \Pooling[6].u_pooling                  |pooling_12                      |   553|
|1102  |      u_AverageTree                        |AverageTree_24                  |   219|
|1103  |        AverageTree_a                      |AverageTree__parameterized0_40  |    47|
|1104  |          AverageTree_a                    |AverageTree__parameterized1_45  |    13|
|1105  |          AverageTree_b                    |AverageTree__parameterized1_46  |    12|
|1106  |        AverageTree_b                      |AverageTree__parameterized3_41  |    67|
|1107  |          AverageTree_a                    |AverageTree__parameterized1_42  |    12|
|1108  |          AverageTree_b                    |AverageTree__parameterized4_43  |    30|
|1109  |            AverageTree_b                  |AverageTree__parameterized5_44  |    15|
|1110  |      u_MaxTree                            |MaxTree_25                      |   274|
|1111  |        MaxTree_a                          |MaxTree__parameterized0_26      |   125|
|1112  |          MaxTree_a                        |MaxTree__parameterized1_34      |    50|
|1113  |            MaxTree_a                      |MaxTree__parameterized2_38      |    18|
|1114  |            MaxTree_b                      |MaxTree__parameterized2_39      |    15|
|1115  |          MaxTree_b                        |MaxTree__parameterized1_35      |    58|
|1116  |            MaxTree_a                      |MaxTree__parameterized2_36      |    18|
|1117  |            MaxTree_b                      |MaxTree__parameterized2_37      |    15|
|1118  |        MaxTree_b                          |MaxTree__parameterized3_27      |   132|
|1119  |          MaxTree_a                        |MaxTree__parameterized1_28      |    50|
|1120  |            MaxTree_a                      |MaxTree__parameterized2_32      |    18|
|1121  |            MaxTree_b                      |MaxTree__parameterized2_33      |    15|
|1122  |          MaxTree_b                        |MaxTree__parameterized4_29      |    57|
|1123  |            MaxTree_a                      |MaxTree__parameterized2_30      |    15|
|1124  |            MaxTree_b                      |MaxTree__parameterized5_31      |    17|
|1125  |    \Pooling[7].u_pooling                  |pooling_13                      |   553|
|1126  |      u_AverageTree                        |AverageTree                     |   219|
|1127  |        AverageTree_a                      |AverageTree__parameterized0     |    47|
|1128  |          AverageTree_a                    |AverageTree__parameterized1_22  |    13|
|1129  |          AverageTree_b                    |AverageTree__parameterized1_23  |    12|
|1130  |        AverageTree_b                      |AverageTree__parameterized3     |    67|
|1131  |          AverageTree_a                    |AverageTree__parameterized1     |    12|
|1132  |          AverageTree_b                    |AverageTree__parameterized4     |    30|
|1133  |            AverageTree_b                  |AverageTree__parameterized5     |    15|
|1134  |      u_MaxTree                            |MaxTree                         |   274|
|1135  |        MaxTree_a                          |MaxTree__parameterized0         |   125|
|1136  |          MaxTree_a                        |MaxTree__parameterized1_16      |    50|
|1137  |            MaxTree_a                      |MaxTree__parameterized2_20      |    18|
|1138  |            MaxTree_b                      |MaxTree__parameterized2_21      |    15|
|1139  |          MaxTree_b                        |MaxTree__parameterized1_17      |    58|
|1140  |            MaxTree_a                      |MaxTree__parameterized2_18      |    18|
|1141  |            MaxTree_b                      |MaxTree__parameterized2_19      |    15|
|1142  |        MaxTree_b                          |MaxTree__parameterized3         |   132|
|1143  |          MaxTree_a                        |MaxTree__parameterized1         |    50|
|1144  |            MaxTree_a                      |MaxTree__parameterized2_14      |    18|
|1145  |            MaxTree_b                      |MaxTree__parameterized2_15      |    15|
|1146  |          MaxTree_b                        |MaxTree__parameterized4         |    57|
|1147  |            MaxTree_a                      |MaxTree__parameterized2         |    15|
|1148  |            MaxTree_b                      |MaxTree__parameterized5         |    17|
|1149  |  u_ps_simulator                           |ps_simulator                    |   754|
|1150  |  u_weight_load                            |weight_load                     |  5666|
|1151  |  u_window_t                               |window_t                        |  7407|
|1152  |    \Windows_t[0].u_window                 |window                          |   995|
|1153  |    \Windows_t[1].u_window                 |window_0                        |   916|
|1154  |    \Windows_t[2].u_window                 |window_1                        |   916|
|1155  |    \Windows_t[3].u_window                 |window_2                        |   916|
|1156  |    \Windows_t[4].u_window                 |window_3                        |   916|
|1157  |    \Windows_t[5].u_window                 |window_4                        |   916|
|1158  |    \Windows_t[6].u_window                 |window_5                        |   916|
|1159  |    \Windows_t[7].u_window                 |window_6                        |   916|
+------+-------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:38 . Memory (MB): peak = 1314.699 ; gain = 941.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1087 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:19 . Memory (MB): peak = 1314.699 ; gain = 322.039
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:39 . Memory (MB): peak = 1314.699 ; gain = 941.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8991 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2880 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1314.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5108 instances were transformed.
  LD => LDCE: 2228 instances
  LD => LDCE (inverted pins: G): 2880 instances

INFO: [Common 17-83] Releasing license: Synthesis
511 Infos, 420 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:52 . Memory (MB): peak = 1314.699 ; gain = 953.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1314.699 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/IC_1101/Desktop/PCNN_4bit/PCNN_4bit/PCNN_4bit.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1314.699 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 30 10:55:49 2023...
