/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  wire [31:0] _03_;
  wire [31:0] _04_;
  wire [12:0] _05_;
  wire [21:0] _06_;
  wire [6:0] _07_;
  reg [25:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [22:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_26z;
  wire [28:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [17:0] celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire [10:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [11:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_3z & celloutsig_1_2z[11]);
  assign celloutsig_0_35z = ~((celloutsig_0_12z | _00_) & celloutsig_0_7z[6]);
  assign celloutsig_0_46z = ~((celloutsig_0_45z[1] | celloutsig_0_35z) & celloutsig_0_29z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[9] | celloutsig_1_4z) & in_data[115]);
  assign celloutsig_0_28z = ~((celloutsig_0_15z[2] | celloutsig_0_5z) & _01_);
  assign celloutsig_1_7z = in_data[141:130] + { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_14z[9:3], _04_[4:2], _00_ } + { in_data[9:2], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z };
  reg [6:0] _16_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _16_ <= 7'h00;
    else _16_ <= { _06_[14], _02_[11:6] };
  assign { _01_, _05_[11:9], _07_[2:0] } = _16_;
  reg [16:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _17_ <= 17'h00000;
    else _17_ <= { in_data[23:17], celloutsig_0_5z, celloutsig_0_9z, _01_, _05_[11:9], _07_[2:0], celloutsig_0_9z };
  assign _03_[16:0] = _17_;
  reg [3:0] _18_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _18_ <= 4'h0;
    else _18_ <= { _03_[7:6], celloutsig_0_8z, celloutsig_0_10z };
  assign { _04_[4:2], _00_ } = _18_;
  reg [21:0] _19_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _19_ <= 22'h000000;
    else _19_ <= { in_data[90:78], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _06_[21:14], _02_, _06_[1:0] } = _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 26'h0000000;
    else _08_ <= { in_data[14:8], celloutsig_0_6z, _04_[4:2], _00_, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_45z = celloutsig_0_38z[15:5] & { celloutsig_0_19z[8:3], celloutsig_0_32z, celloutsig_0_36z };
  assign celloutsig_0_14z = { celloutsig_0_7z[9:6], celloutsig_0_6z, celloutsig_0_9z, _04_[4:2], _00_, celloutsig_0_8z, celloutsig_0_12z } & { _03_[4:1], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_16z = { in_data[84:75], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } & { _01_, _05_[11], celloutsig_0_7z, _04_[4:2], _00_, celloutsig_0_5z, _04_[4:2], _00_, celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_17z[3:0] & celloutsig_0_15z[5:2];
  assign celloutsig_0_4z = in_data[49:28] >= { _06_[21:14], _02_, _06_[1:0] };
  assign celloutsig_1_14z = { celloutsig_1_8z[6:3], celloutsig_1_3z, celloutsig_1_4z } >= { celloutsig_1_8z[6:2], celloutsig_1_8z[2] };
  assign celloutsig_0_18z = { celloutsig_0_7z[7:6], celloutsig_0_12z } >= { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_55z = { celloutsig_0_19z[9:5], celloutsig_0_40z, celloutsig_0_46z } && { celloutsig_0_15z[7:2], celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_2z[7:0] && celloutsig_1_2z[11:4];
  assign celloutsig_0_6z = { _05_[11], _01_, _05_[11:9], _07_[2:0], celloutsig_0_0z, celloutsig_0_4z } && { in_data[92:87], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_40z = ! celloutsig_0_27z[16:12];
  assign celloutsig_1_0z = ! in_data[122:114];
  assign celloutsig_1_1z = ! { in_data[169], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_13z[0], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_32z = { _03_[11:9], celloutsig_0_0z } * { celloutsig_0_20z[2:0], celloutsig_0_12z };
  assign celloutsig_1_2z = { in_data[150:137], celloutsig_1_1z } * in_data[121:107];
  assign celloutsig_0_19z = celloutsig_0_18z ? _03_[16:1] : { celloutsig_0_14z[3:2], _01_, _05_[11:9], _07_[2:0], celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_14z[10:0] != { celloutsig_0_15z[6:3], celloutsig_0_1z };
  assign celloutsig_0_10z = { _06_[20:14], _02_[11:10] } != { in_data[8:3], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_18z = ~ celloutsig_1_2z[11:0];
  assign celloutsig_1_10z = | celloutsig_1_7z;
  assign celloutsig_1_12z = | { celloutsig_1_2z[12:3], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_8z = | { _06_[20], celloutsig_0_1z };
  assign celloutsig_1_6z = ~^ celloutsig_1_2z[9:0];
  assign celloutsig_0_0z = ^ in_data[26:14];
  assign celloutsig_0_36z = ^ celloutsig_0_1z[6:1];
  assign celloutsig_0_9z = ^ { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, _06_[21:14], _02_, _06_[1:0], celloutsig_0_8z };
  assign celloutsig_0_24z = ^ _08_[15:11];
  assign celloutsig_0_56z = { celloutsig_0_14z[2], celloutsig_0_15z } >> { celloutsig_0_40z, celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_1_13z = celloutsig_1_8z[8:4] >> { celloutsig_1_8z[6], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_26z = { _05_[10:9], _07_[2:1] } >> { celloutsig_0_21z[2:0], celloutsig_0_9z };
  assign celloutsig_0_27z = { _08_[18:2], celloutsig_0_5z, celloutsig_0_15z } >> { celloutsig_0_16z[21:8], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_24z, _01_, _05_[11:9], _07_[2:0] };
  assign celloutsig_0_38z = { _05_[11:9], _07_[2:0], celloutsig_0_18z, _04_[4:2], _00_, celloutsig_0_17z } <<< { celloutsig_0_16z[21:12], celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_0_7z = { _02_[9:0], celloutsig_0_5z } <<< in_data[54:44];
  assign celloutsig_0_1z = { in_data[73:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { in_data[9:4], celloutsig_0_0z };
  assign celloutsig_0_17z = { _01_, _05_[11:9], _07_[2:0] } <<< celloutsig_0_14z[9:3];
  assign celloutsig_0_20z = { _05_[10:9], _07_[2:0], celloutsig_0_10z } <<< { celloutsig_0_14z[0], _04_[4:2], _00_, celloutsig_0_4z };
  assign celloutsig_0_12z = ~((celloutsig_0_6z & _05_[10]) | celloutsig_0_8z);
  assign celloutsig_0_5z = ~((in_data[56] & celloutsig_0_4z) | (_07_[0] & celloutsig_0_0z));
  assign { celloutsig_1_8z[8:4], celloutsig_1_8z[0], celloutsig_1_8z[3:2] } = ~ { celloutsig_1_7z[9:5], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign _03_[31:30] = { celloutsig_0_17z[3], celloutsig_0_0z };
  assign { _04_[31:5], _04_[1:0] } = { in_data[62:36], _00_, celloutsig_0_6z };
  assign { _05_[12], _05_[8:0] } = { _01_, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_24z };
  assign _06_[13:2] = _02_;
  assign _07_[6:3] = { _01_, _05_[11:9] };
  assign celloutsig_1_8z[1] = celloutsig_1_8z[2];
  assign { out_data[139:128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
