
*** Running vivado
    with args -log INSTMEM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source INSTMEM.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source INSTMEM.tcl -notrace
Command: synth_design -top INSTMEM -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21356 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 470.793 ; gain = 179.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'INSTMEM' [C:/Users/Vagary993/CPU/CPU.srcs/sources_1/new/Instmem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'INSTMEM' (1#1) [C:/Users/Vagary993/CPU/CPU.srcs/sources_1/new/Instmem.v:23]
WARNING: [Synth 8-3330] design INSTMEM has an empty top module
WARNING: [Synth 8-3917] design INSTMEM has port Inst[31] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[30] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[29] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[28] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[27] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[26] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[25] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[24] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[23] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[22] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[21] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[20] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[19] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[18] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[17] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[16] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[15] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[14] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[13] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[12] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[11] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[10] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[9] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[8] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[7] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[6] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[5] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[4] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[3] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[2] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[1] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[0] driven by constant 0
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[31]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[30]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[29]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[28]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[27]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[26]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[25]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[24]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[23]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[22]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[21]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[20]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[19]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[18]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[17]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[16]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[15]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[14]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[13]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[12]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[11]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[10]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[9]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[8]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[7]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[6]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[5]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[4]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[3]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[2]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[1]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 533.133 ; gain = 242.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 533.133 ; gain = 242.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 533.133 ; gain = 242.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 533.133 ; gain = 242.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design INSTMEM has an empty top module
WARNING: [Synth 8-3917] design INSTMEM has port Inst[31] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[30] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[29] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[28] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[27] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[26] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[25] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[24] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[23] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[22] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[21] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[20] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[19] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[18] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[17] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[16] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[15] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[14] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[13] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[12] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[11] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[10] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[9] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[8] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[7] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[6] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[5] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[4] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[3] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[2] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[1] driven by constant 0
WARNING: [Synth 8-3917] design INSTMEM has port Inst[0] driven by constant 0
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[31]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[30]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[29]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[28]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[27]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[26]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[25]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[24]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[23]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[22]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[21]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[20]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[19]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[18]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[17]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[16]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[15]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[14]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[13]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[12]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[11]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[10]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[9]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[8]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[7]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[6]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[5]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[4]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[3]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[2]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[1]
WARNING: [Synth 8-3331] design INSTMEM has unconnected port Addr[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 664.176 ; gain = 373.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 664.176 ; gain = 373.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 664.176 ; gain = 373.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 772.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 772.656 ; gain = 481.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vagary993/CPU/CPU.runs/synth_1/INSTMEM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file INSTMEM_utilization_synth.rpt -pb INSTMEM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 20:43:34 2019...
