{-# LANGUAGE AllowAmbiguousTypes #-}

{- |
Module      : NITTA.Synthesis
Description : Entry point for synthesis process and target system generation.
Copyright   : (c) Aleksandr Penskoi, 2021
License     : BSD3
Maintainer  : aleksandr.penskoi@gmail.com
Stability   : experimental

TargetSynthesis is an entry point for synthesis process. TargetSynthesis flow shown on fig.

@
====================================================================================================================
                                                                                                             Prepare
NITTA.Synthesis:TargetSynthesis                                                                     NITTA.Project...
    # tName                                                                              NITTA.Frontends
    # tMicroArch -----------------------------\
    # tSourceCode -+                          |     /--+-- mkModelWithOneNetwork
                   |                          |     |  |
                   *<-translate               |     |  |
                   |                          |     |  v      NITTA.Model:TargetSystem----------\
    # tDFG <-------+                          +--------*--------> # mUnit         |             |    NITTA.Model...
        |                                        |                                |             |     /-----------\
        |                                        v                                |             |     |  Target   |
        +----------------------------------------*-----------> # mDataFlowGraph   |             \-----+  System   |
                                                                                  |                   | Imitation |
    # tReceivedValues                                                             |                   |   Model   |
    # tVerbose                                                                    |                   \-----------/
    # tSynthesisMethod ----------------------------------\                        |
                                                         |                        |
                                                         |                        |
===================================================================================================================
                                                         |                        |               Synthesis process
        NITTA.Synthesis.Types:Tree                       |                        |           NITTA.Synthesis.Types
            # sID                                        |                        |          NITTA.Synthesis.Method
            # sState <------------------------------------------------------------+
            # sDecision                                  |
                # option                                 |
                # decision                               *<-- search for best synthesis path
                # metrics                                |
                # score                                  v
            # sSubForestVar ------------------------->// * // -----\
                                                                   |
                                                                   v
                                                            NITTA.Synthesis.Types:Tree
                                                                # sState
                                                                    # sTarget
                                       /------------------------------- # mUnit
                                       |        /---------------------- # mDataFlowGraph
                                       |        |                   # ...
                                       |        |               # ...
                                       |        |
===================================================================================================================
                                       |        |                                         Target project generation
NITTA.Project.Types:Project            |        |                                                 NITTA.Project....
 |      # pName <--------- $tName      |        |
 |      # pLibPath                     |        +<----- $tReceivedValues
 |      # pTargetProjectPath           |        |
 |      # pModel<----------------------/        *<----- functional simulation (FIXME)
 |                                              |
 |      # pTestCntx <---------------------------/
 |
 |
 *<---------- $writeProject
 |                # TargetSystem
 |                    # hardware
 |                    # software
 |                # TestBench
 |                # Templates
 |
 \---> filesystem
@
-}
module NITTA.Synthesis (
    module NITTA.Synthesis.Explore,
    module NITTA.Synthesis.Method,
    module NITTA.Synthesis.Steps,
    module NITTA.Synthesis.Types,
    mkModelWithOneNetwork,
    TargetSynthesis (..),
    runTargetSynthesis,
    synthesizeTargetSystem,
) where

import Control.Monad (when)
import Data.Default as D
import Data.Text (Text)
import Data.Text qualified as T
import NITTA.Frontends
import NITTA.Intermediate.DataFlow
import NITTA.Intermediate.Simulation
import NITTA.Intermediate.Types
import NITTA.Model.Networks.Bus
import NITTA.Model.ProcessorUnits.Types
import NITTA.Model.TargetSystem
import NITTA.Model.Time
import NITTA.Project (Project (..), collectNittaPath, defProjectTemplates, runTestbench, writeProject)
import NITTA.Synthesis.Explore
import NITTA.Synthesis.Method
import NITTA.Synthesis.Steps
import NITTA.Synthesis.Types
import System.Directory
import System.FilePath
import System.Log.Logger

{- | Description of synthesis task. Applicable for target system synthesis and
testing purpose.
-}
data TargetSynthesis tag v x t = TargetSynthesis
    { tName :: String
    -- ^ target name, used for top level module name and project path
    , tMicroArch :: BusNetwork tag v x t
    -- ^ composition of processor units, IO ports and its interconnect
    , tSourceCode :: Maybe Text
    -- ^ optional application source code (lua)
    , tDFG :: DataFlowGraph v x
    {- ^ algorithm in intermediate data flow graph representation (if
    tSourceCode present will be overwritten)
    -}
    , tReceivedValues :: [(v, [x])]
    -- ^ values from input interface for testing purpose
    , tSynthesisMethod :: SynthesisMethod tag v x t
    -- ^ synthesis method
    , tLibPath :: String
    -- ^ IP-core library directory
    , tPath :: String
    -- ^ output directory, where CAD create project directory with 'tName' name
    , tTemplates :: [FilePath]
    , tSimulationCycleN :: Int
    -- ^ number of simulation and testbench cycles
    , tSourceCodeType :: FrontendType
    -- ^ source code format type
    }

instance SynthesisMethodConstraints tag v x t => Default (TargetSynthesis tag v x t) where
    def =
        TargetSynthesis
            { tName = undefined
            , tMicroArch = undefined
            , tSourceCode = Nothing
            , tDFG = undefined
            , tReceivedValues = def
            , tSynthesisMethod = stateOfTheArtSynthesisIO def
            , tLibPath = "hdl"
            , tTemplates = defProjectTemplates
            , tPath = joinPath ["gen"]
            , tSimulationCycleN = 5
            , tSourceCodeType = Lua
            }

instance (UnitTag tag, VarValTime v x t) => ProcessorUnit (TargetSynthesis tag v x t) v x t where
    tryBind _ _ = error "Not Implemented"
    process TargetSynthesis{tMicroArch} = process tMicroArch
    parallelismType TargetSynthesis{tMicroArch} = parallelismType tMicroArch

runTargetSynthesis leaf = do
    (_root, prj) <- synthesizeTargetSystem leaf
    traverse runTestbench prj

synthesizeTargetSystem ::
    forall tag v x t.
    (UnitTag tag, VarValTime v x t, Translatable x) =>
    TargetSynthesis tag v x t ->
    IO
        ( DefTree tag v x t
        , Either
            String
            (Project (BusNetwork tag v x t) v x)
        )
synthesizeTargetSystem
    TargetSynthesis
        { tName
        , tMicroArch
        , tSourceCode
        , tDFG
        , tReceivedValues
        , tSynthesisMethod
        , tLibPath
        , tPath
        , tTemplates
        , tSimulationCycleN
        , tSourceCodeType
        } = do
        -- TODO: check that tName is a valid verilog module name
        when (' ' `elem` tName) $ error "TargetSynthesis name contain wrong symbols"
        tDFG' <- maybe (return tDFG) translateToIntermediate tSourceCode
        root <- synthesisTreeRootIO (mkModelWithOneNetwork tMicroArch tDFG')
        prj <-
            synthesise root >>= \case
                Left err -> return $ Left err
                Right leafNode -> do
                    Right <$> writeProject' leafNode
        return (root, prj)
        where
            translateToIntermediate src = do
                infoM "NITTA" "Lua transpiler..."
                let tmp = frDataFlow $ translate tSourceCodeType src
                noticeM "NITTA" "Lua transpiler...ok"
                return tmp

            synthesise root = do
                infoM "NITTA" "synthesis process..."
                node <- tSynthesisMethod root
                case (isComplete node, isLeaf node) of
                    (True, True) -> do
                        noticeM "NITTA" "synthesis process...ok"
                        return $ Right node
                    (False, True) -> do
                        let msg = "synthesis process...fail; is not complete"
                        noticeM "NITTA" msg
                        return $ Left msg
                    (True, False) -> do
                        let msg = "synthesis process...fail; is not leaf"
                        noticeM "NITTA" msg
                        return $ Left msg
                    (False, False) -> do
                        let msg = "synthesis process...fail; is not complete; is not leaf"
                        noticeM "NITTA" msg
                        return $ Left msg

            writeProject' leaf = do
                pInProjectNittaPath <- either (error . T.unpack) id <$> collectNittaPath tTemplates
                pwd <- getCurrentDirectory
                let prj =
                        Project
                            { pName = T.pack tName
                            , pLibPath = tLibPath
                            , pTargetProjectPath = tPath </> tName
                            , pAbsTargetProjectPath = pwd </> tPath </> tName
                            , pInProjectNittaPath
                            , pAbsNittaPath = pwd </> tPath </> tName </> pInProjectNittaPath
                            , pUnit = targetUnit leaf
                            , pUnitEnv = bnEnv $ targetUnit leaf
                            , -- because application algorithm can be refactored we need to use
                              -- synthesised version
                              pTestCntx = simulateDataFlowGraph tSimulationCycleN def tReceivedValues $ targetDFG leaf
                            , pTemplates = tTemplates
                            }
                writeProject prj
                return prj

{- | Make a model of NITTA process with one network and a specific algorithm. All
functions are already bound to the network.
-}
mkModelWithOneNetwork arch dfg =
    TargetSystem
        { mUnit = foldl (flip bind) arch $ functions dfg
        , mDataFlowGraph = dfg
        }
