#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  6 20:29:25 2022
# Process ID: 3175535
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1
# Command line: vivado -log tutorial_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tutorial_bd_wrapper.tcl -notrace
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper.vdi
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source tutorial_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/ifi/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top tutorial_bd_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_axi_gpio_0_0/tutorial_bd_axi_gpio_0_0.dcp' for cell 'tutorial_bd_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_fpga_system_0_0/tutorial_bd_fpga_system_0_0.dcp' for cell 'tutorial_bd_i/fpga_system_0'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_processing_system7_0_0/tutorial_bd_processing_system7_0_0.dcp' for cell 'tutorial_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_rst_ps7_0_100M_0/tutorial_bd_rst_ps7_0_100M_0.dcp' for cell 'tutorial_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_auto_pc_0/tutorial_bd_auto_pc_0.dcp' for cell 'tutorial_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2526.379 ; gain = 0.000 ; free physical = 3088 ; free virtual = 32112
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_processing_system7_0_0/tutorial_bd_processing_system7_0_0.xdc] for cell 'tutorial_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_processing_system7_0_0/tutorial_bd_processing_system7_0_0.xdc] for cell 'tutorial_bd_i/processing_system7_0/inst'
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_axi_gpio_0_0/tutorial_bd_axi_gpio_0_0_board.xdc] for cell 'tutorial_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_axi_gpio_0_0/tutorial_bd_axi_gpio_0_0_board.xdc] for cell 'tutorial_bd_i/axi_gpio_0/U0'
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_axi_gpio_0_0/tutorial_bd_axi_gpio_0_0.xdc] for cell 'tutorial_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_axi_gpio_0_0/tutorial_bd_axi_gpio_0_0.xdc] for cell 'tutorial_bd_i/axi_gpio_0/U0'
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_rst_ps7_0_100M_0/tutorial_bd_rst_ps7_0_100M_0_board.xdc] for cell 'tutorial_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_rst_ps7_0_100M_0/tutorial_bd_rst_ps7_0_100M_0_board.xdc] for cell 'tutorial_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_rst_ps7_0_100M_0/tutorial_bd_rst_ps7_0_100M_0.xdc] for cell 'tutorial_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.gen/sources_1/bd/tutorial_bd/ip/tutorial_bd_rst_ps7_0_100M_0/tutorial_bd_rst_ps7_0_100M_0.xdc] for cell 'tutorial_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/constrs_1/imports/oblig8/constaints.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/constrs_1/imports/oblig8/constaints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/constrs_1/imports/oblig8/constaints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.srcs/constrs_1/imports/oblig8/constaints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.379 ; gain = 0.000 ; free physical = 2956 ; free virtual = 31991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.379 ; gain = 180.203 ; free physical = 2956 ; free virtual = 31991
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2702.379 ; gain = 0.000 ; free physical = 2943 ; free virtual = 31978

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fd4d2fe4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.164 ; gain = 109.785 ; free physical = 2547 ; free virtual = 31572

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 104672e3a

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31417
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 98a3500c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31417
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1485a76af

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31416
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 167 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mclk_0_IBUF_BUFG_inst to drive 109 load(s) on clock net mclk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 9955b379

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31416
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9955b379

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31416
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9955b379

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31416
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             167  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31416
Ending Logic Optimization Task | Checksum: 11e13606e

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2392 ; free virtual = 31416

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11e13606e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2391 ; free virtual = 31416

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11e13606e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2391 ; free virtual = 31416

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2391 ; free virtual = 31416
Ending Netlist Obfuscation Task | Checksum: 11e13606e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.102 ; gain = 0.000 ; free physical = 2391 ; free virtual = 31416
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.102 ; gain = 281.723 ; free physical = 2391 ; free virtual = 31416
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3024.121 ; gain = 0.000 ; free physical = 2384 ; free virtual = 31411
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tutorial_bd_wrapper_drc_opted.rpt -pb tutorial_bd_wrapper_drc_opted.pb -rpx tutorial_bd_wrapper_drc_opted.rpx
Command: report_drc -file tutorial_bd_wrapper_drc_opted.rpt -pb tutorial_bd_wrapper_drc_opted.pb -rpx tutorial_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2330 ; free virtual = 31356
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 76194ec8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2330 ; free virtual = 31356
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2330 ; free virtual = 31356

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155c134d9

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2354 ; free virtual = 31380

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ff89af83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2366 ; free virtual = 31392

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ff89af83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2366 ; free virtual = 31392
Phase 1 Placer Initialization | Checksum: ff89af83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2366 ; free virtual = 31392

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cb948d69

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2363 ; free virtual = 31389

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 117a25c1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2363 ; free virtual = 31389

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 18 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2336 ; free virtual = 31362

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1b66a90ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2336 ; free virtual = 31362
Phase 2.3 Global Placement Core | Checksum: 159acf5a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2334 ; free virtual = 31360
Phase 2 Global Placement | Checksum: 159acf5a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2334 ; free virtual = 31360

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1834c3994

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2335 ; free virtual = 31361

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21312f7d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2335 ; free virtual = 31361

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ce66dec9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2335 ; free virtual = 31361

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a8277003

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2335 ; free virtual = 31361

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15bbff33a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18dd59229

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a7966d6f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358
Phase 3 Detail Placement | Checksum: 1a7966d6f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26a4f0b2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.937 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 238049063

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2331 ; free virtual = 31357
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2725ef7df

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2331 ; free virtual = 31357
Phase 4.1.1.1 BUFG Insertion | Checksum: 26a4f0b2e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2331 ; free virtual = 31357
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.937. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2331 ; free virtual = 31357
Phase 4.1 Post Commit Optimization | Checksum: 274aab90a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2331 ; free virtual = 31357

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 274aab90a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 274aab90a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358
Phase 4.3 Placer Reporting | Checksum: 274aab90a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20885c994

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358
Ending Placer Task | Checksum: 15e3ff6c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2332 ; free virtual = 31358
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2334 ; free virtual = 31374
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file tutorial_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2331 ; free virtual = 31369
INFO: [runtcl-4] Executing : report_utilization -file tutorial_bd_wrapper_utilization_placed.rpt -pb tutorial_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tutorial_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2341 ; free virtual = 31379
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2304 ; free virtual = 31346
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da448c71 ConstDB: 0 ShapeSum: 83fb6a52 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 88ce4b76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2178 ; free virtual = 31207
Post Restoration Checksum: NetGraph: 258fac0b NumContArr: 633e9f6b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 88ce4b76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3206.469 ; gain = 0.000 ; free physical = 2178 ; free virtual = 31207

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 88ce4b76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3209.055 ; gain = 2.586 ; free physical = 2143 ; free virtual = 31172

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 88ce4b76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3209.055 ; gain = 2.586 ; free physical = 2143 ; free virtual = 31172
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24ffecfe6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2135 ; free virtual = 31164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.099  | TNS=0.000  | WHS=-0.146 | THS=-13.819|

Phase 2 Router Initialization | Checksum: 24ec5d2ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2128 ; free virtual = 31157

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1323
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1323
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24ec5d2ec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2117 ; free virtual = 31146
Phase 3 Initial Routing | Checksum: 1e4796639

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2114 ; free virtual = 31142

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.229  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1654667ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2113 ; free virtual = 31142

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.229  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a4c0e377

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2113 ; free virtual = 31142
Phase 4 Rip-up And Reroute | Checksum: 1a4c0e377

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2113 ; free virtual = 31142

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ac97680c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.243  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ac97680c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ac97680c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143
Phase 5 Delay and Skew Optimization | Checksum: 1ac97680c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dd46b8b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.243  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12a8f728e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143
Phase 6 Post Hold Fix | Checksum: 12a8f728e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.265973 %
  Global Horizontal Routing Utilization  = 0.219828 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117a30ec5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2104 ; free virtual = 31143

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117a30ec5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3232.938 ; gain = 26.469 ; free physical = 2101 ; free virtual = 31140

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d455145a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3264.953 ; gain = 58.484 ; free physical = 2102 ; free virtual = 31141

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.243  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d455145a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3264.953 ; gain = 58.484 ; free physical = 2102 ; free virtual = 31141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3264.953 ; gain = 58.484 ; free physical = 2141 ; free virtual = 31180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.953 ; gain = 58.484 ; free physical = 2141 ; free virtual = 31180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3264.953 ; gain = 0.000 ; free physical = 2129 ; free virtual = 31173
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file tutorial_bd_wrapper_drc_routed.rpt -pb tutorial_bd_wrapper_drc_routed.pb -rpx tutorial_bd_wrapper_drc_routed.rpx
Command: report_drc -file tutorial_bd_wrapper_drc_routed.rpt -pb tutorial_bd_wrapper_drc_routed.pb -rpx tutorial_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tutorial_bd_wrapper_methodology_drc_routed.rpt -pb tutorial_bd_wrapper_methodology_drc_routed.pb -rpx tutorial_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file tutorial_bd_wrapper_methodology_drc_routed.rpt -pb tutorial_bd_wrapper_methodology_drc_routed.pb -rpx tutorial_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig_10_system/oblig_10_system.runs/impl_1/tutorial_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file tutorial_bd_wrapper_power_routed.rpt -pb tutorial_bd_wrapper_power_summary_routed.pb -rpx tutorial_bd_wrapper_power_routed.rpx
Command: report_power -file tutorial_bd_wrapper_power_routed.rpt -pb tutorial_bd_wrapper_power_summary_routed.pb -rpx tutorial_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file tutorial_bd_wrapper_route_status.rpt -pb tutorial_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file tutorial_bd_wrapper_timing_summary_routed.rpt -pb tutorial_bd_wrapper_timing_summary_routed.pb -rpx tutorial_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file tutorial_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tutorial_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tutorial_bd_wrapper_bus_skew_routed.rpt -pb tutorial_bd_wrapper_bus_skew_routed.pb -rpx tutorial_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May  6 20:30:17 2022...
