{"Source Block": ["hdl/library/common/ad_tdd_sync.v@63:73@HdlIdDef", "  // internal registers\n\n  reg             sync = 1'b0;\n  reg             enable_out = 1'b0;\n  reg             enable_synced = 1'b0;\n  reg     [ 2:0]  pulse_counter = 3'h7;\n  reg     [31:0]  sync_counter = 32'h0;\n  reg             sync_pulse = 1'b0;\n  reg             sync_period_eof = 1'b0;\n\n  // the sync module can be bypassed\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_sync.v@62:72", "\n  // internal registers\n\n  reg             sync = 1'b0;\n  reg             enable_out = 1'b0;\n  reg             enable_synced = 1'b0;\n  reg     [ 2:0]  pulse_counter = 3'h7;\n  reg     [31:0]  sync_counter = 32'h0;\n  reg             sync_pulse = 1'b0;\n  reg             sync_period_eof = 1'b0;\n\n"], ["hdl/library/common/ad_tdd_sync.v@65:75", "  reg             sync = 1'b0;\n  reg             enable_out = 1'b0;\n  reg             enable_synced = 1'b0;\n  reg     [ 2:0]  pulse_counter = 3'h7;\n  reg     [31:0]  sync_counter = 32'h0;\n  reg             sync_pulse = 1'b0;\n  reg             sync_period_eof = 1'b0;\n\n  // the sync module can be bypassed\n\n  always @(posedge clk) begin\n"], ["hdl/library/common/ad_tdd_sync.v@66:76", "  reg             enable_out = 1'b0;\n  reg             enable_synced = 1'b0;\n  reg     [ 2:0]  pulse_counter = 3'h7;\n  reg     [31:0]  sync_counter = 32'h0;\n  reg             sync_pulse = 1'b0;\n  reg             sync_period_eof = 1'b0;\n\n  // the sync module can be bypassed\n\n  always @(posedge clk) begin\n    if (rst == 1) begin\n"], ["hdl/library/common/ad_tdd_sync.v@64:74", "\n  reg             sync = 1'b0;\n  reg             enable_out = 1'b0;\n  reg             enable_synced = 1'b0;\n  reg     [ 2:0]  pulse_counter = 3'h7;\n  reg     [31:0]  sync_counter = 32'h0;\n  reg             sync_pulse = 1'b0;\n  reg             sync_period_eof = 1'b0;\n\n  // the sync module can be bypassed\n\n"]], "Diff Content": {"Delete": [[68, "  reg     [ 2:0]  pulse_counter = 3'h7;\n"]], "Add": []}}