
*** Running vivado
    with args -log cfo_correction_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source cfo_correction_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source cfo_correction_wrapper.tcl -notrace
Command: link_design -top cfo_correction_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_angle_0_0/cfo_correction_angle_0_0.dcp' for cell 'cfo_correction_i/angle_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_0_0/cfo_correction_axis_data_fifo_0_0.dcp' for cell 'cfo_correction_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_data_fifo_1_0/cfo_correction_axis_data_fifo_1_0.dcp' for cell 'cfo_correction_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_0_0/cfo_correction_axis_splitter_0_0.dcp' for cell 'cfo_correction_i/axis_splitter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_axis_splitter_1_0/cfo_correction_axis_splitter_1_0.dcp' for cell 'cfo_correction_i/axis_splitter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_complex_mult_0_0/cfo_correction_complex_mult_0_0.dcp' for cell 'cfo_correction_i/complex_mult_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_1/cfo_correction_conj_0_1.dcp' for cell 'cfo_correction_i/conj_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_1_0/cfo_correction_conj_1_0.dcp' for cell 'cfo_correction_i/conj_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm2_0_0/cfo_correction_cp_rm2_0_0.dcp' for cell 'cfo_correction_i/cp_rm2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_cp_rm_0_0/cfo_correction_cp_rm_0_0.dcp' for cell 'cfo_correction_i/cp_rm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_0_0/cfo_correction_delay_0_0.dcp' for cell 'cfo_correction_i/delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_delay_1_0/cfo_correction_delay_1_0.dcp' for cell 'cfo_correction_i/delay_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mux_0_0/cfo_correction_mux_0_0.dcp' for cell 'cfo_correction_i/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_scale_0_0/cfo_correction_scale_0_0.dcp' for cell 'cfo_correction_i/scale_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_sum_0_0/cfo_correction_sum_0_0.dcp' for cell 'cfo_correction_i/sum_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_util_vector_logic_0_0/cfo_correction_util_vector_logic_0_0.dcp' for cell 'cfo_correction_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_conj_0_0/cfo_correction_conj_0_0.dcp' for cell 'cfo_correction_i/Mixer/conj_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_dds_top_0_0/cfo_correction_dds_top_0_0.dcp' for cell 'cfo_correction_i/Mixer/dds_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.gen/sources_1/bd/cfo_correction/ip/cfo_correction_mixer_0_0/cfo_correction_mixer_0_0.dcp' for cell 'cfo_correction_i/Mixer/mixer_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.826 . Memory (MB): peak = 1956.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2121.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 175 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 25 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 150 instances

27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2121.293 ; gain = 454.570
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.215 ; gain = 35.922

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 39482e0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2509.270 ; gain = 352.055

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[10].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/y_plus_x_shift/inst_i_1__21, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[10].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/phase_slice/phase_plus_atan/inst_i_1__20, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[10].eng/data_slice/y_plus_x_shift/inst_i_1__23, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[10].eng/phase_slice/phase_plus_atan/inst_i_1__22, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/data_slice/y_plus_x_shift/inst_i_1__25, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[11].eng/phase_slice/phase_plus_atan/inst_i_1__24, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/data_slice/y_plus_x_shift/inst_i_1__27, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[12].eng/phase_slice/phase_plus_atan/inst_i_1__26, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/data_slice/y_plus_x_shift/inst_i_1__29, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[13].eng/phase_slice/phase_plus_atan/inst_i_1__28, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[15].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/data_slice/y_plus_x_shift/inst_i_1__31, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[15].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[14].eng/phase_slice/phase_plus_atan/inst_i_1__30, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[15].eng/data_slice/y_plus_x_shift/inst_i_1__33, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[15].eng/phase_slice/phase_plus_atan/inst_i_1__32, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/data_slice/y_plus_x_shift/inst_i_1__35, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/phase_slice/phase_plus_atan/inst_i_1__34, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/data_slice/y_plus_x_shift/inst_i_1__37, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[17].eng/phase_slice/phase_plus_atan/inst_i_1__36, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/data_slice/y_plus_x_shift/inst_i_1__39, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[18].eng/phase_slice/phase_plus_atan/inst_i_1__38, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/data_slice/y_plus_x_shift/inst_i_1__3, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[0].eng/phase_slice/phase_plus_atan/inst_i_1__2, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[20].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/data_slice/y_plus_x_shift/inst_i_1__41, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[20].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[19].eng/phase_slice/phase_plus_atan/inst_i_1__40, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[21].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[20].eng/data_slice/y_plus_x_shift/inst_i_1__43, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[21].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[20].eng/phase_slice/phase_plus_atan/inst_i_1__42, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[22].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[21].eng/data_slice/y_plus_x_shift/inst_i_1__45, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[22].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[21].eng/phase_slice/phase_plus_atan/inst_i_1__44, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[23].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[22].eng/data_slice/y_plus_x_shift/inst_i_1__47, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[23].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[22].eng/phase_slice/phase_plus_atan/inst_i_1__46, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[24].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[23].eng/data_slice/y_plus_x_shift/inst_i_1__49, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[24].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[23].eng/phase_slice/phase_plus_atan/inst_i_1__48, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[25].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[24].eng/data_slice/y_plus_x_shift/inst_i_1__51, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[25].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[24].eng/phase_slice/phase_plus_atan/inst_i_1__50, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[26].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[25].eng/data_slice/y_plus_x_shift/inst_i_1__53, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[26].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[25].eng/phase_slice/phase_plus_atan/inst_i_1__52, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[27].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[26].eng/data_slice/y_plus_x_shift/inst_i_1__55, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[27].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[26].eng/phase_slice/phase_plus_atan/inst_i_1__54, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[28].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[27].eng/phase_slice/phase_plus_atan/inst_i_1__56, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[28].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[27].eng/data_slice/y_plus_x_shift/inst_i_1__57, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[29].eng/phase_slice/phase_plus_atan/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[29].eng/phase_slice/add_nsub, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/data_slice/y_plus_x_shift/inst_i_1__5, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[1].eng/phase_slice/phase_plus_atan/inst_i_1__4, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/data_slice/y_plus_x_shift/inst_i_1__7, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[2].eng/phase_slice/phase_plus_atan/inst_i_1__6, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/data_slice/y_plus_x_shift/inst_i_1__9, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/phase_slice/phase_plus_atan/inst_i_1__8, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/data_slice/y_plus_x_shift/inst_i_1__11, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[4].eng/phase_slice/phase_plus_atan/inst_i_1__10, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/data_slice/y_plus_x_shift/inst_i_1__13, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[5].eng/phase_slice/phase_plus_atan/inst_i_1__12, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/data_slice/y_plus_x_shift/inst_i_1__15, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[6].eng/phase_slice/phase_plus_atan/inst_i_1__14, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/data_slice/y_plus_x_shift/inst_i_1__17, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[7].eng/phase_slice/phase_plus_atan/inst_i_1__16, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/y_plus_x_shift/inst_i_1__19, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_i_2 into driver instance cfo_correction_i/angle_0/inst/cordic_inst/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/phase_slice/phase_plus_atan/inst_i_1__18, which resulted in an inversion of 38 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 630 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 77e835a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.488 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 130 cells and removed 258 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14095c840

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.488 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 130 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6136e665

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.488 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 148 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG axis_aclk_IBUF_BUFG_inst to drive 6843 load(s) on clock net axis_aclk_IBUF_inst/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: b08995e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.488 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b08995e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.488 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b08995e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.488 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             130  |             258  |                                              0  |
|  Constant propagation         |               3  |             130  |                                              0  |
|  Sweep                        |               0  |             148  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2830.488 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ac063459

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.488 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 6 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: eb3648d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 3297.113 ; gain = 0.000
Ending Power Optimization Task | Checksum: eb3648d9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3297.113 ; gain = 466.625

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eb3648d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3297.113 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3297.113 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 3f8c1ce8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3297.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3297.113 ; gain = 1175.820
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.runs/impl_1/cfo_correction_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cfo_correction_wrapper_drc_opted.rpt -pb cfo_correction_wrapper_drc_opted.pb -rpx cfo_correction_wrapper_drc_opted.rpx
Command: report_drc -file cfo_correction_wrapper_drc_opted.rpt -pb cfo_correction_wrapper_drc_opted.pb -rpx cfo_correction_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.runs/impl_1/cfo_correction_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 4427.934 ; gain = 1130.820
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2eaeb0af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4427.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 67b3f21c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1414fdcda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1414fdcda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1414fdcda

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: e72ff575

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 163ff214b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 163ff214b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 163ff214b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 163ff214b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 163ff214b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 163ff214b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 163ff214b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 13270b062

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13270b062

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13270b062

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e400d1e3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: fec8e070

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: a017a777

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: a4316d89

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: a4316d89

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1396ffb79

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 12af0a72d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 12af0a72d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12af0a72d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12af0a72d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4427.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19c9ada7e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19c9ada7e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 19c9ada7e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4427.934 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eacb17ad

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4427.934 ; gain = 0.000
Ending Placer Task | Checksum: 1517586b7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.936 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.runs/impl_1/cfo_correction_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cfo_correction_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cfo_correction_wrapper_utilization_placed.rpt -pb cfo_correction_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cfo_correction_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4427.934 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.814 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.runs/impl_1/cfo_correction_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 423de6f5 ConstDB: 0 ShapeSum: 9d8d6c71 RouteDB: 71aa3351
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4427.934 ; gain = 0.000
Post Restoration Checksum: NetGraph: 143ffad1 NumContArr: e9bc376d Constraints: 7629ba37 Timing: 0
Phase 1 Build RT Design | Checksum: 17425ec75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17425ec75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17425ec75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: dfe3fd4c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dfe3fd4c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4427.934 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8896
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8686
  Number of Partially Routed Nets     = 210
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1540826f4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1540826f4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 239065470

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 239065470

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4427.934 ; gain = 0.000
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 215b0d2c8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 899
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 1a2471a69

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 4.3 Additional Iteration for Hold
Phase 4.3 Additional Iteration for Hold | Checksum: 1a2471a69

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1a2471a69

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d75f6835

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d75f6835

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1d75f6835

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d75f6835

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 1d75f6835

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 4427.934 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1d75f6835

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.329937 %
  Global Horizontal Routing Utilization  = 0.263924 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d75f6835

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d75f6835

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d75f6835

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1d75f6835

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4427.934 ; gain = 0.000

Phase 11 Post Router Timing
Phase 11 Post Router Timing | Checksum: 1d75f6835

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 4427.934 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.892 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.runs/impl_1/cfo_correction_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cfo_correction_wrapper_drc_routed.rpt -pb cfo_correction_wrapper_drc_routed.pb -rpx cfo_correction_wrapper_drc_routed.rpx
Command: report_drc -file cfo_correction_wrapper_drc_routed.rpt -pb cfo_correction_wrapper_drc_routed.pb -rpx cfo_correction_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.runs/impl_1/cfo_correction_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file cfo_correction_wrapper_methodology_drc_routed.rpt -pb cfo_correction_wrapper_methodology_drc_routed.pb -rpx cfo_correction_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cfo_correction_wrapper_methodology_drc_routed.rpt -pb cfo_correction_wrapper_methodology_drc_routed.pb -rpx cfo_correction_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Projects/pi-radio/HW/sims/cfo_correction/cfo_correction.runs/impl_1/cfo_correction_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cfo_correction_wrapper_power_routed.rpt -pb cfo_correction_wrapper_power_summary_routed.pb -rpx cfo_correction_wrapper_power_routed.rpx
Command: report_power -file cfo_correction_wrapper_power_routed.rpt -pb cfo_correction_wrapper_power_summary_routed.pb -rpx cfo_correction_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.
157 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file cfo_correction_wrapper_route_status.rpt -pb cfo_correction_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cfo_correction_wrapper_timing_summary_routed.rpt -pb cfo_correction_wrapper_timing_summary_routed.pb -rpx cfo_correction_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cfo_correction_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cfo_correction_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4427.934 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cfo_correction_wrapper_bus_skew_routed.rpt -pb cfo_correction_wrapper_bus_skew_routed.pb -rpx cfo_correction_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <cfo_correction_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <cfo_correction_i/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cfo_correction_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <cfo_correction_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force cfo_correction_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 295 out of 295 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: bypass, axis_aresetn, s_axis_tdata[127:0], s_axis_tuser[7:0], s_axis_tid[7:0], s_axis_tlast, s_axis_tvalid, axis_aclk, m_axis_tdata[127:0], m_axis_tstrb[15:0], m_axis_tlast, and m_axis_tvalid.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 295 out of 295 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: bypass, axis_aresetn, s_axis_tdata[127:0], s_axis_tuser[7:0], s_axis_tid[7:0], s_axis_tlast, s_axis_tvalid, axis_aclk, m_axis_tdata[127:0], m_axis_tstrb[15:0], m_axis_tlast, and m_axis_tvalid.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: cfo_correction_i/scale_0/inst/dsp_macro_0_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Mon Oct 10 21:45:57 2022...
