{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 20:37:03 2019 " "Info: Processing started: Mon Oct 14 20:37:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Control_Unit.v(11) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(11): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow OVERFLOW Control_Unit.v(10) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(10): object \"overflow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "Mux8.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Info: Found entity 1: mux9" {  } { { "Mux9.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "Mux2.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "Mux6.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "Mux7.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Info: Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter Control_Unit.v(41) " "Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(41): object \"counter\" assigned a value but never read" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateOverflow Control_Unit.v(44) " "Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(44): object \"stateOverflow\" assigned a value but never read" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(148) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(148): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(150) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(150): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(151) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(151): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(178) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(178): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(180) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(180): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(181) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(181): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(208) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(208): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(210) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(210): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(211) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(211): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Control_Unit.v(238) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(238): truncated value with size 3 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(240) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(240): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "mux_1\[0\] GND " "Warning (13410): Pin \"mux_1\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_1\[1\] GND " "Warning (13410): Pin \"mux_1\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_2\[0\] GND " "Warning (13410): Pin \"mux_2\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_2\[1\] GND " "Warning (13410): Pin \"mux_2\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_3 GND " "Warning (13410): Pin \"mux_3\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_4 GND " "Warning (13410): Pin \"mux_4\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_6\[0\] GND " "Warning (13410): Pin \"mux_6\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_6\[1\] GND " "Warning (13410): Pin \"mux_6\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_7\[3\] GND " "Warning (13410): Pin \"mux_7\[3\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_8\[0\] GND " "Warning (13410): Pin \"mux_8\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_8\[1\] GND " "Warning (13410): Pin \"mux_8\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_9\[1\] GND " "Warning (13410): Pin \"mux_9\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_9\[2\] GND " "Warning (13410): Pin \"mux_9\[2\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_10\[0\] GND " "Warning (13410): Pin \"mux_10\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_10\[1\] GND " "Warning (13410): Pin \"mux_10\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_10\[2\] GND " "Warning (13410): Pin \"mux_10\[2\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_11\[0\] GND " "Warning (13410): Pin \"mux_11\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_11\[1\] GND " "Warning (13410): Pin \"mux_11\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "shift_control GND " "Warning (13410): Pin \"shift_control\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ss_control GND " "Warning (13410): Pin \"ss_control\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mem_write GND " "Warning (13410): Pin \"mem_write\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mult_div\[0\] GND " "Warning (13410): Pin \"mult_div\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mult_div\[1\] GND " "Warning (13410): Pin \"mult_div\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hi_lo GND " "Warning (13410): Pin \"hi_lo\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPC_CONTROL GND " "Warning (13410): Pin \"EPC_CONTROL\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MDR_CONTROL GND " "Warning (13410): Pin \"MDR_CONTROL\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LOAD_SIZE GND " "Warning (13410): Pin \"LOAD_SIZE\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OUT GND " "Warning (13410): Pin \"ALU_OUT\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "REG_A GND " "Warning (13410): Pin \"REG_A\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "REG_B GND " "Warning (13410): Pin \"REG_B\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "XCH_CONTROL GND " "Warning (13410): Pin \"XCH_CONTROL\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.WAIT " "Info: Register \"state.WAIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~3 " "Info: Register \"next_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~4 " "Info: Register \"next_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~5 " "Info: Register \"next_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~6 " "Info: Register \"next_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~7 " "Info: Register \"next_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state~8 " "Info: Register \"next_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "next_state.WAIT " "Info: Register \"next_state.WAIT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~8 " "Info: Register \"state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~9 " "Info: Register \"state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~10 " "Info: Register \"state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~11 " "Info: Register \"state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg " "Info: Generated suppressed messages file Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "equal " "Warning (15610): No output dependent on input pin \"equal\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "less " "Warning (15610): No output dependent on input pin \"less\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "greater " "Warning (15610): No output dependent on input pin \"greater\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "Warning (15610): No output dependent on input pin \"opcode\[0\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "Warning (15610): No output dependent on input pin \"opcode\[1\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "Warning (15610): No output dependent on input pin \"opcode\[2\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "Warning (15610): No output dependent on input pin \"opcode\[3\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "Warning (15610): No output dependent on input pin \"opcode\[4\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[5\] " "Warning (15610): No output dependent on input pin \"opcode\[5\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[0\] " "Warning (15610): No output dependent on input pin \"funct\[0\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[1\] " "Warning (15610): No output dependent on input pin \"funct\[1\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[2\] " "Warning (15610): No output dependent on input pin \"funct\[2\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[3\] " "Warning (15610): No output dependent on input pin \"funct\[3\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[4\] " "Warning (15610): No output dependent on input pin \"funct\[4\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "funct\[5\] " "Warning (15610): No output dependent on input pin \"funct\[5\]\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "div0 " "Warning (15610): No output dependent on input pin \"div0\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "overflow " "Warning (15610): No output dependent on input pin \"overflow\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "negative " "Warning (15610): No output dependent on input pin \"negative\"" {  } { { "Control_Unit.v" "" { Text "Z:/home/marconi/UFPE/InfraHardw/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 20:37:08 2019 " "Info: Processing ended: Mon Oct 14 20:37:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
