;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 90, 9
	DJN -1, @-20
	SUB -7, <-20
	SPL 0, <402
	SUB 20, @12
	SLT 20, @12
	SPL <127, 106
	SPL <127, 106
	SUB @127, 106
	JMP -7, @-20
	SUB @125, 6
	DJN -801, @-20
	DAT #0, <402
	SLT 20, @12
	SPL @300, 90
	MOV -7, <-20
	JMN -809, @-20
	SUB #0, -40
	SUB #0, -40
	MOV 5, <-20
	SUB @127, 106
	SUB #0, -40
	MOV 205, <-20
	ADD 30, 9
	SPL <161, 103
	SUB @-127, 100
	SPL 0, <402
	SUB @127, 106
	SUB @-127, 100
	CMP @-127, 100
	ADD 250, 60
	SUB @-127, 100
	SLT 30, 9
	SLT 20, @12
	CMP -652, @200
	SUB @127, 106
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	SUB #72, @200
	MOV -7, <-20
	SUB @125, 6
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
