###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       642339   # Number of WRITE/WRITEP commands
num_reads_done                 =       974212   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       804486   # Number of read row buffer hits
num_read_cmds                  =       974204   # Number of READ/READP commands
num_writes_done                =       642359   # Number of read requests issued
num_write_row_hits             =       517836   # Number of write row buffer hits
num_act_cmds                   =       296366   # Number of ACT commands
num_pre_cmds                   =       296345   # Number of PRE commands
num_ondemand_pres              =       269683   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9594599   # Cyles of rank active rank.0
rank_active_cycles.1           =      9440599   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       405401   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       559401   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1544355   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17420   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4886   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6045   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9582   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6235   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1039   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1055   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          786   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          916   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24254   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          444   # Write cmd latency (cycles)
write_latency[20-39]           =         3707   # Write cmd latency (cycles)
write_latency[40-59]           =         5004   # Write cmd latency (cycles)
write_latency[60-79]           =         8536   # Write cmd latency (cycles)
write_latency[80-99]           =        11690   # Write cmd latency (cycles)
write_latency[100-119]         =        14928   # Write cmd latency (cycles)
write_latency[120-139]         =        19371   # Write cmd latency (cycles)
write_latency[140-159]         =        23719   # Write cmd latency (cycles)
write_latency[160-179]         =        27476   # Write cmd latency (cycles)
write_latency[180-199]         =        30328   # Write cmd latency (cycles)
write_latency[200-]            =       497136   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       238425   # Read request latency (cycles)
read_latency[40-59]            =        98488   # Read request latency (cycles)
read_latency[60-79]            =        86361   # Read request latency (cycles)
read_latency[80-99]            =        46659   # Read request latency (cycles)
read_latency[100-119]          =        37574   # Read request latency (cycles)
read_latency[120-139]          =        32344   # Read request latency (cycles)
read_latency[140-159]          =        27310   # Read request latency (cycles)
read_latency[160-179]          =        23804   # Read request latency (cycles)
read_latency[180-199]          =        21711   # Read request latency (cycles)
read_latency[200-]             =       361526   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.20656e+09   # Write energy
read_energy                    =  3.92799e+09   # Read energy
act_energy                     =  8.10857e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.94592e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.68512e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98703e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89093e+09   # Active standby energy rank.1
average_read_latency           =      253.843   # Average read request latency (cycles)
average_interarrival           =       6.1859   # Average request interarrival latency (cycles)
total_energy                   =  2.09911e+10   # Total energy (pJ)
average_power                  =      2099.11   # Average power (mW)
average_bandwidth              =      13.7947   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       627555   # Number of WRITE/WRITEP commands
num_reads_done                 =       956206   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       824246   # Number of read row buffer hits
num_read_cmds                  =       956210   # Number of READ/READP commands
num_writes_done                =       627581   # Number of read requests issued
num_write_row_hits             =       538050   # Number of write row buffer hits
num_act_cmds                   =       222999   # Number of ACT commands
num_pre_cmds                   =       222971   # Number of PRE commands
num_ondemand_pres              =       197504   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9536895   # Cyles of rank active rank.0
rank_active_cycles.1           =      9501155   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       463105   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       498845   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1509637   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19358   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4925   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6196   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9702   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5959   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1018   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1062   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          880   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24256   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          428   # Write cmd latency (cycles)
write_latency[20-39]           =         4399   # Write cmd latency (cycles)
write_latency[40-59]           =         5768   # Write cmd latency (cycles)
write_latency[60-79]           =         9912   # Write cmd latency (cycles)
write_latency[80-99]           =        14208   # Write cmd latency (cycles)
write_latency[100-119]         =        18002   # Write cmd latency (cycles)
write_latency[120-139]         =        22697   # Write cmd latency (cycles)
write_latency[140-159]         =        25409   # Write cmd latency (cycles)
write_latency[160-179]         =        28650   # Write cmd latency (cycles)
write_latency[180-199]         =        30752   # Write cmd latency (cycles)
write_latency[200-]            =       467330   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       281313   # Read request latency (cycles)
read_latency[40-59]            =       113041   # Read request latency (cycles)
read_latency[60-79]            =        93038   # Read request latency (cycles)
read_latency[80-99]            =        49745   # Read request latency (cycles)
read_latency[100-119]          =        39241   # Read request latency (cycles)
read_latency[120-139]          =        32661   # Read request latency (cycles)
read_latency[140-159]          =        26072   # Read request latency (cycles)
read_latency[160-179]          =        22076   # Read request latency (cycles)
read_latency[180-199]          =        19623   # Read request latency (cycles)
read_latency[200-]             =       279394   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.13275e+09   # Write energy
read_energy                    =  3.85544e+09   # Read energy
act_energy                     =  6.10125e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.2229e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.39446e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95102e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92872e+09   # Active standby energy rank.1
average_read_latency           =      207.545   # Average read request latency (cycles)
average_interarrival           =      6.31391   # Average request interarrival latency (cycles)
total_energy                   =  2.06444e+10   # Total energy (pJ)
average_power                  =      2064.44   # Average power (mW)
average_bandwidth              =       13.515   # Average bandwidth
