Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: principal.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "principal.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "principal"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : principal
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/principal is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/principal.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/principal.vhd".
WARNING:HDLParsers:3607 - Unit work/principal/a_principal is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/principal.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/principal.vhd".
WARNING:HDLParsers:3607 - Unit work/AND_2 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/AND2.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/AND2.vhd".
WARNING:HDLParsers:3607 - Unit work/AND_2/a_AND_2 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/AND2.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/AND2.vhd".
WARNING:HDLParsers:3607 - Unit work/automata is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/automata.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/automata.vhd".
WARNING:HDLParsers:3607 - Unit work/automata/a_automata is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/automata.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/automata.vhd".
WARNING:HDLParsers:3607 - Unit work/comparador is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/comparador.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/comparador.vhd".
WARNING:HDLParsers:3607 - Unit work/comparador/a_comparador is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/comparador.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/comparador.vhd".
WARNING:HDLParsers:3607 - Unit work/gen_reloj is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/gen_reloj.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/gen_reloj.vhd".
WARNING:HDLParsers:3607 - Unit work/gen_reloj/a_gen_reloj is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/gen_reloj.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/gen_reloj.vhd".
WARNING:HDLParsers:3607 - Unit work/registro is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/registro.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/registro.vhd".
WARNING:HDLParsers:3607 - Unit work/registro/a_registro is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/registro.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/registro.vhd".
WARNING:HDLParsers:3607 - Unit work/reg_desp is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/reg_desp.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp.vhd".
WARNING:HDLParsers:3607 - Unit work/reg_desp/a_reg_desp is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/reg_desp.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp.vhd".
WARNING:HDLParsers:3607 - Unit work/reg_desp40 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/reg_desp40.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp40.vhd".
WARNING:HDLParsers:3607 - Unit work/reg_desp40/a_reg_desp40 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/reg_desp40.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp40.vhd".
WARNING:HDLParsers:3607 - Unit work/sumador40 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/sumador40.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/sumador40.vhd".
WARNING:HDLParsers:3607 - Unit work/sumador40/a_sumador40 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/sumador40.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/sumador40.vhd".
WARNING:HDLParsers:3607 - Unit work/visualizacion is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/visualizacion.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/visualizacion.vhd".
WARNING:HDLParsers:3607 - Unit work/visualizacion/a_visualizacion is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/visualizacion.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/visualizacion.vhd".
WARNING:HDLParsers:3607 - Unit work/decod7s is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/decod7s.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/decod7s.vhd".
WARNING:HDLParsers:3607 - Unit work/decod7s/a_decod7s is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/decod7s.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/decod7s.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX8x8 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/MUX4x4.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/MUX4x4.vhd".
WARNING:HDLParsers:3607 - Unit work/MUX8x8/a_MUX8x8 is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/MUX4x4.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/MUX4x4.vhd".
WARNING:HDLParsers:3607 - Unit work/refresco is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/refresco.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/refresco.vhd".
WARNING:HDLParsers:3607 - Unit work/refresco/a_refresco is now defined in a different file.  It was defined in "C:/Users/alumno/Desktop/CELT_Mejora2/CELT_Mejora2/refresco.vhd", and is now defined in "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/refresco.vhd".
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/decod7s.vhd" in Library work.
Architecture a_decod7s of Entity decod7s is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/MUX4x4.vhd" in Library work.
Entity <mux8x8> compiled.
Entity <mux8x8> (Architecture <a_mux8x8>) compiled.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/refresco.vhd" in Library work.
Architecture a_refresco of Entity refresco is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/gen_reloj.vhd" in Library work.
Architecture a_gen_reloj of Entity gen_reloj is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp40.vhd" in Library work.
Architecture a_reg_desp40 of Entity reg_desp40 is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/sumador40.vhd" in Library work.
Architecture a_sumador40 of Entity sumador40 is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/comparador.vhd" in Library work.
Architecture a_comparador of Entity comparador is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/AND2.vhd" in Library work.
Architecture a_and_2 of Entity and_2 is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/automata.vhd" in Library work.
Architecture a_automata of Entity automata is up to date.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp.vhd" in Library work.
Entity <reg_desp> compiled.
Entity <reg_desp> (Architecture <a_reg_desp>) compiled.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/registro.vhd" in Library work.
Entity <registro> compiled.
Entity <registro> (Architecture <a_registro>) compiled.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/visualizacion.vhd" in Library work.
Entity <visualizacion> compiled.
Entity <visualizacion> (Architecture <a_visualizacion>) compiled.
Compiling vhdl file "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/principal.vhd" in Library work.
Entity <principal> compiled.
Entity <principal> (Architecture <a_principal>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <principal> in library <work> (architecture <a_principal>).

Analyzing hierarchy for entity <gen_reloj> in library <work> (architecture <a_gen_reloj>).

Analyzing hierarchy for entity <reg_desp40> in library <work> (architecture <a_reg_desp40>).

Analyzing hierarchy for entity <sumador40> in library <work> (architecture <a_sumador40>).

Analyzing hierarchy for entity <comparador> in library <work> (architecture <a_comparador>).

Analyzing hierarchy for entity <AND_2> in library <work> (architecture <a_and_2>).

Analyzing hierarchy for entity <automata> in library <work> (architecture <a_automata>).

Analyzing hierarchy for entity <reg_desp> in library <work> (architecture <a_reg_desp>).

Analyzing hierarchy for entity <registro> in library <work> (architecture <a_registro>).

Analyzing hierarchy for entity <visualizacion> in library <work> (architecture <a_visualizacion>).

Analyzing hierarchy for entity <decod7s> in library <work> (architecture <a_decod7s>).

Analyzing hierarchy for entity <MUX8x8> in library <work> (architecture <a_mux8x8>).

Analyzing hierarchy for entity <refresco> in library <work> (architecture <a_refresco>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <principal> in library <work> (Architecture <a_principal>).
Entity <principal> analyzed. Unit <principal> generated.

Analyzing Entity <gen_reloj> in library <work> (Architecture <a_gen_reloj>).
Entity <gen_reloj> analyzed. Unit <gen_reloj> generated.

Analyzing Entity <reg_desp40> in library <work> (Architecture <a_reg_desp40>).
Entity <reg_desp40> analyzed. Unit <reg_desp40> generated.

Analyzing Entity <sumador40> in library <work> (Architecture <a_sumador40>).
Entity <sumador40> analyzed. Unit <sumador40> generated.

Analyzing Entity <comparador> in library <work> (Architecture <a_comparador>).
Entity <comparador> analyzed. Unit <comparador> generated.

Analyzing Entity <AND_2> in library <work> (Architecture <a_and_2>).
Entity <AND_2> analyzed. Unit <AND_2> generated.

Analyzing Entity <automata> in library <work> (Architecture <a_automata>).
Entity <automata> analyzed. Unit <automata> generated.

Analyzing Entity <reg_desp> in library <work> (Architecture <a_reg_desp>).
Entity <reg_desp> analyzed. Unit <reg_desp> generated.

Analyzing Entity <registro> in library <work> (Architecture <a_registro>).
Entity <registro> analyzed. Unit <registro> generated.

Analyzing Entity <visualizacion> in library <work> (Architecture <a_visualizacion>).
WARNING:Xst:1541 - "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/visualizacion.vhd" line 54: Different binding for component: <decod7s>. Port <S> does not match.
Entity <visualizacion> analyzed. Unit <visualizacion> generated.

Analyzing Entity <decod7s> in library <work> (Architecture <a_decod7s>).
Entity <decod7s> analyzed. Unit <decod7s> generated.

Analyzing Entity <MUX8x8> in library <work> (Architecture <a_mux8x8>).
Entity <MUX8x8> analyzed. Unit <MUX8x8> generated.

Analyzing Entity <refresco> in library <work> (Architecture <a_refresco>).
Entity <refresco> analyzed. Unit <refresco> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <gen_reloj>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/gen_reloj.vhd".
    Found 32-bit up counter for signal <cont_M>.
    Found 33-bit comparator greatequal for signal <cont_M$cmp_ge0000> created at line 26.
    Found 1-bit register for signal <S_M>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <gen_reloj> synthesized.


Synthesizing Unit <reg_desp40>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp40.vhd".
    Found 40-bit register for signal <QS>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <reg_desp40> synthesized.


Synthesizing Unit <sumador40>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/sumador40.vhd".
    Found 6-bit adder for signal <SAL>.
    Found 6-bit adder for signal <SAL$addsub0000> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0001> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0002> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0003> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0004> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0005> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0006> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0007> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0008> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0009> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0010> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0011> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0012> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0013> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0014> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0015> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0016> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0017> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0018> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0019> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0020> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0021> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0022> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0023> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0024> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0025> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0026> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0027> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0028> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0029> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0030> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0031> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0032> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0033> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0034> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0035> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0036> created at line 97.
    Found 6-bit adder for signal <SAL$addsub0037> created at line 97.
    Summary:
	inferred  39 Adder/Subtractor(s).
Unit <sumador40> synthesized.


Synthesizing Unit <comparador>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/comparador.vhd".
    Found 6-bit comparator greater for signal <PGTQ$cmp_gt0000> created at line 15.
    Found 6-bit comparator lessequal for signal <PLEQ$cmp_le0000> created at line 16.
    Summary:
	inferred   2 Comparator(s).
Unit <comparador> synthesized.


Synthesizing Unit <AND_2>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/AND2.vhd".
Unit <AND_2> synthesized.


Synthesizing Unit <automata>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/automata.vhd".
    Found finite state machine <FSM_0> for signal <ST>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | esp_sync                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <add0000$add0000> created at line 39.
    Found 8-bit register for signal <cont>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <automata> synthesized.


Synthesizing Unit <reg_desp>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/reg_desp.vhd".
    Found 28-bit register for signal <QS>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <reg_desp> synthesized.


Synthesizing Unit <registro>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/registro.vhd".
    Found 28-bit register for signal <s1>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <registro> synthesized.


Synthesizing Unit <decod7s>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/decod7s.vhd".
    Found 16x7-bit ROM for signal <S>.
    Summary:
	inferred   1 ROM(s).
Unit <decod7s> synthesized.


Synthesizing Unit <MUX8x8>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/MUX4x4.vhd".
    Found 4-bit 8-to-1 multiplexer for signal <Y>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <MUX8x8> synthesized.


Synthesizing Unit <refresco>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/refresco.vhd".
WARNING:Xst:1780 - Signal <CLK_V> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x4-bit ROM for signal <AN>.
    Found 32-bit up counter for signal <cont_V>.
    Found 1-bit register for signal <S_V>.
    Found 2-bit up counter for signal <SS>.
    Found 33-bit comparator greatequal for signal <SS$cmp_ge0000> created at line 28.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <refresco> synthesized.


Synthesizing Unit <visualizacion>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/visualizacion.vhd".
Unit <visualizacion> synthesized.


Synthesizing Unit <principal>.
    Related source file is "E:/CELT funciona todo/CELT_Mejora2/CELT_Mejora2/principal.vhd".
WARNING:Xst:646 - Signal <PGTQ2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <principal> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 40
 6-bit adder                                           : 39
 8-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 71
 1-bit register                                        : 69
 28-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 6
 33-bit comparator greatequal                          : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U7/ST/FSM> on signal <ST[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 esp_sync | 000
 avan_zm  | 001
 muestreo | 011
 dato0    | 010
 dato1    | 110
 datosync | 111
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 21
 6-bit adder                                           : 1
 6-bit adder carry in                                  : 19
 8-bit adder                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 105
 Flip-Flops                                            : 105
# Comparators                                          : 6
 33-bit comparator greatequal                          : 2
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <principal> ...

Optimizing unit <reg_desp40> ...

Optimizing unit <sumador40> ...

Optimizing unit <automata> ...

Optimizing unit <reg_desp> ...

Optimizing unit <registro> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block principal, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 174
 Flip-Flops                                            : 174

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : principal.ngr
Top Level Output File Name         : principal
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 557
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 68
#      LUT2                        : 27
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 42
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 157
#      LUT4_D                      : 37
#      LUT4_L                      : 21
#      MUXCY                       : 88
#      MUXF5                       : 25
#      MUXF6                       : 3
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 174
#      FD                          : 45
#      FDE                         : 59
#      FDR                         : 65
#      FDS                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      220  out of    960    22%  
 Number of Slice Flip Flops:            174  out of   1920     9%  
 Number of 4 input LUTs:                375  out of   1920    19%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 67    |
U1/S_M1                            | BUFG                   | 107   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 16.964ns (Maximum Frequency: 58.947MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 7.348ns
   Maximum combinational path delay: 8.341ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.837ns (frequency: 206.757MHz)
  Total number of paths / destination ports: 3003 / 134
-------------------------------------------------------------------------
Delay:               4.837ns (Levels of Logic = 15)
  Source:            U1/cont_M_3 (FF)
  Destination:       U1/cont_M_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U1/cont_M_3 to U1/cont_M_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  U1/cont_M_3 (U1/cont_M_3)
     LUT1:I0->O            1   0.612   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<0>_rt (U1/Mcompar_cont_M_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<0> (U1/Mcompar_cont_M_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<1> (U1/Mcompar_cont_M_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<2> (U1/Mcompar_cont_M_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<3> (U1/Mcompar_cont_M_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<4> (U1/Mcompar_cont_M_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<5> (U1/Mcompar_cont_M_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<6> (U1/Mcompar_cont_M_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<7> (U1/Mcompar_cont_M_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<8> (U1/Mcompar_cont_M_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<9> (U1/Mcompar_cont_M_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<10> (U1/Mcompar_cont_M_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<11> (U1/Mcompar_cont_M_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  U1/Mcompar_cont_M_cmp_ge0000_cy<12> (U1/Mcompar_cont_M_cmp_ge0000_cy<12>)
     MUXCY:CI->O          33   0.289   1.073  U1/Mcompar_cont_M_cmp_ge0000_cy<13> (U1/cont_M_cmp_ge0000)
     FDR:R                     0.795          U1/cont_M_0
    ----------------------------------------
    Total                      4.837ns (3.232ns logic, 1.605ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/S_M1'
  Clock period: 16.964ns (frequency: 58.947MHz)
  Total number of paths / destination ports: 1105801 / 168
-------------------------------------------------------------------------
Delay:               16.964ns (Levels of Logic = 16)
  Source:            U2/QS_39 (FF)
  Destination:       U7/ST_FSM_FFd3 (FF)
  Source Clock:      U1/S_M1 rising
  Destination Clock: U1/S_M1 rising

  Data Path: U2/QS_39 to U7/ST_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.514   0.721  U2/QS_39 (U2/QS_39)
     LUT3_D:I0->O          3   0.612   0.454  U3/Madd_SAL_addsub0002_Madd_lut<0>1 (U3/Madd_SAL_addsub0002_Madd_lut<0>)
     LUT4:I3->O           14   0.612   0.853  U3/Madd_SAL_addsub0008_Madd_lut<0>1 (U3/Madd_SAL_addsub0008_Madd_lut<0>)
     LUT4:I3->O            1   0.612   0.387  U3/Madd_SAL_addsub0010_Madd_xor<1>11_SW5 (N196)
     LUT4_L:I2->LO         1   0.612   0.103  U3/Madd_SAL_addsub0014_Madd_xor<1>11 (U3/Madd_SAL_addsub0016_Madd_lut<1>)
     LUT4:I3->O           10   0.612   0.753  U3/Madd_SAL_addsub0016_Madd_cy<1>11 (U3/Madd_SAL_addsub0016_Madd_cy<1>)
     LUT4:I3->O            1   0.612   0.360  U3/Madd_SAL_addsub0016_Madd_xor<3>11_SW1 (N144)
     LUT4:I3->O            5   0.612   0.541  U3/Madd_SAL_addsub0016_Madd_xor<3>11 (U3/Madd_SAL_addsub0018_Madd_lut<3>)
     LUT4_D:I3->O          5   0.612   0.607  U3/Madd_SAL_addsub0022_Madd_xor<3>11 (U3/Madd_SAL_addsub0024_Madd_lut<3>)
     LUT4:I1->O            6   0.612   0.572  U3/Madd_SAL_addsub0028_Madd_xor<3>11 (U3/Madd_SAL_addsub0030_Madd_lut<3>)
     LUT4:I3->O            1   0.612   0.000  U3/Madd_SAL_addsub0028_Madd_xor<4>11_SW0_F (N267)
     MUXF5:I0->O           2   0.278   0.410  U3/Madd_SAL_addsub0028_Madd_xor<4>11_SW0 (N181)
     LUT3:I2->O            2   0.612   0.532  U3/Madd_SAL_addsub0032_Madd_xor<4>11 (U3/Madd_SAL_addsub0034_Madd_lut<4>)
     LUT4:I0->O            1   0.612   0.000  U3/Madd_SAL_Madd_xor<5>11_F (N291)
     MUXF5:I0->O           2   0.278   0.383  U3/Madd_SAL_Madd_xor<5>11 (NQ1<5>)
     LUT4:I3->O            2   0.612   0.383  U6/S_and0000 (NQ2)
     LUT4:I3->O            1   0.612   0.000  U7/ST_FSM_FFd3-In (U7/ST_FSM_FFd3-In)
     FD:D                      0.268          U7/ST_FSM_FFd3
    ----------------------------------------
    Total                     16.964ns (9.906ns logic, 7.058ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/S_M1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            SIN (PAD)
  Destination:       U2/QS_0 (FF)
  Destination Clock: U1/S_M1 rising

  Data Path: SIN to U2/QS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  SIN_IBUF (SIN_IBUF)
     FD:D                      0.268          U2/QS_0
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              7.348ns (Levels of Logic = 4)
  Source:            U10/U3/SS_0 (FF)
  Destination:       SEG7<6> (PAD)
  Source Clock:      CLK rising

  Data Path: U10/U3/SS_0 to SEG7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.514   0.850  U10/U3/SS_0 (U10/U3/SS_0)
     MUXF5:S->O            1   0.641   0.000  U10/U2/Mmux_Y_3_f5 (U10/U2/Mmux_Y_3_f5)
     MUXF6:I1->O           7   0.451   0.754  U10/U2/Mmux_Y_2_f6 (U10/N_Y<0>)
     LUT4:I0->O            1   0.612   0.357  U10/U1/Mrom_S21 (SEG7_2_OBUF)
     OBUF:I->O                 3.169          SEG7_2_OBUF (SEG7<2>)
    ----------------------------------------
    Total                      7.348ns (5.387ns logic, 1.961ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/S_M1'
  Total number of paths / destination ports: 196 / 7
-------------------------------------------------------------------------
Offset:              7.173ns (Levels of Logic = 5)
  Source:            U9/s1_14 (FF)
  Destination:       SEG7<6> (PAD)
  Source Clock:      U1/S_M1 rising

  Data Path: U9/s1_14 to SEG7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.426  U9/s1_14 (U9/s1_14)
     LUT3:I1->O            1   0.612   0.000  U10/U2/Mmux_Y_6 (U10/U2/Mmux_Y_6)
     MUXF5:I0->O           1   0.278   0.000  U10/U2/Mmux_Y_4_f5 (U10/U2/Mmux_Y_4_f5)
     MUXF6:I0->O           7   0.451   0.754  U10/U2/Mmux_Y_2_f6 (U10/N_Y<0>)
     LUT4:I0->O            1   0.612   0.357  U10/U1/Mrom_S21 (SEG7_2_OBUF)
     OBUF:I->O                 3.169          SEG7_2_OBUF (SEG7<2>)
    ----------------------------------------
    Total                      7.173ns (5.636ns logic, 1.537ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 98 / 7
-------------------------------------------------------------------------
Delay:               8.341ns (Levels of Logic = 6)
  Source:            PULSADOR (PAD)
  Destination:       SEG7<6> (PAD)

  Data Path: PULSADOR to SEG7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   1.002  PULSADOR_IBUF (PULSADOR_IBUF)
     LUT3:I0->O            1   0.612   0.000  U10/U2/Mmux_Y_4 (U10/U2/Mmux_Y_4)
     MUXF5:I1->O           1   0.278   0.000  U10/U2/Mmux_Y_3_f5 (U10/U2/Mmux_Y_3_f5)
     MUXF6:I1->O           7   0.451   0.754  U10/U2/Mmux_Y_2_f6 (U10/N_Y<0>)
     LUT4:I0->O            1   0.612   0.357  U10/U1/Mrom_S21 (SEG7_2_OBUF)
     OBUF:I->O                 3.169          SEG7_2_OBUF (SEG7<2>)
    ----------------------------------------
    Total                      8.341ns (6.228ns logic, 2.113ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 

Total memory usage is 313756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    0 (   0 filtered)

