{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1581648480850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1581648480851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 10:48:00 2020 " "Processing started: Fri Feb 14 10:48:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1581648480851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1581648480851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECTNew -c ECTNew " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECTNew -c ECTNew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1581648480851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1581648481365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ectnew.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ectnew.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECTNew " "Found entity 1: ECTNew" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modules/dds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "Modules/DDS.bdf" "" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/switchctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/switchctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchCtrl " "Found entity 1: SwitchCtrl" {  } { { "Modules/SwitchCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/digitaldemodulation.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/digitaldemodulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalDemodulation " "Found entity 1: DigitalDemodulation" {  } { { "Modules/DigitalDemodulation.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "samplingctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file samplingctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SamplingCtrl " "Found entity 1: SamplingCtrl" {  } { { "SamplingCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SamplingCtrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sysinit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sysinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysInit " "Found entity 1: SysInit" {  } { { "Modules/sysInit.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/sysInit.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/testdds.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/testdds.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestDDS " "Found entity 1: TestDDS" {  } { { "Modules/TestDDS.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/TestDDS.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ddsref.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ddsref.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDSRef " "Found entity 1: DDSRef" {  } { { "Modules/DDSRef.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDSRef.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/holdzeroctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/holdzeroctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 HoldZeroCtrl " "Found entity 1: HoldZeroCtrl" {  } { { "Modules/HoldZeroCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/HoldZeroCtrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sysindicators.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sysindicators.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysIndicators " "Found entity 1: SysIndicators" {  } { { "Modules/SysIndicators.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SysIndicators.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/masterstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/masterstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterStateMachine " "Found entity 1: MasterStateMachine" {  } { { "Modules/MasterStateMachine.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/MasterStateMachine.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/demodctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/demodctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DemodCtrl " "Found entity 1: DemodCtrl" {  } { { "Modules/DemodCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DemodCtrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/holdzero.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/holdzero.v" { { "Info" "ISGN_ENTITY_NAME" "1 HoldZero " "Found entity 1: HoldZero" {  } { { "Modules/HoldZero.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/HoldZero.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ddsctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ddsctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDSCtrl " "Found entity 1: DDSCtrl" {  } { { "Modules/DDSCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDSCtrl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "USBCtrl.v(85) " "Verilog HDL warning at USBCtrl.v(85): extended using \"x\" or \"z\"" {  } { { "Modules/USBCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1581648481523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/usbctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/usbctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBCtrl " "Found entity 1: USBCtrl" {  } { { "Modules/USBCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481524 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PGA.v(92) " "Verilog HDL syntax warning at PGA.v(92): extra block comment delimiter characters /* within block comment" {  } { { "Modules/PGA.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/PGA.v" 92 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1581648481526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pga.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PGACtrl " "Found entity 1: PGACtrl" {  } { { "Modules/PGA.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/PGA.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SwitchArray.v(72) " "Verilog HDL information at SwitchArray.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "SwitchArray.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchArray.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1581648481529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switcharray.v 1 1 " "Found 1 design units, including 1 entities, in source file switcharray.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchArray " "Found entity 1: SwitchArray" {  } { { "SwitchArray.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchArray.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips.v 1 1 " "Found 1 design units, including 1 entities, in source file ips.v" { { "Info" "ISGN_ENTITY_NAME" "1 IPs " "Found entity 1: IPs" {  } { { "IPs.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/multadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/multadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultAdd " "Found entity 1: MultAdd" {  } { { "IPs/MultAdd.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/MultAdd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/altsqrt0.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/altsqrt0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTSQRT0 " "Found entity 1: ALTSQRT0" {  } { { "IPs/ALTSQRT0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ALTSQRT0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco_st.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_st " "Found entity 1: NCO_st" {  } { { "IPs/NCO_st.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "IPs/NCO.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/lpm_add_sub0.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/lpm_add_sub0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "Modules/lpm_add_sub0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/lpm_add_sub0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/altmult_accum0.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/altmult_accum0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altmult_accum0 " "Found entity 1: Altmult_accum0" {  } { { "IPs/Altmult_accum0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "almult_add0.v 1 1 " "Found 1 design units, including 1 entities, in source file almult_add0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Almult_Add0 " "Found entity 1: Almult_Add0" {  } { { "Almult_Add0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Almult_Add0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/altsqrt0.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/altsqrt0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsqrt0 " "Found entity 1: altsqrt0" {  } { { "Modules/altsqrt0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/altsqrt0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/lpm_add_sub1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/lpm_add_sub1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "Modules/lpm_add_sub1.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/lpm_add_sub1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/lpm_mux0.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MUX0 " "Found entity 1: LPM_MUX0" {  } { { "IPs/LPM_MUX0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/LPM_MUX0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MUX1 " "Found entity 1: LPM_MUX1" {  } { { "IPs/LPM_MUX1.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/LPM_MUX1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/lpf_mux64.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/lpf_mux64.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF_MUX64 " "Found entity 1: LPF_MUX64" {  } { { "IPs/LPF_MUX64.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/LPF_MUX64.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/switchrom.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/switchrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchROM " "Found entity 1: SwitchROM" {  } { { "IPs/SwitchROM.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/SwitchROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "measchannel.v 1 1 " "Found 1 design units, including 1 entities, in source file measchannel.v" { { "Info" "ISGN_ENTITY_NAME" "1 MeasChannel " "Found entity 1: MeasChannel" {  } { { "MeasChannel.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/MeasChannel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/lpm_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/lpm_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MUX2 " "Found entity 1: LPM_MUX2" {  } { { "IPs/LPM_MUX2.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/LPM_MUX2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/fifouart.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/fifouart.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFOUART " "Found entity 1: FIFOUART" {  } { { "IPs/FIFOUART.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/FIFOUART.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/altpll0.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "IPs/altpll0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/usbfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/usbfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBFIFO " "Found entity 1: USBFIFO" {  } { { "IPs/USBFIFO.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/USBFIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchrom12es.v 1 1 " "Found 1 design units, including 1 entities, in source file switchrom12es.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchROM12eS " "Found entity 1: SwitchROM12eS" {  } { { "SwitchROM12eS.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eS.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchrom12esemi.v 1 1 " "Found 1 design units, including 1 entities, in source file switchrom12esemi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchROM12eSemi " "Found entity 1: SwitchROM12eSemi" {  } { { "SwitchROM12eSemi.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eSemi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchrom8etwin.v 1 1 " "Found 1 design units, including 1 entities, in source file switchrom8etwin.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchROM8eTwin " "Found entity 1: SwitchROM8eTwin" {  } { { "SwitchROM8eTwin.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM8eTwin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchrom12etwin.v 1 1 " "Found 1 design units, including 1 entities, in source file switchrom12etwin.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchROM12eTwin " "Found entity 1: SwitchROM12eTwin" {  } { { "SwitchROM12eTwin.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eTwin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchmux.v 1 1 " "Found 1 design units, including 1 entities, in source file switchmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchMux " "Found entity 1: SwitchMux" {  } { { "SwitchMux.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchMux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/ip_lpm_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/ip_lpm_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_lpm_divide " "Found entity 1: ip_lpm_divide" {  } { { "IPs/ip_lpm_divide.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_lpm_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/ip_convert.v 12 12 " "Found 12 design units, including 12 entities, in source file ips/ip_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_convert_altbarrel_shift_kuf " "Found entity 1: ip_convert_altbarrel_shift_kuf" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "2 ip_convert_altpriority_encoder_3e8 " "Found entity 2: ip_convert_altpriority_encoder_3e8" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "3 ip_convert_altpriority_encoder_6e8 " "Found entity 3: ip_convert_altpriority_encoder_6e8" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "4 ip_convert_altpriority_encoder_be8 " "Found entity 4: ip_convert_altpriority_encoder_be8" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "5 ip_convert_altpriority_encoder_rf8 " "Found entity 5: ip_convert_altpriority_encoder_rf8" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "6 ip_convert_altpriority_encoder_3v7 " "Found entity 6: ip_convert_altpriority_encoder_3v7" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "7 ip_convert_altpriority_encoder_6v7 " "Found entity 7: ip_convert_altpriority_encoder_6v7" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "8 ip_convert_altpriority_encoder_bv7 " "Found entity 8: ip_convert_altpriority_encoder_bv7" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "9 ip_convert_altpriority_encoder_r08 " "Found entity 9: ip_convert_altpriority_encoder_r08" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "10 ip_convert_altpriority_encoder_qb6 " "Found entity 10: ip_convert_altpriority_encoder_qb6" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "11 ip_convert_altfp_convert_q2o " "Found entity 11: ip_convert_altfp_convert_q2o" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""} { "Info" "ISGN_ENTITY_NAME" "12 ip_convert " "Found entity 12: ip_convert" {  } { { "IPs/ip_convert.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/ip_atan.v 19 19 " "Found 19 design units, including 19 entities, in source file ips/ip_atan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_atan_altfp_atan_pos52_kl8 " "Found entity 1: ip_atan_altfp_atan_pos52_kl8" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "2 ip_atan_altfp_atan_pos52_ql8 " "Found entity 2: ip_atan_altfp_atan_pos52_ql8" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "3 ip_atan_altfp_atan_pos52_7n8 " "Found entity 3: ip_atan_altfp_atan_pos52_7n8" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "4 ip_atan_altfp_atan_pos52_dn8 " "Found entity 4: ip_atan_altfp_atan_pos52_dn8" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "5 ip_atan_altfp_atan_pos52_an8 " "Found entity 5: ip_atan_altfp_atan_pos52_an8" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "6 ip_atan_altfp_atan_pos52_8n8 " "Found entity 6: ip_atan_altfp_atan_pos52_8n8" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "7 ip_atan_altfp_atan_clz36_dt7 " "Found entity 7: ip_atan_altfp_atan_clz36_dt7" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "8 ip_atan_altfp_atan_del_8m9 " "Found entity 8: ip_atan_altfp_atan_del_8m9" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 1197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "9 ip_atan_altfp_atan_del_bm9 " "Found entity 9: ip_atan_altfp_atan_del_bm9" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 1357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "10 ip_atan_altfp_atan_del_5m9 " "Found entity 10: ip_atan_altfp_atan_del_5m9" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 1541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "11 ip_atan_altfp_atan_del_nk9 " "Found entity 11: ip_atan_altfp_atan_del_nk9" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 1681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "12 ip_atan_altfp_atan_del_mk9 " "Found entity 12: ip_atan_altfp_atan_del_mk9" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 1761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "13 ip_atan_altfp_atan_lut0_f07 " "Found entity 13: ip_atan_altfp_atan_lut0_f07" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "14 ip_atan_altfp_atan_lut1_g07 " "Found entity 14: ip_atan_altfp_atan_lut1_g07" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 2912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "15 ip_atan_altfp_atan_divest_t0a " "Found entity 15: ip_atan_altfp_atan_divest_t0a" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 3983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "16 ip_atan_altfp_atan_invcore_gt9 " "Found entity 16: ip_atan_altfp_atan_invcore_gt9" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 4160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "17 ip_atan_altfp_atan_lut_vu6 " "Found entity 17: ip_atan_altfp_atan_lut_vu6" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 4320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "18 ip_atan_altfp_atan_eqd " "Found entity 18: ip_atan_altfp_atan_eqd" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 6418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""} { "Info" "ISGN_ENTITY_NAME" "19 ip_atan " "Found entity 19: ip_atan" {  } { { "IPs/ip_atan.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_atan.v" 7540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/ip_convert2.v 3 3 " "Found 3 design units, including 3 entities, in source file ips/ip_convert2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_convert2_altbarrel_shift_puf " "Found entity 1: ip_convert2_altbarrel_shift_puf" {  } { { "IPs/ip_convert2.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481794 ""} { "Info" "ISGN_ENTITY_NAME" "2 ip_convert2_altfp_convert_q2o " "Found entity 2: ip_convert2_altfp_convert_q2o" {  } { { "IPs/ip_convert2.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert2.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481794 ""} { "Info" "ISGN_ENTITY_NAME" "3 ip_convert2 " "Found entity 3: ip_convert2" {  } { { "IPs/ip_convert2.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/ip_convert2.v" 914 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648481794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648481794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECTNew " "Elaborating entity \"ECTNew\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1581648481949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ECTNew.v(163) " "Verilog HDL assignment warning at ECTNew.v(163): truncated value with size 32 to match size of target (1)" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581648481953 "|ECTNew"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysIndicators SysIndicators:b2v_inst " "Elaborating entity \"SysIndicators\" for hierarchy \"SysIndicators:b2v_inst\"" {  } { { "Modules/ECTNew.v" "b2v_inst" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648481956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PGACtrl PGACtrl:b2v_inst12 " "Elaborating entity \"PGACtrl\" for hierarchy \"PGACtrl:b2v_inst12\"" {  } { { "Modules/ECTNew.v" "b2v_inst12" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648481958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SamplingCtrl SamplingCtrl:b2v_inst13 " "Elaborating entity \"SamplingCtrl\" for hierarchy \"SamplingCtrl:b2v_inst13\"" {  } { { "Modules/ECTNew.v" "b2v_inst13" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648481960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchCtrl SwitchCtrl:b2v_inst14 " "Elaborating entity \"SwitchCtrl\" for hierarchy \"SwitchCtrl:b2v_inst14\"" {  } { { "Modules/ECTNew.v" "b2v_inst14" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648481992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchArray SwitchCtrl:b2v_inst14\|SwitchArray:b2v_inst " "Elaborating entity \"SwitchArray\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchArray:b2v_inst\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648481996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SwitchArray.v(210) " "Verilog HDL assignment warning at SwitchArray.v(210): truncated value with size 32 to match size of target (9)" {  } { { "SwitchArray.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchArray.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581648481998 "|ECTNew|SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "allGNDSwitch SwitchArray.v(63) " "Output port \"allGNDSwitch\" at SwitchArray.v(63) has no driver" {  } { { "SwitchArray.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchArray.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1581648481998 "|ECTNew|SwitchCtrl:b2v_inst14|SwitchArray:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchROM12eSemi SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10 " "Elaborating entity \"SwitchROM12eSemi\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst10" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM12eSemi.v" "altsyncram_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eSemi.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM12eSemi.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eSemi.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./switchFile/switchDataSemi12e.mif " "Parameter \"init_file\" = \"./switchFile/switchDataSemi12e.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482062 ""}  } { { "SwitchROM12eSemi.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eSemi.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6c1 " "Found entity 1: altsyncram_h6c1" {  } { { "db/altsyncram_h6c1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_h6c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6c1 SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component\|altsyncram_h6c1:auto_generated " "Elaborating entity \"altsyncram_h6c1\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eSemi:b2v_inst10\|altsyncram:altsyncram_component\|altsyncram_h6c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchMux SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14 " "Elaborating entity \"SwitchMux\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst14" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component\"" {  } { { "SwitchMux.v" "LPM_MUX_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchMux.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component\"" {  } { { "SwitchMux.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchMux.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 10 " "Parameter \"lpm_size\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482196 ""}  } { { "SwitchMux.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchMux.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9tc " "Found entity 1: mux_9tc" {  } { { "db/mux_9tc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mux_9tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9tc SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component\|mux_9tc:auto_generated " "Elaborating entity \"mux_9tc\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchMux:b2v_inst14\|lpm_mux:LPM_MUX_component\|mux_9tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchROM SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3 " "Elaborating entity \"SwitchROM\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst3" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "IPs/SwitchROM.v" "altsyncram_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/SwitchROM.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component\"" {  } { { "IPs/SwitchROM.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/SwitchROM.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./switchFile/switchDataSeries8eCh1.mif " "Parameter \"init_file\" = \"./switchFile/switchDataSeries8eCh1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482313 ""}  } { { "IPs/SwitchROM.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/SwitchROM.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_pjc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM:b2v_inst3\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switchrom8esemi.v 1 1 " "Using design file switchrom8esemi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchROM8eSemi " "Found entity 1: SwitchROM8eSemi" {  } { { "switchrom8esemi.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchrom8esemi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1581648482425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchROM8eSemi SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5 " "Elaborating entity \"SwitchROM8eSemi\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst5" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component\"" {  } { { "switchrom8esemi.v" "altsyncram_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchrom8esemi.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component\"" {  } { { "switchrom8esemi.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchrom8esemi.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./switchFile/switchDataSemi8e.mif " "Parameter \"init_file\" = \"./switchFile/switchDataSemi8e.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482437 ""}  } { { "switchrom8esemi.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/switchrom8esemi.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05c1 " "Found entity 1: altsyncram_05c1" {  } { { "db/altsyncram_05c1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_05c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_05c1 SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_05c1:auto_generated " "Elaborating entity \"altsyncram_05c1\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM8eSemi:b2v_inst5\|altsyncram:altsyncram_component\|altsyncram_05c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchROM12eS SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6 " "Elaborating entity \"SwitchROM12eS\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst6" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM12eS.v" "altsyncram_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eS.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM12eS.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eS.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./switchFile/switchDataSeries12eCh1.mif " "Parameter \"init_file\" = \"./switchFile/switchDataSeries12eCh1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482537 ""}  } { { "SwitchROM12eS.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eS.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smc1 " "Found entity 1: altsyncram_smc1" {  } { { "db/altsyncram_smc1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_smc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smc1 SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component\|altsyncram_smc1:auto_generated " "Elaborating entity \"altsyncram_smc1\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eS:b2v_inst6\|altsyncram:altsyncram_component\|altsyncram_smc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchROM8eTwin SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8 " "Elaborating entity \"SwitchROM8eTwin\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst8" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM8eTwin.v" "altsyncram_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM8eTwin.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM8eTwin.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM8eTwin.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./switchFile/switchDataTwin8e.mif " "Parameter \"init_file\" = \"./switchFile/switchDataTwin8e.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482638 ""}  } { { "SwitchROM8eTwin.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM8eTwin.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5c1 " "Found entity 1: altsyncram_k5c1" {  } { { "db/altsyncram_k5c1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_k5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k5c1 SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component\|altsyncram_k5c1:auto_generated " "Elaborating entity \"altsyncram_k5c1\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM8eTwin:b2v_inst8\|altsyncram:altsyncram_component\|altsyncram_k5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchROM12eTwin SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9 " "Elaborating entity \"SwitchROM12eTwin\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\"" {  } { { "Modules/SwitchCtrl.v" "b2v_inst9" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SwitchCtrl.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM12eTwin.v" "altsyncram_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eTwin.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component\"" {  } { { "SwitchROM12eTwin.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eTwin.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./switchFile/switchDataTwin12e.mif " "Parameter \"init_file\" = \"./switchFile/switchDataTwin12e.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482739 ""}  } { { "SwitchROM12eTwin.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/SwitchROM12eTwin.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8c1 " "Found entity 1: altsyncram_n8c1" {  } { { "db/altsyncram_n8c1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_n8c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n8c1 SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component\|altsyncram_n8c1:auto_generated " "Elaborating entity \"altsyncram_n8c1\" for hierarchy \"SwitchCtrl:b2v_inst14\|SwitchROM12eTwin:b2v_inst9\|altsyncram:altsyncram_component\|altsyncram_n8c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBCtrl USBCtrl:b2v_inst15 " "Elaborating entity \"USBCtrl\" for hierarchy \"USBCtrl:b2v_inst15\"" {  } { { "Modules/ECTNew.v" "b2v_inst15" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482829 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TestLED USBCtrl.v(206) " "Verilog HDL Always Construct warning at USBCtrl.v(206): inferring latch(es) for variable \"TestLED\", which holds its previous value in one or more paths through the always construct" {  } { { "Modules/USBCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1581648482831 "|ECTNew|USBCtrl:b2v_inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TestLED USBCtrl.v(206) " "Inferred latch for \"TestLED\" at USBCtrl.v(206)" {  } { { "Modules/USBCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1581648482831 "|ECTNew|USBCtrl:b2v_inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:b2v_inst16 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:b2v_inst16\"" {  } { { "Modules/ECTNew.v" "b2v_inst16" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:b2v_inst16\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:b2v_inst16\|altpll:altpll_component\"" {  } { { "IPs/altpll0.v" "altpll_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:b2v_inst16\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:b2v_inst16\|altpll:altpll_component\"" {  } { { "IPs/altpll0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:b2v_inst16\|altpll:altpll_component " "Instantiated megafunction \"altpll0:b2v_inst16\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 20 " "Parameter \"clk3_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 2 " "Parameter \"clk4_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3 " "Parameter \"clk4_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 16667 " "Parameter \"clk4_phase_shift\" = \"16667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482884 ""}  } { { "IPs/altpll0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/altpll0.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648482884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll3 " "Found entity 1: altpll0_altpll3" {  } { { "db/altpll0_altpll3.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altpll0_altpll3.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648482964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648482964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll3 altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated " "Elaborating entity \"altpll0_altpll3\" for hierarchy \"altpll0:b2v_inst16\|altpll:altpll_component\|altpll0_altpll3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDSCtrl DDSCtrl:b2v_inst17 " "Elaborating entity \"DDSCtrl\" for hierarchy \"DDSCtrl:b2v_inst17\"" {  } { { "Modules/ECTNew.v" "b2v_inst17" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HoldZeroCtrl HoldZeroCtrl:b2v_inst20 " "Elaborating entity \"HoldZeroCtrl\" for hierarchy \"HoldZeroCtrl:b2v_inst20\"" {  } { { "Modules/ECTNew.v" "b2v_inst20" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USBFIFO USBFIFO:b2v_inst21 " "Elaborating entity \"USBFIFO\" for hierarchy \"USBFIFO:b2v_inst21\"" {  } { { "Modules/ECTNew.v" "b2v_inst21" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648482976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "IPs/USBFIFO.v" "dcfifo_mixed_widths_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/USBFIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "IPs/USBFIFO.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/USBFIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 14 " "Parameter \"lpm_widthu_r\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483045 ""}  } { { "IPs/USBFIFO.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/USBFIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648483045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bpl1 " "Found entity 1: dcfifo_bpl1" {  } { { "db/dcfifo_bpl1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bpl1 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated " "Elaborating entity \"dcfifo_bpl1\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_0hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_0hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_0hb " "Found entity 1: a_gray2bin_0hb" {  } { { "db/a_gray2bin_0hb.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_gray2bin_0hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_0hb USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|a_gray2bin_0hb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_0hb\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|a_gray2bin_0hb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bpl1.tdf" "rdptr_g_gray2bin" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_u57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_u57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_u57 " "Found entity 1: a_graycounter_u57" {  } { { "db/a_graycounter_u57.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_graycounter_u57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_u57 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|a_graycounter_u57:rdptr_g1p " "Elaborating entity \"a_graycounter_u57\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|a_graycounter_u57:rdptr_g1p\"" {  } { { "db/dcfifo_bpl1.tdf" "rdptr_g1p" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rjc " "Found entity 1: a_graycounter_rjc" {  } { { "db/a_graycounter_rjc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_graycounter_rjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rjc USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|a_graycounter_rjc:wrptr_g1p " "Elaborating entity \"a_graycounter_rjc\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|a_graycounter_rjc:wrptr_g1p\"" {  } { { "db/dcfifo_bpl1.tdf" "wrptr_g1p" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_el31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_el31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_el31 " "Found entity 1: altsyncram_el31" {  } { { "db/altsyncram_el31.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_el31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_el31 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram " "Elaborating entity \"altsyncram_el31\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram\"" {  } { { "db/dcfifo_bpl1.tdf" "fifo_ram" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_177.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_177.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_177 " "Found entity 1: decode_177" {  } { { "db/decode_177.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/decode_177.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_177 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram\|decode_177:decode6 " "Elaborating entity \"decode_177\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram\|decode_177:decode6\"" {  } { { "db/altsyncram_el31.tdf" "decode6" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_el31.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_038.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_038.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_038 " "Found entity 1: mux_038" {  } { { "db/mux_038.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mux_038.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_038 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram\|mux_038:mux7 " "Elaborating entity \"mux_038\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|altsyncram_el31:fifo_ram\|mux_038:mux7\"" {  } { { "db/altsyncram_el31.tdf" "mux7" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_el31.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_7f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_7f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_7f9 " "Found entity 1: dffpipe_7f9" {  } { { "db/dffpipe_7f9.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_7f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_7f9 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|dffpipe_7f9:rs_brp " "Elaborating entity \"dffpipe_7f9\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|dffpipe_7f9:rs_brp\"" {  } { { "db/dcfifo_bpl1.tdf" "rs_brp" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|dffpipe_se9:rs_bwp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|dffpipe_se9:rs_bwp\"" {  } { { "db/dcfifo_bpl1.tdf" "rs_bwp" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4md " "Found entity 1: alt_synch_pipe_4md" {  } { { "db/alt_synch_pipe_4md.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/alt_synch_pipe_4md.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4md USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_4md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4md\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\"" {  } { { "db/dcfifo_bpl1.tdf" "rs_dgwp" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8f9 " "Found entity 1: dffpipe_8f9" {  } { { "db/dffpipe_8f9.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_8f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8f9 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\|dffpipe_8f9:dffpipe9 " "Elaborating entity \"dffpipe_8f9\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_4md:rs_dgwp\|dffpipe_8f9:dffpipe9\"" {  } { { "db/alt_synch_pipe_4md.tdf" "dffpipe9" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/alt_synch_pipe_4md.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_bpl1.tdf" "wraclr" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5md " "Found entity 1: alt_synch_pipe_5md" {  } { { "db/alt_synch_pipe_5md.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/alt_synch_pipe_5md.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5md USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_5md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5md\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\"" {  } { { "db/dcfifo_bpl1.tdf" "ws_dgrp" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9f9 " "Found entity 1: dffpipe_9f9" {  } { { "db/dffpipe_9f9.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_9f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9f9 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\|dffpipe_9f9:dffpipe12 " "Elaborating entity \"dffpipe_9f9\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|alt_synch_pipe_5md:ws_dgrp\|dffpipe_9f9:dffpipe12\"" {  } { { "db/alt_synch_pipe_5md.tdf" "dffpipe12" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/alt_synch_pipe_5md.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h66 " "Found entity 1: cmpr_h66" {  } { { "db/cmpr_h66.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cmpr_h66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h66 USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|cmpr_h66:rdempty_eq_comp " "Elaborating entity \"cmpr_h66\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|cmpr_h66:rdempty_eq_comp\"" {  } { { "db/dcfifo_bpl1.tdf" "rdempty_eq_comp" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t2e " "Found entity 1: cntr_t2e" {  } { { "db/cntr_t2e.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_t2e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t2e USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|cntr_t2e:cntr_b " "Elaborating entity \"cntr_t2e\" for hierarchy \"USBFIFO:b2v_inst21\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bpl1:auto_generated\|cntr_t2e:cntr_b\"" {  } { { "db/dcfifo_bpl1.tdf" "cntr_b" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dcfifo_bpl1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysInit SysInit:b2v_inst3 " "Elaborating entity \"SysInit\" for hierarchy \"SysInit:b2v_inst3\"" {  } { { "Modules/ECTNew.v" "b2v_inst3" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:b2v_inst4 " "Elaborating entity \"DDS\" for hierarchy \"DDS:b2v_inst4\"" {  } { { "Modules/ECTNew.v" "b2v_inst4" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483797 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "Modules/DDS.bdf" "" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 168 792 824 200 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1581648483798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO DDS:b2v_inst4\|NCO:inst " "Elaborating entity \"NCO\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\"" {  } { { "Modules/DDS.bdf" "inst" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 368 776 1008 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_st DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst " "Elaborating entity \"NCO_st\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\"" {  } { { "IPs/NCO.v" "NCO_st_inst" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/cord_init_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/cord_init_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init_pm " "Found entity 1: cord_init_pm" {  } { { "cord_init_pm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_init_pm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init_pm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_init_pm:ci " "Elaborating entity \"cord_init_pm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_init_pm:ci\"" {  } { { "IPs/NCO_st.v" "ci" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "cord_fs.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_fs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_fs:cfs\"" {  } { { "IPs/NCO_st.v" "cfs" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "cord_seg_sel.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_seg_sel.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_seg_sel:css\"" {  } { { "IPs/NCO_st.v" "css" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "asj_nco_fxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_fxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648483986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648483986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\"" {  } { { "IPs/NCO_st.v" "ux003" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648483991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "asj_nco_fxx.v" "acc" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_fxx.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "asj_nco_fxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_fxx.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648484028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484028 ""}  } { { "asj_nco_fxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_fxx.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648484028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v6h " "Found entity 1: add_sub_v6h" {  } { { "db/add_sub_v6h.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_v6h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v6h DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_v6h:auto_generated " "Elaborating entity \"add_sub_v6h\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_v6h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "asj_altqmcpipe.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_altqmcpipe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\"" {  } { { "IPs/NCO_st.v" "ux000" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "acc" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "asj_altqmcpipe.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648484148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484148 ""}  } { { "asj_altqmcpipe.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_altqmcpipe.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648484148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3i " "Found entity 1: add_sub_m3i" {  } { { "db/add_sub_m3i.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_m3i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m3i DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_m3i:auto_generated " "Elaborating entity \"add_sub_m3i\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_m3i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "asj_dxx_g.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx_g.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx_g:ux001\"" {  } { { "IPs/NCO_st.v" "ux001" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "asj_dxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\"" {  } { { "IPs/NCO_st.v" "ux002" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "ux014" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "asj_dxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648484304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484305 ""}  } { { "asj_dxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648484305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hsh " "Found entity 1: add_sub_hsh" {  } { { "db/add_sub_hsh.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_hsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hsh DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_hsh:auto_generated " "Elaborating entity \"add_sub_hsh\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_hsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "asj_nco_apr_dxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_apr_dxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_apr_dxx:ux0219\"" {  } { { "IPs/NCO_st.v" "ux0219" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_nco_pxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_pxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_pxx " "Found entity 1: asj_nco_pxx" {  } { { "asj_nco_pxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_pxx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_pxx DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004 " "Elaborating entity \"asj_nco_pxx\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\"" {  } { { "IPs/NCO_st.v" "ux004" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "asj_nco_pxx.v" "acc" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_pxx.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "asj_nco_pxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_pxx.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648484462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484462 ""}  } { { "asj_nco_pxx.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_pxx.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648484462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17h " "Found entity 1: add_sub_17h" {  } { { "db/add_sub_17h.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_17h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_17h DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_17h:auto_generated " "Elaborating entity \"add_sub_17h\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_17h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\"" {  } { { "IPs/NCO_st.v" "u3" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "u0" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "cordic_zxor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648484576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484576 ""}  } { { "cordic_zxor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_zxor_1p_lpm.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648484576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kqg " "Found entity 1: add_sub_kqg" {  } { { "db/add_sub_kqg.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_kqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kqg DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_kqg:auto_generated " "Elaborating entity \"add_sub_kqg\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_kqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\"" {  } { { "IPs/NCO_st.v" "u4" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "cordic_sxor_1p_lpm.v" "u0" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "cordic_sxor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648484694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484694 ""}  } { { "cordic_sxor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_sxor_1p_lpm.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648484694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iqg " "Found entity 1: add_sub_iqg" {  } { { "db/add_sub_iqg.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_iqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iqg DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_iqg:auto_generated " "Elaborating entity \"add_sub_iqg\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_iqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "cordic_axor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\"" {  } { { "IPs/NCO_st.v" "u5" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "u0" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "cordic_axor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648484812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484812 ""}  } { { "cordic_axor_1p_lpm.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cordic_axor_1p_lpm.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648484812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07h " "Found entity 1: add_sub_07h" {  } { { "db/add_sub_07h.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/add_sub_07h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648484881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648484881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_07h DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_07h:auto_generated " "Elaborating entity \"add_sub_07h\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_07h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u6\"" {  } { { "IPs/NCO_st.v" "u6" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u7\"" {  } { { "IPs/NCO_st.v" "u7" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u8\"" {  } { { "IPs/NCO_st.v" "u8" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u9\"" {  } { { "IPs/NCO_st.v" "u9" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u10\"" {  } { { "IPs/NCO_st.v" "u10" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u11\"" {  } { { "IPs/NCO_st.v" "u11" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u12\"" {  } { { "IPs/NCO_st.v" "u12" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u13\"" {  } { { "IPs/NCO_st.v" "u13" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u14\"" {  } { { "IPs/NCO_st.v" "u14" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u15\"" {  } { { "IPs/NCO_st.v" "u15" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u16\"" {  } { { "IPs/NCO_st.v" "u16" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u17\"" {  } { { "IPs/NCO_st.v" "u17" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u18\"" {  } { { "IPs/NCO_st.v" "u18" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u19\"" {  } { { "IPs/NCO_st.v" "u19" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648484995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u20\"" {  } { { "IPs/NCO_st.v" "u20" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u21\"" {  } { { "IPs/NCO_st.v" "u21" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u22\"" {  } { { "IPs/NCO_st.v" "u22" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u23\"" {  } { { "IPs/NCO_st.v" "u23" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u24\"" {  } { { "IPs/NCO_st.v" "u24" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u25\"" {  } { { "IPs/NCO_st.v" "u25" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u26\"" {  } { { "IPs/NCO_st.v" "u26" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u27\"" {  } { { "IPs/NCO_st.v" "u27" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u28\"" {  } { { "IPs/NCO_st.v" "u28" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u29\"" {  } { { "IPs/NCO_st.v" "u29" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u30 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u30\"" {  } { { "IPs/NCO_st.v" "u30" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u31 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u31\"" {  } { { "IPs/NCO_st.v" "u31" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u32 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u32\"" {  } { { "IPs/NCO_st.v" "u32" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u33 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u33\"" {  } { { "IPs/NCO_st.v" "u33" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u34 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u34\"" {  } { { "IPs/NCO_st.v" "u34" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u35 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u35\"" {  } { { "IPs/NCO_st.v" "u35" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u36 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u36\"" {  } { { "IPs/NCO_st.v" "u36" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u37 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u37\"" {  } { { "IPs/NCO_st.v" "u37" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u38 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u38\"" {  } { { "IPs/NCO_st.v" "u38" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u39 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_zxor_1p_lpm:u39\"" {  } { { "IPs/NCO_st.v" "u39" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u40 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_sxor_1p_lpm:u40\"" {  } { { "IPs/NCO_st.v" "u40" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u41 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cordic_axor_1p_lpm:u41\"" {  } { { "IPs/NCO_st.v" "u41" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "cord_2c.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/cord_2c.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|cord_2c:cordinv\"" {  } { { "IPs/NCO_st.v" "cordinv" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_crd.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_crd.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd " "Found entity 1: asj_crd" {  } { { "asj_crd.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_crd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_crd:ux005 " "Elaborating entity \"asj_crd\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_crd:ux005\"" {  } { { "IPs/NCO_st.v" "ux005" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dop_reg.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/dop_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|dop_reg:dop\"" {  } { { "IPs/NCO_st.v" "dop" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/nco-library/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ips/nco-library/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "asj_nco_isdr.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_isdr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\"" {  } { { "IPs/NCO_st.v" "ux710isdr" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "lpm_counter_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "asj_nco_isdr.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648485402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485402 ""}  } { { "asj_nco_isdr.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_nco_isdr.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648485402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hqi " "Found entity 1: cntr_hqi" {  } { { "db/cntr_hqi.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_hqi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hqi DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_hqi:auto_generated " "Elaborating entity \"cntr_hqi\" for hierarchy \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_hqi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX DDS:b2v_inst4\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"DDS:b2v_inst4\|BUSMUX:inst3\"" {  } { { "Modules/DDS.bdf" "inst3" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 280 576 688 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|BUSMUX:inst3\"" {  } { { "Modules/DDS.bdf" "" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 280 576 688 368 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648485502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|BUSMUX:inst3 " "Instantiated megafunction \"DDS:b2v_inst4\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485503 ""}  } { { "Modules/DDS.bdf" "" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 280 576 688 368 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648485503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DDS:b2v_inst4\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"DDS:b2v_inst4\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DDS:b2v_inst4\|BUSMUX:inst3\|lpm_mux:\$00000 DDS:b2v_inst4\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"DDS:b2v_inst4\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Modules/DDS.bdf" "" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 280 576 688 368 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mux_irc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_irc DDS:b2v_inst4\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_irc:auto_generated " "Elaborating entity \"mux_irc\" for hierarchy \"DDS:b2v_inst4\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_irc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestDDS DDS:b2v_inst4\|TestDDS:inst1 " "Elaborating entity \"TestDDS\" for hierarchy \"DDS:b2v_inst4\|TestDDS:inst1\"" {  } { { "Modules/DDS.bdf" "inst1" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 120 328 496 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TestDDS.v(40) " "Verilog HDL assignment warning at TestDDS.v(40): truncated value with size 32 to match size of target (16)" {  } { { "Modules/TestDDS.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/TestDDS.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581648485583 "|ECTNew|DDS:b2v_inst4|TestDDS:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HoldZero DDS:b2v_inst4\|HoldZero:inst2 " "Elaborating entity \"HoldZero\" for hierarchy \"DDS:b2v_inst4\|HoldZero:inst2\"" {  } { { "Modules/DDS.bdf" "inst2" { Schematic "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDS.bdf" { { 248 1088 1280 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDSRef DDSRef:b2v_inst6 " "Elaborating entity \"DDSRef\" for hierarchy \"DDSRef:b2v_inst6\"" {  } { { "Modules/ECTNew.v" "b2v_inst6" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalDemodulation DigitalDemodulation:b2v_inst7 " "Elaborating entity \"DigitalDemodulation\" for hierarchy \"DigitalDemodulation:b2v_inst7\"" {  } { { "Modules/ECTNew.v" "b2v_inst7" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altmult_accum0 DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst " "Elaborating entity \"Altmult_accum0\" for hierarchy \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\"" {  } { { "Modules/DigitalDemodulation.v" "b2v_inst" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_accum DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component " "Elaborating entity \"altmult_accum\" for hierarchy \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\"" {  } { { "IPs/Altmult_accum0.v" "altmult_accum_component" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component " "Elaborated megafunction instantiation \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\"" {  } { { "IPs/Altmult_accum0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component " "Instantiated megafunction \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_aclr ACLR0 " "Parameter \"addnsub_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_aclr ACLR0 " "Parameter \"addnsub_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_reg CLOCK0 " "Parameter \"addnsub_pipeline_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_reg CLOCK0 " "Parameter \"addnsub_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a ACLR0 " "Parameter \"input_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b ACLR0 " "Parameter \"input_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_a CLOCK0 " "Parameter \"input_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_b CLOCK0 " "Parameter \"input_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a DATAA " "Parameter \"input_source_a\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b DATAB " "Parameter \"input_source_b\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_accum " "Parameter \"lpm_type\" = \"altmult_accum\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr ACLR0 " "Parameter \"multiplier_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_reg CLOCK0 " "Parameter \"multiplier_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_reg CLOCK0 " "Parameter \"output_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub PORT_UNUSED " "Parameter \"port_addnsub\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_USED " "Parameter \"port_output_is_overflow\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_a ACLR0 " "Parameter \"sign_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_b ACLR0 " "Parameter \"sign_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_a ACLR0 " "Parameter \"sign_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_b ACLR0 " "Parameter \"sign_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_a CLOCK0 " "Parameter \"sign_pipeline_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_b CLOCK0 " "Parameter \"sign_pipeline_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_a CLOCK0 " "Parameter \"sign_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_b CLOCK0 " "Parameter \"sign_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485647 ""}  } { { "IPs/Altmult_accum0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648485647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_accum_ojp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_accum_ojp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_accum_ojp2 " "Found entity 1: mult_accum_ojp2" {  } { { "db/mult_accum_ojp2.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_accum_ojp2 DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated " "Elaborating entity \"mult_accum_ojp2\" for hierarchy \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\"" {  } { { "altmult_accum.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf" 206 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ef81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_ef81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ef81 " "Found entity 1: ded_mult_ef81" {  } { { "db/ded_mult_ef81.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ef81 DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1 " "Elaborating entity \"ded_mult_ef81\" for hierarchy \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\"" {  } { { "db/mult_accum_ojp2.tdf" "ded_mult1" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e3c " "Found entity 1: dffpipe_e3c" {  } { { "db/dffpipe_e3c.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/dffpipe_e3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e3c DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|dffpipe_e3c:pre_result " "Elaborating entity \"dffpipe_e3c\" for hierarchy \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|dffpipe_e3c:pre_result\"" {  } { { "db/ded_mult_ef81.tdf" "pre_result" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/zaccum_92l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/zaccum_92l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 zaccum_92l " "Found entity 1: zaccum_92l" {  } { { "db/zaccum_92l.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/zaccum_92l.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zaccum_92l DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|zaccum_92l:zaccum2 " "Elaborating entity \"zaccum_92l\" for hierarchy \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|zaccum_92l:zaccum2\"" {  } { { "db/mult_accum_ojp2.tdf" "zaccum2" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_bcl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/accum_bcl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_bcl " "Found entity 1: accum_bcl" {  } { { "db/accum_bcl.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/accum_bcl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648485903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648485903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_bcl DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|zaccum_92l:zaccum2\|accum_bcl:accum " "Elaborating entity \"accum_bcl\" for hierarchy \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|zaccum_92l:zaccum2\|accum_bcl:accum\"" {  } { { "db/zaccum_92l.tdf" "accum" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/zaccum_92l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DemodCtrl DigitalDemodulation:b2v_inst7\|DemodCtrl:b2v_inst1 " "Elaborating entity \"DemodCtrl\" for hierarchy \"DigitalDemodulation:b2v_inst7\|DemodCtrl:b2v_inst1\"" {  } { { "Modules/DigitalDemodulation.v" "b2v_inst1" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterStateMachine MasterStateMachine:b2v_inst8 " "Elaborating entity \"MasterStateMachine\" for hierarchy \"MasterStateMachine:b2v_inst8\"" {  } { { "Modules/ECTNew.v" "b2v_inst8" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648485951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 MasterStateMachine.v(184) " "Verilog HDL assignment warning at MasterStateMachine.v(184): truncated value with size 16 to match size of target (8)" {  } { { "Modules/MasterStateMachine.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/MasterStateMachine.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1581648485954 "|ECTNew|MasterStateMachine:b2v_inst8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "pcc_d ux0219 21 22 " "Port \"pcc_d\" on the entity instantiation of \"ux0219\" is connected to a signal of width 21. The formal width of the signal in the module is 22.  The extra bits will be left dangling without any fan-out logic." {  } { { "IPs/NCO_st.v" "ux0219" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/NCO_st.v" 342 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1581648486461 "|ECTNew|DDS:b2v_inst4|NCO:inst|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "CLKEN b2v_inst4 32 1 " "Port \"CLKEN\" on the entity instantiation of \"b2v_inst4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "Modules/ECTNew.v" "b2v_inst4" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 325 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1581648486466 "|ECTNew|DDS:b2v_inst4"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[63\] " "Net \"USBWrite\[63\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[63\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[62\] " "Net \"USBWrite\[62\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[62\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[61\] " "Net \"USBWrite\[61\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[61\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[60\] " "Net \"USBWrite\[60\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[60\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[59\] " "Net \"USBWrite\[59\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[59\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[58\] " "Net \"USBWrite\[58\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[58\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[57\] " "Net \"USBWrite\[57\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[57\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[56\] " "Net \"USBWrite\[56\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[56\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[55\] " "Net \"USBWrite\[55\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[55\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[54\] " "Net \"USBWrite\[54\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[54\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[53\] " "Net \"USBWrite\[53\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[53\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[52\] " "Net \"USBWrite\[52\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[52\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[51\] " "Net \"USBWrite\[51\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[51\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[50\] " "Net \"USBWrite\[50\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[50\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[49\] " "Net \"USBWrite\[49\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[49\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[48\] " "Net \"USBWrite\[48\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[48\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[47\] " "Net \"USBWrite\[47\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[47\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[46\] " "Net \"USBWrite\[46\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[46\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[45\] " "Net \"USBWrite\[45\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[45\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[44\] " "Net \"USBWrite\[44\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[44\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[43\] " "Net \"USBWrite\[43\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[43\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[42\] " "Net \"USBWrite\[42\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[42\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[41\] " "Net \"USBWrite\[41\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[41\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[40\] " "Net \"USBWrite\[40\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[40\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[39\] " "Net \"USBWrite\[39\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[39\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[38\] " "Net \"USBWrite\[38\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[38\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[37\] " "Net \"USBWrite\[37\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[37\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[36\] " "Net \"USBWrite\[36\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[36\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[35\] " "Net \"USBWrite\[35\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[35\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[34\] " "Net \"USBWrite\[34\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[34\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[33\] " "Net \"USBWrite\[33\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[33\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[32\] " "Net \"USBWrite\[32\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[32\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486500 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[63\] " "Net \"USBWrite\[63\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[63\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[62\] " "Net \"USBWrite\[62\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[62\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[61\] " "Net \"USBWrite\[61\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[61\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[60\] " "Net \"USBWrite\[60\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[60\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[59\] " "Net \"USBWrite\[59\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[59\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[58\] " "Net \"USBWrite\[58\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[58\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[57\] " "Net \"USBWrite\[57\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[57\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[56\] " "Net \"USBWrite\[56\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[56\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[55\] " "Net \"USBWrite\[55\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[55\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[54\] " "Net \"USBWrite\[54\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[54\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[53\] " "Net \"USBWrite\[53\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[53\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[52\] " "Net \"USBWrite\[52\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[52\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[51\] " "Net \"USBWrite\[51\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[51\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[50\] " "Net \"USBWrite\[50\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[50\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[49\] " "Net \"USBWrite\[49\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[49\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[48\] " "Net \"USBWrite\[48\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[48\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[47\] " "Net \"USBWrite\[47\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[47\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[46\] " "Net \"USBWrite\[46\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[46\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[45\] " "Net \"USBWrite\[45\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[45\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[44\] " "Net \"USBWrite\[44\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[44\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[43\] " "Net \"USBWrite\[43\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[43\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[42\] " "Net \"USBWrite\[42\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[42\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[41\] " "Net \"USBWrite\[41\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[41\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[40\] " "Net \"USBWrite\[40\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[40\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[39\] " "Net \"USBWrite\[39\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[39\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[38\] " "Net \"USBWrite\[38\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[38\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[37\] " "Net \"USBWrite\[37\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[37\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[36\] " "Net \"USBWrite\[36\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[36\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[35\] " "Net \"USBWrite\[35\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[35\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[34\] " "Net \"USBWrite\[34\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[34\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[33\] " "Net \"USBWrite\[33\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[33\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[32\] " "Net \"USBWrite\[32\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[32\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486503 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[63\] " "Net \"USBWrite\[63\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[63\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[62\] " "Net \"USBWrite\[62\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[62\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[61\] " "Net \"USBWrite\[61\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[61\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[60\] " "Net \"USBWrite\[60\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[60\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[59\] " "Net \"USBWrite\[59\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[59\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[58\] " "Net \"USBWrite\[58\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[58\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[57\] " "Net \"USBWrite\[57\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[57\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[56\] " "Net \"USBWrite\[56\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[56\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[55\] " "Net \"USBWrite\[55\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[55\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[54\] " "Net \"USBWrite\[54\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[54\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[53\] " "Net \"USBWrite\[53\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[53\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[52\] " "Net \"USBWrite\[52\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[52\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[51\] " "Net \"USBWrite\[51\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[51\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[50\] " "Net \"USBWrite\[50\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[50\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[49\] " "Net \"USBWrite\[49\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[49\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[48\] " "Net \"USBWrite\[48\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[48\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[47\] " "Net \"USBWrite\[47\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[47\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[46\] " "Net \"USBWrite\[46\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[46\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[45\] " "Net \"USBWrite\[45\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[45\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[44\] " "Net \"USBWrite\[44\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[44\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[43\] " "Net \"USBWrite\[43\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[43\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[42\] " "Net \"USBWrite\[42\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[42\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[41\] " "Net \"USBWrite\[41\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[41\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[40\] " "Net \"USBWrite\[40\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[40\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[39\] " "Net \"USBWrite\[39\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[39\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[38\] " "Net \"USBWrite\[38\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[38\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[37\] " "Net \"USBWrite\[37\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[37\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[36\] " "Net \"USBWrite\[36\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[36\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[35\] " "Net \"USBWrite\[35\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[35\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[34\] " "Net \"USBWrite\[34\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[34\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[33\] " "Net \"USBWrite\[33\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[33\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "USBWrite\[32\] " "Net \"USBWrite\[32\]\" is missing source, defaulting to GND" {  } { { "Modules/ECTNew.v" "USBWrite\[32\]" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 127 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1581648486505 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst9\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_mult3 " "Synthesized away node \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst9\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_ef81.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf" 40 2 0 } } { "db/mult_accum_ojp2.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf" 42 2 0 } } { "altmult_accum.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf" 206 3 0 } } { "IPs/Altmult_accum0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 110 0 0 } } { "Modules/DigitalDemodulation.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v" 157 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648486774 "|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst9\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_out4 " "Synthesized away node \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst9\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_ef81.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf" 47 2 0 } } { "db/mult_accum_ojp2.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf" 42 2 0 } } { "altmult_accum.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf" 206 3 0 } } { "IPs/Altmult_accum0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 110 0 0 } } { "Modules/DigitalDemodulation.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v" 157 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648486774 "|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst9|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_mult3 " "Synthesized away node \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_mult3\"" {  } { { "db/ded_mult_ef81.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf" 40 2 0 } } { "db/mult_accum_ojp2.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf" 42 2 0 } } { "altmult_accum.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf" 206 3 0 } } { "IPs/Altmult_accum0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 110 0 0 } } { "Modules/DigitalDemodulation.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v" 108 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648486774 "|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_out4 " "Synthesized away node \"DigitalDemodulation:b2v_inst7\|Altmult_accum0:b2v_inst\|altmult_accum:altmult_accum_component\|mult_accum_ojp2:auto_generated\|ded_mult_ef81:ded_mult1\|mac_out4\"" {  } { { "db/ded_mult_ef81.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/ded_mult_ef81.tdf" 47 2 0 } } { "db/mult_accum_ojp2.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/mult_accum_ojp2.tdf" 42 2 0 } } { "altmult_accum.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altmult_accum.tdf" 206 3 0 } } { "IPs/Altmult_accum0.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/Altmult_accum0.v" 110 0 0 } } { "Modules/DigitalDemodulation.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DigitalDemodulation.v" 108 0 0 } } { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648486774 "|ECTNew|DigitalDemodulation:b2v_inst7|Altmult_accum0:b2v_inst|altmult_accum:altmult_accum_component|mult_accum_ojp2:auto_generated|ded_mult_ef81:ded_mult1|mac_out4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1581648486774 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1581648486774 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1581648489985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1581648489985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1581648489985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648489985 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|dxxpdo_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1581648489985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1581648489985 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1581648489985 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648489985 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1581648489985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648490043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648490043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648490043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648490043 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648490043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2jm " "Found entity 1: shift_taps_2jm" {  } { { "db/shift_taps_2jm.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/shift_taps_2jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0b1 " "Found entity 1: altsyncram_j0b1" {  } { { "db/altsyncram_j0b1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_j0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpf " "Found entity 1: cntr_gpf" {  } { { "db/cntr_gpf.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_gpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69h " "Found entity 1: cntr_69h" {  } { { "db/cntr_69h.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_69h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Elaborated megafunction instantiation \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648490412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1 " "Instantiated megafunction \"DDS:b2v_inst4\|NCO:inst\|NCO_st:NCO_st_inst\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648490413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648490413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1581648490413 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1581648490413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4jm " "Found entity 1: shift_taps_4jm" {  } { { "db/shift_taps_4jm.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/shift_taps_4jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnf " "Found entity 1: cntr_tnf" {  } { { "db/cntr_tnf.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_tnf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ffc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ffc " "Found entity 1: cmpr_ffc" {  } { { "db/cmpr_ffc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cmpr_ffc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j7h " "Found entity 1: cntr_j7h" {  } { { "db/cntr_j7h.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/cntr_j7h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1581648490766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1581648490766 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1581648491244 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Modules/SysIndicators.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SysIndicators.v" 38 -1 0 } } { "Modules/SysIndicators.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/SysIndicators.v" 39 -1 0 } } { "Modules/DDSRef.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDSRef.v" 29 -1 0 } } { "Modules/DDSRef.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DDSRef.v" 30 -1 0 } } { "Modules/USBCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/USBCtrl.v" 67 -1 0 } } { "Modules/PGA.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/PGA.v" 80 -1 0 } } { "Modules/sysInit.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/sysInit.v" 37 -1 0 } } { "db/shift_taps_2jm.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/shift_taps_2jm.tdf" 38 2 0 } } { "db/a_graycounter_rjc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_graycounter_rjc.tdf" 32 2 0 } } { "db/a_graycounter_u57.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_graycounter_u57.tdf" 37 2 0 } } { "db/a_graycounter_rjc.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/a_graycounter_rjc.tdf" 48 2 0 } } { "asj_dxx_g.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/IPs/nco-library/asj_dxx_g.v" 35 -1 0 } } { "Modules/DemodCtrl.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/DemodCtrl.v" 45 -1 0 } } { "db/shift_taps_4jm.tdf" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/db/shift_taps_4jm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1581648491373 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1581648491376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 VCC " "Pin \"LED3\" is stuck at VCC" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1581648492405 "|ECTNew|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "USBInt0 VCC " "Pin \"USBInt0\" is stuck at VCC" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1581648492405 "|ECTNew|USBInt0"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFOAdr\[0\] GND " "Pin \"FIFOAdr\[0\]\" is stuck at GND" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1581648492405 "|ECTNew|FIFOAdr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1581648492405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1581648492761 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "110 " "110 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1581648495381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.map.smsg " "Generated suppressed messages file D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/output_files/ECTNew.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1581648495753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1581648496392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIFOPf " "No output dependent on input pin \"FIFOPf\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|FIFOPf"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USBFlagD " "No output dependent on input pin \"USBFlagD\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|USBFlagD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[0\] " "No output dependent on input pin \"AD9240In2\[0\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[1\] " "No output dependent on input pin \"AD9240In2\[1\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[2\] " "No output dependent on input pin \"AD9240In2\[2\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[3\] " "No output dependent on input pin \"AD9240In2\[3\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[4\] " "No output dependent on input pin \"AD9240In2\[4\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[5\] " "No output dependent on input pin \"AD9240In2\[5\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[6\] " "No output dependent on input pin \"AD9240In2\[6\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[7\] " "No output dependent on input pin \"AD9240In2\[7\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[8\] " "No output dependent on input pin \"AD9240In2\[8\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[9\] " "No output dependent on input pin \"AD9240In2\[9\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[10\] " "No output dependent on input pin \"AD9240In2\[10\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[11\] " "No output dependent on input pin \"AD9240In2\[11\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[12\] " "No output dependent on input pin \"AD9240In2\[12\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD9240In2\[13\] " "No output dependent on input pin \"AD9240In2\[13\]\"" {  } { { "Modules/ECTNew.v" "" { Text "D:/project/quartus/hxq/fpga_verilog/ECTNewFPGA_0214/Modules/ECTNew.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1581648496839 "|ECTNew|AD9240In2[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1581648496839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3317 " "Implemented 3317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1581648496858 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1581648496858 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1581648496858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2719 " "Implemented 2719 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1581648496858 ""} { "Info" "ICUT_CUT_TM_RAMS" "431 " "Implemented 431 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1581648496858 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1581648496858 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1581648496858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1581648496858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 138 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581648496937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 14 10:48:16 2020 " "Processing ended: Fri Feb 14 10:48:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581648496937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581648496937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581648496937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1581648496937 ""}
