$date
	Thu Nov 17 11:06:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qa_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ set $end
$scope module qa $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ set $end
$var wire 4 % Q [3:0] $end
$scope module s0 $end
$var wire 1 & D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ set $end
$var reg 1 ' Q $end
$upscope $end
$scope module s1 $end
$var wire 1 ( D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ) set $end
$var reg 1 * Q $end
$upscope $end
$scope module s2 $end
$var wire 1 + D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 , set $end
$var reg 1 - Q $end
$upscope $end
$scope module s3 $end
$var wire 1 . D $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 / set $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x0
0/
x.
x-
0,
x+
x*
0)
x(
x'
x&
bx %
1$
0#
0"
bx !
$end
#20
1(
0+
0.
0&
1'
0*
0-
b1000 !
b1000 %
00
1#
#40
1)
1,
1/
0#
1"
0$
#60
1+
0(
1*
b100 !
b100 %
0'
1#
#80
0#
#100
0+
1.
0*
b10 !
b10 %
1-
1#
#120
0#
#140
1&
0.
10
b1 !
b1 %
0-
1#
#160
0#
#180
1(
0&
1'
b1000 !
b1000 %
00
1#
#200
0#
#220
1+
0(
1*
b100 !
b100 %
0'
1#
#240
0#
#260
0+
1.
0*
b10 !
b10 %
1-
1#
#280
0#
#300
1&
0.
10
b1 !
b1 %
0-
1#
#320
0#
#340
1(
0&
1'
b1000 !
b1000 %
00
1#
#360
0#
