
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xshifter_8.v" into library work
Parsing module <shifter_8>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xcompare_11.v" into library work
Parsing module <compare_11>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xboole_10.v" into library work
Parsing module <boole_10>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xadder_9.v" into library work
Parsing module <adder_9>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/seven_seg_13.v" into library work
Parsing module <seven_seg_13>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/dec_ctr_15.v" into library work
Parsing module <dec_ctr_15>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/decoder_14.v" into library work
Parsing module <decoder_14>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/counter_12.v" into library work
Parsing module <counter_12>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xalu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/stateCounter_7.v" into library work
Parsing module <stateCounter_7>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/multi_seven_seg_4.v" into library work
Parsing module <multi_seven_seg_4>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/multi_dec_ctr_5.v" into library work
Parsing module <multi_dec_ctr_5>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/counter_6.v" into library work
Parsing module <counter_6>.
Analyzing Verilog file "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <shifter_8>.

Elaborating module <adder_9>.

Elaborating module <boole_10>.

Elaborating module <compare_11>.

Elaborating module <reset_conditioner_2>.

Elaborating module <edge_detector_3>.

Elaborating module <multi_seven_seg_4>.

Elaborating module <counter_12>.

Elaborating module <seven_seg_13>.

Elaborating module <decoder_14>.

Elaborating module <multi_dec_ctr_5>.

Elaborating module <dec_ctr_15>.
WARNING:HDLCompiler:1127 - "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 78: Assignment to M_dec_ctr_digits ignored, since the identifier is never used

Elaborating module <counter_6>.

Elaborating module <stateCounter_7>.
WARNING:Xst:2972 - "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57. All outputs of instance <edge_detector> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v" line 74. All outputs of instance <dec_ctr> of block <multi_dec_ctr_5> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v" line 81. All outputs of instance <ctr> of block <counter_6> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/mojo_top_0.v" line 74: Output port <digits> of the instance <dec_ctr> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 127                                            |
    | Inputs             | 27                                             |
    | Outputs            | 57                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_miso> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 120
    Found 1-bit tristate buffer for signal <avr_rx> created at line 120
    Summary:
	inferred   4 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xalu_1.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 63.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <shifter_8>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xshifter_8.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit subtractor for signal <PWR_3_o_GND_3_o_sub_5_OUT> created at line 31.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 22
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 28
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_3_OUT> created at line 31
    Found 16-bit shifter logical left for signal <a[15]_PWR_3_o_shift_left_5_OUT> created at line 31
    Found 16-bit 4-to-1 multiplexer for signal <a_out> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <shifter_8> synthesized.

Synthesizing Unit <adder_9>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xadder_9.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <sum1> created at line 39.
    Found 16-bit adder for signal <a[15]_b[15]_add_1_OUT> created at line 28.
    Found 16x16-bit multiplier for signal <n0025> created at line 36.
    Found 16-bit 4-to-1 multiplexer for signal <sumt> created at line 25.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_9> synthesized.

Synthesizing Unit <boole_10>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xboole_10.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <boole_10> synthesized.

Synthesizing Unit <compare_11>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/xcompare_11.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <cmp<0>> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_11> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <multi_seven_seg_4>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/multi_seven_seg_4.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_11_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_4> synthesized.

Synthesizing Unit <counter_12>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/counter_12.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_12_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_12> synthesized.

Synthesizing Unit <seven_seg_13>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/seven_seg_13.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_13> synthesized.

Synthesizing Unit <decoder_14>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/decoder_14.v".
    Summary:
	no macro.
Unit <decoder_14> synthesized.

Synthesizing Unit <dec_ctr_15>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/dec_ctr_15.v".
    Found 1-bit register for signal <M_val_q<3>>.
    Found 1-bit register for signal <M_val_q<2>>.
    Found 1-bit register for signal <M_val_q<1>>.
    Found 1-bit register for signal <M_val_q<0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <dec_ctr_15> synthesized.

Synthesizing Unit <stateCounter_7>.
    Related source file is "H:/Documents/TestCases_v2/work/planAhead/TestCases/TestCases.srcs/sources_1/imports/verilog/stateCounter_7.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 28-bit register for signal <M_stateCounter_q>.
    Found 28-bit adder for signal <M_stateCounter_d> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <stateCounter_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 18-bit adder                                          : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 3
 18-bit register                                       : 1
 28-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 4
# Logic shifters                                       : 5
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_12>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_12> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_13>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_13> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 9
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 4
# Logic shifters                                       : 5
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 1
 31-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 10100 | 10100
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10101 | 10101
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <stateCounter_7> ...

Optimizing unit <shifter_8> ...

Optimizing unit <adder_9> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.
FlipFlop M_state_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 61    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 15.575ns (Maximum Frequency: 64.205MHz)
   Minimum input arrival time before clock: 3.808ns
   Maximum output required time after clock: 16.138ns
   Maximum combinational path delay: 6.312ns

=========================================================================
