m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/PC/Documents/Chung_training/UVM/work
T_opt
!s110 1712832906
Vg60fb2[FR[IN_kecJcKI<0
04 3 4 work top fast 0
=1-18c04dc4ceb4-6617c18a-26e-1dd0
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
vADD_SUB
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1712832905
!i10b 1
!s100 ?Y71W`a5;`X^z<=n26f6z0
I2min<Z^fzSK57O?6N1H^_1
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 !s105 testbench_sv_unit
S1
R0
Z6 w1712825729
Z7 8..\design.sv
Z8 F..\design.sv
L0 2
Z9 OL;L;10.7c;67
r1
!s85 0
31
Z10 !s108 1712832904.000000
Z11 !s107 C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|..\design.sv|./uvm-1.1d/src/uvm_pkg.sv|../testbench.sv|
Z12 !s90 -64|-timescale=1ns/1ns|../testbench.sv|+incdir+./uvm-1.1d/src|./uvm-1.1d/src/uvm_pkg.sv|
!i113 0
Z13 o-timescale=1ns/1ns -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 !s92 -timescale=1ns/1ns +incdir+./uvm-1.1d/src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@a@d@d_@s@u@b
Yadd_sub_if
R2
R3
!i10b 1
!s100 lTcl3l28kS1zN?ZfBA4TY1
I0=hb2GHVkJRXU`dOQY9Ko0
R4
R5
S1
R0
R6
R7
R8
L0 24
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R14
R1
Xtestbench_sv_unit
!s115 add_sub_if
R2
Z15 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
V1oRi5]a@EFJN<BPN>Mahn1
r1
!s85 0
!i10b 1
!s100 Y`83a?O0DM^k]K]EiN4GC0
I1oRi5]a@EFJN<BPN>Mahn1
!i103 1
S1
R0
Z16 w1712831105
Z17 8../testbench.sv
Z18 F../testbench.sv
R8
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
FC:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
L0 44
R9
31
R10
R11
R12
!i113 0
R13
R14
R1
vtop
R2
R15
DXx4 work 17 testbench_sv_unit 0 22 1oRi5]a@EFJN<BPN>Mahn1
R4
r1
!s85 0
!i10b 1
!s100 Nc<?iihAzb@@Haj2JozcC1
I<HlIQTRATG>:cHVgJ9eQk1
R5
S1
R0
R16
R17
R18
L0 46
R9
31
R10
R11
R12
!i113 0
R13
R14
R1
