

================================================================
== Vivado HLS Report for 'weight_load_bias_wri'
================================================================
* Date:           Tue Nov 10 23:49:04 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     2.266|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- bias_write_loop  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp)
	7  / (!tmp)
2 --> 
	7  / (tmp_11)
	3  / (!tmp_11)
3 --> 
	7  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_bias_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i512]* %bias_burst_buf_V, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_num_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_num_iter)" [kernel.cpp:8995]   --->   Operation 10 'read' 'in_num_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inst3_V_read = call i192 @_ssdm_op_Read.ap_auto.i192(i192 %inst3_V)" [kernel.cpp:8995]   --->   Operation 11 'read' 'inst3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inst1_V_read = call i192 @_ssdm_op_Read.ap_auto.i192(i192 %inst1_V)" [kernel.cpp:8995]   --->   Operation 12 'read' 'inst1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_V = trunc i192 %inst1_V_read to i32" [kernel.cpp:9012]   --->   Operation 13 'trunc' 'LAYER_IN_NUM_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %inst3_V_read, i32 64, i32 79)" [kernel.cpp:9029]   --->   Operation 14 'partselect' 'LAYER_IN_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %inst3_V_read, i32 2)" [kernel.cpp:9042]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [kernel.cpp:9042]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %in_num_iter_read to i33" [kernel.cpp:9043]   --->   Operation 17 'zext' 'lhs_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %LAYER_IN_NUM_T_V to i33" [kernel.cpp:9043]   --->   Operation 18 'zext' 'rhs_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.51ns)   --->   "%ret_V = add i33 %lhs_V, %rhs_V" [kernel.cpp:9043]   --->   Operation 19 'add' 'ret_V' <Predicate = (tmp)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %LAYER_IN_NUM_V to i33" [kernel.cpp:9043]   --->   Operation 20 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.26ns)   --->   "%tmp_11 = icmp ult i33 %ret_V, %tmp_s" [kernel.cpp:9043]   --->   Operation 21 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %.loopexit, label %2" [kernel.cpp:9043]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_12 = call i13 @_ssdm_op_PartSelect.i13.i192.i32.i32(i192 %inst3_V_read, i32 83, i32 95)" [kernel.cpp:9044]   --->   Operation 23 'partselect' 'tmp_12' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.85ns)   --->   "br label %3" [kernel.cpp:9044]   --->   Operation 24 'br' <Predicate = (!tmp_11)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%i_op_assign = phi i13 [ 0, %2 ], [ %oo, %._crit_edge1 ]"   --->   Operation 25 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.06ns)   --->   "%exitcond = icmp eq i13 %i_op_assign, %tmp_12" [kernel.cpp:9044]   --->   Operation 26 'icmp' 'exitcond' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.32ns)   --->   "%oo = add i13 %i_op_assign, 1" [kernel.cpp:9044]   --->   Operation 27 'add' 'oo' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %4" [kernel.cpp:9044]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bus_b_offset = trunc i13 %i_op_assign to i1" [kernel.cpp:9044]   --->   Operation 29 'trunc' 'bus_b_offset' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%bus_b_idx = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %i_op_assign, i32 1, i32 12)" [kernel.cpp:9047]   --->   Operation 30 'partselect' 'bus_b_idx' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_14 = zext i12 %bus_b_idx to i64" [kernel.cpp:9049]   --->   Operation 31 'zext' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bias_burst_buf_V_add = getelementptr [4 x i512]* %bias_burst_buf_V, i64 0, i64 %tmp_14" [kernel.cpp:9049]   --->   Operation 32 'getelementptr' 'bias_burst_buf_V_add' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 33 [3/3] (2.26ns)   --->   "%bus_b_data_V = load i512* %bias_burst_buf_V_add, align 8" [kernel.cpp:9049]   --->   Operation 33 'load' 'bus_b_data_V' <Predicate = (!exitcond)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %bus_b_offset, label %6, label %5" [kernel.cpp:9058]   --->   Operation 34 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 35 [2/3] (2.26ns)   --->   "%bus_b_data_V = load i512* %bias_burst_buf_V_add, align 8" [kernel.cpp:9049]   --->   Operation 35 'load' 'bus_b_data_V' <Predicate = (!exitcond)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 36 [1/3] (2.26ns)   --->   "%bus_b_data_V = load i512* %bias_burst_buf_V_add, align 8" [kernel.cpp:9049]   --->   Operation 36 'load' 'bus_b_data_V' <Predicate = (!exitcond)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 2.16>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str822) nounwind" [kernel.cpp:9044]   --->   Operation 37 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str822)" [kernel.cpp:9044]   --->   Operation 38 'specregionbegin' 'tmp_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [kernel.cpp:9045]   --->   Operation 39 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%fifo_b_data_V_1 = trunc i512 %bus_b_data_V to i256" [kernel.cpp:9060]   --->   Operation 40 'trunc' 'fifo_b_data_V_1' <Predicate = (!exitcond & !bus_b_offset)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.85ns)   --->   "br label %._crit_edge1" [kernel.cpp:9061]   --->   Operation 41 'br' <Predicate = (!exitcond & !bus_b_offset)> <Delay = 0.85>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%fifo_b_data_V = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %bus_b_data_V, i32 256, i32 511)" [kernel.cpp:9063]   --->   Operation 42 'partselect' 'fifo_b_data_V' <Predicate = (!exitcond & bus_b_offset)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.85ns)   --->   "br label %._crit_edge1" [kernel.cpp:9064]   --->   Operation 43 'br' <Predicate = (!exitcond & bus_b_offset)> <Delay = 0.85>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V = phi i256 [ %fifo_b_data_V, %6 ], [ %fifo_b_data_V_1, %5 ]"   --->   Operation 44 'phi' 'tmp_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_bias_V_V, i256 %tmp_V)" [kernel.cpp:9160]   --->   Operation 45 'write' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str822, i32 %tmp_13)" [kernel.cpp:9161]   --->   Operation 46 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:9044]   --->   Operation 47 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 48 'br' <Predicate = (tmp & !tmp_11)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "br label %._crit_edge" [kernel.cpp:9163]   --->   Operation 49 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:9164]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_burst_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fifo_bias_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inst1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inst3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_num_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specinterface  ) [ 00000000]
StgValue_9           (specmemcore    ) [ 00000000]
in_num_iter_read     (read           ) [ 00000000]
inst3_V_read         (read           ) [ 00100000]
inst1_V_read         (read           ) [ 00000000]
LAYER_IN_NUM_V       (trunc          ) [ 00100000]
LAYER_IN_NUM_T_V     (partselect     ) [ 00000000]
tmp                  (bitselect      ) [ 01111111]
StgValue_16          (br             ) [ 00000000]
lhs_V                (zext           ) [ 00000000]
rhs_V                (zext           ) [ 00000000]
ret_V                (add            ) [ 00100000]
tmp_s                (zext           ) [ 00000000]
tmp_11               (icmp           ) [ 00111111]
StgValue_22          (br             ) [ 00000000]
tmp_12               (partselect     ) [ 00011110]
StgValue_24          (br             ) [ 00111110]
i_op_assign          (phi            ) [ 00010000]
exitcond             (icmp           ) [ 00011110]
oo                   (add            ) [ 00111110]
StgValue_28          (br             ) [ 00000000]
bus_b_offset         (trunc          ) [ 00011110]
bus_b_idx            (partselect     ) [ 00000000]
tmp_14               (zext           ) [ 00000000]
bias_burst_buf_V_add (getelementptr  ) [ 00011100]
StgValue_34          (br             ) [ 00000000]
bus_b_data_V         (load           ) [ 00010010]
StgValue_37          (specloopname   ) [ 00000000]
tmp_13               (specregionbegin) [ 00000000]
StgValue_39          (specpipeline   ) [ 00000000]
fifo_b_data_V_1      (trunc          ) [ 00000000]
StgValue_41          (br             ) [ 00000000]
fifo_b_data_V        (partselect     ) [ 00000000]
StgValue_43          (br             ) [ 00000000]
tmp_V                (phi            ) [ 00000000]
StgValue_45          (write          ) [ 00000000]
empty                (specregionend  ) [ 00000000]
StgValue_47          (br             ) [ 00111110]
StgValue_48          (br             ) [ 00000000]
StgValue_49          (br             ) [ 00000000]
StgValue_50          (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_burst_buf_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_burst_buf_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_bias_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_bias_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inst1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inst3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_num_iter">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_num_iter"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str418"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i192"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str822"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="in_num_iter_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_num_iter_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="inst3_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="192" slack="0"/>
<pin id="90" dir="0" index="1" bw="192" slack="0"/>
<pin id="91" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst3_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="inst1_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="192" slack="0"/>
<pin id="96" dir="0" index="1" bw="192" slack="0"/>
<pin id="97" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst1_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_45_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="256" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="bias_burst_buf_V_add_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="512" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_burst_buf_V_add/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bus_b_data_V/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_op_assign_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="1"/>
<pin id="122" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_op_assign_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="13" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_V_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_V_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="256" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="256" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="LAYER_IN_NUM_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="192" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LAYER_IN_NUM_V/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="LAYER_IN_NUM_T_V_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="192" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="0" index="3" bw="8" slack="0"/>
<pin id="150" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="LAYER_IN_NUM_T_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="192" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lhs_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="rhs_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ret_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_11_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="33" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_12_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="0"/>
<pin id="187" dir="0" index="1" bw="192" slack="1"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="0" index="3" bw="8" slack="0"/>
<pin id="190" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exitcond_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="0" index="1" bw="13" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="oo_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="oo/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="bus_b_offset_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bus_b_offset/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bus_b_idx_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="0" index="1" bw="13" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="5" slack="0"/>
<pin id="214" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bus_b_idx/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_14_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="fifo_b_data_V_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="512" slack="1"/>
<pin id="226" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="fifo_b_data_V_1/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="fifo_b_data_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="256" slack="0"/>
<pin id="230" dir="0" index="1" bw="512" slack="1"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="0" index="3" bw="10" slack="0"/>
<pin id="233" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fifo_b_data_V/6 "/>
</bind>
</comp>

<comp id="238" class="1005" name="inst3_V_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="192" slack="1"/>
<pin id="240" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="inst3_V_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="LAYER_IN_NUM_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_V "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="3"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="252" class="1005" name="ret_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="33" slack="1"/>
<pin id="254" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_11_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_12_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="1"/>
<pin id="263" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="266" class="1005" name="exitcond_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="270" class="1005" name="oo_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="0"/>
<pin id="272" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="oo "/>
</bind>
</comp>

<comp id="275" class="1005" name="bus_b_offset_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="3"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bus_b_offset "/>
</bind>
</comp>

<comp id="279" class="1005" name="bias_burst_buf_V_add_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="1"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="bias_burst_buf_V_add "/>
</bind>
</comp>

<comp id="284" class="1005" name="bus_b_data_V_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="512" slack="1"/>
<pin id="286" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="bus_b_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="78" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="140"><net_src comp="134" pin="4"/><net_sink comp="100" pin=2"/></net>

<net id="144"><net_src comp="94" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="88" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="88" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="82" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="145" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="124" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="124" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="124" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="124" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="234"><net_src comp="72" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="74" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="237"><net_src comp="228" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="241"><net_src comp="88" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="246"><net_src comp="141" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="251"><net_src comp="155" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="171" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="260"><net_src comp="180" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="185" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="269"><net_src comp="194" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="199" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="278"><net_src comp="205" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="107" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="287"><net_src comp="114" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="228" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_bias_V_V | {6 }
 - Input state : 
	Port: weight_load_bias_wri : bias_burst_buf_V | {3 4 5 }
	Port: weight_load_bias_wri : inst1_V | {1 }
	Port: weight_load_bias_wri : inst3_V | {1 }
	Port: weight_load_bias_wri : in_num_iter | {1 }
  - Chain level:
	State 1
		StgValue_16 : 1
		rhs_V : 1
		ret_V : 2
	State 2
		tmp_11 : 1
		StgValue_22 : 2
	State 3
		exitcond : 1
		oo : 1
		StgValue_28 : 2
		bus_b_offset : 1
		bus_b_idx : 1
		tmp_14 : 2
		bias_burst_buf_V_add : 3
		bus_b_data_V : 4
		StgValue_34 : 2
	State 4
	State 5
	State 6
		tmp_V : 1
		StgValue_45 : 2
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |         ret_V_fu_171        |    0    |    39   |
|          |          oo_fu_199          |    0    |    20   |
|----------|-----------------------------|---------|---------|
|   icmp   |        tmp_11_fu_180        |    0    |    21   |
|          |       exitcond_fu_194       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          | in_num_iter_read_read_fu_82 |    0    |    0    |
|   read   |   inst3_V_read_read_fu_88   |    0    |    0    |
|          |   inst1_V_read_read_fu_94   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_45_write_fu_100  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    LAYER_IN_NUM_V_fu_141    |    0    |    0    |
|   trunc  |     bus_b_offset_fu_205     |    0    |    0    |
|          |    fifo_b_data_V_1_fu_224   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   LAYER_IN_NUM_T_V_fu_145   |    0    |    0    |
|partselect|        tmp_12_fu_185        |    0    |    0    |
|          |       bus_b_idx_fu_209      |    0    |    0    |
|          |     fifo_b_data_V_fu_228    |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_155         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         lhs_V_fu_163        |    0    |    0    |
|   zext   |         rhs_V_fu_167        |    0    |    0    |
|          |         tmp_s_fu_177        |    0    |    0    |
|          |        tmp_14_fu_219        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    93   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   LAYER_IN_NUM_V_reg_243   |   32   |
|bias_burst_buf_V_add_reg_279|    2   |
|    bus_b_data_V_reg_284    |   512  |
|    bus_b_offset_reg_275    |    1   |
|      exitcond_reg_266      |    1   |
|     i_op_assign_reg_120    |   13   |
|    inst3_V_read_reg_238    |   192  |
|         oo_reg_270         |   13   |
|        ret_V_reg_252       |   33   |
|       tmp_11_reg_257       |    1   |
|       tmp_12_reg_261       |   13   |
|        tmp_V_reg_131       |   256  |
|         tmp_reg_248        |    1   |
+----------------------------+--------+
|            Total           |  1070  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||   0.85  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   93   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1070  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1070  |   102  |
+-----------+--------+--------+--------+
