class Const:
    SW_MEM = 24000000 # 10 MBs of SRAM and TCAM * 12 stages
    SKETCH_ACTIVE_TIME = [50, 201]
    H_MEM = 1700000 #SoC smartNIC = 17 MB ,   FPGA = 2520 36-Kb BRAM blocks