// Seed: 2204604954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_16;
  ;
  wire id_17;
  ;
  always assign id_6 = id_10;
  wire id_18;
  assign id_12 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout reg id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_8,
      id_15,
      id_15,
      id_5,
      id_10,
      id_2,
      id_1,
      id_5,
      id_10,
      id_5,
      id_10,
      id_15,
      id_7,
      id_6,
      id_2
  );
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wand id_2;
  input wire id_1;
  always id_12 <= id_5;
  assign id_2 = 1'h0 - id_5;
endmodule
