// Seed: 2048650844
`define pp_3 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  wire  id_3 = id_3[1];
  logic id_4 = id_2;
endmodule
