library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


ENTITY ALU_INPUTS IS 
PORT(A, B, ENA, ENB, INVA: IN STD_LOGIC;
	EnabledB, OutputA: OUT STD_LOGIC);
END ALU_INPUTS;

ARCHITECTURE behavioural OF ALU_INPUTS IS

Signal EnabledA: STD_LOGIC;

BEGIN
EnabledB <= B AND ENB;
EnabledA <= A AND ENA;
OutputA <= EnabledA XOR INVA;

END behavioural;
