============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 30 2019  06:16:44 pm
  Module:                 laundrycombo
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Pin           Type     Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clk)       launch                                 0 R 
state_reg[4]/CK                            0             0 R 
state_reg[4]/Q    DFFHQX1        4  0.8   32  +202     202 F 
g6039/A                                         +0     202   
g6039/Y           NOR3X1         2  0.6   92  +107     309 R 
g6037/AN                                        +0     309   
g6037/Y           NOR2BX1        2  0.6   55  +128     437 R 
g6033/C                                         +0     437   
g6033/Y           NAND3BXL       2  0.6  170  +141     578 F 
g6075/C                                         +0     578   
g6075/Y           NOR3BX1        4  1.4  153  +175     752 R 
g6002/A1                                        +0     752   
g6002/Y           AOI21X1        3  1.1  119  +166     919 F 
g6001/A                                         +0     919   
g6001/Y           INVX1          2  0.6   40   +82    1002 R 
g5970/C                                         +0    1002   
g5970/Y           OR4X1          2  0.6   29   +97    1098 R 
g5968/C0                                        +0    1098   
g5968/Y           OAI221X1       1  0.2  138  +137    1235 F 
g5961/C                                         +0    1235   
g5961/Y           OR4X1          1  0.3   43  +297    1532 F 
state_reg[8]/D    DFFHQX1                       +0    1532   
state_reg[8]/CK   setup                    0   +71    1603 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)       capture                            20000 R 
-------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   18397ps 
Start-point  : state_reg[4]/CK
End-point    : state_reg[8]/D
