<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sni.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>sni.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SNI specific definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997, 1998 by Ralf Baechle</span>
<span class="cm"> * Copyright (C) 2006 Thomas Bogendoerfer (tsbogend@alpha.franken.de)</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_SNI_H</span>
<span class="cp">#define __ASM_SNI_H</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sni_brd_type</span><span class="p">;</span>

<span class="cp">#define SNI_BRD_10                 2</span>
<span class="cp">#define SNI_BRD_10NEW              3</span>
<span class="cp">#define SNI_BRD_TOWER_OASIC        4</span>
<span class="cp">#define SNI_BRD_MINITOWER          5</span>
<span class="cp">#define SNI_BRD_PCI_TOWER          6</span>
<span class="cp">#define SNI_BRD_RM200              7</span>
<span class="cp">#define SNI_BRD_PCI_MTOWER         8</span>
<span class="cp">#define SNI_BRD_PCI_DESKTOP        9</span>
<span class="cp">#define SNI_BRD_PCI_TOWER_CPLUS   10</span>
<span class="cp">#define SNI_BRD_PCI_MTOWER_CPLUS  11</span>

<span class="cm">/* RM400 cpu types */</span>
<span class="cp">#define SNI_CPU_M8021           0x01</span>
<span class="cp">#define SNI_CPU_M8030           0x04</span>
<span class="cp">#define SNI_CPU_M8031           0x06</span>
<span class="cp">#define SNI_CPU_M8034           0x0f</span>
<span class="cp">#define SNI_CPU_M8037           0x07</span>
<span class="cp">#define SNI_CPU_M8040           0x05</span>
<span class="cp">#define SNI_CPU_M8043           0x09</span>
<span class="cp">#define SNI_CPU_M8050           0x0b</span>
<span class="cp">#define SNI_CPU_M8053           0x0d</span>

<span class="cp">#define SNI_PORT_BASE		CKSEG1ADDR(0xb4000000)</span>

<span class="cp">#ifndef __MIPSEL__</span>
<span class="cm">/*</span>
<span class="cm"> * ASIC PCI registers for big endian configuration.</span>
<span class="cm"> */</span>
<span class="cp">#define PCIMT_UCONF		CKSEG1ADDR(0xbfff0004)</span>
<span class="cp">#define PCIMT_IOADTIMEOUT2	CKSEG1ADDR(0xbfff000c)</span>
<span class="cp">#define PCIMT_IOMEMCONF		CKSEG1ADDR(0xbfff0014)</span>
<span class="cp">#define PCIMT_IOMMU		CKSEG1ADDR(0xbfff001c)</span>
<span class="cp">#define PCIMT_IOADTIMEOUT1	CKSEG1ADDR(0xbfff0024)</span>
<span class="cp">#define PCIMT_DMAACCESS		CKSEG1ADDR(0xbfff002c)</span>
<span class="cp">#define PCIMT_DMAHIT		CKSEG1ADDR(0xbfff0034)</span>
<span class="cp">#define PCIMT_ERRSTATUS		CKSEG1ADDR(0xbfff003c)</span>
<span class="cp">#define PCIMT_ERRADDR		CKSEG1ADDR(0xbfff0044)</span>
<span class="cp">#define PCIMT_SYNDROME		CKSEG1ADDR(0xbfff004c)</span>
<span class="cp">#define PCIMT_ITPEND		CKSEG1ADDR(0xbfff0054)</span>
<span class="cp">#define  IT_INT2		0x01</span>
<span class="cp">#define  IT_INTD		0x02</span>
<span class="cp">#define  IT_INTC		0x04</span>
<span class="cp">#define  IT_INTB		0x08</span>
<span class="cp">#define  IT_INTA		0x10</span>
<span class="cp">#define  IT_EISA		0x20</span>
<span class="cp">#define  IT_SCSI		0x40</span>
<span class="cp">#define  IT_ETH			0x80</span>
<span class="cp">#define PCIMT_IRQSEL		CKSEG1ADDR(0xbfff005c)</span>
<span class="cp">#define PCIMT_TESTMEM		CKSEG1ADDR(0xbfff0064)</span>
<span class="cp">#define PCIMT_ECCREG		CKSEG1ADDR(0xbfff006c)</span>
<span class="cp">#define PCIMT_CONFIG_ADDRESS	CKSEG1ADDR(0xbfff0074)</span>
<span class="cp">#define PCIMT_ASIC_ID		CKSEG1ADDR(0xbfff007c)	</span><span class="cm">/* read */</span><span class="cp"></span>
<span class="cp">#define PCIMT_SOFT_RESET	CKSEG1ADDR(0xbfff007c)	</span><span class="cm">/* write */</span><span class="cp"></span>
<span class="cp">#define PCIMT_PIA_OE		CKSEG1ADDR(0xbfff0084)</span>
<span class="cp">#define PCIMT_PIA_DATAOUT	CKSEG1ADDR(0xbfff008c)</span>
<span class="cp">#define PCIMT_PIA_DATAIN	CKSEG1ADDR(0xbfff0094)</span>
<span class="cp">#define PCIMT_CACHECONF		CKSEG1ADDR(0xbfff009c)</span>
<span class="cp">#define PCIMT_INVSPACE		CKSEG1ADDR(0xbfff00a4)</span>
<span class="cp">#else</span>
<span class="cm">/*</span>
<span class="cm"> * ASIC PCI registers for little endian configuration.</span>
<span class="cm"> */</span>
<span class="cp">#define PCIMT_UCONF		CKSEG1ADDR(0xbfff0000)</span>
<span class="cp">#define PCIMT_IOADTIMEOUT2	CKSEG1ADDR(0xbfff0008)</span>
<span class="cp">#define PCIMT_IOMEMCONF		CKSEG1ADDR(0xbfff0010)</span>
<span class="cp">#define PCIMT_IOMMU		CKSEG1ADDR(0xbfff0018)</span>
<span class="cp">#define PCIMT_IOADTIMEOUT1	CKSEG1ADDR(0xbfff0020)</span>
<span class="cp">#define PCIMT_DMAACCESS		CKSEG1ADDR(0xbfff0028)</span>
<span class="cp">#define PCIMT_DMAHIT		CKSEG1ADDR(0xbfff0030)</span>
<span class="cp">#define PCIMT_ERRSTATUS		CKSEG1ADDR(0xbfff0038)</span>
<span class="cp">#define PCIMT_ERRADDR		CKSEG1ADDR(0xbfff0040)</span>
<span class="cp">#define PCIMT_SYNDROME		CKSEG1ADDR(0xbfff0048)</span>
<span class="cp">#define PCIMT_ITPEND		CKSEG1ADDR(0xbfff0050)</span>
<span class="cp">#define  IT_INT2		0x01</span>
<span class="cp">#define  IT_INTD		0x02</span>
<span class="cp">#define  IT_INTC		0x04</span>
<span class="cp">#define  IT_INTB		0x08</span>
<span class="cp">#define  IT_INTA		0x10</span>
<span class="cp">#define  IT_EISA		0x20</span>
<span class="cp">#define  IT_SCSI		0x40</span>
<span class="cp">#define  IT_ETH			0x80</span>
<span class="cp">#define PCIMT_IRQSEL		CKSEG1ADDR(0xbfff0058)</span>
<span class="cp">#define PCIMT_TESTMEM		CKSEG1ADDR(0xbfff0060)</span>
<span class="cp">#define PCIMT_ECCREG		CKSEG1ADDR(0xbfff0068)</span>
<span class="cp">#define PCIMT_CONFIG_ADDRESS	CKSEG1ADDR(0xbfff0070)</span>
<span class="cp">#define PCIMT_ASIC_ID		CKSEG1ADDR(0xbfff0078)	</span><span class="cm">/* read */</span><span class="cp"></span>
<span class="cp">#define PCIMT_SOFT_RESET	CKSEG1ADDR(0xbfff0078)	</span><span class="cm">/* write */</span><span class="cp"></span>
<span class="cp">#define PCIMT_PIA_OE		CKSEG1ADDR(0xbfff0080)</span>
<span class="cp">#define PCIMT_PIA_DATAOUT	CKSEG1ADDR(0xbfff0088)</span>
<span class="cp">#define PCIMT_PIA_DATAIN	CKSEG1ADDR(0xbfff0090)</span>
<span class="cp">#define PCIMT_CACHECONF		CKSEG1ADDR(0xbfff0098)</span>
<span class="cp">#define PCIMT_INVSPACE		CKSEG1ADDR(0xbfff00a0)</span>
<span class="cp">#endif</span>

<span class="cp">#define PCIMT_PCI_CONF		CKSEG1ADDR(0xbfff0100)</span>

<span class="cm">/*</span>
<span class="cm"> * Data port for the PCI bus in IO space</span>
<span class="cm"> */</span>
<span class="cp">#define PCIMT_CONFIG_DATA	0x0cfc</span>

<span class="cm">/*</span>
<span class="cm"> * Board specific registers</span>
<span class="cm"> */</span>
<span class="cp">#define PCIMT_CSMSR		CKSEG1ADDR(0xbfd00000)</span>
<span class="cp">#define PCIMT_CSSWITCH		CKSEG1ADDR(0xbfd10000)</span>
<span class="cp">#define PCIMT_CSITPEND		CKSEG1ADDR(0xbfd20000)</span>
<span class="cp">#define PCIMT_AUTO_PO_EN	CKSEG1ADDR(0xbfd30000)</span>
<span class="cp">#define PCIMT_CLR_TEMP		CKSEG1ADDR(0xbfd40000)</span>
<span class="cp">#define PCIMT_AUTO_PO_DIS	CKSEG1ADDR(0xbfd50000)</span>
<span class="cp">#define PCIMT_EXMSR		CKSEG1ADDR(0xbfd60000)</span>
<span class="cp">#define PCIMT_UNUSED1		CKSEG1ADDR(0xbfd70000)</span>
<span class="cp">#define PCIMT_CSWCSM		CKSEG1ADDR(0xbfd80000)</span>
<span class="cp">#define PCIMT_UNUSED2		CKSEG1ADDR(0xbfd90000)</span>
<span class="cp">#define PCIMT_CSLED		CKSEG1ADDR(0xbfda0000)</span>
<span class="cp">#define PCIMT_CSMAPISA		CKSEG1ADDR(0xbfdb0000)</span>
<span class="cp">#define PCIMT_CSRSTBP		CKSEG1ADDR(0xbfdc0000)</span>
<span class="cp">#define PCIMT_CLRPOFF		CKSEG1ADDR(0xbfdd0000)</span>
<span class="cp">#define PCIMT_CSTIMER		CKSEG1ADDR(0xbfde0000)</span>
<span class="cp">#define PCIMT_PWDN		CKSEG1ADDR(0xbfdf0000)</span>

<span class="cm">/*</span>
<span class="cm"> * A20R based boards</span>
<span class="cm"> */</span>
<span class="cp">#define A20R_PT_CLOCK_BASE      CKSEG1ADDR(0xbc040000)</span>
<span class="cp">#define A20R_PT_TIM0_ACK        CKSEG1ADDR(0xbc050000)</span>
<span class="cp">#define A20R_PT_TIM1_ACK        CKSEG1ADDR(0xbc060000)</span>

<span class="cp">#define SNI_A20R_IRQ_BASE       MIPS_CPU_IRQ_BASE</span>
<span class="cp">#define SNI_A20R_IRQ_TIMER      (SNI_A20R_IRQ_BASE+5)</span>

<span class="cp">#define SNI_PCIT_INT_REG        CKSEG1ADDR(0xbfff000c)</span>

<span class="cp">#define SNI_PCIT_INT_START      24</span>
<span class="cp">#define SNI_PCIT_INT_END        30</span>

<span class="cp">#define PCIT_IRQ_ETHERNET       (MIPS_CPU_IRQ_BASE + 5)</span>
<span class="cp">#define PCIT_IRQ_INTA           (SNI_PCIT_INT_START + 0)</span>
<span class="cp">#define PCIT_IRQ_INTB           (SNI_PCIT_INT_START + 1)</span>
<span class="cp">#define PCIT_IRQ_INTC           (SNI_PCIT_INT_START + 2)</span>
<span class="cp">#define PCIT_IRQ_INTD           (SNI_PCIT_INT_START + 3)</span>
<span class="cp">#define PCIT_IRQ_SCSI0          (SNI_PCIT_INT_START + 4)</span>
<span class="cp">#define PCIT_IRQ_SCSI1          (SNI_PCIT_INT_START + 5)</span>


<span class="cm">/*</span>
<span class="cm"> * Interrupt 0-16 are EISA interrupts.  Interrupts from 16 on are assigned</span>
<span class="cm"> * to the other interrupts generated by ASIC PCI.</span>
<span class="cm"> *</span>
<span class="cm"> * INT2 is a wired-or of the push button interrupt, high temperature interrupt</span>
<span class="cm"> * ASIC PCI interrupt.</span>
<span class="cm"> */</span>
<span class="cp">#define PCIMT_KEYBOARD_IRQ	 1</span>
<span class="cp">#define PCIMT_IRQ_INT2		24</span>
<span class="cp">#define PCIMT_IRQ_INTD		25</span>
<span class="cp">#define PCIMT_IRQ_INTC		26</span>
<span class="cp">#define PCIMT_IRQ_INTB		27</span>
<span class="cp">#define PCIMT_IRQ_INTA		28</span>
<span class="cp">#define PCIMT_IRQ_EISA		29</span>
<span class="cp">#define PCIMT_IRQ_SCSI		30</span>

<span class="cp">#define PCIMT_IRQ_ETHERNET	(MIPS_CPU_IRQ_BASE+6)</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">#define PCIMT_IRQ_TEMPERATURE	24</span>
<span class="c">#define PCIMT_IRQ_EISA_NMI	25</span>
<span class="c">#define PCIMT_IRQ_POWER_OFF	26</span>
<span class="c">#define PCIMT_IRQ_BUTTON	27</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Base address for the mapped 16mb EISA bus segment.</span>
<span class="cm"> */</span>
<span class="cp">#define PCIMT_EISA_BASE		CKSEG1ADDR(0xb0000000)</span>

<span class="cm">/* PCI EISA Interrupt acknowledge  */</span>
<span class="cp">#define PCIMT_INT_ACKNOWLEDGE	CKSEG1ADDR(0xba000000)</span>

<span class="cm">/*</span>
<span class="cm"> *  SNI ID PROM</span>
<span class="cm"> *</span>
<span class="cm"> * SNI_IDPROM_MEMSIZE  Memsize in 16MB quantities</span>
<span class="cm"> * SNI_IDPROM_BRDTYPE  Board Type</span>
<span class="cm"> * SNI_IDPROM_CPUTYPE  CPU Type on RM400</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_CPU_BIG_ENDIAN</span>
<span class="cp">#define __SNI_END 0</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_CPU_LITTLE_ENDIAN</span>
<span class="cp">#define __SNI_END 3</span>
<span class="cp">#endif</span>
<span class="cp">#define SNI_IDPROM_BASE        CKSEG1ADDR(0x1ff00000)</span>
<span class="cp">#define SNI_IDPROM_MEMSIZE     (SNI_IDPROM_BASE + (0x28 ^ __SNI_END))</span>
<span class="cp">#define SNI_IDPROM_BRDTYPE     (SNI_IDPROM_BASE + (0x29 ^ __SNI_END))</span>
<span class="cp">#define SNI_IDPROM_CPUTYPE     (SNI_IDPROM_BASE + (0x30 ^ __SNI_END))</span>

<span class="cp">#define SNI_IDPROM_SIZE	0x1000</span>

<span class="cm">/* board specific init functions */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_a20r_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_pcit_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_rm200_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_pcimt_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* board specific irq init functions */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_a20r_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_pcit_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_pcit_cplus_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_rm200_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_pcimt_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* timer inits */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sni_cpu_time_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* eisa init for RM200/400 */</span>
<span class="cp">#ifdef CONFIG_EISA</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">sni_eisa_root_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">sni_eisa_root_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* common irq stuff */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">sni_hwint</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">sni_isa_irq</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SNI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
