Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 18 14:54:37 2023
| Host         : DESKTOP-5CIH7MF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mips_wrapper_timing_summary_routed.rpt -pb mips_wrapper_timing_summary_routed.pb -rpx mips_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  204         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (494)
5. checking no_input_delay (1)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (494)
--------------------------------------------------
 There are 494 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  558          inf        0.000                      0                  558           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           558 Endpoints
Min Delay           558 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.073ns  (logic 3.724ns (12.383%)  route 26.349ns (87.617%))
  Logic Levels:           20  (FDRE=1 LUT3=1 LUT5=7 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           0.932    21.606    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    21.730 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.819    22.549    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.146    22.695 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.167    23.862    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.354    24.216 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.739    24.954    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.352    25.306 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.975    26.281    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.354    26.635 r  inst_decode/RegisterFile/Result[26]_INST_0_i_4/O
                         net (fo=3, routed)           1.350    27.985    execute/ALU_inst/Result[31][25]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.326    28.311 r  execute/ALU_inst/Result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.665    28.976    execute/ALU_inst/Result[26]_INST_0_i_3_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.124    29.100 r  execute/ALU_inst/Result[26]_INST_0/O
                         net (fo=1, unset)            0.973    30.073    Result[26]
                                                                      r  Result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.932ns  (logic 3.494ns (11.673%)  route 26.438ns (88.327%))
  Logic Levels:           20  (FDRE=1 LUT3=2 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           0.932    21.606    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    21.730 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.819    22.549    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.146    22.695 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.167    23.862    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.354    24.216 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.739    24.954    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.352    25.306 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.975    26.281    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.326    26.607 r  inst_decode/RegisterFile/Result[25]_INST_0_i_4/O
                         net (fo=3, routed)           1.439    28.046    execute/ALU_inst/Result[31][24]
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    28.170 r  execute/ALU_inst/Result[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    28.835    execute/ALU_inst/Result[25]_INST_0_i_1_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.124    28.959 r  execute/ALU_inst/Result[25]_INST_0/O
                         net (fo=1, unset)            0.973    29.932    Result[25]
                                                                      r  Result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.544ns  (logic 2.936ns (9.938%)  route 26.608ns (90.062%))
  Logic Levels:           21  (FDRE=1 LUT3=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.127    21.801    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124    21.925 f  inst_decode/RegisterFile/Result[31]_INST_0_i_49/O
                         net (fo=1, routed)           0.818    22.744    inst_decode/RegisterFile/Result[31]_INST_0_i_49_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124    22.868 r  inst_decode/RegisterFile/Result[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.721    23.589    inst_decode/RegisterFile/Result[31]_INST_0_i_45_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124    23.713 r  inst_decode/RegisterFile/Result[30]_INST_0_i_21/O
                         net (fo=1, routed)           0.762    24.475    inst_decode/RegisterFile/Result[30]_INST_0_i_21_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.124    24.599 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.412    25.011    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.124    25.135 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.815    25.950    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.124    26.074 r  inst_decode/RegisterFile/Result[28]_INST_0_i_4/O
                         net (fo=3, routed)           1.476    27.550    execute/ALU_inst/Result[31][27]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.124    27.674 r  execute/ALU_inst/Result[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.773    28.447    execute/ALU_inst/Result[28]_INST_0_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124    28.571 r  execute/ALU_inst/Result[28]_INST_0/O
                         net (fo=1, unset)            0.973    29.544    Result[28]
                                                                      r  Result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.445ns  (logic 3.166ns (10.752%)  route 26.279ns (89.248%))
  Logic Levels:           21  (FDRE=1 LUT3=1 LUT5=3 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.127    21.801    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124    21.925 f  inst_decode/RegisterFile/Result[31]_INST_0_i_49/O
                         net (fo=1, routed)           0.818    22.744    inst_decode/RegisterFile/Result[31]_INST_0_i_49_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124    22.868 r  inst_decode/RegisterFile/Result[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.442    23.310    inst_decode/RegisterFile/Result[31]_INST_0_i_45_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124    23.434 f  inst_decode/RegisterFile/Result[31]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    24.234    inst_decode/RegisterFile/Result[31]_INST_0_i_36_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I1_O)        0.124    24.358 r  inst_decode/RegisterFile/Result[31]_INST_0_i_27/O
                         net (fo=1, routed)           0.846    25.203    inst_decode/RegisterFile/Result[31]_INST_0_i_27_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.152    25.355 r  inst_decode/RegisterFile/Result[31]_INST_0_i_18/O
                         net (fo=1, routed)           0.578    25.933    inst_decode/RegisterFile/Result[31]_INST_0_i_18_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.326    26.259 r  inst_decode/RegisterFile/Result[31]_INST_0_i_6/O
                         net (fo=3, routed)           1.309    27.568    execute/ALU_inst/Result[31][30]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    27.692 r  execute/ALU_inst/Result[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.656    28.348    execute/ALU_inst/Result[31]_INST_0_i_3_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    28.472 r  execute/ALU_inst/Result[31]_INST_0/O
                         net (fo=1, unset)            0.973    29.445    Result[31]
                                                                      r  Result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResult_int_reg_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.100ns  (logic 3.724ns (12.797%)  route 25.376ns (87.203%))
  Logic Levels:           20  (FDRE=1 LUT3=1 LUT5=7 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           0.932    21.606    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    21.730 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.819    22.549    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.146    22.695 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.167    23.862    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.354    24.216 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.739    24.954    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.352    25.306 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.975    26.281    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I2_O)        0.354    26.635 r  inst_decode/RegisterFile/Result[26]_INST_0_i_4/O
                         net (fo=3, routed)           1.350    27.985    execute/ALU_inst/Result[31][25]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.326    28.311 r  execute/ALU_inst/Result[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.665    28.976    execute/ALU_inst/Result[26]_INST_0_i_3_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.124    29.100 r  execute/ALU_inst/Result[26]_INST_0/O
                         net (fo=1, routed)           0.000    29.100    Result[26]
    SLICE_X1Y37          FDRE                                         r  ALUResult_int_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.050ns  (logic 3.494ns (12.028%)  route 25.556ns (87.972%))
  Logic Levels:           20  (FDRE=1 LUT3=1 LUT5=6 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           0.932    21.606    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    21.730 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.819    22.549    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.146    22.695 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.167    23.862    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.354    24.216 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.739    24.954    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.352    25.306 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.306    25.612    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.326    25.938 r  inst_decode/RegisterFile/Result[27]_INST_0_i_4/O
                         net (fo=3, routed)           1.226    27.164    execute/ALU_inst/Result[31][26]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124    27.288 r  execute/ALU_inst/Result[27]_INST_0_i_3/O
                         net (fo=1, routed)           0.665    27.953    execute/ALU_inst/Result[27]_INST_0_i_3_n_0
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.124    28.077 r  execute/ALU_inst/Result[27]_INST_0/O
                         net (fo=1, unset)            0.973    29.050    Result[27]
                                                                      r  Result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.031ns  (logic 3.166ns (10.906%)  route 25.865ns (89.094%))
  Logic Levels:           21  (FDRE=1 LUT3=1 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.127    21.801    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124    21.925 f  inst_decode/RegisterFile/Result[31]_INST_0_i_49/O
                         net (fo=1, routed)           0.818    22.744    inst_decode/RegisterFile/Result[31]_INST_0_i_49_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124    22.868 r  inst_decode/RegisterFile/Result[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.721    23.589    inst_decode/RegisterFile/Result[31]_INST_0_i_45_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124    23.713 r  inst_decode/RegisterFile/Result[30]_INST_0_i_21/O
                         net (fo=1, routed)           0.762    24.475    inst_decode/RegisterFile/Result[30]_INST_0_i_21_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.124    24.599 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.412    25.011    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.124    25.135 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.815    25.950    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I2_O)        0.152    26.102 r  inst_decode/RegisterFile/Result[29]_INST_0_i_4/O
                         net (fo=3, routed)           1.062    27.164    execute/ALU_inst/Result[31][28]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.326    27.490 r  execute/ALU_inst/Result[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.444    27.934    execute/ALU_inst/Result[29]_INST_0_i_2_n_0
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.124    28.058 r  execute/ALU_inst/Result[29]_INST_0/O
                         net (fo=1, unset)            0.973    29.031    Result[29]
                                                                      r  Result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResult_int_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.959ns  (logic 3.494ns (12.065%)  route 25.465ns (87.935%))
  Logic Levels:           20  (FDRE=1 LUT3=2 LUT5=6 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           0.932    21.606    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    21.730 r  inst_decode/RegisterFile/Result[20]_INST_0_i_10/O
                         net (fo=3, routed)           0.819    22.549    inst_decode/RegisterFile/Result[20]_INST_0_i_10_n_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.146    22.695 r  inst_decode/RegisterFile/Result[22]_INST_0_i_11/O
                         net (fo=3, routed)           1.167    23.862    inst_decode/RegisterFile/Result[22]_INST_0_i_11_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.354    24.216 r  inst_decode/RegisterFile/Result[24]_INST_0_i_12/O
                         net (fo=3, routed)           0.739    24.954    inst_decode/RegisterFile/Result[24]_INST_0_i_12_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.352    25.306 r  inst_decode/RegisterFile/Result[27]_INST_0_i_15/O
                         net (fo=3, routed)           0.975    26.281    inst_decode/RegisterFile/Result[27]_INST_0_i_15_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.326    26.607 r  inst_decode/RegisterFile/Result[25]_INST_0_i_4/O
                         net (fo=3, routed)           1.439    28.046    execute/ALU_inst/Result[31][24]
    SLICE_X7Y37          LUT6 (Prop_lut6_I0_O)        0.124    28.170 r  execute/ALU_inst/Result[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.665    28.835    execute/ALU_inst/Result[25]_INST_0_i_1_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.124    28.959 r  execute/ALU_inst/Result[25]_INST_0/O
                         net (fo=1, routed)           0.000    28.959    Result[25]
    SLICE_X7Y37          FDRE                                         r  ALUResult_int_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.951ns  (logic 2.936ns (10.141%)  route 26.015ns (89.859%))
  Logic Levels:           21  (FDRE=1 LUT3=1 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.127    21.801    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124    21.925 f  inst_decode/RegisterFile/Result[31]_INST_0_i_49/O
                         net (fo=1, routed)           0.818    22.744    inst_decode/RegisterFile/Result[31]_INST_0_i_49_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124    22.868 r  inst_decode/RegisterFile/Result[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.721    23.589    inst_decode/RegisterFile/Result[31]_INST_0_i_45_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124    23.713 r  inst_decode/RegisterFile/Result[30]_INST_0_i_21/O
                         net (fo=1, routed)           0.762    24.475    inst_decode/RegisterFile/Result[30]_INST_0_i_21_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.124    24.599 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.412    25.011    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.124    25.135 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.413    25.548    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124    25.672 r  inst_decode/RegisterFile/Result[30]_INST_0_i_4/O
                         net (fo=3, routed)           1.269    26.940    execute/ALU_inst/Result[31][29]
    SLICE_X0Y31          LUT6 (Prop_lut6_I3_O)        0.124    27.064 r  execute/ALU_inst/Result[30]_INST_0_i_2/O
                         net (fo=1, routed)           0.789    27.854    execute/ALU_inst/Result[30]_INST_0_i_2_n_0
    SLICE_X0Y34          LUT5 (Prop_lut5_I2_O)        0.124    27.978 r  execute/ALU_inst/Result[30]_INST_0/O
                         net (fo=1, unset)            0.973    28.951    Result[30]
                                                                      r  Result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_int_reg_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResult_int_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.571ns  (logic 2.936ns (10.276%)  route 25.635ns (89.724%))
  Logic Levels:           21  (FDRE=1 LUT3=2 LUT5=5 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE                         0.000     0.000 r  instruction_int_reg_reg[28]/C
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  instruction_int_reg_reg[28]/Q
                         net (fo=573, routed)         5.790     6.246    inst_decode/RegisterFile/instruction_int_reg[7]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.124     6.370 r  inst_decode/RegisterFile/Result[2]_INST_0_i_10/O
                         net (fo=131, routed)         3.065     9.435    inst_decode/RegisterFile/instruction_int_reg_reg[28][0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.559 f  inst_decode/RegisterFile/Result[12]_INST_0_i_44/O
                         net (fo=2, routed)           1.027    10.587    inst_decode/RegisterFile/Result[12]_INST_0_i_44_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.711 r  inst_decode/RegisterFile/Result[13]_INST_0_i_62/O
                         net (fo=2, routed)           0.664    11.375    inst_decode/RegisterFile/Result[13]_INST_0_i_62_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.499 r  inst_decode/RegisterFile/Result[13]_INST_0_i_57/O
                         net (fo=3, routed)           0.825    12.324    inst_decode/RegisterFile/Result[13]_INST_0_i_57_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  inst_decode/RegisterFile/Result[13]_INST_0_i_52/O
                         net (fo=5, routed)           1.193    13.641    inst_decode/RegisterFile/Result[13]_INST_0_i_52_n_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  inst_decode/RegisterFile/Result[13]_INST_0_i_46/O
                         net (fo=5, routed)           0.831    14.596    inst_decode/RegisterFile/Result[13]_INST_0_i_46_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  inst_decode/RegisterFile/Result[13]_INST_0_i_38/O
                         net (fo=4, routed)           1.198    15.918    inst_decode/RegisterFile/Result[13]_INST_0_i_38_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.124    16.042 r  inst_decode/RegisterFile/Result[15]_INST_0_i_39/O
                         net (fo=3, routed)           1.117    17.159    inst_decode/RegisterFile/Result[15]_INST_0_i_39_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.124    17.283 r  inst_decode/RegisterFile/Result[15]_INST_0_i_31/O
                         net (fo=4, routed)           1.176    18.459    inst_decode/RegisterFile/Result[15]_INST_0_i_31_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124    18.583 r  inst_decode/RegisterFile/Result[15]_INST_0_i_22/O
                         net (fo=3, routed)           1.021    19.604    inst_decode/RegisterFile/Result[15]_INST_0_i_22_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124    19.728 f  inst_decode/RegisterFile/Result[15]_INST_0_i_10/O
                         net (fo=4, routed)           0.822    20.550    inst_decode/RegisterFile/Result[15]_INST_0_i_10_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    20.674 r  inst_decode/RegisterFile/Result[20]_INST_0_i_19/O
                         net (fo=2, routed)           1.127    21.801    inst_decode/RegisterFile/Result[20]_INST_0_i_19_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.124    21.925 f  inst_decode/RegisterFile/Result[31]_INST_0_i_49/O
                         net (fo=1, routed)           0.818    22.744    inst_decode/RegisterFile/Result[31]_INST_0_i_49_n_0
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124    22.868 r  inst_decode/RegisterFile/Result[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.721    23.589    inst_decode/RegisterFile/Result[31]_INST_0_i_45_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124    23.713 r  inst_decode/RegisterFile/Result[30]_INST_0_i_21/O
                         net (fo=1, routed)           0.762    24.475    inst_decode/RegisterFile/Result[30]_INST_0_i_21_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.124    24.599 f  inst_decode/RegisterFile/Result[30]_INST_0_i_18/O
                         net (fo=1, routed)           0.412    25.011    inst_decode/RegisterFile/Result[30]_INST_0_i_18_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.124    25.135 r  inst_decode/RegisterFile/Result[30]_INST_0_i_12/O
                         net (fo=3, routed)           0.815    25.950    inst_decode/RegisterFile/Result[30]_INST_0_i_12_n_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.124    26.074 r  inst_decode/RegisterFile/Result[28]_INST_0_i_4/O
                         net (fo=3, routed)           1.476    27.550    execute/ALU_inst/Result[31][27]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.124    27.674 r  execute/ALU_inst/Result[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.773    28.447    execute/ALU_inst/Result[28]_INST_0_i_2_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.124    28.571 r  execute/ALU_inst/Result[28]_INST_0/O
                         net (fo=1, routed)           0.000    28.571    Result[28]
    SLICE_X1Y34          FDRE                                         r  ALUResult_int_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUResult_int_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[11]/C
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[11]
    SLICE_X9Y39          FDRE                                         r  ALUResultOut_int_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[12]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[12]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[12]
    SLICE_X5Y39          FDRE                                         r  ALUResultOut_int_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[13]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[13]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[13]
    SLICE_X5Y38          FDRE                                         r  ALUResultOut_int_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[14]/C
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[14]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[14]
    SLICE_X3Y38          FDRE                                         r  ALUResultOut_int_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[17]/C
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[17]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[17]
    SLICE_X7Y38          FDRE                                         r  ALUResultOut_int_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[21]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[21]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[21]
    SLICE_X3Y32          FDRE                                         r  ALUResultOut_int_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[23]/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[23]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[23]
    SLICE_X3Y35          FDRE                                         r  ALUResultOut_int_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[25]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[25]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[25]
    SLICE_X7Y37          FDRE                                         r  ALUResultOut_int_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[26]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[26]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[26]
    SLICE_X1Y37          FDRE                                         r  ALUResultOut_int_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUResult_int_reg_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALUResultOut_int_reg_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  ALUResult_int_reg_reg[27]/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ALUResult_int_reg_reg[27]/Q
                         net (fo=1, routed)           0.056     0.197    ALUResult_int_reg[27]
    SLICE_X3Y36          FDRE                                         r  ALUResultOut_int_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------





