<root><simulation><result_generated_time />2023-05-16 15:02:33<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 1152, 'I': 430592, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 8.39001189060642, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/3</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />12</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 14), ('OY', 2)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 14), ('OY', 2)]], [], []]<O />[[], [[('OY', 28)], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 2), ('FX', 3), ('FY', 3)], [], []]<I />[[('OX', 2), ('OX', 2), ('FX', 3), ('FY', 3)], [], []]<O />[[('OX', 2), ('OX', 2), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 4, 1, 1], 'I': [1.0, 8.39, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [144, 26912, 26912], 'O': [32, 25088, 25088], 'O_partial': [32, 0, 0], 'O_final': [0, 25088, 25088]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.28, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.28, 0.0, 0.0], 'O': [0.06, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [144, 26912, 26912], 'O': [32, 25088, 25088], 'O_partial': [32, 0, 0], 'O_final': [0, 25088, 25088]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1152, 1152], [1152, 1152], [1152, 0]]<I />[[3612544, 430592], [430592, 430592], [430592, 0]]<O />[[(3211264, 3612672), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(3211264, 3612672), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[144, 144], [18, 18], [4, 0]]<I />[[451568, 53824], [6728, 6728], [1682, 0]]<O />[[(401408, 451584), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([401408, 451584], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />1105920</mac_count></basic_info><energy><total_energy />7959999.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[166.4, 1331.2, 2240.0]<O />[320.0, 1241.6, 2086.4]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />55296.0<total />7952597.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1006<utilization_without_data_loading />0.5625<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.1314<mac_utilize_temporal_without_data_loading />0.7347</mac_array_utilization><latency><latency_cycle_with_data_loading />35072<latency_cycle_without_data_loading />6272<ideal_computing_cycle />4608<data_loading><load_cycle_total />28800<load_cycle_individual />{'W': [256, 128, 0], 'I': [28288, 6784, 0]}<load_cycle_combined />{'W': 384, 'I': 28416}</data_loading><mem_stalling><mem_stall_cycle_total />1664<mem_stall_cycle_individual />{'W': [[-4480], [-4608, -4608], [-4608, -4608]], 'I': [[-4480], [-4608, -4608], [-4608, -4608]], 'O': [[-4608], [-4608, 1664], [1664, -3072]]}<mem_stall_cycle_shared />{'W': [[-4480], [-4608, 0], [0, 0]], 'I': [[-4480], [-4608, 0], [0, 0]], 'O': [[-4608], [-4608, 1664], [1664, -3072]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [144, 26912, 26912], 'O': [32, 25088, 25088], 'O_partial': [32, 0, 0], 'O_final': [0, 25088, 25088]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [112896, 26912, 26912], 'O': [25088, 25088, 25088]}<loop_cycles_each_level />{'W': [36, 36, 36], 'I': [36, 36, 36], 'O': [36, 36, 36]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [2.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 4.0], [3136.0, 747.6], [747.6, 747.6]], 'O': [[8.0, 0.9], [696.9, 696.9], [696.9, 696.9]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [2.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 36.0], [28224.0, 747.6], [747.6, 747.6]], 'O': [[8.0, 8.0], [6272.0, 696.9], [696.9, 696.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [2.0, 2.0], [2.0, 0]], 'I': [[8.0, 4.0], [3136.0, 747.6], [747.6, 0]], 'O': [[8.0, 0.9], [696.9, 696.9], [696.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [3834.9, 1446.4], [749.6, 696.9]], 'I': [[8.0, 4.0], [3834.9, 1446.4], [749.6, 696.9]], 'O': [[8.0, 0.9], [3834.9, 1446.4], [749.6, 696.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 36], [36, 36, 1], [36, 36, 1]], 'I': [[1, 1, 36], [36, 36, 1], [36, 36, 1]], 'O': [[1, 1, 36], [36, 36, 1], [36, 36, 1]]}<trans_time_real />{'W': [[0, 1, 36], [[1, 36, 1], [0, 36, 1]], [[0, 36, 1], [0, 36, 1]]], 'I': [[0, 1, 36], [[2, 36, 1], [220, 36, 1]], [[53, 36, 1], [13, 36, 1]]], 'O': [[0, 1, 36], [[0, 36, 1], [49, 36, 1]], [[49, 36, 1], [12, 36, 1]]]}<single_stall_cycle />{'W': [[-1], [-35, -36], [-36, -36]], 'I': [[-1], [-34, 184], [17, -23]], 'O': [[-1], [-36, 13], [13, -24]]}<single_stall_count />{'W': [35, 0, 0], 'I': [35, 0, 0], 'O': [36, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [36, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [36, 36]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-36, -36], [0, -36]], 1: [[-36, -36], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>