#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: XiaoXinPro16
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 14 15:12:43 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top.v(line number: 10)] Analyzing module Camera_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v(line number: 10)] Analyzing module DDR3_interface_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top.v(line number: 10)] Analyzing module HDMI_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/video_stitching.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/video_stitching.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 10)] Analyzing module video_stitching (library work)
I: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 59)] Convert attribute name from syn_keep to PAP_KEEP
E: Verilog-4073: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 630)] Assignment target hdmi_mux_hs must be of type reg or genvar
E: Verilog-4073: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 631)] Assignment target hdmi_mux_de must be of type reg or genvar
E: Verilog-4073: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 636)] Assignment target hdmi_mux_hs must be of type reg or genvar
E: Verilog-4073: [D:/MY_FILE/FPGA/rtl/video_stitching.v(line number: 637)] Assignment target hdmi_mux_de must be of type reg or genvar
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/video_stitching.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v(line number: 10)] Analyzing module cam_data_converter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/cam_data_converter.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v(line number: 10)] Analyzing module ov5640_lut (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/ov5640_lut.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v(line number: 10)] Analyzing module sccb_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Camera_top/sccb_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v(line number: 10)] Analyzing module AXI_rw_FIFO (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/AXI_rw_FIFO.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v(line number: 10)] Analyzing module simplified_AXI (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/simplified_AXI.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v(line number: 10)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v(line number: 10)] Analyzing module ms72xx_init (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms72xx_init.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v(line number: 10)] Analyzing module ms7200_lut (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7200_lut.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v(line number: 10)] Analyzing module ms7210_lut (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/ms7210_lut.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v(line number: 10)] Analyzing module video_driver (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/HDMI_top/video_driver.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v(line number: 10)] Analyzing module arbiter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/DDR3_interface_top/arbiter.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top.v(line number: 10)] Analyzing module Video_processing_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v(line number: 10)] Analyzing module bilinear_calculator (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_calculator.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v(line number: 10)] Analyzing module bilinear_interpolation (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/bilinear_interpolation.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v(line number: 10)] Analyzing module image_2x2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Video_processing_top/image_2x2.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top.v(line number: 10)] Analyzing module Ethernet_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v(line number: 10)] Analyzing module arp (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v(line number: 10)] Analyzing module gmii_to_rgmii (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v(line number: 10)] Analyzing module udp_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/udp_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v(line number: 10)] Analyzing module arp_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v(line number: 10)] Analyzing module arp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/arp_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v(line number: 10)] Analyzing module crc32_d8 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/arp/crc32_d8.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v(line number: 10)] Analyzing module rgmii_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v(line number: 10)] Analyzing module rgmii_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Ethernet_top/gmii_to_rgmii/rgmii_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v(line number: 17)] Analyzing module asyn_fifo (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/asyn_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v(line number: 17)] Analyzing module bin2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bin2gray.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v(line number: 1)] Analyzing module bram_ture_dual_port (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/bram_ture_dual_port.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v(line number: 17)] Analyzing module double_syn_ff (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/double_syn_ff.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v(line number: 17)] Analyzing module gray2bin (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top/gray2bin.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/bilinear_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/bilinear_top.v(line number: 17)] Analyzing module bilinear_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/bilinear_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v(line number: 1)] Analyzing module vs_va2vs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/source/vs_va2vs.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Key_Module.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/Key_Module.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 5)] Analyzing module key_Module (library work)
W: Verilog-2010: [D:/MY_FILE/FPGA/rtl/Key_Module.v(line number: 44)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/Key_Module.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/zmx_rotate.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/zmx_rotate.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/zmx_rotate.v(line number: 1)] Analyzing module zmx_rotate (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/zmx_rotate.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v(line number: 32)] Analyzing module VIP_RGB888_YCbCr444 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/VIP_RGB888_YCbCr444.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/yuv_rgb.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/rtl/yuv_rgb.v
I: Verilog-0002: [D:/MY_FILE/FPGA/rtl/yuv_rgb.v(line number: 2)] Analyzing module yuv_rgb (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/rtl/yuv_rgb.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_axi_fifo_o (library work)
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_sdpram_v1_6_axi_fifo_o.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v(line number: 25)] Analyzing module ipml_fifo_v1_6_axi_fifo_o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/rtl/ipml_fifo_v1_6_axi_fifo_o.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v(line number: 18)] Analyzing module axi_fifo_o (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_o/axi_fifo_o.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v(line number: 9)] Analyzing module ddr3_interface (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v(line number: 10)] Analyzing module ddr3_interface_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/ddr3_interface_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v(line number: 10)] Analyzing module ipsxb_rst_sync_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ipsxb_rst_sync_v1_1.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp(line number: 145)] Analyzing module ipsxb_ddrphy_calib_mux_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp(line number: 327)] Analyzing module ipsxb_ddrphy_calib_top_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_control_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp(line number: 360)] Analyzing module ipsxb_ddrphy_data_slice_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp(line number: 98)] Analyzing module ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp(line number: 234)] Analyzing module ipsxb_ddrphy_data_slice_wrlvl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp(line number: 259)] Analyzing module ipsxb_ddrphy_dfi_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dfi_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp(line number: 96)] Analyzing module ipsxb_ddrphy_dll_update_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp(line number: 305)] Analyzing module ipsxb_ddrphy_dqsi_rdel_cal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp(line number: 156)] Analyzing module ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp(line number: 192)] Analyzing module ipsxb_ddrphy_dqs_rddata_align_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp(line number: 197)] Analyzing module ipsxb_ddrphy_drift_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp(line number: 93)] Analyzing module ipsxb_ddrphy_gate_update_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp(line number: 269)] Analyzing module ipsxb_ddrphy_gatecal_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp(line number: 135)] Analyzing module ipsxb_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp(line number: 258)] Analyzing module ipsxb_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp(line number: 118)] Analyzing module ipsxb_ddrphy_main_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp(line number: 505)] Analyzing module ipsxb_ddrphy_rdcal_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp(line number: 184)] Analyzing module ipsxb_ddrphy_reset_ctrl_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp(line number: 62)] Analyzing module ipsxb_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp(line number: 117)] Analyzing module ipsxb_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp(line number: 64)] Analyzing module ipsxb_ddrphy_training_ctrl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp(line number: 414)] Analyzing module ipsxb_ddrphy_upcal_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp(line number: 150)] Analyzing module ipsxb_ddrphy_wdata_path_adj_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp(line number: 173)] Analyzing module ipsxb_ddrphy_wrlvl_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v(line number: 9)] Analyzing module ipsxb_ddrphy_slice_top_v1_4 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v(line number: 20)] Analyzing module ipsxb_ddrphy_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/pll/ipsxb_ddrphy_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp(line number: 145)] Analyzing module ipsxb_mcdq_apb_cross_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp(line number: 101)] Analyzing module ipsxb_mcdq_calib_delay_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp(line number: 559)] Analyzing module ipsxb_mcdq_cfg_apb_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp(line number: 243)] Analyzing module ipsxb_mcdq_dcd_bm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp(line number: 76)] Analyzing module ipsxb_mcdq_dcd_rowaddr_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp(line number: 209)] Analyzing module ipsxb_mcdq_dcd_sm_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp(line number: 174)] Analyzing module ipsxb_mcdq_dcd_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp(line number: 643)] Analyzing module ipsxb_mcdq_dcp_back_ctrl_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp(line number: 298)] Analyzing module ipsxb_mcdq_dcp_buf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp(line number: 210)] Analyzing module ipsxb_mcdq_dcp_out_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp(line number: 329)] Analyzing module ipsxb_mcdq_dcp_top_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp(line number: 432)] Analyzing module ipsxb_mcdq_dfi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp(line number: 315)] Analyzing module ipsxb_mcdq_lp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp(line number: 321)] Analyzing module ipsxb_mcdq_mrs_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp(line number: 95)] Analyzing module ipsxb_mcdq_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp(line number: 83)] Analyzing module ipsxb_mcdq_rdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp(line number: 78)] Analyzing module ipsxb_mcdq_reg_fifo2_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp(line number: 271)] Analyzing module ipsxb_mcdq_ui_axi_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp(line number: 171)] Analyzing module ipsxb_mcdq_wdatapath_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp(line number: 140)] Analyzing module ipsxb_mcdq_wdp_align_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp(line number: 133)] Analyzing module ipsxb_mcdq_wdp_dcp_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp(line number: 619)] Analyzing module ipsxb_mcdq_wrapper_v1_2a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp(line number: 102)] Analyzing module ipsxb_mcdq_com_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_tfaw_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp(line number: 68)] Analyzing module ipsxb_mcdq_tfaw_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp(line number: 115)] Analyzing module ipsxb_mcdq_timing_act2wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp(line number: 92)] Analyzing module ipsxb_mcdq_timing_act_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp(line number: 148)] Analyzing module ipsxb_mcdq_timing_pre_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp(line number: 128)] Analyzing module ipsxb_mcdq_timing_rd_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp(line number: 90)] Analyzing module ipsxb_mcdq_timing_ref_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp(line number: 127)] Analyzing module ipsxb_mcdq_timing_wr_pass_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp(line number: 149)] Analyzing module ipsxb_mcdq_trc_timing_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v(line number: 20)] Analyzing module ipsxb_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipsxb_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v(line number: 21)] Analyzing module ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 22)] Analyzing module ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/ddr3_interface/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_s_d_ram_2048x24 (library work)
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 313)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 372)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 373)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 381)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 382)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 402)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 403)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 412)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 413)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 418)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 419)] Ignore 'system task' $finish
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v(line number: 310)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/rtl/ipml_sdpram_v1_6_s_d_ram_2048x24.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v(line number: 18)] Analyzing module s_d_ram_2048x24 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/s_d_ram_2048x24/s_d_ram_2048x24.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v(line number: 20)] Analyzing module pll_shift (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/pll_shift/pll_shift.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_axi_fifo_video (library work)
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 309)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 310)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 313)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 317)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 321)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 325)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 329)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 330)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 333)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 334)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 337)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 338)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 341)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 342)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 345)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 346)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 349)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 350)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 353)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 354)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 357)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 358)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 369)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 370)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 383)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 384)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 387)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 388)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 391)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 392)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 395)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 396)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 399)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 400)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 405)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 406)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 409)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 410)] Ignore 'system task' $finish
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 415)] Ignore 'system task' $display
W: Verilog-2008: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 416)] Ignore 'system task' $finish
W: Verilog-2010: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v(line number: 307)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_sdpram_v1_6_axi_fifo_video.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v(line number: 25)] Analyzing module ipml_fifo_v1_6_axi_fifo_video (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/rtl/ipml_fifo_v1_6_axi_fifo_video.v successfully.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v
I: Verilog-0001: Analyzing file D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v
I: Verilog-0002: [D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v(line number: 18)] Analyzing module axi_fifo_video (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/MY_FILE/FPGA/pango_project} D:/MY_FILE/FPGA/pango_project/ipcore/axi_fifo_video/axi_fifo_video.v successfully.
I: Module "video_stitching" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 15:12:48 2023
Action compile: Peak memory pool usage is 136 MB
