// Seed: 3438610006
module module_0 (
    output wire  id_0,
    input  tri1  id_1
    , id_4,
    output uwire id_2
    , id_5
);
  wire id_6;
  assign id_4 = (id_6);
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wand id_3
);
  logic [7:0] id_5;
  wire id_6;
  id_7(
      .id_0(id_5), .id_1(1)
  );
  wire id_8;
  assign id_5[1] = {1'b0, 1};
  module_0(
      id_0, id_2, id_3
  );
endmodule
