Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  8 16:15:08 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    80 |
|    Minimum number of control sets                        |    80 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   507 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    80 |
| >= 0 to < 4        |    64 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             125 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            8 |
| Yes          | No                    | No                     |             108 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                          Clock Signal                                                         |                                                           Enable Signal                                                           |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[61].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[62].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[23].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[21].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[22].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[1].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[19].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[20].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[17].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[18].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[11].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[10].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[14].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[12].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[13].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[63].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[0].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[9].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[15].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[16].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[26].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[27].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[28].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[24].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[25].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[2].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[29].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[30].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[31].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[32].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[33].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[34].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[35].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[36].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[37].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[38].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[3].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[39].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[40].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[41].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[44].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[42].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[43].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[45].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[46].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[47].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[48].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[4].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[49].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[50].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[51].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[52].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[53].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[54].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[55].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[56].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[57].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[58].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[60].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[5].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[59].arbiterinst/genblk1[63].arbelinst/o2 |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[8].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[6].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/arbiter_puf_fpga_0/inst/arbiter_puf_fpga_v1_0_S00_AXI_inst/u_puf/genblk1[7].arbiterinst/genblk1[63].arbelinst/o2  |                                                                                                                                   |                                                                                                                                   |                1 |              1 |         1.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                   | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                   | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0   |                1 |              4 |         4.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                   | design_2_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                       |                2 |              4 |         2.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                        | design_2_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                 |                1 |              6 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                   | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                3 |              8 |         2.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0] | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                              |                2 |             10 |         5.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0        |                                                                                                                                   |                2 |             12 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0      |                                                                                                                                   |                2 |             12 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]      |                                                                                                                                   |                2 |             12 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push    |                                                                                                                                   |                2 |             12 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                 |                                                                                                                                   |                2 |             12 |         6.00 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                 |                                                                                                                                   |                2 |             13 |         6.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0        |                                                                                                                                   |                2 |             13 |         6.50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/E[0]                 |                                                                                                                                   |                3 |             17 |         5.67 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0      |                                                                                                                                   |                4 |             17 |         4.25 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                                                               |                                                                                                                                   |                                                                                                                                   |               20 |             75 |         3.75 |
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


