sv xil_defaultlib --include "../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl" \
"../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_0_0/sim/design_tb_sim2_axi4stream_vip_0_0_pkg.sv" \
"../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_0_0/sim/design_tb_sim2_axi4stream_vip_0_0.sv" \
"../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_1_0/sim/design_tb_sim2_axi4stream_vip_1_0_pkg.sv" \
"../../../bd/design_tb_sim2/ip/design_tb_sim2_axi4stream_vip_1_0/sim/design_tb_sim2_axi4stream_vip_1_0.sv" \

verilog xil_defaultlib --include "../../../../project_3.srcs/sim_2/bd/design_tb_sim2/ipshared/8713/hdl" \
"../../../bd/design_tb_sim2/ip/design_tb_sim2_axis_ema_0_0/sim/design_tb_sim2_axis_ema_0_0.v" \
"../../../bd/design_tb_sim2/sim/design_tb_sim2.v" \

verilog xil_defaultlib "glbl.v"

nosort
