/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : wf_uwtbl_top.h
//[Revision time]   : Thu Nov 11 16:12:06 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __WF_UWTBL_TOP_REGS_H__
#define __WF_UWTBL_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_UWTBL_TOP CR Definitions                     
//
//****************************************************************************

#define WF_UWTBL_TOP_BASE                                      0x820c4000

#define WF_UWTBL_TOP_KTVLBR0_ADDR                              (WF_UWTBL_TOP_BASE + 0x0000) // 4000
#define WF_UWTBL_TOP_UCR_ADDR                                  (WF_UWTBL_TOP_BASE + 0x0100) // 4100
#define WF_UWTBL_TOP_WDUCR_ADDR                                (WF_UWTBL_TOP_BASE + 0x0104) // 4104
#define WF_UWTBL_TOP_KTCR_ADDR                                 (WF_UWTBL_TOP_BASE + 0x0108) // 4108
#define WF_UWTBL_TOP_WIUCR_ADDR                                (WF_UWTBL_TOP_BASE + 0x0110) // 4110
#define WF_UWTBL_TOP_WMUDR_ADDR                                (WF_UWTBL_TOP_BASE + 0x0114) // 4114
#define WF_UWTBL_TOP_WMUMR_ADDR                                (WF_UWTBL_TOP_BASE + 0x0118) // 4118
#define WF_UWTBL_TOP_PICR0_ADDR                                (WF_UWTBL_TOP_BASE + 0x0120) // 4120
#define WF_UWTBL_TOP_PICR1_ADDR                                (WF_UWTBL_TOP_BASE + 0x0124) // 4124
#define WF_UWTBL_TOP_ITCR_ADDR                                 (WF_UWTBL_TOP_BASE + 0x0130) // 4130
#define WF_UWTBL_TOP_ITDR0_ADDR                                (WF_UWTBL_TOP_BASE + 0x0138) // 4138
#define WF_UWTBL_TOP_ITDR1_ADDR                                (WF_UWTBL_TOP_BASE + 0x013C) // 413C
#define WF_UWTBL_TOP_PSCCR_ADDR                                (WF_UWTBL_TOP_BASE + 0x0140) // 4140
#define WF_UWTBL_TOP_DSCR00_ADDR                               (WF_UWTBL_TOP_BASE + 0x0200) // 4200
#define WF_UWTBL_TOP_DSCR01_ADDR                               (WF_UWTBL_TOP_BASE + 0x0204) // 4204
#define WF_UWTBL_TOP_DSCR02_ADDR                               (WF_UWTBL_TOP_BASE + 0x0208) // 4208
#define WF_UWTBL_TOP_DSCR03_ADDR                               (WF_UWTBL_TOP_BASE + 0x020C) // 420C
#define WF_UWTBL_TOP_DSCR04_ADDR                               (WF_UWTBL_TOP_BASE + 0x0210) // 4210
#define WF_UWTBL_TOP_DSCR05_ADDR                               (WF_UWTBL_TOP_BASE + 0x0214) // 4214
#define WF_UWTBL_TOP_DSCR06_ADDR                               (WF_UWTBL_TOP_BASE + 0x0218) // 4218
#define WF_UWTBL_TOP_DSCR07_ADDR                               (WF_UWTBL_TOP_BASE + 0x021C) // 421C
#define WF_UWTBL_TOP_DSCR08_ADDR                               (WF_UWTBL_TOP_BASE + 0x0220) // 4220
#define WF_UWTBL_TOP_DSCR09_ADDR                               (WF_UWTBL_TOP_BASE + 0x0224) // 4224
#define WF_UWTBL_TOP_DSCR10_ADDR                               (WF_UWTBL_TOP_BASE + 0x0228) // 4228
#define WF_UWTBL_TOP_DSCR11_ADDR                               (WF_UWTBL_TOP_BASE + 0x022C) // 422C
#define WF_UWTBL_TOP_DSCR12_ADDR                               (WF_UWTBL_TOP_BASE + 0x0230) // 4230
#define WF_UWTBL_TOP_DSCR13_ADDR                               (WF_UWTBL_TOP_BASE + 0x0234) // 4234
#define WF_UWTBL_TOP_DSCR14_ADDR                               (WF_UWTBL_TOP_BASE + 0x0238) // 4238
#define WF_UWTBL_TOP_DSCR15_ADDR                               (WF_UWTBL_TOP_BASE + 0x023C) // 423C
#define WF_UWTBL_TOP_DSCR16_ADDR                               (WF_UWTBL_TOP_BASE + 0x0240) // 4240
#define WF_UWTBL_TOP_DSCR17_ADDR                               (WF_UWTBL_TOP_BASE + 0x0244) // 4244
#define WF_UWTBL_TOP_DSCR18_ADDR                               (WF_UWTBL_TOP_BASE + 0x0248) // 4248
#define WF_UWTBL_TOP_DSCR19_ADDR                               (WF_UWTBL_TOP_BASE + 0x024C) // 424C
#define WF_UWTBL_TOP_DSCR20_ADDR                               (WF_UWTBL_TOP_BASE + 0x0250) // 4250
#define WF_UWTBL_TOP_DSCR21_ADDR                               (WF_UWTBL_TOP_BASE + 0x0254) // 4254
#define WF_UWTBL_TOP_DSCR22_ADDR                               (WF_UWTBL_TOP_BASE + 0x0258) // 4258
#define WF_UWTBL_TOP_DSCR23_ADDR                               (WF_UWTBL_TOP_BASE + 0x025C) // 425C
#define WF_UWTBL_TOP_DSCR24_ADDR                               (WF_UWTBL_TOP_BASE + 0x0260) // 4260
#define WF_UWTBL_TOP_DSCR25_ADDR                               (WF_UWTBL_TOP_BASE + 0x0264) // 4264
#define WF_UWTBL_TOP_DSCR26_ADDR                               (WF_UWTBL_TOP_BASE + 0x0268) // 4268
#define WF_UWTBL_TOP_DSCR27_ADDR                               (WF_UWTBL_TOP_BASE + 0x026C) // 426C
#define WF_UWTBL_TOP_DSCR28_ADDR                               (WF_UWTBL_TOP_BASE + 0x0270) // 4270
#define WF_UWTBL_TOP_DSCR29_ADDR                               (WF_UWTBL_TOP_BASE + 0x0274) // 4274
#define WF_UWTBL_TOP_DSCR30_ADDR                               (WF_UWTBL_TOP_BASE + 0x0278) // 4278
#define WF_UWTBL_TOP_DSCR31_ADDR                               (WF_UWTBL_TOP_BASE + 0x027C) // 427C
#define WF_UWTBL_TOP_DSCR_EXT_00_ADDR                          (WF_UWTBL_TOP_BASE + 0x0280) // 4280
#define WF_UWTBL_TOP_DSCR_EXT_01_ADDR                          (WF_UWTBL_TOP_BASE + 0x0284) // 4284
#define WF_UWTBL_TOP_SRCR00_ADDR                               (WF_UWTBL_TOP_BASE + 0x0300) // 4300
#define WF_UWTBL_TOP_SRCR01_ADDR                               (WF_UWTBL_TOP_BASE + 0x0304) // 4304
#define WF_UWTBL_TOP_SRCR02_ADDR                               (WF_UWTBL_TOP_BASE + 0x0308) // 4308
#define WF_UWTBL_TOP_SRCR03_ADDR                               (WF_UWTBL_TOP_BASE + 0x030C) // 430C
#define WF_UWTBL_TOP_SRCR04_ADDR                               (WF_UWTBL_TOP_BASE + 0x0310) // 4310
#define WF_UWTBL_TOP_SRCR05_ADDR                               (WF_UWTBL_TOP_BASE + 0x0314) // 4314
#define WF_UWTBL_TOP_SRCR06_ADDR                               (WF_UWTBL_TOP_BASE + 0x0318) // 4318
#define WF_UWTBL_TOP_SRCR07_ADDR                               (WF_UWTBL_TOP_BASE + 0x031C) // 431C
#define WF_UWTBL_TOP_SRCR08_ADDR                               (WF_UWTBL_TOP_BASE + 0x0320) // 4320
#define WF_UWTBL_TOP_SRCR09_ADDR                               (WF_UWTBL_TOP_BASE + 0x0324) // 4324
#define WF_UWTBL_TOP_SRCR10_ADDR                               (WF_UWTBL_TOP_BASE + 0x0328) // 4328
#define WF_UWTBL_TOP_SRCR11_ADDR                               (WF_UWTBL_TOP_BASE + 0x032C) // 432C
#define WF_UWTBL_TOP_SRCR12_ADDR                               (WF_UWTBL_TOP_BASE + 0x0330) // 4330
#define WF_UWTBL_TOP_SRCR13_ADDR                               (WF_UWTBL_TOP_BASE + 0x0334) // 4334
#define WF_UWTBL_TOP_SRCR14_ADDR                               (WF_UWTBL_TOP_BASE + 0x0338) // 4338
#define WF_UWTBL_TOP_SRCR15_ADDR                               (WF_UWTBL_TOP_BASE + 0x033C) // 433C
#define WF_UWTBL_TOP_SRCR16_ADDR                               (WF_UWTBL_TOP_BASE + 0x0340) // 4340
#define WF_UWTBL_TOP_SRCR17_ADDR                               (WF_UWTBL_TOP_BASE + 0x0344) // 4344
#define WF_UWTBL_TOP_SRCR18_ADDR                               (WF_UWTBL_TOP_BASE + 0x0348) // 4348
#define WF_UWTBL_TOP_SRCR19_ADDR                               (WF_UWTBL_TOP_BASE + 0x034C) // 434C
#define WF_UWTBL_TOP_SRCR20_ADDR                               (WF_UWTBL_TOP_BASE + 0x0350) // 4350
#define WF_UWTBL_TOP_SRCR21_ADDR                               (WF_UWTBL_TOP_BASE + 0x0354) // 4354
#define WF_UWTBL_TOP_SRCR22_ADDR                               (WF_UWTBL_TOP_BASE + 0x0358) // 4358
#define WF_UWTBL_TOP_SRCR23_ADDR                               (WF_UWTBL_TOP_BASE + 0x035C) // 435C
#define WF_UWTBL_TOP_SRCR24_ADDR                               (WF_UWTBL_TOP_BASE + 0x0360) // 4360
#define WF_UWTBL_TOP_SRCR25_ADDR                               (WF_UWTBL_TOP_BASE + 0x0364) // 4364
#define WF_UWTBL_TOP_SRCR26_ADDR                               (WF_UWTBL_TOP_BASE + 0x0368) // 4368
#define WF_UWTBL_TOP_SRCR27_ADDR                               (WF_UWTBL_TOP_BASE + 0x036C) // 436C
#define WF_UWTBL_TOP_SRCR28_ADDR                               (WF_UWTBL_TOP_BASE + 0x0370) // 4370
#define WF_UWTBL_TOP_SRCR29_ADDR                               (WF_UWTBL_TOP_BASE + 0x0374) // 4374
#define WF_UWTBL_TOP_SRCR30_ADDR                               (WF_UWTBL_TOP_BASE + 0x0378) // 4378
#define WF_UWTBL_TOP_SRCR31_ADDR                               (WF_UWTBL_TOP_BASE + 0x037C) // 437C
#define WF_UWTBL_TOP_SRCR_EXT_00_ADDR                          (WF_UWTBL_TOP_BASE + 0x0380) // 4380
#define WF_UWTBL_TOP_SRCR_EXT_01_ADDR                          (WF_UWTBL_TOP_BASE + 0x0384) // 4384
#define WF_UWTBL_TOP_NSEPPCR00_ADDR                            (WF_UWTBL_TOP_BASE + 0x0400) // 4400
#define WF_UWTBL_TOP_NSEPPCR01_ADDR                            (WF_UWTBL_TOP_BASE + 0x0404) // 4404
#define WF_UWTBL_TOP_NSEPPCR02_ADDR                            (WF_UWTBL_TOP_BASE + 0x0408) // 4408
#define WF_UWTBL_TOP_NSEPPCR03_ADDR                            (WF_UWTBL_TOP_BASE + 0x040C) // 440C
#define WF_UWTBL_TOP_NSEPPCR04_ADDR                            (WF_UWTBL_TOP_BASE + 0x0410) // 4410
#define WF_UWTBL_TOP_NSEPPCR05_ADDR                            (WF_UWTBL_TOP_BASE + 0x0414) // 4414
#define WF_UWTBL_TOP_NSEPPCR06_ADDR                            (WF_UWTBL_TOP_BASE + 0x0418) // 4418
#define WF_UWTBL_TOP_NSEPPCR07_ADDR                            (WF_UWTBL_TOP_BASE + 0x041C) // 441C
#define WF_UWTBL_TOP_NSEPPCR08_ADDR                            (WF_UWTBL_TOP_BASE + 0x0420) // 4420
#define WF_UWTBL_TOP_NSEPPCR09_ADDR                            (WF_UWTBL_TOP_BASE + 0x0424) // 4424
#define WF_UWTBL_TOP_NSEPPCR10_ADDR                            (WF_UWTBL_TOP_BASE + 0x0428) // 4428
#define WF_UWTBL_TOP_NSEPPCR11_ADDR                            (WF_UWTBL_TOP_BASE + 0x042C) // 442C
#define WF_UWTBL_TOP_NSEPPCR12_ADDR                            (WF_UWTBL_TOP_BASE + 0x0430) // 4430
#define WF_UWTBL_TOP_NSEPPCR13_ADDR                            (WF_UWTBL_TOP_BASE + 0x0434) // 4434
#define WF_UWTBL_TOP_NSEPPCR14_ADDR                            (WF_UWTBL_TOP_BASE + 0x0438) // 4438
#define WF_UWTBL_TOP_NSEPPCR15_ADDR                            (WF_UWTBL_TOP_BASE + 0x043C) // 443C
#define WF_UWTBL_TOP_NSEPPCR16_ADDR                            (WF_UWTBL_TOP_BASE + 0x0440) // 4440
#define WF_UWTBL_TOP_NSEPPCR17_ADDR                            (WF_UWTBL_TOP_BASE + 0x0444) // 4444
#define WF_UWTBL_TOP_NSEPPCR18_ADDR                            (WF_UWTBL_TOP_BASE + 0x0448) // 4448
#define WF_UWTBL_TOP_NSEPPCR19_ADDR                            (WF_UWTBL_TOP_BASE + 0x044C) // 444C
#define WF_UWTBL_TOP_NSEPPCR20_ADDR                            (WF_UWTBL_TOP_BASE + 0x0450) // 4450
#define WF_UWTBL_TOP_NSEPPCR21_ADDR                            (WF_UWTBL_TOP_BASE + 0x0454) // 4454
#define WF_UWTBL_TOP_NSEPPCR22_ADDR                            (WF_UWTBL_TOP_BASE + 0x0458) // 4458
#define WF_UWTBL_TOP_NSEPPCR23_ADDR                            (WF_UWTBL_TOP_BASE + 0x045C) // 445C
#define WF_UWTBL_TOP_NSEPPCR24_ADDR                            (WF_UWTBL_TOP_BASE + 0x0460) // 4460
#define WF_UWTBL_TOP_NSEPPCR25_ADDR                            (WF_UWTBL_TOP_BASE + 0x0464) // 4464
#define WF_UWTBL_TOP_NSEPPCR26_ADDR                            (WF_UWTBL_TOP_BASE + 0x0468) // 4468
#define WF_UWTBL_TOP_NSEPPCR27_ADDR                            (WF_UWTBL_TOP_BASE + 0x046C) // 446C
#define WF_UWTBL_TOP_NSEPPCR28_ADDR                            (WF_UWTBL_TOP_BASE + 0x0470) // 4470
#define WF_UWTBL_TOP_NSEPPCR29_ADDR                            (WF_UWTBL_TOP_BASE + 0x0474) // 4474
#define WF_UWTBL_TOP_NSEPPCR30_ADDR                            (WF_UWTBL_TOP_BASE + 0x0478) // 4478
#define WF_UWTBL_TOP_NSEPPCR31_ADDR                            (WF_UWTBL_TOP_BASE + 0x047C) // 447C
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_ADDR                       (WF_UWTBL_TOP_BASE + 0x0480) // 4480
#define WF_UWTBL_TOP_NSEPPCR_EXT_01_ADDR                       (WF_UWTBL_TOP_BASE + 0x0484) // 4484
#define WF_UWTBL_TOP_DFR_ADDR                                  (WF_UWTBL_TOP_BASE + 0x1FE0) // 5FE0
#define WF_UWTBL_TOP_DMY0_ADDR                                 (WF_UWTBL_TOP_BASE + 0x1FF0) // 5FF0
#define WF_UWTBL_TOP_DMY1_ADDR                                 (WF_UWTBL_TOP_BASE + 0x1FF4) // 5FF4




/* =====================================================================================

  ---KTVLBR0 (0x820c4000 + 0x0000)---

    VLB[31..0]                   - (RW) Valid Lookaside Buffer for key table
                                     Each bit is mapped to 1 entry in key table
                                     The max # = # of wlan_entry + (# of MBSS+ # of BSS) * (# of band)

 =====================================================================================*/
#define WF_UWTBL_TOP_KTVLBR0_VLB_ADDR                          WF_UWTBL_TOP_KTVLBR0_ADDR
#define WF_UWTBL_TOP_KTVLBR0_VLB_MASK                          0xFFFFFFFF                // VLB[31..0]
#define WF_UWTBL_TOP_KTVLBR0_VLB_SHFT                          0

/* =====================================================================================

  ---UCR (0x820c4000 + 0x0100)---

    PN_INCR_MODE[0]              - (RW) The condition of PN+1
    RESERVED1[15..1]             - (RO) Reserved bits
    MAX_BIPN_RANGE[31..16]       - (RW) Max BIPN range
                                     Replay check is checked by the following condition
                                     oldBIPN < newBIPN <= oldBIPN+ MAX_BIPN_RANGE

 =====================================================================================*/
#define WF_UWTBL_TOP_UCR_MAX_BIPN_RANGE_ADDR                   WF_UWTBL_TOP_UCR_ADDR
#define WF_UWTBL_TOP_UCR_MAX_BIPN_RANGE_MASK                   0xFFFF0000                // MAX_BIPN_RANGE[31..16]
#define WF_UWTBL_TOP_UCR_MAX_BIPN_RANGE_SHFT                   16
#define WF_UWTBL_TOP_UCR_PN_INCR_MODE_ADDR                     WF_UWTBL_TOP_UCR_ADDR
#define WF_UWTBL_TOP_UCR_PN_INCR_MODE_MASK                     0x00000001                // PN_INCR_MODE[0]
#define WF_UWTBL_TOP_UCR_PN_INCR_MODE_SHFT                     0

/* =====================================================================================

  ---WDUCR (0x820c4000 + 0x0104)---

    GROUP[5..0]                  - (RW) The selected group of key table/uwtbl
                                     128 entries for each group
    RESERVED6[30..6]             - (RO) Reserved bits
    TARGET[31]                   - (RW) select the target of table

 =====================================================================================*/
#define WF_UWTBL_TOP_WDUCR_TARGET_ADDR                         WF_UWTBL_TOP_WDUCR_ADDR
#define WF_UWTBL_TOP_WDUCR_TARGET_MASK                         0x80000000                // TARGET[31]
#define WF_UWTBL_TOP_WDUCR_TARGET_SHFT                         31
#define WF_UWTBL_TOP_WDUCR_GROUP_ADDR                          WF_UWTBL_TOP_WDUCR_ADDR
#define WF_UWTBL_TOP_WDUCR_GROUP_MASK                          0x0000003F                // GROUP[5..0]
#define WF_UWTBL_TOP_WDUCR_GROUP_SHFT                          0

/* =====================================================================================

  ---KTCR (0x820c4000 + 0x0108)---

    INDEX[12..0]                 - (RW) Target index if write command of KTCR is performed
                                     if OPERATION = search, the free key entry is shown in this field
    RESERVED13[13]               - (RO) Reserved bits
    OPERATION[15..14]            - (RW) The operation if write command of KTCR is performed
    RESERVED16[29..16]           - (RO) Reserved bits
    REASON[31..30]               - (RO) The reason code for the operation of KTCR

 =====================================================================================*/
#define WF_UWTBL_TOP_KTCR_REASON_ADDR                          WF_UWTBL_TOP_KTCR_ADDR
#define WF_UWTBL_TOP_KTCR_REASON_MASK                          0xC0000000                // REASON[31..30]
#define WF_UWTBL_TOP_KTCR_REASON_SHFT                          30
#define WF_UWTBL_TOP_KTCR_OPERATION_ADDR                       WF_UWTBL_TOP_KTCR_ADDR
#define WF_UWTBL_TOP_KTCR_OPERATION_MASK                       0x0000C000                // OPERATION[15..14]
#define WF_UWTBL_TOP_KTCR_OPERATION_SHFT                       14
#define WF_UWTBL_TOP_KTCR_INDEX_ADDR                           WF_UWTBL_TOP_KTCR_ADDR
#define WF_UWTBL_TOP_KTCR_INDEX_MASK                           0x00001FFF                // INDEX[12..0]
#define WF_UWTBL_TOP_KTCR_INDEX_SHFT                           0

/* =====================================================================================

  ---WIUCR (0x820c4000 + 0x0110)---

    INDEX[11..0]                 - (RW) Target index for indirect update
    RESERVED12[12]               - (RO) Reserved bits
    PEERINFO_UPDATE[13]          - (W1) Update peer info according to the value of WIUDR0n
    RESERVED14[17..14]           - (RO) Reserved bits
    PNSN_CLEAR[18]               - (W1) Clear PN/SN* to 0
    RESERVED19[19]               - (RO) Reserved bits
    MASK_UPDATE[20]              - (W1) Mask Update
                                     WTBL loads target wlan_idx & dw and update the target field by WMUDR & WMUMR
    RESERVED21[23..21]           - (RO) Reserved bits
    DW[27..24]                   - (RW) Target DW for indirect update
    RESERVED28[30..28]           - (RO) Reserved bits
    IU_BUSY[31]                  - (RO) Indirect update status
                                     HW will set up this bit when it is updating WTBL.

 =====================================================================================*/
#define WF_UWTBL_TOP_WIUCR_IU_BUSY_ADDR                        WF_UWTBL_TOP_WIUCR_ADDR
#define WF_UWTBL_TOP_WIUCR_IU_BUSY_MASK                        0x80000000                // IU_BUSY[31]
#define WF_UWTBL_TOP_WIUCR_IU_BUSY_SHFT                        31
#define WF_UWTBL_TOP_WIUCR_DW_ADDR                             WF_UWTBL_TOP_WIUCR_ADDR
#define WF_UWTBL_TOP_WIUCR_DW_MASK                             0x0F000000                // DW[27..24]
#define WF_UWTBL_TOP_WIUCR_DW_SHFT                             24
#define WF_UWTBL_TOP_WIUCR_MASK_UPDATE_ADDR                    WF_UWTBL_TOP_WIUCR_ADDR
#define WF_UWTBL_TOP_WIUCR_MASK_UPDATE_MASK                    0x00100000                // MASK_UPDATE[20]
#define WF_UWTBL_TOP_WIUCR_MASK_UPDATE_SHFT                    20
#define WF_UWTBL_TOP_WIUCR_PNSN_CLEAR_ADDR                     WF_UWTBL_TOP_WIUCR_ADDR
#define WF_UWTBL_TOP_WIUCR_PNSN_CLEAR_MASK                     0x00040000                // PNSN_CLEAR[18]
#define WF_UWTBL_TOP_WIUCR_PNSN_CLEAR_SHFT                     18
#define WF_UWTBL_TOP_WIUCR_PEERINFO_UPDATE_ADDR                WF_UWTBL_TOP_WIUCR_ADDR
#define WF_UWTBL_TOP_WIUCR_PEERINFO_UPDATE_MASK                0x00002000                // PEERINFO_UPDATE[13]
#define WF_UWTBL_TOP_WIUCR_PEERINFO_UPDATE_SHFT                13
#define WF_UWTBL_TOP_WIUCR_INDEX_ADDR                          WF_UWTBL_TOP_WIUCR_ADDR
#define WF_UWTBL_TOP_WIUCR_INDEX_MASK                          0x00000FFF                // INDEX[11..0]
#define WF_UWTBL_TOP_WIUCR_INDEX_SHFT                          0

/* =====================================================================================

  ---WMUDR (0x820c4000 + 0x0114)---

    UPDATE_DATA[31..0]           - (RW) Data to update wlan entry

 =====================================================================================*/
#define WF_UWTBL_TOP_WMUDR_UPDATE_DATA_ADDR                    WF_UWTBL_TOP_WMUDR_ADDR
#define WF_UWTBL_TOP_WMUDR_UPDATE_DATA_MASK                    0xFFFFFFFF                // UPDATE_DATA[31..0]
#define WF_UWTBL_TOP_WMUDR_UPDATE_DATA_SHFT                    0

/* =====================================================================================

  ---WMUMR (0x820c4000 + 0x0118)---

    UPDATE_MASK[31..0]           - (RW) Mask of data to update wlan entry

 =====================================================================================*/
#define WF_UWTBL_TOP_WMUMR_UPDATE_MASK_ADDR                    WF_UWTBL_TOP_WMUMR_ADDR
#define WF_UWTBL_TOP_WMUMR_UPDATE_MASK_MASK                    0xFFFFFFFF                // UPDATE_MASK[31..0]
#define WF_UWTBL_TOP_WMUMR_UPDATE_MASK_SHFT                    0

/* =====================================================================================

  ---PICR0 (0x820c4000 + 0x0120)---

    DW0_WTBL[31..0]              - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.PEERINFO_UPDATE is asserted.

 =====================================================================================*/
#define WF_UWTBL_TOP_PICR0_DW0_WTBL_ADDR                       WF_UWTBL_TOP_PICR0_ADDR
#define WF_UWTBL_TOP_PICR0_DW0_WTBL_MASK                       0xFFFFFFFF                // DW0_WTBL[31..0]
#define WF_UWTBL_TOP_PICR0_DW0_WTBL_SHFT                       0

/* =====================================================================================

  ---PICR1 (0x820c4000 + 0x0124)---

    DW1_WTBL[31..0]              - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.PEERINFO_UPDATE is asserted.

 =====================================================================================*/
#define WF_UWTBL_TOP_PICR1_DW1_WTBL_ADDR                       WF_UWTBL_TOP_PICR1_ADDR
#define WF_UWTBL_TOP_PICR1_DW1_WTBL_MASK                       0xFFFFFFFF                // DW1_WTBL[31..0]
#define WF_UWTBL_TOP_PICR1_DW1_WTBL_SHFT                       0

/* =====================================================================================

  ---ITCR (0x820c4000 + 0x0130)---

    INDEX[5..0]                  - (RW) index
    RESERVED6[15..6]             - (RO) Reserved bits
    OP[16]                       - (RW) Operation
    RESERVED17[23..17]           - (RO) Reserved bits
    SELECT[25..24]               - (RW) indirect table select
    RESERVED26[30..26]           - (RO) Reserved bits
    EXECUTE[31]                  - (WO) execute the command

 =====================================================================================*/
#define WF_UWTBL_TOP_ITCR_EXECUTE_ADDR                         WF_UWTBL_TOP_ITCR_ADDR
#define WF_UWTBL_TOP_ITCR_EXECUTE_MASK                         0x80000000                // EXECUTE[31]
#define WF_UWTBL_TOP_ITCR_EXECUTE_SHFT                         31
#define WF_UWTBL_TOP_ITCR_SELECT_ADDR                          WF_UWTBL_TOP_ITCR_ADDR
#define WF_UWTBL_TOP_ITCR_SELECT_MASK                          0x03000000                // SELECT[25..24]
#define WF_UWTBL_TOP_ITCR_SELECT_SHFT                          24
#define WF_UWTBL_TOP_ITCR_OP_ADDR                              WF_UWTBL_TOP_ITCR_ADDR
#define WF_UWTBL_TOP_ITCR_OP_MASK                              0x00010000                // OP[16]
#define WF_UWTBL_TOP_ITCR_OP_SHFT                              16
#define WF_UWTBL_TOP_ITCR_INDEX_ADDR                           WF_UWTBL_TOP_ITCR_ADDR
#define WF_UWTBL_TOP_ITCR_INDEX_MASK                           0x0000003F                // INDEX[5..0]
#define WF_UWTBL_TOP_ITCR_INDEX_SHFT                           0

/* =====================================================================================

  ---ITDR0 (0x820c4000 + 0x0138)---

    INDIRECT_TABLE_DATA[31..0]   - (RW) data for updating indirect table

 =====================================================================================*/
#define WF_UWTBL_TOP_ITDR0_INDIRECT_TABLE_DATA_ADDR            WF_UWTBL_TOP_ITDR0_ADDR
#define WF_UWTBL_TOP_ITDR0_INDIRECT_TABLE_DATA_MASK            0xFFFFFFFF                // INDIRECT_TABLE_DATA[31..0]
#define WF_UWTBL_TOP_ITDR0_INDIRECT_TABLE_DATA_SHFT            0

/* =====================================================================================

  ---ITDR1 (0x820c4000 + 0x013C)---

    INDIRECT_TABLE_DATA[31..0]   - (RW) data for updating indirect table

 =====================================================================================*/
#define WF_UWTBL_TOP_ITDR1_INDIRECT_TABLE_DATA_ADDR            WF_UWTBL_TOP_ITDR1_ADDR
#define WF_UWTBL_TOP_ITDR1_INDIRECT_TABLE_DATA_MASK            0xFFFFFFFF                // INDIRECT_TABLE_DATA[31..0]
#define WF_UWTBL_TOP_ITDR1_INDIRECT_TABLE_DATA_SHFT            0

/* =====================================================================================

  ---PSCCR (0x820c4000 + 0x0140)---

    MLD_ID[11..0]                - (RW) MLD_ID
    RESERVED12[15..12]           - (RO) Reserved bits
    TARGET[18..16]               - (RW) target per-STA config
    RESERVED19[23..19]           - (RO) Reserved bits
    OP[24]                       - (RW) Operation
                                     set or unset the per-STA config for the peer indicating by MLD_ID
    RESERVED25[30..25]           - (RO) Reserved bits
    EXECUTE[31]                  - (W1) MLD_ID is executed when this bit is set
                                     (No need to poll the busy event)

 =====================================================================================*/
#define WF_UWTBL_TOP_PSCCR_EXECUTE_ADDR                        WF_UWTBL_TOP_PSCCR_ADDR
#define WF_UWTBL_TOP_PSCCR_EXECUTE_MASK                        0x80000000                // EXECUTE[31]
#define WF_UWTBL_TOP_PSCCR_EXECUTE_SHFT                        31
#define WF_UWTBL_TOP_PSCCR_OP_ADDR                             WF_UWTBL_TOP_PSCCR_ADDR
#define WF_UWTBL_TOP_PSCCR_OP_MASK                             0x01000000                // OP[24]
#define WF_UWTBL_TOP_PSCCR_OP_SHFT                             24
#define WF_UWTBL_TOP_PSCCR_TARGET_ADDR                         WF_UWTBL_TOP_PSCCR_ADDR
#define WF_UWTBL_TOP_PSCCR_TARGET_MASK                         0x00070000                // TARGET[18..16]
#define WF_UWTBL_TOP_PSCCR_TARGET_SHFT                         16
#define WF_UWTBL_TOP_PSCCR_MLD_ID_ADDR                         WF_UWTBL_TOP_PSCCR_ADDR
#define WF_UWTBL_TOP_PSCCR_MLD_ID_MASK                         0x00000FFF                // MLD_ID[11..0]
#define WF_UWTBL_TOP_PSCCR_MLD_ID_SHFT                         0

/* =====================================================================================

  ---DSCR00 (0x820c4000 + 0x0200)---

    DSCR00[7..0]                 - (RW) Each bit control disable one station function.
                                     SW write one to this CR bits to let HW disable the station TX.
                                     If wlan_idx > 32, DSCR+0x4*i is disable station control for wlan_idx 32*i ~32*(i+1)-1
    DSCR00_01[15..8]             - (RW) The same as DSCR00
    DSCR00_02[31..16]            - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR00_DSCR00_02_ADDR                     WF_UWTBL_TOP_DSCR00_ADDR
#define WF_UWTBL_TOP_DSCR00_DSCR00_02_MASK                     0xFFFF0000                // DSCR00_02[31..16]
#define WF_UWTBL_TOP_DSCR00_DSCR00_02_SHFT                     16
#define WF_UWTBL_TOP_DSCR00_DSCR00_01_ADDR                     WF_UWTBL_TOP_DSCR00_ADDR
#define WF_UWTBL_TOP_DSCR00_DSCR00_01_MASK                     0x0000FF00                // DSCR00_01[15..8]
#define WF_UWTBL_TOP_DSCR00_DSCR00_01_SHFT                     8
#define WF_UWTBL_TOP_DSCR00_DSCR00_ADDR                        WF_UWTBL_TOP_DSCR00_ADDR
#define WF_UWTBL_TOP_DSCR00_DSCR00_MASK                        0x000000FF                // DSCR00[7..0]
#define WF_UWTBL_TOP_DSCR00_DSCR00_SHFT                        0

/* =====================================================================================

  ---DSCR01 (0x820c4000 + 0x0204)---

    DSCR01[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR01_DSCR01_ADDR                        WF_UWTBL_TOP_DSCR01_ADDR
#define WF_UWTBL_TOP_DSCR01_DSCR01_MASK                        0xFFFFFFFF                // DSCR01[31..0]
#define WF_UWTBL_TOP_DSCR01_DSCR01_SHFT                        0

/* =====================================================================================

  ---DSCR02 (0x820c4000 + 0x0208)---

    DSCR02[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR02_DSCR02_ADDR                        WF_UWTBL_TOP_DSCR02_ADDR
#define WF_UWTBL_TOP_DSCR02_DSCR02_MASK                        0xFFFFFFFF                // DSCR02[31..0]
#define WF_UWTBL_TOP_DSCR02_DSCR02_SHFT                        0

/* =====================================================================================

  ---DSCR03 (0x820c4000 + 0x020C)---

    DSCR03[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR03_DSCR03_ADDR                        WF_UWTBL_TOP_DSCR03_ADDR
#define WF_UWTBL_TOP_DSCR03_DSCR03_MASK                        0xFFFFFFFF                // DSCR03[31..0]
#define WF_UWTBL_TOP_DSCR03_DSCR03_SHFT                        0

/* =====================================================================================

  ---DSCR04 (0x820c4000 + 0x0210)---

    DSCR04[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR04_DSCR04_ADDR                        WF_UWTBL_TOP_DSCR04_ADDR
#define WF_UWTBL_TOP_DSCR04_DSCR04_MASK                        0xFFFFFFFF                // DSCR04[31..0]
#define WF_UWTBL_TOP_DSCR04_DSCR04_SHFT                        0

/* =====================================================================================

  ---DSCR05 (0x820c4000 + 0x0214)---

    DSCR05[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR05_DSCR05_ADDR                        WF_UWTBL_TOP_DSCR05_ADDR
#define WF_UWTBL_TOP_DSCR05_DSCR05_MASK                        0xFFFFFFFF                // DSCR05[31..0]
#define WF_UWTBL_TOP_DSCR05_DSCR05_SHFT                        0

/* =====================================================================================

  ---DSCR06 (0x820c4000 + 0x0218)---

    DSCR06[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR06_DSCR06_ADDR                        WF_UWTBL_TOP_DSCR06_ADDR
#define WF_UWTBL_TOP_DSCR06_DSCR06_MASK                        0xFFFFFFFF                // DSCR06[31..0]
#define WF_UWTBL_TOP_DSCR06_DSCR06_SHFT                        0

/* =====================================================================================

  ---DSCR07 (0x820c4000 + 0x021C)---

    DSCR07[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR07_DSCR07_ADDR                        WF_UWTBL_TOP_DSCR07_ADDR
#define WF_UWTBL_TOP_DSCR07_DSCR07_MASK                        0xFFFFFFFF                // DSCR07[31..0]
#define WF_UWTBL_TOP_DSCR07_DSCR07_SHFT                        0

/* =====================================================================================

  ---DSCR08 (0x820c4000 + 0x0220)---

    DSCR08[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR08_DSCR08_ADDR                        WF_UWTBL_TOP_DSCR08_ADDR
#define WF_UWTBL_TOP_DSCR08_DSCR08_MASK                        0xFFFFFFFF                // DSCR08[31..0]
#define WF_UWTBL_TOP_DSCR08_DSCR08_SHFT                        0

/* =====================================================================================

  ---DSCR09 (0x820c4000 + 0x0224)---

    DSCR09[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR09_DSCR09_ADDR                        WF_UWTBL_TOP_DSCR09_ADDR
#define WF_UWTBL_TOP_DSCR09_DSCR09_MASK                        0xFFFFFFFF                // DSCR09[31..0]
#define WF_UWTBL_TOP_DSCR09_DSCR09_SHFT                        0

/* =====================================================================================

  ---DSCR10 (0x820c4000 + 0x0228)---

    DSCR10[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR10_DSCR10_ADDR                        WF_UWTBL_TOP_DSCR10_ADDR
#define WF_UWTBL_TOP_DSCR10_DSCR10_MASK                        0xFFFFFFFF                // DSCR10[31..0]
#define WF_UWTBL_TOP_DSCR10_DSCR10_SHFT                        0

/* =====================================================================================

  ---DSCR11 (0x820c4000 + 0x022C)---

    DSCR11[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR11_DSCR11_ADDR                        WF_UWTBL_TOP_DSCR11_ADDR
#define WF_UWTBL_TOP_DSCR11_DSCR11_MASK                        0xFFFFFFFF                // DSCR11[31..0]
#define WF_UWTBL_TOP_DSCR11_DSCR11_SHFT                        0

/* =====================================================================================

  ---DSCR12 (0x820c4000 + 0x0230)---

    DSCR12[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR12_DSCR12_ADDR                        WF_UWTBL_TOP_DSCR12_ADDR
#define WF_UWTBL_TOP_DSCR12_DSCR12_MASK                        0xFFFFFFFF                // DSCR12[31..0]
#define WF_UWTBL_TOP_DSCR12_DSCR12_SHFT                        0

/* =====================================================================================

  ---DSCR13 (0x820c4000 + 0x0234)---

    DSCR13[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR13_DSCR13_ADDR                        WF_UWTBL_TOP_DSCR13_ADDR
#define WF_UWTBL_TOP_DSCR13_DSCR13_MASK                        0xFFFFFFFF                // DSCR13[31..0]
#define WF_UWTBL_TOP_DSCR13_DSCR13_SHFT                        0

/* =====================================================================================

  ---DSCR14 (0x820c4000 + 0x0238)---

    DSCR14[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR14_DSCR14_ADDR                        WF_UWTBL_TOP_DSCR14_ADDR
#define WF_UWTBL_TOP_DSCR14_DSCR14_MASK                        0xFFFFFFFF                // DSCR14[31..0]
#define WF_UWTBL_TOP_DSCR14_DSCR14_SHFT                        0

/* =====================================================================================

  ---DSCR15 (0x820c4000 + 0x023C)---

    DSCR15[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR15_DSCR15_ADDR                        WF_UWTBL_TOP_DSCR15_ADDR
#define WF_UWTBL_TOP_DSCR15_DSCR15_MASK                        0xFFFFFFFF                // DSCR15[31..0]
#define WF_UWTBL_TOP_DSCR15_DSCR15_SHFT                        0

/* =====================================================================================

  ---DSCR16 (0x820c4000 + 0x0240)---

    DSCR16[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR16_DSCR16_ADDR                        WF_UWTBL_TOP_DSCR16_ADDR
#define WF_UWTBL_TOP_DSCR16_DSCR16_MASK                        0xFFFFFFFF                // DSCR16[31..0]
#define WF_UWTBL_TOP_DSCR16_DSCR16_SHFT                        0

/* =====================================================================================

  ---DSCR17 (0x820c4000 + 0x0244)---

    DSCR17[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR17_DSCR17_ADDR                        WF_UWTBL_TOP_DSCR17_ADDR
#define WF_UWTBL_TOP_DSCR17_DSCR17_MASK                        0xFFFFFFFF                // DSCR17[31..0]
#define WF_UWTBL_TOP_DSCR17_DSCR17_SHFT                        0

/* =====================================================================================

  ---DSCR18 (0x820c4000 + 0x0248)---

    DSCR18[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR18_DSCR18_ADDR                        WF_UWTBL_TOP_DSCR18_ADDR
#define WF_UWTBL_TOP_DSCR18_DSCR18_MASK                        0xFFFFFFFF                // DSCR18[31..0]
#define WF_UWTBL_TOP_DSCR18_DSCR18_SHFT                        0

/* =====================================================================================

  ---DSCR19 (0x820c4000 + 0x024C)---

    DSCR19[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR19_DSCR19_ADDR                        WF_UWTBL_TOP_DSCR19_ADDR
#define WF_UWTBL_TOP_DSCR19_DSCR19_MASK                        0xFFFFFFFF                // DSCR19[31..0]
#define WF_UWTBL_TOP_DSCR19_DSCR19_SHFT                        0

/* =====================================================================================

  ---DSCR20 (0x820c4000 + 0x0250)---

    DSCR20[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR20_DSCR20_ADDR                        WF_UWTBL_TOP_DSCR20_ADDR
#define WF_UWTBL_TOP_DSCR20_DSCR20_MASK                        0xFFFFFFFF                // DSCR20[31..0]
#define WF_UWTBL_TOP_DSCR20_DSCR20_SHFT                        0

/* =====================================================================================

  ---DSCR21 (0x820c4000 + 0x0254)---

    DSCR21[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR21_DSCR21_ADDR                        WF_UWTBL_TOP_DSCR21_ADDR
#define WF_UWTBL_TOP_DSCR21_DSCR21_MASK                        0xFFFFFFFF                // DSCR21[31..0]
#define WF_UWTBL_TOP_DSCR21_DSCR21_SHFT                        0

/* =====================================================================================

  ---DSCR22 (0x820c4000 + 0x0258)---

    DSCR22[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR22_DSCR22_ADDR                        WF_UWTBL_TOP_DSCR22_ADDR
#define WF_UWTBL_TOP_DSCR22_DSCR22_MASK                        0xFFFFFFFF                // DSCR22[31..0]
#define WF_UWTBL_TOP_DSCR22_DSCR22_SHFT                        0

/* =====================================================================================

  ---DSCR23 (0x820c4000 + 0x025C)---

    DSCR23[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR23_DSCR23_ADDR                        WF_UWTBL_TOP_DSCR23_ADDR
#define WF_UWTBL_TOP_DSCR23_DSCR23_MASK                        0xFFFFFFFF                // DSCR23[31..0]
#define WF_UWTBL_TOP_DSCR23_DSCR23_SHFT                        0

/* =====================================================================================

  ---DSCR24 (0x820c4000 + 0x0260)---

    DSCR24[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR24_DSCR24_ADDR                        WF_UWTBL_TOP_DSCR24_ADDR
#define WF_UWTBL_TOP_DSCR24_DSCR24_MASK                        0xFFFFFFFF                // DSCR24[31..0]
#define WF_UWTBL_TOP_DSCR24_DSCR24_SHFT                        0

/* =====================================================================================

  ---DSCR25 (0x820c4000 + 0x0264)---

    DSCR25[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR25_DSCR25_ADDR                        WF_UWTBL_TOP_DSCR25_ADDR
#define WF_UWTBL_TOP_DSCR25_DSCR25_MASK                        0xFFFFFFFF                // DSCR25[31..0]
#define WF_UWTBL_TOP_DSCR25_DSCR25_SHFT                        0

/* =====================================================================================

  ---DSCR26 (0x820c4000 + 0x0268)---

    DSCR26[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR26_DSCR26_ADDR                        WF_UWTBL_TOP_DSCR26_ADDR
#define WF_UWTBL_TOP_DSCR26_DSCR26_MASK                        0xFFFFFFFF                // DSCR26[31..0]
#define WF_UWTBL_TOP_DSCR26_DSCR26_SHFT                        0

/* =====================================================================================

  ---DSCR27 (0x820c4000 + 0x026C)---

    DSCR27[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR27_DSCR27_ADDR                        WF_UWTBL_TOP_DSCR27_ADDR
#define WF_UWTBL_TOP_DSCR27_DSCR27_MASK                        0xFFFFFFFF                // DSCR27[31..0]
#define WF_UWTBL_TOP_DSCR27_DSCR27_SHFT                        0

/* =====================================================================================

  ---DSCR28 (0x820c4000 + 0x0270)---

    DSCR28[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR28_DSCR28_ADDR                        WF_UWTBL_TOP_DSCR28_ADDR
#define WF_UWTBL_TOP_DSCR28_DSCR28_MASK                        0xFFFFFFFF                // DSCR28[31..0]
#define WF_UWTBL_TOP_DSCR28_DSCR28_SHFT                        0

/* =====================================================================================

  ---DSCR29 (0x820c4000 + 0x0274)---

    DSCR29[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR29_DSCR29_ADDR                        WF_UWTBL_TOP_DSCR29_ADDR
#define WF_UWTBL_TOP_DSCR29_DSCR29_MASK                        0xFFFFFFFF                // DSCR29[31..0]
#define WF_UWTBL_TOP_DSCR29_DSCR29_SHFT                        0

/* =====================================================================================

  ---DSCR30 (0x820c4000 + 0x0278)---

    DSCR30[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR30_DSCR30_ADDR                        WF_UWTBL_TOP_DSCR30_ADDR
#define WF_UWTBL_TOP_DSCR30_DSCR30_MASK                        0xFFFFFFFF                // DSCR30[31..0]
#define WF_UWTBL_TOP_DSCR30_DSCR30_SHFT                        0

/* =====================================================================================

  ---DSCR31 (0x820c4000 + 0x027C)---

    DSCR31[31..0]                - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR31_DSCR31_ADDR                        WF_UWTBL_TOP_DSCR31_ADDR
#define WF_UWTBL_TOP_DSCR31_DSCR31_MASK                        0xFFFFFFFF                // DSCR31[31..0]
#define WF_UWTBL_TOP_DSCR31_DSCR31_SHFT                        0

/* =====================================================================================

  ---DSCR_EXT_00 (0x820c4000 + 0x0280)---

    DSCR_EXT_00[3..0]            - (RW) The same as DSCR00
    DSCR_EXT_00_01[7..4]         - (RW) The same as DSCR00
    DSCR_EXT_00_02[15..8]        - (RW) The same as DSCR00
    DSCR_EXT_00_03[31..16]       - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_03_ADDR           WF_UWTBL_TOP_DSCR_EXT_00_ADDR
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_03_MASK           0xFFFF0000                // DSCR_EXT_00_03[31..16]
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_03_SHFT           16
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_02_ADDR           WF_UWTBL_TOP_DSCR_EXT_00_ADDR
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_02_MASK           0x0000FF00                // DSCR_EXT_00_02[15..8]
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_02_SHFT           8
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_01_ADDR           WF_UWTBL_TOP_DSCR_EXT_00_ADDR
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_01_MASK           0x000000F0                // DSCR_EXT_00_01[7..4]
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_01_SHFT           4
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_ADDR              WF_UWTBL_TOP_DSCR_EXT_00_ADDR
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_MASK              0x0000000F                // DSCR_EXT_00[3..0]
#define WF_UWTBL_TOP_DSCR_EXT_00_DSCR_EXT_00_SHFT              0

/* =====================================================================================

  ---DSCR_EXT_01 (0x820c4000 + 0x0284)---

    DSCR_EXT_01[31..0]           - (RW) The same as DSCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_DSCR_EXT_01_DSCR_EXT_01_ADDR              WF_UWTBL_TOP_DSCR_EXT_01_ADDR
#define WF_UWTBL_TOP_DSCR_EXT_01_DSCR_EXT_01_MASK              0xFFFFFFFF                // DSCR_EXT_01[31..0]
#define WF_UWTBL_TOP_DSCR_EXT_01_DSCR_EXT_01_SHFT              0

/* =====================================================================================

  ---SRCR00 (0x820c4000 + 0x0300)---

    SRCR00[7..0]                 - (RW) Each bit control redirection station TX function.
                                     SW write one to this CR bits to let HW redirection the station TXD.
                                     If wlan_idx > 32, SRCR+0x4*i is station TXD redirection control for wlan_idx 32*i ~32*(i+1)-1
    SRCR00_01[15..8]             - (RW) The same as SRCR00
    SRCR00_02[31..16]            - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR00_SRCR00_02_ADDR                     WF_UWTBL_TOP_SRCR00_ADDR
#define WF_UWTBL_TOP_SRCR00_SRCR00_02_MASK                     0xFFFF0000                // SRCR00_02[31..16]
#define WF_UWTBL_TOP_SRCR00_SRCR00_02_SHFT                     16
#define WF_UWTBL_TOP_SRCR00_SRCR00_01_ADDR                     WF_UWTBL_TOP_SRCR00_ADDR
#define WF_UWTBL_TOP_SRCR00_SRCR00_01_MASK                     0x0000FF00                // SRCR00_01[15..8]
#define WF_UWTBL_TOP_SRCR00_SRCR00_01_SHFT                     8
#define WF_UWTBL_TOP_SRCR00_SRCR00_ADDR                        WF_UWTBL_TOP_SRCR00_ADDR
#define WF_UWTBL_TOP_SRCR00_SRCR00_MASK                        0x000000FF                // SRCR00[7..0]
#define WF_UWTBL_TOP_SRCR00_SRCR00_SHFT                        0

/* =====================================================================================

  ---SRCR01 (0x820c4000 + 0x0304)---

    SRCR01[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR01_SRCR01_ADDR                        WF_UWTBL_TOP_SRCR01_ADDR
#define WF_UWTBL_TOP_SRCR01_SRCR01_MASK                        0xFFFFFFFF                // SRCR01[31..0]
#define WF_UWTBL_TOP_SRCR01_SRCR01_SHFT                        0

/* =====================================================================================

  ---SRCR02 (0x820c4000 + 0x0308)---

    SRCR02[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR02_SRCR02_ADDR                        WF_UWTBL_TOP_SRCR02_ADDR
#define WF_UWTBL_TOP_SRCR02_SRCR02_MASK                        0xFFFFFFFF                // SRCR02[31..0]
#define WF_UWTBL_TOP_SRCR02_SRCR02_SHFT                        0

/* =====================================================================================

  ---SRCR03 (0x820c4000 + 0x030C)---

    SRCR03[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR03_SRCR03_ADDR                        WF_UWTBL_TOP_SRCR03_ADDR
#define WF_UWTBL_TOP_SRCR03_SRCR03_MASK                        0xFFFFFFFF                // SRCR03[31..0]
#define WF_UWTBL_TOP_SRCR03_SRCR03_SHFT                        0

/* =====================================================================================

  ---SRCR04 (0x820c4000 + 0x0310)---

    SRCR04[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR04_SRCR04_ADDR                        WF_UWTBL_TOP_SRCR04_ADDR
#define WF_UWTBL_TOP_SRCR04_SRCR04_MASK                        0xFFFFFFFF                // SRCR04[31..0]
#define WF_UWTBL_TOP_SRCR04_SRCR04_SHFT                        0

/* =====================================================================================

  ---SRCR05 (0x820c4000 + 0x0314)---

    SRCR05[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR05_SRCR05_ADDR                        WF_UWTBL_TOP_SRCR05_ADDR
#define WF_UWTBL_TOP_SRCR05_SRCR05_MASK                        0xFFFFFFFF                // SRCR05[31..0]
#define WF_UWTBL_TOP_SRCR05_SRCR05_SHFT                        0

/* =====================================================================================

  ---SRCR06 (0x820c4000 + 0x0318)---

    SRCR06[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR06_SRCR06_ADDR                        WF_UWTBL_TOP_SRCR06_ADDR
#define WF_UWTBL_TOP_SRCR06_SRCR06_MASK                        0xFFFFFFFF                // SRCR06[31..0]
#define WF_UWTBL_TOP_SRCR06_SRCR06_SHFT                        0

/* =====================================================================================

  ---SRCR07 (0x820c4000 + 0x031C)---

    SRCR07[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR07_SRCR07_ADDR                        WF_UWTBL_TOP_SRCR07_ADDR
#define WF_UWTBL_TOP_SRCR07_SRCR07_MASK                        0xFFFFFFFF                // SRCR07[31..0]
#define WF_UWTBL_TOP_SRCR07_SRCR07_SHFT                        0

/* =====================================================================================

  ---SRCR08 (0x820c4000 + 0x0320)---

    SRCR08[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR08_SRCR08_ADDR                        WF_UWTBL_TOP_SRCR08_ADDR
#define WF_UWTBL_TOP_SRCR08_SRCR08_MASK                        0xFFFFFFFF                // SRCR08[31..0]
#define WF_UWTBL_TOP_SRCR08_SRCR08_SHFT                        0

/* =====================================================================================

  ---SRCR09 (0x820c4000 + 0x0324)---

    SRCR09[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR09_SRCR09_ADDR                        WF_UWTBL_TOP_SRCR09_ADDR
#define WF_UWTBL_TOP_SRCR09_SRCR09_MASK                        0xFFFFFFFF                // SRCR09[31..0]
#define WF_UWTBL_TOP_SRCR09_SRCR09_SHFT                        0

/* =====================================================================================

  ---SRCR10 (0x820c4000 + 0x0328)---

    SRCR10[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR10_SRCR10_ADDR                        WF_UWTBL_TOP_SRCR10_ADDR
#define WF_UWTBL_TOP_SRCR10_SRCR10_MASK                        0xFFFFFFFF                // SRCR10[31..0]
#define WF_UWTBL_TOP_SRCR10_SRCR10_SHFT                        0

/* =====================================================================================

  ---SRCR11 (0x820c4000 + 0x032C)---

    SRCR11[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR11_SRCR11_ADDR                        WF_UWTBL_TOP_SRCR11_ADDR
#define WF_UWTBL_TOP_SRCR11_SRCR11_MASK                        0xFFFFFFFF                // SRCR11[31..0]
#define WF_UWTBL_TOP_SRCR11_SRCR11_SHFT                        0

/* =====================================================================================

  ---SRCR12 (0x820c4000 + 0x0330)---

    SRCR12[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR12_SRCR12_ADDR                        WF_UWTBL_TOP_SRCR12_ADDR
#define WF_UWTBL_TOP_SRCR12_SRCR12_MASK                        0xFFFFFFFF                // SRCR12[31..0]
#define WF_UWTBL_TOP_SRCR12_SRCR12_SHFT                        0

/* =====================================================================================

  ---SRCR13 (0x820c4000 + 0x0334)---

    SRCR13[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR13_SRCR13_ADDR                        WF_UWTBL_TOP_SRCR13_ADDR
#define WF_UWTBL_TOP_SRCR13_SRCR13_MASK                        0xFFFFFFFF                // SRCR13[31..0]
#define WF_UWTBL_TOP_SRCR13_SRCR13_SHFT                        0

/* =====================================================================================

  ---SRCR14 (0x820c4000 + 0x0338)---

    SRCR14[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR14_SRCR14_ADDR                        WF_UWTBL_TOP_SRCR14_ADDR
#define WF_UWTBL_TOP_SRCR14_SRCR14_MASK                        0xFFFFFFFF                // SRCR14[31..0]
#define WF_UWTBL_TOP_SRCR14_SRCR14_SHFT                        0

/* =====================================================================================

  ---SRCR15 (0x820c4000 + 0x033C)---

    SRCR15[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR15_SRCR15_ADDR                        WF_UWTBL_TOP_SRCR15_ADDR
#define WF_UWTBL_TOP_SRCR15_SRCR15_MASK                        0xFFFFFFFF                // SRCR15[31..0]
#define WF_UWTBL_TOP_SRCR15_SRCR15_SHFT                        0

/* =====================================================================================

  ---SRCR16 (0x820c4000 + 0x0340)---

    SRCR16[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR16_SRCR16_ADDR                        WF_UWTBL_TOP_SRCR16_ADDR
#define WF_UWTBL_TOP_SRCR16_SRCR16_MASK                        0xFFFFFFFF                // SRCR16[31..0]
#define WF_UWTBL_TOP_SRCR16_SRCR16_SHFT                        0

/* =====================================================================================

  ---SRCR17 (0x820c4000 + 0x0344)---

    SRCR17[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR17_SRCR17_ADDR                        WF_UWTBL_TOP_SRCR17_ADDR
#define WF_UWTBL_TOP_SRCR17_SRCR17_MASK                        0xFFFFFFFF                // SRCR17[31..0]
#define WF_UWTBL_TOP_SRCR17_SRCR17_SHFT                        0

/* =====================================================================================

  ---SRCR18 (0x820c4000 + 0x0348)---

    SRCR18[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR18_SRCR18_ADDR                        WF_UWTBL_TOP_SRCR18_ADDR
#define WF_UWTBL_TOP_SRCR18_SRCR18_MASK                        0xFFFFFFFF                // SRCR18[31..0]
#define WF_UWTBL_TOP_SRCR18_SRCR18_SHFT                        0

/* =====================================================================================

  ---SRCR19 (0x820c4000 + 0x034C)---

    SRCR19[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR19_SRCR19_ADDR                        WF_UWTBL_TOP_SRCR19_ADDR
#define WF_UWTBL_TOP_SRCR19_SRCR19_MASK                        0xFFFFFFFF                // SRCR19[31..0]
#define WF_UWTBL_TOP_SRCR19_SRCR19_SHFT                        0

/* =====================================================================================

  ---SRCR20 (0x820c4000 + 0x0350)---

    SRCR20[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR20_SRCR20_ADDR                        WF_UWTBL_TOP_SRCR20_ADDR
#define WF_UWTBL_TOP_SRCR20_SRCR20_MASK                        0xFFFFFFFF                // SRCR20[31..0]
#define WF_UWTBL_TOP_SRCR20_SRCR20_SHFT                        0

/* =====================================================================================

  ---SRCR21 (0x820c4000 + 0x0354)---

    SRCR21[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR21_SRCR21_ADDR                        WF_UWTBL_TOP_SRCR21_ADDR
#define WF_UWTBL_TOP_SRCR21_SRCR21_MASK                        0xFFFFFFFF                // SRCR21[31..0]
#define WF_UWTBL_TOP_SRCR21_SRCR21_SHFT                        0

/* =====================================================================================

  ---SRCR22 (0x820c4000 + 0x0358)---

    SRCR22[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR22_SRCR22_ADDR                        WF_UWTBL_TOP_SRCR22_ADDR
#define WF_UWTBL_TOP_SRCR22_SRCR22_MASK                        0xFFFFFFFF                // SRCR22[31..0]
#define WF_UWTBL_TOP_SRCR22_SRCR22_SHFT                        0

/* =====================================================================================

  ---SRCR23 (0x820c4000 + 0x035C)---

    SRCR23[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR23_SRCR23_ADDR                        WF_UWTBL_TOP_SRCR23_ADDR
#define WF_UWTBL_TOP_SRCR23_SRCR23_MASK                        0xFFFFFFFF                // SRCR23[31..0]
#define WF_UWTBL_TOP_SRCR23_SRCR23_SHFT                        0

/* =====================================================================================

  ---SRCR24 (0x820c4000 + 0x0360)---

    SRCR24[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR24_SRCR24_ADDR                        WF_UWTBL_TOP_SRCR24_ADDR
#define WF_UWTBL_TOP_SRCR24_SRCR24_MASK                        0xFFFFFFFF                // SRCR24[31..0]
#define WF_UWTBL_TOP_SRCR24_SRCR24_SHFT                        0

/* =====================================================================================

  ---SRCR25 (0x820c4000 + 0x0364)---

    SRCR25[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR25_SRCR25_ADDR                        WF_UWTBL_TOP_SRCR25_ADDR
#define WF_UWTBL_TOP_SRCR25_SRCR25_MASK                        0xFFFFFFFF                // SRCR25[31..0]
#define WF_UWTBL_TOP_SRCR25_SRCR25_SHFT                        0

/* =====================================================================================

  ---SRCR26 (0x820c4000 + 0x0368)---

    SRCR26[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR26_SRCR26_ADDR                        WF_UWTBL_TOP_SRCR26_ADDR
#define WF_UWTBL_TOP_SRCR26_SRCR26_MASK                        0xFFFFFFFF                // SRCR26[31..0]
#define WF_UWTBL_TOP_SRCR26_SRCR26_SHFT                        0

/* =====================================================================================

  ---SRCR27 (0x820c4000 + 0x036C)---

    SRCR27[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR27_SRCR27_ADDR                        WF_UWTBL_TOP_SRCR27_ADDR
#define WF_UWTBL_TOP_SRCR27_SRCR27_MASK                        0xFFFFFFFF                // SRCR27[31..0]
#define WF_UWTBL_TOP_SRCR27_SRCR27_SHFT                        0

/* =====================================================================================

  ---SRCR28 (0x820c4000 + 0x0370)---

    SRCR28[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR28_SRCR28_ADDR                        WF_UWTBL_TOP_SRCR28_ADDR
#define WF_UWTBL_TOP_SRCR28_SRCR28_MASK                        0xFFFFFFFF                // SRCR28[31..0]
#define WF_UWTBL_TOP_SRCR28_SRCR28_SHFT                        0

/* =====================================================================================

  ---SRCR29 (0x820c4000 + 0x0374)---

    SRCR29[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR29_SRCR29_ADDR                        WF_UWTBL_TOP_SRCR29_ADDR
#define WF_UWTBL_TOP_SRCR29_SRCR29_MASK                        0xFFFFFFFF                // SRCR29[31..0]
#define WF_UWTBL_TOP_SRCR29_SRCR29_SHFT                        0

/* =====================================================================================

  ---SRCR30 (0x820c4000 + 0x0378)---

    SRCR30[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR30_SRCR30_ADDR                        WF_UWTBL_TOP_SRCR30_ADDR
#define WF_UWTBL_TOP_SRCR30_SRCR30_MASK                        0xFFFFFFFF                // SRCR30[31..0]
#define WF_UWTBL_TOP_SRCR30_SRCR30_SHFT                        0

/* =====================================================================================

  ---SRCR31 (0x820c4000 + 0x037C)---

    SRCR31[31..0]                - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR31_SRCR31_ADDR                        WF_UWTBL_TOP_SRCR31_ADDR
#define WF_UWTBL_TOP_SRCR31_SRCR31_MASK                        0xFFFFFFFF                // SRCR31[31..0]
#define WF_UWTBL_TOP_SRCR31_SRCR31_SHFT                        0

/* =====================================================================================

  ---SRCR_EXT_00 (0x820c4000 + 0x0380)---

    SRCR_EXT_00[3..0]            - (RW) The same as SRCR00
    SRCR_EXT_00_01[7..4]         - (RW) The same as SRCR00
    SRCR_EXT_00_02[15..8]        - (RW) The same as SRCR00
    SRCR_EXT_00_03[31..16]       - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_03_ADDR           WF_UWTBL_TOP_SRCR_EXT_00_ADDR
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_03_MASK           0xFFFF0000                // SRCR_EXT_00_03[31..16]
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_03_SHFT           16
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_02_ADDR           WF_UWTBL_TOP_SRCR_EXT_00_ADDR
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_02_MASK           0x0000FF00                // SRCR_EXT_00_02[15..8]
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_02_SHFT           8
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_01_ADDR           WF_UWTBL_TOP_SRCR_EXT_00_ADDR
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_01_MASK           0x000000F0                // SRCR_EXT_00_01[7..4]
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_01_SHFT           4
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_ADDR              WF_UWTBL_TOP_SRCR_EXT_00_ADDR
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_MASK              0x0000000F                // SRCR_EXT_00[3..0]
#define WF_UWTBL_TOP_SRCR_EXT_00_SRCR_EXT_00_SHFT              0

/* =====================================================================================

  ---SRCR_EXT_01 (0x820c4000 + 0x0384)---

    SRCR_EXT_01[31..0]           - (RW) The same as SRCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_SRCR_EXT_01_SRCR_EXT_01_ADDR              WF_UWTBL_TOP_SRCR_EXT_01_ADDR
#define WF_UWTBL_TOP_SRCR_EXT_01_SRCR_EXT_01_MASK              0xFFFFFFFF                // SRCR_EXT_01[31..0]
#define WF_UWTBL_TOP_SRCR_EXT_01_SRCR_EXT_01_SHFT              0

/* =====================================================================================

  ---NSEPPCR00 (0x820c4000 + 0x0400)---

    NSEPPCR00[7..0]              - (RW) Each bit control NSEP(National Security and Emergency Preparedness) priority for STA.
                                     SW write one to this CR bits to rise the NSEP priority for STA
                                     If wlan_idx > 32, NSEPPCR+0x4*i is NSEP priority control for wlan_idx 32*i ~32*(i+1)-1
    NSEPPCR00_01[15..8]          - (RW) The same as NSEPPCR00
    NSEPPCR00_02[31..16]         - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_02_ADDR               WF_UWTBL_TOP_NSEPPCR00_ADDR
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_02_MASK               0xFFFF0000                // NSEPPCR00_02[31..16]
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_02_SHFT               16
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_01_ADDR               WF_UWTBL_TOP_NSEPPCR00_ADDR
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_01_MASK               0x0000FF00                // NSEPPCR00_01[15..8]
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_01_SHFT               8
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_ADDR                  WF_UWTBL_TOP_NSEPPCR00_ADDR
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_MASK                  0x000000FF                // NSEPPCR00[7..0]
#define WF_UWTBL_TOP_NSEPPCR00_NSEPPCR00_SHFT                  0

/* =====================================================================================

  ---NSEPPCR01 (0x820c4000 + 0x0404)---

    NSEPPCR01[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR01_NSEPPCR01_ADDR                  WF_UWTBL_TOP_NSEPPCR01_ADDR
#define WF_UWTBL_TOP_NSEPPCR01_NSEPPCR01_MASK                  0xFFFFFFFF                // NSEPPCR01[31..0]
#define WF_UWTBL_TOP_NSEPPCR01_NSEPPCR01_SHFT                  0

/* =====================================================================================

  ---NSEPPCR02 (0x820c4000 + 0x0408)---

    NSEPPCR02[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR02_NSEPPCR02_ADDR                  WF_UWTBL_TOP_NSEPPCR02_ADDR
#define WF_UWTBL_TOP_NSEPPCR02_NSEPPCR02_MASK                  0xFFFFFFFF                // NSEPPCR02[31..0]
#define WF_UWTBL_TOP_NSEPPCR02_NSEPPCR02_SHFT                  0

/* =====================================================================================

  ---NSEPPCR03 (0x820c4000 + 0x040C)---

    NSEPPCR03[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR03_NSEPPCR03_ADDR                  WF_UWTBL_TOP_NSEPPCR03_ADDR
#define WF_UWTBL_TOP_NSEPPCR03_NSEPPCR03_MASK                  0xFFFFFFFF                // NSEPPCR03[31..0]
#define WF_UWTBL_TOP_NSEPPCR03_NSEPPCR03_SHFT                  0

/* =====================================================================================

  ---NSEPPCR04 (0x820c4000 + 0x0410)---

    NSEPPCR04[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR04_NSEPPCR04_ADDR                  WF_UWTBL_TOP_NSEPPCR04_ADDR
#define WF_UWTBL_TOP_NSEPPCR04_NSEPPCR04_MASK                  0xFFFFFFFF                // NSEPPCR04[31..0]
#define WF_UWTBL_TOP_NSEPPCR04_NSEPPCR04_SHFT                  0

/* =====================================================================================

  ---NSEPPCR05 (0x820c4000 + 0x0414)---

    NSEPPCR05[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR05_NSEPPCR05_ADDR                  WF_UWTBL_TOP_NSEPPCR05_ADDR
#define WF_UWTBL_TOP_NSEPPCR05_NSEPPCR05_MASK                  0xFFFFFFFF                // NSEPPCR05[31..0]
#define WF_UWTBL_TOP_NSEPPCR05_NSEPPCR05_SHFT                  0

/* =====================================================================================

  ---NSEPPCR06 (0x820c4000 + 0x0418)---

    NSEPPCR06[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR06_NSEPPCR06_ADDR                  WF_UWTBL_TOP_NSEPPCR06_ADDR
#define WF_UWTBL_TOP_NSEPPCR06_NSEPPCR06_MASK                  0xFFFFFFFF                // NSEPPCR06[31..0]
#define WF_UWTBL_TOP_NSEPPCR06_NSEPPCR06_SHFT                  0

/* =====================================================================================

  ---NSEPPCR07 (0x820c4000 + 0x041C)---

    NSEPPCR07[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR07_NSEPPCR07_ADDR                  WF_UWTBL_TOP_NSEPPCR07_ADDR
#define WF_UWTBL_TOP_NSEPPCR07_NSEPPCR07_MASK                  0xFFFFFFFF                // NSEPPCR07[31..0]
#define WF_UWTBL_TOP_NSEPPCR07_NSEPPCR07_SHFT                  0

/* =====================================================================================

  ---NSEPPCR08 (0x820c4000 + 0x0420)---

    NSEPPCR08[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR08_NSEPPCR08_ADDR                  WF_UWTBL_TOP_NSEPPCR08_ADDR
#define WF_UWTBL_TOP_NSEPPCR08_NSEPPCR08_MASK                  0xFFFFFFFF                // NSEPPCR08[31..0]
#define WF_UWTBL_TOP_NSEPPCR08_NSEPPCR08_SHFT                  0

/* =====================================================================================

  ---NSEPPCR09 (0x820c4000 + 0x0424)---

    NSEPPCR09[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR09_NSEPPCR09_ADDR                  WF_UWTBL_TOP_NSEPPCR09_ADDR
#define WF_UWTBL_TOP_NSEPPCR09_NSEPPCR09_MASK                  0xFFFFFFFF                // NSEPPCR09[31..0]
#define WF_UWTBL_TOP_NSEPPCR09_NSEPPCR09_SHFT                  0

/* =====================================================================================

  ---NSEPPCR10 (0x820c4000 + 0x0428)---

    NSEPPCR10[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR10_NSEPPCR10_ADDR                  WF_UWTBL_TOP_NSEPPCR10_ADDR
#define WF_UWTBL_TOP_NSEPPCR10_NSEPPCR10_MASK                  0xFFFFFFFF                // NSEPPCR10[31..0]
#define WF_UWTBL_TOP_NSEPPCR10_NSEPPCR10_SHFT                  0

/* =====================================================================================

  ---NSEPPCR11 (0x820c4000 + 0x042C)---

    NSEPPCR11[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR11_NSEPPCR11_ADDR                  WF_UWTBL_TOP_NSEPPCR11_ADDR
#define WF_UWTBL_TOP_NSEPPCR11_NSEPPCR11_MASK                  0xFFFFFFFF                // NSEPPCR11[31..0]
#define WF_UWTBL_TOP_NSEPPCR11_NSEPPCR11_SHFT                  0

/* =====================================================================================

  ---NSEPPCR12 (0x820c4000 + 0x0430)---

    NSEPPCR12[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR12_NSEPPCR12_ADDR                  WF_UWTBL_TOP_NSEPPCR12_ADDR
#define WF_UWTBL_TOP_NSEPPCR12_NSEPPCR12_MASK                  0xFFFFFFFF                // NSEPPCR12[31..0]
#define WF_UWTBL_TOP_NSEPPCR12_NSEPPCR12_SHFT                  0

/* =====================================================================================

  ---NSEPPCR13 (0x820c4000 + 0x0434)---

    NSEPPCR13[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR13_NSEPPCR13_ADDR                  WF_UWTBL_TOP_NSEPPCR13_ADDR
#define WF_UWTBL_TOP_NSEPPCR13_NSEPPCR13_MASK                  0xFFFFFFFF                // NSEPPCR13[31..0]
#define WF_UWTBL_TOP_NSEPPCR13_NSEPPCR13_SHFT                  0

/* =====================================================================================

  ---NSEPPCR14 (0x820c4000 + 0x0438)---

    NSEPPCR14[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR14_NSEPPCR14_ADDR                  WF_UWTBL_TOP_NSEPPCR14_ADDR
#define WF_UWTBL_TOP_NSEPPCR14_NSEPPCR14_MASK                  0xFFFFFFFF                // NSEPPCR14[31..0]
#define WF_UWTBL_TOP_NSEPPCR14_NSEPPCR14_SHFT                  0

/* =====================================================================================

  ---NSEPPCR15 (0x820c4000 + 0x043C)---

    NSEPPCR15[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR15_NSEPPCR15_ADDR                  WF_UWTBL_TOP_NSEPPCR15_ADDR
#define WF_UWTBL_TOP_NSEPPCR15_NSEPPCR15_MASK                  0xFFFFFFFF                // NSEPPCR15[31..0]
#define WF_UWTBL_TOP_NSEPPCR15_NSEPPCR15_SHFT                  0

/* =====================================================================================

  ---NSEPPCR16 (0x820c4000 + 0x0440)---

    NSEPPCR16[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR16_NSEPPCR16_ADDR                  WF_UWTBL_TOP_NSEPPCR16_ADDR
#define WF_UWTBL_TOP_NSEPPCR16_NSEPPCR16_MASK                  0xFFFFFFFF                // NSEPPCR16[31..0]
#define WF_UWTBL_TOP_NSEPPCR16_NSEPPCR16_SHFT                  0

/* =====================================================================================

  ---NSEPPCR17 (0x820c4000 + 0x0444)---

    NSEPPCR17[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR17_NSEPPCR17_ADDR                  WF_UWTBL_TOP_NSEPPCR17_ADDR
#define WF_UWTBL_TOP_NSEPPCR17_NSEPPCR17_MASK                  0xFFFFFFFF                // NSEPPCR17[31..0]
#define WF_UWTBL_TOP_NSEPPCR17_NSEPPCR17_SHFT                  0

/* =====================================================================================

  ---NSEPPCR18 (0x820c4000 + 0x0448)---

    NSEPPCR18[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR18_NSEPPCR18_ADDR                  WF_UWTBL_TOP_NSEPPCR18_ADDR
#define WF_UWTBL_TOP_NSEPPCR18_NSEPPCR18_MASK                  0xFFFFFFFF                // NSEPPCR18[31..0]
#define WF_UWTBL_TOP_NSEPPCR18_NSEPPCR18_SHFT                  0

/* =====================================================================================

  ---NSEPPCR19 (0x820c4000 + 0x044C)---

    NSEPPCR19[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR19_NSEPPCR19_ADDR                  WF_UWTBL_TOP_NSEPPCR19_ADDR
#define WF_UWTBL_TOP_NSEPPCR19_NSEPPCR19_MASK                  0xFFFFFFFF                // NSEPPCR19[31..0]
#define WF_UWTBL_TOP_NSEPPCR19_NSEPPCR19_SHFT                  0

/* =====================================================================================

  ---NSEPPCR20 (0x820c4000 + 0x0450)---

    NSEPPCR20[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR20_NSEPPCR20_ADDR                  WF_UWTBL_TOP_NSEPPCR20_ADDR
#define WF_UWTBL_TOP_NSEPPCR20_NSEPPCR20_MASK                  0xFFFFFFFF                // NSEPPCR20[31..0]
#define WF_UWTBL_TOP_NSEPPCR20_NSEPPCR20_SHFT                  0

/* =====================================================================================

  ---NSEPPCR21 (0x820c4000 + 0x0454)---

    NSEPPCR21[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR21_NSEPPCR21_ADDR                  WF_UWTBL_TOP_NSEPPCR21_ADDR
#define WF_UWTBL_TOP_NSEPPCR21_NSEPPCR21_MASK                  0xFFFFFFFF                // NSEPPCR21[31..0]
#define WF_UWTBL_TOP_NSEPPCR21_NSEPPCR21_SHFT                  0

/* =====================================================================================

  ---NSEPPCR22 (0x820c4000 + 0x0458)---

    NSEPPCR22[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR22_NSEPPCR22_ADDR                  WF_UWTBL_TOP_NSEPPCR22_ADDR
#define WF_UWTBL_TOP_NSEPPCR22_NSEPPCR22_MASK                  0xFFFFFFFF                // NSEPPCR22[31..0]
#define WF_UWTBL_TOP_NSEPPCR22_NSEPPCR22_SHFT                  0

/* =====================================================================================

  ---NSEPPCR23 (0x820c4000 + 0x045C)---

    NSEPPCR23[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR23_NSEPPCR23_ADDR                  WF_UWTBL_TOP_NSEPPCR23_ADDR
#define WF_UWTBL_TOP_NSEPPCR23_NSEPPCR23_MASK                  0xFFFFFFFF                // NSEPPCR23[31..0]
#define WF_UWTBL_TOP_NSEPPCR23_NSEPPCR23_SHFT                  0

/* =====================================================================================

  ---NSEPPCR24 (0x820c4000 + 0x0460)---

    NSEPPCR24[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR24_NSEPPCR24_ADDR                  WF_UWTBL_TOP_NSEPPCR24_ADDR
#define WF_UWTBL_TOP_NSEPPCR24_NSEPPCR24_MASK                  0xFFFFFFFF                // NSEPPCR24[31..0]
#define WF_UWTBL_TOP_NSEPPCR24_NSEPPCR24_SHFT                  0

/* =====================================================================================

  ---NSEPPCR25 (0x820c4000 + 0x0464)---

    NSEPPCR25[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR25_NSEPPCR25_ADDR                  WF_UWTBL_TOP_NSEPPCR25_ADDR
#define WF_UWTBL_TOP_NSEPPCR25_NSEPPCR25_MASK                  0xFFFFFFFF                // NSEPPCR25[31..0]
#define WF_UWTBL_TOP_NSEPPCR25_NSEPPCR25_SHFT                  0

/* =====================================================================================

  ---NSEPPCR26 (0x820c4000 + 0x0468)---

    NSEPPCR26[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR26_NSEPPCR26_ADDR                  WF_UWTBL_TOP_NSEPPCR26_ADDR
#define WF_UWTBL_TOP_NSEPPCR26_NSEPPCR26_MASK                  0xFFFFFFFF                // NSEPPCR26[31..0]
#define WF_UWTBL_TOP_NSEPPCR26_NSEPPCR26_SHFT                  0

/* =====================================================================================

  ---NSEPPCR27 (0x820c4000 + 0x046C)---

    NSEPPCR27[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR27_NSEPPCR27_ADDR                  WF_UWTBL_TOP_NSEPPCR27_ADDR
#define WF_UWTBL_TOP_NSEPPCR27_NSEPPCR27_MASK                  0xFFFFFFFF                // NSEPPCR27[31..0]
#define WF_UWTBL_TOP_NSEPPCR27_NSEPPCR27_SHFT                  0

/* =====================================================================================

  ---NSEPPCR28 (0x820c4000 + 0x0470)---

    NSEPPCR28[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR28_NSEPPCR28_ADDR                  WF_UWTBL_TOP_NSEPPCR28_ADDR
#define WF_UWTBL_TOP_NSEPPCR28_NSEPPCR28_MASK                  0xFFFFFFFF                // NSEPPCR28[31..0]
#define WF_UWTBL_TOP_NSEPPCR28_NSEPPCR28_SHFT                  0

/* =====================================================================================

  ---NSEPPCR29 (0x820c4000 + 0x0474)---

    NSEPPCR29[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR29_NSEPPCR29_ADDR                  WF_UWTBL_TOP_NSEPPCR29_ADDR
#define WF_UWTBL_TOP_NSEPPCR29_NSEPPCR29_MASK                  0xFFFFFFFF                // NSEPPCR29[31..0]
#define WF_UWTBL_TOP_NSEPPCR29_NSEPPCR29_SHFT                  0

/* =====================================================================================

  ---NSEPPCR30 (0x820c4000 + 0x0478)---

    NSEPPCR30[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR30_NSEPPCR30_ADDR                  WF_UWTBL_TOP_NSEPPCR30_ADDR
#define WF_UWTBL_TOP_NSEPPCR30_NSEPPCR30_MASK                  0xFFFFFFFF                // NSEPPCR30[31..0]
#define WF_UWTBL_TOP_NSEPPCR30_NSEPPCR30_SHFT                  0

/* =====================================================================================

  ---NSEPPCR31 (0x820c4000 + 0x047C)---

    NSEPPCR31[31..0]             - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR31_NSEPPCR31_ADDR                  WF_UWTBL_TOP_NSEPPCR31_ADDR
#define WF_UWTBL_TOP_NSEPPCR31_NSEPPCR31_MASK                  0xFFFFFFFF                // NSEPPCR31[31..0]
#define WF_UWTBL_TOP_NSEPPCR31_NSEPPCR31_SHFT                  0

/* =====================================================================================

  ---NSEPPCR_EXT_00 (0x820c4000 + 0x0480)---

    NSEPPCR_EXT_00[3..0]         - (RW) The same as NSEPPCR00
    NSEPPCR_EXT_00_01[7..4]      - (RW) The same as NSEPPCR00
    NSEPPCR_EXT_00_02[15..8]     - (RW) The same as NSEPPCR00
    NSEPPCR_EXT_00_03[31..16]    - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_03_ADDR     WF_UWTBL_TOP_NSEPPCR_EXT_00_ADDR
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_03_MASK     0xFFFF0000                // NSEPPCR_EXT_00_03[31..16]
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_03_SHFT     16
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_02_ADDR     WF_UWTBL_TOP_NSEPPCR_EXT_00_ADDR
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_02_MASK     0x0000FF00                // NSEPPCR_EXT_00_02[15..8]
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_02_SHFT     8
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_01_ADDR     WF_UWTBL_TOP_NSEPPCR_EXT_00_ADDR
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_01_MASK     0x000000F0                // NSEPPCR_EXT_00_01[7..4]
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_01_SHFT     4
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_ADDR        WF_UWTBL_TOP_NSEPPCR_EXT_00_ADDR
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_MASK        0x0000000F                // NSEPPCR_EXT_00[3..0]
#define WF_UWTBL_TOP_NSEPPCR_EXT_00_NSEPPCR_EXT_00_SHFT        0

/* =====================================================================================

  ---NSEPPCR_EXT_01 (0x820c4000 + 0x0484)---

    NSEPPCR_EXT_01[31..0]        - (RW) The same as NSEPPCR00

 =====================================================================================*/
#define WF_UWTBL_TOP_NSEPPCR_EXT_01_NSEPPCR_EXT_01_ADDR        WF_UWTBL_TOP_NSEPPCR_EXT_01_ADDR
#define WF_UWTBL_TOP_NSEPPCR_EXT_01_NSEPPCR_EXT_01_MASK        0xFFFFFFFF                // NSEPPCR_EXT_01[31..0]
#define WF_UWTBL_TOP_NSEPPCR_EXT_01_NSEPPCR_EXT_01_SHFT        0

/* =====================================================================================

  ---DFR (0x820c4000 + 0x1FE0)---

    DEBUG_FSM[31..0]             - (RO) debug fsm

 =====================================================================================*/
#define WF_UWTBL_TOP_DFR_DEBUG_FSM_ADDR                        WF_UWTBL_TOP_DFR_ADDR
#define WF_UWTBL_TOP_DFR_DEBUG_FSM_MASK                        0xFFFFFFFF                // DEBUG_FSM[31..0]
#define WF_UWTBL_TOP_DFR_DEBUG_FSM_SHFT                        0

/* =====================================================================================

  ---DMY0 (0x820c4000 + 0x1FF0)---

    DMY0[31..0]                  - (RW) Dummy Register with default value 0 for ECO purpose

 =====================================================================================*/
#define WF_UWTBL_TOP_DMY0_DMY0_ADDR                            WF_UWTBL_TOP_DMY0_ADDR
#define WF_UWTBL_TOP_DMY0_DMY0_MASK                            0xFFFFFFFF                // DMY0[31..0]
#define WF_UWTBL_TOP_DMY0_DMY0_SHFT                            0

/* =====================================================================================

  ---DMY1 (0x820c4000 + 0x1FF4)---

    DMY1[31..0]                  - (RW) Dummy Register with default value 1 for ECO purpose

 =====================================================================================*/
#define WF_UWTBL_TOP_DMY1_DMY1_ADDR                            WF_UWTBL_TOP_DMY1_ADDR
#define WF_UWTBL_TOP_DMY1_DMY1_MASK                            0xFFFFFFFF                // DMY1[31..0]
#define WF_UWTBL_TOP_DMY1_DMY1_SHFT                            0

#ifdef __cplusplus
}
#endif

#endif // __WF_UWTBL_TOP_REGS_H__
