# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Registarska banka sinhrono.srcs/sources_1/new/banka.vhd" \
"../../../../Registarska banka sinhrono.srcs/sim_1/new/banka_tb.vhd" \

# Do not sort compile order
nosort
