#contributor : Aaron , generated by script from template provided by Xilinx
#name : V6_USR_ACCESS_VIRTEX6
#key:V6_USR_ACCESS_VIRTEX6
# --

USR_ACCESS_VIRTEX6 U_USR_ACCESS_VIRTEX6 (
   .CFGCLK(CFGCLK),       // 1-bit output: Configuration Clock output
   .DATA(DATA),           // 32-bit output: Configuration Data output
   .DATAVALID(DATAVALID)  // 1-bit output: Active high data valid output
);

