# Generated by vmake version 2.2

# Define path to each library
LIB_WORK = work

# Define path to each design unit
WORK__glbl = $(LIB_WORK)/glbl/_primary.dat
WORK__cc_testbench = $(LIB_WORK)/cc_testbench/_primary.dat
WORK__cc_localizer_testbench = $(LIB_WORK)/cc_localizer_testbench/_primary.dat
WORK__cc_1 = $(LIB_WORK)/cc_1/_primary.dat
WORK__block_ram = $(LIB_WORK)/block_ram/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__glbl) \
    $(WORK__cc_testbench) \
    $(WORK__cc_localizer_testbench) \
    $(WORK__cc_1) \
    $(WORK__block_ram)

$(WORK__block_ram) \
$(WORK__cc_1) \
$(WORK__cc_localizer_testbench) \
$(WORK__cc_testbench) : ../../src/cc_testbench.v ../../src/cc_testbench_backup.v \
		 ../../src/cc_1.v ../../src/block_ram.v
	$(VLOG) +acc -source -nocovercells +incdir+../../src+incdir+../../src/sineCraft+incdir+../../src/matlab \
		 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF ../../src/cc_testbench.v \
		 ../../src/cc_testbench_backup.v ../../src/cc_1.v \
		 ../../src/block_ram.v

$(WORK__glbl) : /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v
	$(VLOG) +acc -source -nocovercells -L \
		 mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/glbl.v

