<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RT-Thread RTOS: components/drivers/include/drivers/nvme.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="custom.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="custom-alternative.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RT-Thread RTOS<span id="projectnumber">&#160;main</span>
   </div>
   <div id="projectbrief">An real-time operating system</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('nvme_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">nvme.h</div></div>
</div><!--header-->
<div class="contents">
<a href="nvme_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2006-2023, RT-Thread Development Team</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Change Logs:</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * Date           Author       Notes</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * 2023-02-25     GuEe-GUI     the first version</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#ifndef __NVME_H__</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#define __NVME_H__</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &lt;<a class="code" href="rthw_8h.html">rthw.h</a>&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &lt;<a class="code" href="rtthread_8h.html">rtthread.h</a>&gt;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;<a class="code" href="blk_8h.html">drivers/blk.h</a>&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">   18</a></span><span class="preprocessor">#define NVME_RSVD(offset, bytes_size)   rt_uint8_t __rsvd##offset[bytes_size]</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>{</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">     * Generic Command Status:</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">     */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad2e87e48a78fbc01b41d84529d4cf7e2">   25</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad2e87e48a78fbc01b41d84529d4cf7e2">RT_NVME_SC_SUCCESS</a>                          = 0x0,</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daefe182c0c8f3e29c9999bcb92afefb91">   26</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daefe182c0c8f3e29c9999bcb92afefb91">RT_NVME_SC_INVALID_OPCODE</a>                   = 0x1,</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da04fa0213010fc032bc4f787aae58535b">   27</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da04fa0213010fc032bc4f787aae58535b">RT_NVME_SC_INVALID_FIELD</a>                    = 0x2,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac53da37c2d3717215f41e2c6cfc8963e">   28</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac53da37c2d3717215f41e2c6cfc8963e">RT_NVME_SC_CMDID_CONFLICT</a>                   = 0x3,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2183bda541526a923a79361a882a724c">   29</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2183bda541526a923a79361a882a724c">RT_NVME_SC_DATA_XFER_ERROR</a>                  = 0x4,</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1145399ac2c941332339f057864c60c9">   30</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1145399ac2c941332339f057864c60c9">RT_NVME_SC_POWER_LOSS</a>                       = 0x5,</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da35892c52fd9e9056177e0e7199c53b76">   31</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da35892c52fd9e9056177e0e7199c53b76">RT_NVME_SC_INTERNAL</a>                         = 0x6,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa6b9e2e816a5f2c33ab0fab51d86b06c">   32</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa6b9e2e816a5f2c33ab0fab51d86b06c">RT_NVME_SC_ABORT_REQ</a>                        = 0x7,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7b6b6ebefa9720da6b0b8b2f8e0b7b8b">   33</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7b6b6ebefa9720da6b0b8b2f8e0b7b8b">RT_NVME_SC_ABORT_QUEUE</a>                      = 0x8,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae1a65bb1e247bca2cd4a1196dfc1292f">   34</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae1a65bb1e247bca2cd4a1196dfc1292f">RT_NVME_SC_FUSED_FAIL</a>                       = 0x9,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac741a88f70af05fbaf8def89d90bc2a1">   35</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac741a88f70af05fbaf8def89d90bc2a1">RT_NVME_SC_FUSED_MISSING</a>                    = 0xa,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab4c495646a1374a3094abe3dfd62395c">   36</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab4c495646a1374a3094abe3dfd62395c">RT_NVME_SC_INVALID_NS</a>                       = 0xb,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafbb3cb8dc64c79e70a82949e28af11b3">   37</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafbb3cb8dc64c79e70a82949e28af11b3">RT_NVME_SC_CMD_SEQ_ERROR</a>                    = 0xc,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4dd5da733b4a10993d2e55108183004e">   38</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4dd5da733b4a10993d2e55108183004e">RT_NVME_SC_SGL_INVALID_LAST</a>                 = 0xd,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab6472ab58cbac1bdb109a178c5b458ff">   39</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab6472ab58cbac1bdb109a178c5b458ff">RT_NVME_SC_SGL_INVALID_COUNT</a>                = 0xe,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5c8ea97625b5185ab92a510561909e9f">   40</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5c8ea97625b5185ab92a510561909e9f">RT_NVME_SC_SGL_INVALID_DATA</a>                 = 0xf,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1c8ab219403625e6a3cf1340b3d852dd">   41</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1c8ab219403625e6a3cf1340b3d852dd">RT_NVME_SC_SGL_INVALID_METADATA</a>             = 0x10,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1c42bd339d03532139d24d4a9557d28d">   42</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1c42bd339d03532139d24d4a9557d28d">RT_NVME_SC_SGL_INVALID_TYPE</a>                 = 0x11,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da643662569dc3ec49cbdd1d089e925452">   43</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da643662569dc3ec49cbdd1d089e925452">RT_NVME_SC_CMB_INVALID_USE</a>                  = 0x12,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da52f83b533081e427ec6d0f6a574a701c">   44</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da52f83b533081e427ec6d0f6a574a701c">RT_NVME_SC_PRP_INVALID_OFFSET</a>               = 0x13,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4c763760587f298fcd7e514d34f61209">   45</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4c763760587f298fcd7e514d34f61209">RT_NVME_SC_ATOMIC_WU_EXCEEDED</a>               = 0x14,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae72de2cd8f229c8c6f956c808984955e">   46</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae72de2cd8f229c8c6f956c808984955e">RT_NVME_SC_OP_DENIED</a>                        = 0x15,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2b2dd8e0bea54d5cf5478331cd9f82ca">   47</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2b2dd8e0bea54d5cf5478331cd9f82ca">RT_NVME_SC_SGL_INVALID_OFFSET</a>               = 0x16,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dacb26279ea7985dbd56718d81fc7c88be">   48</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dacb26279ea7985dbd56718d81fc7c88be">RT_NVME_SC_RESERVED</a>                         = 0x17,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7e2c2e464a8e2fe1a6cfd8a6be0a4bfc">   49</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7e2c2e464a8e2fe1a6cfd8a6be0a4bfc">RT_NVME_SC_HOST_ID_INCONSIST</a>                = 0x18,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8a02450cd20e098d7d402f1b7eec3644">   50</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8a02450cd20e098d7d402f1b7eec3644">RT_NVME_SC_KA_TIMEOUT_EXPIRED</a>               = 0x19,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5fd5d72fc05159f0e3b592c4f56022b9">   51</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5fd5d72fc05159f0e3b592c4f56022b9">RT_NVME_SC_KA_TIMEOUT_INVALID</a>               = 0x1a,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad59aabf19b6ab25ab5ecbb7f85863a95">   52</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad59aabf19b6ab25ab5ecbb7f85863a95">RT_NVME_SC_ABORTED_PREEMPT_ABORT</a>            = 0x1b,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3c37a808b8ccb6333f46ae0df9e764d2">   53</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3c37a808b8ccb6333f46ae0df9e764d2">RT_NVME_SC_SANITIZE_FAILED</a>                  = 0x1c,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da85d79df033b2ea3fad82a9d21af24cc5">   54</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da85d79df033b2ea3fad82a9d21af24cc5">RT_NVME_SC_SANITIZE_IN_PROGRESS</a>             = 0x1d,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8832cad257a221555c18592fec6ac810">   55</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8832cad257a221555c18592fec6ac810">RT_NVME_SC_SGL_INVALID_GRANULARITY</a>          = 0x1e,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da235a87ee3e89e4591d71f2be316aa180">   56</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da235a87ee3e89e4591d71f2be316aa180">RT_NVME_SC_CMD_NOT_SUP_CMB_QUEUE</a>            = 0x1f,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da344b35c18a5f29b5c14a56f850504407">   57</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da344b35c18a5f29b5c14a56f850504407">RT_NVME_SC_NS_WRITE_PROTECTED</a>               = 0x20,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da04c740332d6e2709ee4aa3c4e38eccbc">   58</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da04c740332d6e2709ee4aa3c4e38eccbc">RT_NVME_SC_CMD_INTERRUPTED</a>                  = 0x21,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafd4484d75ad9c16e2a556e7ef5edd64c">   59</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafd4484d75ad9c16e2a556e7ef5edd64c">RT_NVME_SC_TRANSIENT_TR_ERR</a>                 = 0x22,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5db5db8bed34171dabd3abf653ecd703">   60</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5db5db8bed34171dabd3abf653ecd703">RT_NVME_SC_ADMIN_COMMAND_MEDIA_NOT_READY</a>    = 0x24,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf3fa6a3b8b2395c68b73ab04ef948b9c">   61</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf3fa6a3b8b2395c68b73ab04ef948b9c">RT_NVME_SC_INVALID_IO_CMD_SET</a>               = 0x2c,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daec0eb9034576cfa9d7a5ea605e440e8e">   63</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daec0eb9034576cfa9d7a5ea605e440e8e">RT_NVME_SC_LBA_RANGE</a>                        = 0x80,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad097c0835d591f83af5b402dfc0e3870">   64</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad097c0835d591f83af5b402dfc0e3870">RT_NVME_SC_CAP_EXCEEDED</a>                     = 0x81,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da65b555c6b7c49ce4fb39051642590649">   65</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da65b555c6b7c49ce4fb39051642590649">RT_NVME_SC_NS_NOT_READY</a>                     = 0x82,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da13c96e105d56245b4e1021de70d76050">   66</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da13c96e105d56245b4e1021de70d76050">RT_NVME_SC_RESERVATION_CONFLICT</a>             = 0x83,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da73718f7fd4e8a58783ab48420244391d">   67</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da73718f7fd4e8a58783ab48420244391d">RT_NVME_SC_FORMAT_IN_PROGRESS</a>               = 0x84,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">     * Command Specific Status:</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">     */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf249cdfe6a0bb38e4edd373633851842">   72</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf249cdfe6a0bb38e4edd373633851842">RT_NVME_SC_CQ_INVALID</a>                       = 0x100,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa0b3883da82b34ea8317aff740c6f15b">   73</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa0b3883da82b34ea8317aff740c6f15b">RT_NVME_SC_QID_INVALID</a>                      = 0x101,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da93310a772390f823d8796993385571da">   74</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da93310a772390f823d8796993385571da">RT_NVME_SC_QUEUE_SIZE</a>                       = 0x102,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa6528647c13a07df19615d36288ff8d7">   75</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa6528647c13a07df19615d36288ff8d7">RT_NVME_SC_ABORT_LIMIT</a>                      = 0x103,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da37aad79e1dd31a9627bd26a397dfecab">   76</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da37aad79e1dd31a9627bd26a397dfecab">RT_NVME_SC_ABORT_MISSING</a>                    = 0x104,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da80831087f982b05070c389746e05087d">   77</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da80831087f982b05070c389746e05087d">RT_NVME_SC_ASYNC_LIMIT</a>                      = 0x105,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da357d71f1dfc4105d30e2bc43990ffb3a">   78</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da357d71f1dfc4105d30e2bc43990ffb3a">RT_NVME_SC_FIRMWARE_SLOT</a>                    = 0x106,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daecb424acbce2f7f9584828affdee0f7b">   79</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daecb424acbce2f7f9584828affdee0f7b">RT_NVME_SC_FIRMWARE_IMAGE</a>                   = 0x107,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab5721a002b4e5281969fc28551ce8dec">   80</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab5721a002b4e5281969fc28551ce8dec">RT_NVME_SC_INVALID_VECTOR</a>                   = 0x108,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad7bb5266d3502b2c2a99f77cb404d7bb">   81</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad7bb5266d3502b2c2a99f77cb404d7bb">RT_NVME_SC_INVALID_LOG_PAGE</a>                 = 0x109,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daea889cb0645c3f12e973c956791afd6d">   82</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daea889cb0645c3f12e973c956791afd6d">RT_NVME_SC_INVALID_FORMAT</a>                   = 0x10a,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da63fc63b8a94221b3e53654ed4c902d20">   83</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da63fc63b8a94221b3e53654ed4c902d20">RT_NVME_SC_FW_NEEDS_CONV_RESET</a>              = 0x10b,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad10f42764bf74ca91acecf639f1dc06e">   84</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad10f42764bf74ca91acecf639f1dc06e">RT_NVME_SC_INVALID_QUEUE</a>                    = 0x10c,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3d07fe45a5b3efc9b99660ffafa9b35b">   85</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3d07fe45a5b3efc9b99660ffafa9b35b">RT_NVME_SC_FEATURE_NOT_SAVEABLE</a>             = 0x10d,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadd27ba19d7513173e4701a7253115dd5">   86</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadd27ba19d7513173e4701a7253115dd5">RT_NVME_SC_FEATURE_NOT_CHANGEABLE</a>           = 0x10e,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da44228ff65789ffac92af56158544407a">   87</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da44228ff65789ffac92af56158544407a">RT_NVME_SC_FEATURE_NOT_PER_NS</a>               = 0x10f,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daefac59a283832d64f88cda63f3c5d485">   88</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daefac59a283832d64f88cda63f3c5d485">RT_NVME_SC_FW_NEEDS_SUBSYS_RESET</a>            = 0x110,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da682884928a239b6672f7ba090efdab20">   89</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da682884928a239b6672f7ba090efdab20">RT_NVME_SC_FW_NEEDS_RESET</a>                   = 0x111,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2ac773aaf6fa514af14a88e091aca8bf">   90</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2ac773aaf6fa514af14a88e091aca8bf">RT_NVME_SC_FW_NEEDS_MAX_TIME</a>                = 0x112,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daef76fd08855a29801da904ee386aa354">   91</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daef76fd08855a29801da904ee386aa354">RT_NVME_SC_FW_ACTIVATE_PROHIBITED</a>           = 0x113,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4b66dafa71f5ed164de267348cc7ca73">   92</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4b66dafa71f5ed164de267348cc7ca73">RT_NVME_SC_OVERLAPPING_RANGE</a>                = 0x114,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5bc9b58bafde780bb3988fde25cd3870">   93</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5bc9b58bafde780bb3988fde25cd3870">RT_NVME_SC_NS_INSUFFICIENT_CAP</a>              = 0x115,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1b27749c74b14ce54af8fad9a3b4966c">   94</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1b27749c74b14ce54af8fad9a3b4966c">RT_NVME_SC_NS_ID_UNAVAILABLE</a>                = 0x116,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da14b78782d61955ce0d9e73e46b50b484">   95</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da14b78782d61955ce0d9e73e46b50b484">RT_NVME_SC_NS_ALREADY_ATTACHED</a>              = 0x118,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab3005527cb558bb73a8f38bafb01842c">   96</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab3005527cb558bb73a8f38bafb01842c">RT_NVME_SC_NS_IS_PRIVATE</a>                    = 0x119,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da84bd9b8bdd477ba6ef0494696e37e6ba">   97</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da84bd9b8bdd477ba6ef0494696e37e6ba">RT_NVME_SC_NS_NOT_ATTACHED</a>                  = 0x11a,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da675515f2429a790ee2ad30b9950acf03">   98</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da675515f2429a790ee2ad30b9950acf03">RT_NVME_SC_THIN_PROV_NOT_SUPP</a>               = 0x11b,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac7d147dc1cb6b945a50dc755655867fe">   99</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac7d147dc1cb6b945a50dc755655867fe">RT_NVME_SC_CTRL_LIST_INVALID</a>                = 0x11c,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf41061943a8bf43fe054f83da13839bd">  100</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf41061943a8bf43fe054f83da13839bd">RT_NVME_SC_SELT_TEST_IN_PROGRESS</a>            = 0x11d,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da666ee897b6ff5756869faf34c4b969c0">  101</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da666ee897b6ff5756869faf34c4b969c0">RT_NVME_SC_BP_WRITE_PROHIBITED</a>              = 0x11e,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab7b83db134a589fb871dc5afb555bbfd">  102</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab7b83db134a589fb871dc5afb555bbfd">RT_NVME_SC_CTRL_ID_INVALID</a>                  = 0x11f,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da158fdc0f12f538230f177f2e0628d97a">  103</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da158fdc0f12f538230f177f2e0628d97a">RT_NVME_SC_SEC_CTRL_STATE_INVALID</a>           = 0x120,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8bc8d0543b20084493847bef4a78efce">  104</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8bc8d0543b20084493847bef4a78efce">RT_NVME_SC_CTRL_RES_NUM_INVALID</a>             = 0x121,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad1b5c6a8f24f9ad2f1bf6d330ebabeb8">  105</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad1b5c6a8f24f9ad2f1bf6d330ebabeb8">RT_NVME_SC_RES_ID_INVALID</a>                   = 0x122,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da00390ee13b06e593c61518616ccfc969">  106</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da00390ee13b06e593c61518616ccfc969">RT_NVME_SC_PMR_SAN_PROHIBITED</a>               = 0x123,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da9be2bd910593b72a276e3e8970ef7f0d">  107</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da9be2bd910593b72a276e3e8970ef7f0d">RT_NVME_SC_ANA_GROUP_ID_INVALID</a>             = 0x124,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dabca0456a910cfbadc11e4f024aa55c3c">  108</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dabca0456a910cfbadc11e4f024aa55c3c">RT_NVME_SC_ANA_ATTACH_FAILED</a>                = 0x125,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">     * I/O Command Set Specific - NVM commands:</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">     */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4a38e9c6db4b49892353604f23de5230">  113</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4a38e9c6db4b49892353604f23de5230">RT_NVME_SC_BAD_ATTRIBUTES</a>                   = 0x180,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da83839ce0dfd7e098ea0a3d8cfcba3f55">  114</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da83839ce0dfd7e098ea0a3d8cfcba3f55">RT_NVME_SC_INVALID_PI</a>                       = 0x181,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da03320633707cd04831314e5595b626f6">  115</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da03320633707cd04831314e5595b626f6">RT_NVME_SC_READ_ONLY</a>                        = 0x182,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da73ce3f010e56ec89dd3312f0ede4e7c2">  116</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da73ce3f010e56ec89dd3312f0ede4e7c2">RT_NVME_SC_ONCS_NOT_SUPPORTED</a>               = 0x183,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">     * I/O Command Set Specific - Fabrics commands:</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">     */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dada017637410dbc3d735f88bb6b7b2547">  121</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dada017637410dbc3d735f88bb6b7b2547">RT_NVME_SC_CONNECT_FORMAT</a>                   = 0x180,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae79b2813206f984117d4e42dd4232ec6">  122</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae79b2813206f984117d4e42dd4232ec6">RT_NVME_SC_CONNECT_CTRL_BUSY</a>                = 0x181,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da91ee701b6dec2dc044c0c019160c1be5">  123</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da91ee701b6dec2dc044c0c019160c1be5">RT_NVME_SC_CONNECT_INVALID_PARAM</a>            = 0x182,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7d9578f0dbe85e8609fb953d1ced283c">  124</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7d9578f0dbe85e8609fb953d1ced283c">RT_NVME_SC_CONNECT_RESTART_DISC</a>             = 0x183,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4b3da7a633a3124058c019d255ed58ec">  125</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4b3da7a633a3124058c019d255ed58ec">RT_NVME_SC_CONNECT_INVALID_HOST</a>             = 0x184,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadd8b710f3827227db9bcce0e5c78d9d9">  127</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadd8b710f3827227db9bcce0e5c78d9d9">RT_NVME_SC_DISCOVERY_RESTART</a>                = 0x190,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8078058bf650019603af31a9a2735b22">  128</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8078058bf650019603af31a9a2735b22">RT_NVME_SC_AUTH_REQUIRED</a>                    = 0x191,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">     * I/O Command Set Specific - Zoned commands:</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">     */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4adbfe1435710d04a1c4829b36b3e59f">  133</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4adbfe1435710d04a1c4829b36b3e59f">RT_NVME_SC_ZONE_BOUNDARY_ERROR</a>              = 0x1b8,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da46138cf69863f63864b12ed301c9e744">  134</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da46138cf69863f63864b12ed301c9e744">RT_NVME_SC_ZONE_FULL</a>                        = 0x1b9,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da42274901d189e89b357dfd672d0a32af">  135</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da42274901d189e89b357dfd672d0a32af">RT_NVME_SC_ZONE_READ_ONLY</a>                   = 0x1ba,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3c08280dd9516e77db6b48692dbd2a10">  136</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3c08280dd9516e77db6b48692dbd2a10">RT_NVME_SC_ZONE_OFFLINE</a>                     = 0x1bb,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab5a30d604607a62f2cbdef87883e2370">  137</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab5a30d604607a62f2cbdef87883e2370">RT_NVME_SC_ZONE_INVALID_WRITE</a>               = 0x1bc,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2e58c92c1a149b104652d51442b5e4dc">  138</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2e58c92c1a149b104652d51442b5e4dc">RT_NVME_SC_ZONE_TOO_MANY_ACTIVE</a>             = 0x1bd,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7d284803333f3764c922c682fe7e6f18">  139</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7d284803333f3764c922c682fe7e6f18">RT_NVME_SC_ZONE_TOO_MANY_OPEN</a>               = 0x1be,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ff86910702cba426e09de67a92a1377">  140</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ff86910702cba426e09de67a92a1377">RT_NVME_SC_ZONE_INVALID_TRANSITION</a>          = 0x1bf,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">     * Media and Data Integrity Errors:</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">     */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadb2b208f78f7155e5975e521a9e9d282">  145</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadb2b208f78f7155e5975e521a9e9d282">RT_NVME_SC_WRITE_FAULT</a>                      = 0x280,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dace060fe749ff7746fbfc44d066a5b09c">  146</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dace060fe749ff7746fbfc44d066a5b09c">RT_NVME_SC_READ_ERROR</a>                       = 0x281,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da6a11bf2be0abcda721561d1480530102">  147</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da6a11bf2be0abcda721561d1480530102">RT_NVME_SC_GUARD_CHECK</a>                      = 0x282,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae68473281c9ee3f147bf999fd24d8ba8">  148</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae68473281c9ee3f147bf999fd24d8ba8">RT_NVME_SC_APPTAG_CHECK</a>                     = 0x283,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7f34806d25f361476409d66d840de3d4">  149</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7f34806d25f361476409d66d840de3d4">RT_NVME_SC_REFTAG_CHECK</a>                     = 0x284,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8f71035123b93bc6f414e12103964b9b">  150</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8f71035123b93bc6f414e12103964b9b">RT_NVME_SC_COMPARE_FAILED</a>                   = 0x285,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dabab0d1fa11f22bc676a1954e2db5164a">  151</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dabab0d1fa11f22bc676a1954e2db5164a">RT_NVME_SC_ACCESS_DENIED</a>                    = 0x286,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa7bcb716bd6171ac6cdccd0f5bd1831c">  152</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa7bcb716bd6171ac6cdccd0f5bd1831c">RT_NVME_SC_UNWRITTEN_BLOCK</a>                  = 0x287,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">     * Path-related Errors:</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">     */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad8a90ebb766f9fdc503a1c1ad4b3d6af">  157</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad8a90ebb766f9fdc503a1c1ad4b3d6af">RT_NVME_SC_INTERNAL_PATH_ERROR</a>              = 0x300,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da973f7b4e3e31dee610cfd97658904984">  158</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da973f7b4e3e31dee610cfd97658904984">RT_NVME_SC_ANA_PERSISTENT_LOSS</a>              = 0x301,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2bcbd80cf31b1a74a137542722eb64ef">  159</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2bcbd80cf31b1a74a137542722eb64ef">RT_NVME_SC_ANA_INACCESSIBLE</a>                 = 0x302,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa22602df21beeaa7cf22f464d4e850b2">  160</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa22602df21beeaa7cf22f464d4e850b2">RT_NVME_SC_ANA_TRANSITION</a>                   = 0x303,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da380da4d5f2a2321ce896e6a9a926f013">  161</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da380da4d5f2a2321ce896e6a9a926f013">RT_NVME_SC_CTRL_PATH_ERROR</a>                  = 0x360,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da93807647821989a10aeb4db595a6fe1e">  162</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da93807647821989a10aeb4db595a6fe1e">RT_NVME_SC_HOST_PATH_ERROR</a>                  = 0x370,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da74e7a0d6c7b754d1349373b68e055e82">  163</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da74e7a0d6c7b754d1349373b68e055e82">RT_NVME_SC_HOST_ABORTED_CMD</a>                 = 0x371,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da21ad3969e916fc3037962e6279572204">  165</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da21ad3969e916fc3037962e6279572204">RT_NVME_SC_CRD</a>                              = 0x1800,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da71a57751dfe8c264365a327d31066820">  166</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da71a57751dfe8c264365a327d31066820">RT_NVME_SC_MORE</a>                             = 0x2000,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da03bb7433f1ecf84136edff0b7f9e4bda">  167</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da03bb7433f1ecf84136edff0b7f9e4bda">RT_NVME_SC_DNR</a>                              = 0x4000,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>};</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* Admin commands */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4a77311b7d7688072635c1999f22fc94">  173</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4a77311b7d7688072635c1999f22fc94">RT_NVME_ADMIN_OPCODE_DELETE_SQ</a>          = 0x00,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac6f2160d2777f137232f755b9cde732f">  174</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac6f2160d2777f137232f755b9cde732f">RT_NVME_ADMIN_OPCODE_CREATE_SQ</a>          = 0x01,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a8caff0573c54223b3b7372dc35fca94c">  175</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a8caff0573c54223b3b7372dc35fca94c">RT_NVME_ADMIN_OPCODE_GET_LOG_PAGE</a>       = 0x02,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600af581d0f37d741aa996c265257abc6288">  176</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600af581d0f37d741aa996c265257abc6288">RT_NVME_ADMIN_OPCODE_DELETE_CQ</a>          = 0x04,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a68234cd0cd45fa157a05e202df0866f5">  177</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a68234cd0cd45fa157a05e202df0866f5">RT_NVME_ADMIN_OPCODE_CREATE_CQ</a>          = 0x05,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1930ba4624fa47069e448305af26a516">  178</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1930ba4624fa47069e448305af26a516">RT_NVME_ADMIN_OPCODE_IDENTIFY</a>           = 0x06,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4f1a57f097eb81634e64b266bdc143d9">  179</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4f1a57f097eb81634e64b266bdc143d9">RT_NVME_ADMIN_OPCODE_ABORT_CMD</a>          = 0x08,</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ab4d0efafde8bf423fdf3bc37a5d01ca9">  180</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ab4d0efafde8bf423fdf3bc37a5d01ca9">RT_NVME_ADMIN_OPCODE_SET_FEATURES</a>       = 0x09,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a6f3f265e1b048f1a5fa0fa1ac8d67047">  181</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a6f3f265e1b048f1a5fa0fa1ac8d67047">RT_NVME_ADMIN_OPCODE_GET_FEATURES</a>       = 0x0a,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a88f215a91a801c98bc8bea5240d1e6e9">  182</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a88f215a91a801c98bc8bea5240d1e6e9">RT_NVME_ADMIN_OPCODE_ASYNC_EVENT</a>        = 0x0c,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600abd53e48ede7f5247e6d909908a154b78">  183</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600abd53e48ede7f5247e6d909908a154b78">RT_NVME_ADMIN_OPCODE_NS_MGMT</a>            = 0x0d,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4ffb641156871bcbd0b93659ad835140">  184</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4ffb641156871bcbd0b93659ad835140">RT_NVME_ADMIN_OPCODE_ACTIVATE_FW</a>        = 0x10,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a2a152236a0d5962277fc1df7b9fda806">  185</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a2a152236a0d5962277fc1df7b9fda806">RT_NVME_ADMIN_OPCODE_DOWNLOAD_FW</a>        = 0x11,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a18aa94b112281b751085020e7b5b723e">  186</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a18aa94b112281b751085020e7b5b723e">RT_NVME_ADMIN_OPCODE_DEV_SELF_TEST</a>      = 0x14,</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac7f9cfd99afbed4be87fd9a13ed7c24a">  187</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac7f9cfd99afbed4be87fd9a13ed7c24a">RT_NVME_ADMIN_OPCODE_NS_ATTACH</a>          = 0x15,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1d70b83b5655ff7ff8a28b206d5c1b6d">  188</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1d70b83b5655ff7ff8a28b206d5c1b6d">RT_NVME_ADMIN_OPCODE_KEEP_ALIVE</a>         = 0x18,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1ff7e1934dcf230616dd3ccf55d0c137">  189</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1ff7e1934dcf230616dd3ccf55d0c137">RT_NVME_ADMIN_OPCODE_DIRECTIVE_SEND</a>     = 0x19,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600aa8d1bbc28ee7a747082d5de7452bc82b">  190</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600aa8d1bbc28ee7a747082d5de7452bc82b">RT_NVME_ADMIN_OPCODE_DIRECTIVE_RECV</a>     = 0x1a,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a403c351c3e9c398c33d15cce93af4b84">  191</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a403c351c3e9c398c33d15cce93af4b84">RT_NVME_ADMIN_OPCODE_VIRTUAL_MGMT</a>       = 0x1c,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac06b85aa3821b6f044b792ba14dd2689">  192</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac06b85aa3821b6f044b792ba14dd2689">RT_NVME_ADMIN_OPCODE_NVME_MI_SEND</a>       = 0x1d,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a15050748a8d3d62a514130133831b8da">  193</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a15050748a8d3d62a514130133831b8da">RT_NVME_ADMIN_OPCODE_NVME_MI_RECV</a>       = 0x1e,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a2dbc55012e6bdea3813663bb25c694b3">  194</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a2dbc55012e6bdea3813663bb25c694b3">RT_NVME_ADMIN_OPCODE_DBBUF</a>              = 0x7c,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a60adedb5bf344761bf19ff466160e9c4">  195</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a60adedb5bf344761bf19ff466160e9c4">RT_NVME_ADMIN_OPCODE_FORMAT_NVM</a>         = 0x80,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600afcb601f4fb5dc906e5dbf5002f90ad52">  196</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600afcb601f4fb5dc906e5dbf5002f90ad52">RT_NVME_ADMIN_OPCODE_SECURITY_SEND</a>      = 0x81,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ad8b2febadd4f33f657dea35bf2e95ce4">  197</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ad8b2febadd4f33f657dea35bf2e95ce4">RT_NVME_ADMIN_OPCODE_SECURITY_RECV</a>      = 0x82,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600acaada6c98aa97f66113e7c2ac6651d36">  198</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600acaada6c98aa97f66113e7c2ac6651d36">RT_NVME_ADMIN_OPCODE_SANITIZE_NVM</a>       = 0x84,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600aefbe4b52510460e07d8284054342c19f">  199</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600aefbe4b52510460e07d8284054342c19f">RT_NVME_ADMIN_OPCODE_GET_LBA_STATUS</a>     = 0x86,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a551035eefe5761541aeb6a8554551e89">  200</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a551035eefe5761541aeb6a8554551e89">RT_NVME_ADMIN_OPCODE_VENDOR_START</a>       = 0xc0,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>};</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* I/O commands */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>{</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57aa36868454f81d3d339d3d6ec5fbf0e48">  206</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57aa36868454f81d3d339d3d6ec5fbf0e48">RT_NVME_CMD_FLUSH</a>           = 0x00,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57aaac45406b2c68b68265461e5664c8586">  207</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57aaac45406b2c68b68265461e5664c8586">RT_NVME_CMD_WRITE</a>           = 0x01,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a684ac34c53aae7e36beef30c2191f533">  208</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a684ac34c53aae7e36beef30c2191f533">RT_NVME_CMD_READ</a>            = 0x02,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a20a25a4a92e9d37ccbd93fdbed2a2d05">  209</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a20a25a4a92e9d37ccbd93fdbed2a2d05">RT_NVME_CMD_WRITE_UNCOR</a>     = 0x04,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57ac6db5604a8899d80e5586e81417c30fc">  210</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57ac6db5604a8899d80e5586e81417c30fc">RT_NVME_CMD_COMPARE</a>         = 0x05,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57adbd7bf51a27eab71c7b19da6f9cd5f93">  211</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57adbd7bf51a27eab71c7b19da6f9cd5f93">RT_NVME_CMD_WRITE_ZEROES</a>    = 0x08,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a9f81db15e191f2d7f6dccd6790cd3bb8">  212</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a9f81db15e191f2d7f6dccd6790cd3bb8">RT_NVME_CMD_DSM</a>             = 0x09,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a2bf32f172ae447cb17100455da291445">  213</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a2bf32f172ae447cb17100455da291445">RT_NVME_CMD_VERIFY</a>          = 0x0c,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57af03ed4b42a558842a8a4cb998feab6a1">  214</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57af03ed4b42a558842a8a4cb998feab6a1">RT_NVME_CMD_RESV_REGISTER</a>   = 0x0d,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a8d9df67673a90fec888e6f1bd1012ac6">  215</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a8d9df67673a90fec888e6f1bd1012ac6">RT_NVME_CMD_RESV_REPORT</a>     = 0x0e,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a512af80e8ca088e1862b41428090f074">  216</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a512af80e8ca088e1862b41428090f074">RT_NVME_CMD_RESV_ACQUIRE</a>    = 0x11,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a02e2de816aeaf960fcd8a2057653e180">  217</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a02e2de816aeaf960fcd8a2057653e180">RT_NVME_CMD_RESV_RELEASE</a>    = 0x15,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a379ecb58962531918e3e5a4c932f2835">  218</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a379ecb58962531918e3e5a4c932f2835">RT_NVME_CMD_ZONE_MGMT_SEND</a>  = 0x79,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a63dad58f1470384a57e48cb80fba708b">  219</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a63dad58f1470384a57e48cb80fba708b">RT_NVME_CMD_ZONE_MGMT_RECV</a>  = 0x7a,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a7bc6500bfcf2dea1fecf87cefc967ffd">  220</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a7bc6500bfcf2dea1fecf87cefc967ffd">RT_NVME_CMD_ZONE_APPEND</a>     = 0x7d,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a6431b9328fee5621053ba41fbd28fb17">  221</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a6431b9328fee5621053ba41fbd28fb17">RT_NVME_CMD_VENDOR_START</a>    = 0x80,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>};</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>{</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388ad43d469dda5bba3700f7758afb3daf76">  226</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388ad43d469dda5bba3700f7758afb3daf76">RT_NVME_PSDT_PRP</a>                    = 0x0,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388ae58c58fe141431a746c51b63c5c9ebfb">  227</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388ae58c58fe141431a746c51b63c5c9ebfb">RT_NVME_PSDT_SGL_MPTR_CONTIGUOUS</a>    = 0x1,</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388aa4d1594009fa901fbbe9147ff11fd35f">  228</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388aa4d1594009fa901fbbe9147ff11fd35f">RT_NVME_PSDT_SGL_MPTR_SGL</a>           = 0x2,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>};</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/* Commands flags */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>{</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="nvme_8h.html#abc5c98fcc1211af2b80116dd6e0a035dab0b825c98709952a479dd35c6b722b59">  234</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abc5c98fcc1211af2b80116dd6e0a035dab0b825c98709952a479dd35c6b722b59">RT_NVME_CMD_FLAGS_FUSE_SHIFT</a>        = 0x00,</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="nvme_8h.html#abc5c98fcc1211af2b80116dd6e0a035da4f3cdb88f7d8ea204dc924bb0f70a33b">  235</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#abc5c98fcc1211af2b80116dd6e0a035da4f3cdb88f7d8ea204dc924bb0f70a33b">RT_NVME_CMD_FLAGS_PSDT_SHIFT</a>        = 0x06,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>};</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="foldopen" id="foldopen00238" data-start="{" data-end="};">
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html">  238</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__common.html">rt_nvme_command_common</a></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>{</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#a01a0aa669355ba41166961604ac13127">  240</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__common.html#a01a0aa669355ba41166961604ac13127">opcode</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#a30b15b4fa13e064c1fa8d0c6419addbf">  241</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__common.html#a30b15b4fa13e064c1fa8d0c6419addbf">flags</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#afd935418fa2ac5acda883f3ba82d12bc">  242</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__common.html#afd935418fa2ac5acda883f3ba82d12bc">cmdid</a>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#a420a8524aa0f178e9b80ab9855220731">  243</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__common.html#a420a8524aa0f178e9b80ab9855220731">nsid</a>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#a46f1439006197da1d739c275fd42f4c6">  244</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__common.html#a46f1439006197da1d739c275fd42f4c6">cmd_dw2</a>[2];</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#a149a39b04e60895bdec5a69afd77bf5d">  245</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__common.html#a149a39b04e60895bdec5a69afd77bf5d">metadata</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#a64ac3ccd0f819f398f5d8d0d5a5e3a56">  246</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__common.html#a64ac3ccd0f819f398f5d8d0d5a5e3a56">prp1</a>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#acfd97a01174d6b974203dac060044699">  247</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__common.html#acfd97a01174d6b974203dac060044699">prp2</a>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structrt__nvme__command__common.html#aa7b6b2a521260ec8d3f1c7cf1bd147cc">  248</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__common.html#aa7b6b2a521260ec8d3f1c7cf1bd147cc">cmd_dw10</a>[6];</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>};</div>
</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="nvme_8h.html#a9201e223b9fa418ac772ee4bf4f2bde5">  251</a></span><a class="code hl_function" href="nvme_8h.html#a9201e223b9fa418ac772ee4bf4f2bde5">rt_packed</a>(<span class="keyword">struct</span> rt_nvme_sgl_desc</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>{</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a> adddress;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a> length;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a> reserved[3];</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define SGL_DESC_TYPE_DATA_BLOCK        0x0</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define SGL_DESC_TYPE_BIT_BUCKET        0x1</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define SGL_DESC_TYPE_SEGMENT           0x2</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define SGL_DESC_TYPE_LAST_SEGMENT      0x3</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define SGL_DESC_TYPE_KEYED_DATA_BLOCK  0x4</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define SGL_DESC_TYPE_VENDOR_SPECIFIC   0xf</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a> sgl_identify;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>});</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="foldopen" id="foldopen00265" data-start="{" data-end="};">
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html">  265</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__rw.html">rt_nvme_command_rw</a></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>{</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a51c1f6657df376868112fb3520b9cfb6">  267</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__rw.html#a51c1f6657df376868112fb3520b9cfb6">opcode</a>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#ae82e0fd5a54d0798d92953880cb674f3">  268</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__rw.html#ae82e0fd5a54d0798d92953880cb674f3">flags</a>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#afaef4e1f1e23406181e5e6ce7f5af111">  269</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__rw.html#afaef4e1f1e23406181e5e6ce7f5af111">cmdid</a>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a00d564b80911fa154ad1852ae598730e">  270</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a00d564b80911fa154ad1852ae598730e">nsid</a>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a5c03f421012221659d4c0bbac11dda08">  271</a></span>    <a class="code hl_function" href="structrt__nvme__command__rw.html#a5c03f421012221659d4c0bbac11dda08">NVME_RSVD</a>(8, 8);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a4c9f023be9db7910e47561c57fb7f23f">  272</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a4c9f023be9db7910e47561c57fb7f23f">metadata</a>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <span class="keyword">union</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        <span class="keyword">struct</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        {</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#adbe74d6c4c03bc0f2ae01cf0a2382768">  277</a></span>            <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a> <a class="code hl_variable" href="structrt__nvme__command__rw.html#adbe74d6c4c03bc0f2ae01cf0a2382768">prp1</a>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#ae713f1ff635871014a4888d7c8202863">  278</a></span>            <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a> <a class="code hl_variable" href="structrt__nvme__command__rw.html#ae713f1ff635871014a4888d7c8202863">prp2</a>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        };</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#ad020ea521e1daef553307338f60e2766">  280</a></span>        <span class="keyword">struct </span>rt_nvme_sgl_desc <a class="code hl_variable" href="structrt__nvme__command__rw.html#ad020ea521e1daef553307338f60e2766">sgl</a>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    };</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a64ff5dfdc2e23e85e9c11e5683a44c7c">  282</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a64ff5dfdc2e23e85e9c11e5683a44c7c">slba</a>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#ae7512ad78df2885b023caee8c9a216d6">  283</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#ae7512ad78df2885b023caee8c9a216d6">length</a>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a3fc8e8093ce0ff4d27d71a5b96544e31">  284</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a3fc8e8093ce0ff4d27d71a5b96544e31">control</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a61f16246d9036ce9131c25b5b675ca14">  285</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a61f16246d9036ce9131c25b5b675ca14">dsmgmt</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a12b451f25c1bbb4376382306ce5a8339">  286</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a12b451f25c1bbb4376382306ce5a8339">reftag</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a36feb379555a461f262eadcb9aa9d1a1">  287</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a36feb379555a461f262eadcb9aa9d1a1">apptag</a>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="structrt__nvme__command__rw.html#a39b14551ee413c18bb1e88042093a1dd">  288</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__rw.html#a39b14551ee413c18bb1e88042093a1dd">appmask</a>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>};</div>
</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>{</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a727e4d90c755f97aab23ff627d54d254">  293</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a727e4d90c755f97aab23ff627d54d254">RT_NVME_RW_LR</a>                   = 1 &lt;&lt; 15,</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a0a1821546696167b403214ec520ba6ac">  294</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a0a1821546696167b403214ec520ba6ac">RT_NVME_RW_FUA</a>                  = 1 &lt;&lt; 14,</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a61da86cd885fb7c9706be7492851c073">  295</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a61da86cd885fb7c9706be7492851c073">RT_NVME_RW_APPEND_PIREMAP</a>       = 1 &lt;&lt; 9,</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8adc8f41ba376be70ed8822abd59ec1ec4">  296</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8adc8f41ba376be70ed8822abd59ec1ec4">RT_NVME_RW_DSM_FREQ_UNSPEC</a>      = 0,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1ebe7349bc589e4bd99f00c200f162c4">  297</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1ebe7349bc589e4bd99f00c200f162c4">RT_NVME_RW_DSM_FREQ_TYPICAL</a>     = 1,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a0989a4d73556963cea621311a9794de0">  298</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a0989a4d73556963cea621311a9794de0">RT_NVME_RW_DSM_FREQ_RARE</a>        = 2,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8abca5576114e97b224c8d894092133312">  299</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8abca5576114e97b224c8d894092133312">RT_NVME_RW_DSM_FREQ_READS</a>       = 3,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a181118f07d3272a8f819ccfab82afae1">  300</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a181118f07d3272a8f819ccfab82afae1">RT_NVME_RW_DSM_FREQ_WRITES</a>      = 4,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8afc4d0c816c58ea89318d017b403fa305">  301</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8afc4d0c816c58ea89318d017b403fa305">RT_NVME_RW_DSM_FREQ_RW</a>          = 5,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1ba2064a4d1119040a0584c7f5b83a56">  302</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1ba2064a4d1119040a0584c7f5b83a56">RT_NVME_RW_DSM_FREQ_ONCE</a>        = 6,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a12feaacc68659003cfda7bfc16cfdc70">  303</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a12feaacc68659003cfda7bfc16cfdc70">RT_NVME_RW_DSM_FREQ_PREFETCH</a>    = 7,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1cef155823b59288c7a029f6a6dc1e36">  304</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1cef155823b59288c7a029f6a6dc1e36">RT_NVME_RW_DSM_FREQ_TEMP</a>        = 8,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a2c181e6aff32d2c4788bb8467d88e9a1">  305</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a2c181e6aff32d2c4788bb8467d88e9a1">RT_NVME_RW_DSM_LATENCY_NONE</a>     = 0 &lt;&lt; 4,</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a29a0a6c9c6d2dbf720577cb8fb0ed2db">  306</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a29a0a6c9c6d2dbf720577cb8fb0ed2db">RT_NVME_RW_DSM_LATENCY_IDLE</a>     = 1 &lt;&lt; 4,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a5f9b55fa8ba979a8865012f517f68144">  307</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a5f9b55fa8ba979a8865012f517f68144">RT_NVME_RW_DSM_LATENCY_NORM</a>     = 2 &lt;&lt; 4,</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8ab0caabee5b53f02657441b2b57147952">  308</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8ab0caabee5b53f02657441b2b57147952">RT_NVME_RW_DSM_LATENCY_LOW</a>      = 3 &lt;&lt; 4,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a6e8c5be9c6d6457c777de7a18b9591e8">  309</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a6e8c5be9c6d6457c777de7a18b9591e8">RT_NVME_RW_DSM_SEQ_REQ</a>          = 1 &lt;&lt; 6,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a3d3d5dbf616d2f68ead25e245dc358aa">  310</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a3d3d5dbf616d2f68ead25e245dc358aa">RT_NVME_RW_DSM_COMPRESSED</a>       = 1 &lt;&lt; 7,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8ab4594f45f66d93de5fa558479aa92b39">  311</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8ab4594f45f66d93de5fa558479aa92b39">RT_NVME_RW_PRINFO_PRCHK_REF</a>     = 1 &lt;&lt; 10,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a782296dcdadfc7a2bbbb4410fa33fe29">  312</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a782296dcdadfc7a2bbbb4410fa33fe29">RT_NVME_RW_PRINFO_PRCHK_APP</a>     = 1 &lt;&lt; 11,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a57673dfdf0b9c749eb00ab8aa6ee270d">  313</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a57673dfdf0b9c749eb00ab8aa6ee270d">RT_NVME_RW_PRINFO_PRCHK_GUARD</a>   = 1 &lt;&lt; 12,</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8abac19933a88d8f660199b7323d8d8911">  314</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8abac19933a88d8f660199b7323d8d8911">RT_NVME_RW_PRINFO_PRACT</a>         = 1 &lt;&lt; 13,</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a9c4c9bfca72df38742673f119f3816b9">  315</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a9c4c9bfca72df38742673f119f3816b9">RT_NVME_RW_DTYPE_STREAMS</a>        = 1 &lt;&lt; 4,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a5336755c8645d43907ec712d3e8b1133">  316</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a5336755c8645d43907ec712d3e8b1133">RT_NVME_WZ_DEAC</a>                 = 1 &lt;&lt; 9,</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>};</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>{</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaf6be75a1ee6cb88ebf892fd1a63ecb56">  321</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaf6be75a1ee6cb88ebf892fd1a63ecb56">RT_NVME_QUEUE_PHYS_CONTIG</a>   = (1 &lt;&lt; 0),</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea145ca15fc6fa105c59711700614b861d">  322</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea145ca15fc6fa105c59711700614b861d">RT_NVME_CQ_IRQ_ENABLED</a>      = (1 &lt;&lt; 1),</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa81e99f3dc167705a208506513bde89b">  323</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa81e99f3dc167705a208506513bde89b">RT_NVME_SQ_PRIO_URGENT</a>      = (0 &lt;&lt; 1),</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea0238b6b2ba9336a2abf7b45a9a5d283c">  324</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea0238b6b2ba9336a2abf7b45a9a5d283c">RT_NVME_SQ_PRIO_HIGH</a>        = (1 &lt;&lt; 1),</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea95ebd27502ecc98c0580b7381184a4af">  325</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea95ebd27502ecc98c0580b7381184a4af">RT_NVME_SQ_PRIO_MEDIUM</a>      = (2 &lt;&lt; 1),</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea69a28f01dbf2e733a7d12f12fa20e1a6">  326</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea69a28f01dbf2e733a7d12f12fa20e1a6">RT_NVME_SQ_PRIO_LOW</a>         = (3 &lt;&lt; 1),</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa9839c7cb11453edc249ccfc7619d328">  327</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa9839c7cb11453edc249ccfc7619d328">RT_NVME_FEAT_ARBITRATION</a>    = 0x01,</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eade81e77cb8740d4331e4561d57c716ce">  328</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eade81e77cb8740d4331e4561d57c716ce">RT_NVME_FEAT_POWER_MGMT</a>     = 0x02,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea54a7ff104e2a8db452cb97986255533a">  329</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea54a7ff104e2a8db452cb97986255533a">RT_NVME_FEAT_LBA_RANGE</a>      = 0x03,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea1e4963ee21536ab3757962b360b4247f">  330</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea1e4963ee21536ab3757962b360b4247f">RT_NVME_FEAT_TEMP_THRESH</a>    = 0x04,</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eab31f0267e2d13de440d769a3324ada2e">  331</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eab31f0267e2d13de440d769a3324ada2e">RT_NVME_FEAT_ERR_RECOVERY</a>   = 0x05,</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eab11ae43bf8275fd0e405267430bc6368">  332</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eab11ae43bf8275fd0e405267430bc6368">RT_NVME_FEAT_VOLATILE_WC</a>    = 0x06,</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea24c0111a21ccbb60567876b0e666eb5e">  333</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea24c0111a21ccbb60567876b0e666eb5e">RT_NVME_FEAT_NUM_QUEUES</a>     = 0x07,</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa10bcfd29149bb6fc0f21ae07f62ff5e">  334</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa10bcfd29149bb6fc0f21ae07f62ff5e">RT_NVME_FEAT_IRQ_COALESCE</a>   = 0x08,</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea8a3b1c36228df2d3929c2633da1e7129">  335</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea8a3b1c36228df2d3929c2633da1e7129">RT_NVME_FEAT_IRQ_CONFIG</a>     = 0x09,</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eacb0c6b27c217d80f7d26ffbe36ef09ad">  336</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eacb0c6b27c217d80f7d26ffbe36ef09ad">RT_NVME_FEAT_WRITE_ATOMIC</a>   = 0x0a,</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea5f1d9945f1603176e6b0233fbd23a834">  337</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea5f1d9945f1603176e6b0233fbd23a834">RT_NVME_FEAT_ASYNC_EVENT</a>    = 0x0b,</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea56db285ed844f7098c156074e8b8bc44">  338</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea56db285ed844f7098c156074e8b8bc44">RT_NVME_FEAT_AUTO_PST</a>       = 0x0c,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eac9023e17de78de89f8811f20e48a202f">  339</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eac9023e17de78de89f8811f20e48a202f">RT_NVME_FEAT_SW_PROGRESS</a>    = 0x80,</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea64065a06f122c2ac32bb5efb0e2d9b0a">  340</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea64065a06f122c2ac32bb5efb0e2d9b0a">RT_NVME_FEAT_HOST_ID</a>        = 0x81,</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea606c61e9ef6ba5b6d0b818c342ab5382">  341</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea606c61e9ef6ba5b6d0b818c342ab5382">RT_NVME_FEAT_RESV_MASK</a>      = 0x82,</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea3cd8df6335fe862adcf8a85e9773b6d8">  342</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea3cd8df6335fe862adcf8a85e9773b6d8">RT_NVME_FEAT_RESV_PERSIST</a>   = 0x83,</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea5b09ffc2010405a6e0efa5018cac8f92">  343</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea5b09ffc2010405a6e0efa5018cac8f92">RT_NVME_LOG_ERROR</a>           = 0x01,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaaf5a4025d98e758c9d754b044242a3b0">  344</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaaf5a4025d98e758c9d754b044242a3b0">RT_NVME_LOG_SMART</a>           = 0x02,</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea9d95aa89a2a1ed7e30c4362e8e91a2ba">  345</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea9d95aa89a2a1ed7e30c4362e8e91a2ba">RT_NVME_LOG_FW_SLOT</a>         = 0x03,</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eafa245ffc6409db1af6fd5216ff15114a">  346</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eafa245ffc6409db1af6fd5216ff15114a">RT_NVME_LOG_RESERVATION</a>     = 0x80,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eac2ef2f3d569ab68470afc1c56431a2cf">  347</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eac2ef2f3d569ab68470afc1c56431a2cf">RT_NVME_FWACT_REPL</a>          = (0 &lt;&lt; 3),</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea4185ac7d95805be7b6d598fc24a510e5">  348</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea4185ac7d95805be7b6d598fc24a510e5">RT_NVME_FWACT_REPL_ACTV</a>     = (1 &lt;&lt; 3),</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea939baebbb2bd87b0224cb639c9a36541">  349</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea939baebbb2bd87b0224cb639c9a36541">RT_NVME_FWACT_ACTV</a>          = (2 &lt;&lt; 3),</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>};</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="foldopen" id="foldopen00352" data-start="{" data-end="};">
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html">  352</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__identify.html">rt_nvme_command_identify</a></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>{</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#ad2bb0e8577fc79487117516ec8be2a2c">  354</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__identify.html#ad2bb0e8577fc79487117516ec8be2a2c">opcode</a>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#a0891be5a808859b6a46847db645e804e">  355</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__identify.html#a0891be5a808859b6a46847db645e804e">flags</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#aabe85121e3d90e0d0c88832fd407c4ca">  356</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__identify.html#aabe85121e3d90e0d0c88832fd407c4ca">cmdid</a>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#accea68b1d6b0d1946e4fe741f1d9b86a">  357</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__identify.html#accea68b1d6b0d1946e4fe741f1d9b86a">nsid</a>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#a49cf23659dcd2f6eacac3ba1d251afcd">  358</a></span>    <a class="code hl_function" href="structrt__nvme__command__identify.html#a49cf23659dcd2f6eacac3ba1d251afcd">NVME_RSVD</a>(8, 16);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#a8508fb2881901534a729bfb5493906dc">  359</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__identify.html#a8508fb2881901534a729bfb5493906dc">prp1</a>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#a3242aa21c2c8e8b034bc6822b37bd472">  360</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__identify.html#a3242aa21c2c8e8b034bc6822b37bd472">prp2</a>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#aee900d171e9534ededa929929ecca67f">  361</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__identify.html#aee900d171e9534ededa929929ecca67f">cns</a>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="structrt__nvme__command__identify.html#a9fa8c1f0651cf40646d4d224ccd5f374">  362</a></span>    <a class="code hl_function" href="structrt__nvme__command__identify.html#a9fa8c1f0651cf40646d4d224ccd5f374">NVME_RSVD</a>(64, 20);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>};</div>
</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="foldopen" id="foldopen00365" data-start="{" data-end="};">
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html">  365</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__features.html">rt_nvme_command_features</a></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>{</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#a707c8036b8b6f020bed21d143ad3b76f">  367</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__features.html#a707c8036b8b6f020bed21d143ad3b76f">opcode</a>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#adff5882b0fc711c67459e86dc8276fc1">  368</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__features.html#adff5882b0fc711c67459e86dc8276fc1">flags</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#a4639dc52865862595434a15d8f1fe16e">  369</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__features.html#a4639dc52865862595434a15d8f1fe16e">cmdid</a>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#a1908a8d6cffc3100cd3ea5c823e7e8e1">  370</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__features.html#a1908a8d6cffc3100cd3ea5c823e7e8e1">nsid</a>;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#a36f5e505b65bdea5ff4646a7d75a41ae">  371</a></span>    <a class="code hl_function" href="structrt__nvme__command__features.html#a36f5e505b65bdea5ff4646a7d75a41ae">NVME_RSVD</a>(8, 16);</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#a83c589aaca108ea6e59672b59ae63e82">  372</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__features.html#a83c589aaca108ea6e59672b59ae63e82">prp1</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#ac7fcaf5c88b731e0ea5b6f31ac498574">  373</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__features.html#ac7fcaf5c88b731e0ea5b6f31ac498574">prp2</a>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#a911cbab92176126a84480d040b647fb9">  374</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__features.html#a911cbab92176126a84480d040b647fb9">fid</a>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#afcdcccd1d06a33bc6ff294a46219abf3">  375</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__features.html#afcdcccd1d06a33bc6ff294a46219abf3">dword11</a>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="structrt__nvme__command__features.html#a4dc7291ce93636bd23e9861a901b271e">  376</a></span>    <a class="code hl_function" href="structrt__nvme__command__features.html#a4dc7291ce93636bd23e9861a901b271e">NVME_RSVD</a>(68, 16);</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>};</div>
</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="foldopen" id="foldopen00379" data-start="{" data-end="};">
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html">  379</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__create__cq.html">rt_nvme_command_create_cq</a></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>{</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#a9b510853b519792aebdd237d112a2ef4">  381</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#a9b510853b519792aebdd237d112a2ef4">opcode</a>;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#a86f8802802621e99e3c073e74dcda877">  382</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#a86f8802802621e99e3c073e74dcda877">flags</a>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#a108ed28d45e248d22253c35c98f717d8">  383</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#a108ed28d45e248d22253c35c98f717d8">cmdid</a>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#af8aa4fbd3a250016c9eacced524ed4ec">  384</a></span>    <a class="code hl_function" href="structrt__nvme__command__create__cq.html#af8aa4fbd3a250016c9eacced524ed4ec">NVME_RSVD</a>(4, 20);</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#aae4d80ae1cb5367c3ac5d8c06b9f73df">  385</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#aae4d80ae1cb5367c3ac5d8c06b9f73df">prp1</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#a96747a23cc9ecc1ba3fdf075d0255314">  386</a></span>    <a class="code hl_function" href="structrt__nvme__command__create__cq.html#a96747a23cc9ecc1ba3fdf075d0255314">NVME_RSVD</a>(32, 8);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#ac01b458afc87c364c81e64c3aeaae896">  387</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#ac01b458afc87c364c81e64c3aeaae896">cqid</a>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#a24df46ee665e7ca30ffd9911239136ed">  388</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#a24df46ee665e7ca30ffd9911239136ed">qsize</a>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#a4db5f7a5c0d41b999cbc2e5d8bf164c0">  389</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#a4db5f7a5c0d41b999cbc2e5d8bf164c0">cq_flags</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#a9a484ed719fc5a8e41e4d1c853c05dfc">  390</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__cq.html#a9a484ed719fc5a8e41e4d1c853c05dfc">irq_vector</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__cq.html#ae8fa4d756cc94005843849b5fb1480be">  391</a></span>    <a class="code hl_function" href="structrt__nvme__command__create__cq.html#ae8fa4d756cc94005843849b5fb1480be">NVME_RSVD</a>(104, 16);</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>};</div>
</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="foldopen" id="foldopen00394" data-start="{" data-end="};">
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html">  394</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__create__sq.html">rt_nvme_command_create_sq</a></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>{</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a74acb2914308b0ec6dc937f709628f33">  396</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#a74acb2914308b0ec6dc937f709628f33">opcode</a>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a5e7bb06705e07745721f56e2545e9285">  397</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#a5e7bb06705e07745721f56e2545e9285">flags</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a502d3b384d6a19d62369adc14914d233">  398</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#a502d3b384d6a19d62369adc14914d233">cmdid</a>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#afbe699a5de6eda03cd97acf4b8c1f3b9">  399</a></span>    <a class="code hl_function" href="structrt__nvme__command__create__sq.html#afbe699a5de6eda03cd97acf4b8c1f3b9">NVME_RSVD</a>(4, 20);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a00f7063cfecc3d7ff397ddb017368617">  400</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#a00f7063cfecc3d7ff397ddb017368617">prp1</a>;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a3c0c98a86b9a558c425273873c3d5724">  401</a></span>    <a class="code hl_function" href="structrt__nvme__command__create__sq.html#a3c0c98a86b9a558c425273873c3d5724">NVME_RSVD</a>(32, 8);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a8e030035ce995d4ecd9b7d61d80616c8">  402</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#a8e030035ce995d4ecd9b7d61d80616c8">sqid</a>;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#ad08adf2f6658d169aaa67cf7fe9f0934">  403</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#ad08adf2f6658d169aaa67cf7fe9f0934">qsize</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#ac8c02778cbdd780135cd4891707ab5b9">  404</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#ac8c02778cbdd780135cd4891707ab5b9">sq_flags</a>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a643b4222782d87b13497da655babc27e">  405</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__create__sq.html#a643b4222782d87b13497da655babc27e">cqid</a>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="structrt__nvme__command__create__sq.html#a5a96cc335b1b184ddc45152fb3b0238d">  406</a></span>    <a class="code hl_function" href="structrt__nvme__command__create__sq.html#a5a96cc335b1b184ddc45152fb3b0238d">NVME_RSVD</a>(104, 16);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>};</div>
</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="foldopen" id="foldopen00409" data-start="{" data-end="};">
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="structrt__nvme__command__delete__queue.html">  409</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__delete__queue.html">rt_nvme_command_delete_queue</a></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>{</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="structrt__nvme__command__delete__queue.html#a7c17a8b6a451e6439fc344e09853e95b">  411</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__delete__queue.html#a7c17a8b6a451e6439fc344e09853e95b">opcode</a>;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="structrt__nvme__command__delete__queue.html#af778bfe7a3015e254c9f678d8f1a88c1">  412</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__delete__queue.html#af778bfe7a3015e254c9f678d8f1a88c1">flags</a>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="structrt__nvme__command__delete__queue.html#a251e37bf341e89dad50ca85f7e35edc7">  413</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__delete__queue.html#a251e37bf341e89dad50ca85f7e35edc7">cmdid</a>;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="structrt__nvme__command__delete__queue.html#af07bedbe1b5a2d19c5c6de56a541e6b0">  414</a></span>    <a class="code hl_function" href="structrt__nvme__command__delete__queue.html#af07bedbe1b5a2d19c5c6de56a541e6b0">NVME_RSVD</a>(4, 36);</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="structrt__nvme__command__delete__queue.html#abe37f9a1ef4b442b95324219f17dcff0">  415</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__delete__queue.html#abe37f9a1ef4b442b95324219f17dcff0">qid</a>;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="structrt__nvme__command__delete__queue.html#a128805bff53343b6dd8956bfa08e9243">  416</a></span>    <a class="code hl_function" href="structrt__nvme__command__delete__queue.html#a128805bff53343b6dd8956bfa08e9243">NVME_RSVD</a>(42, 22);</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>};</div>
</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="foldopen" id="foldopen00419" data-start="{" data-end="};">
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html">  419</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__write__zeroes.html">rt_nvme_command_write_zeroes</a></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>{</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a32db2c6fe79fe2b0a6b7a7932f79f73c">  421</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a32db2c6fe79fe2b0a6b7a7932f79f73c">opcode</a>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a19cd2aebae5b94fbeb0ff4ce73f751bb">  422</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a19cd2aebae5b94fbeb0ff4ce73f751bb">flags</a>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#accb6e588fc106707d5a2fa7afbb53e55">  423</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#accb6e588fc106707d5a2fa7afbb53e55">cmdid</a>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a74b1c9efe5ff429bb808775d3275650d">  424</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a74b1c9efe5ff429bb808775d3275650d">nsid</a>;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a781235e6cb7ecb9017f838795c34096f">  425</a></span>    <a class="code hl_function" href="structrt__nvme__command__write__zeroes.html#a781235e6cb7ecb9017f838795c34096f">NVME_RSVD</a>(8, 8);</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a4ae73a4ffe0fe953d796bee7010e9e2d">  426</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a4ae73a4ffe0fe953d796bee7010e9e2d">metadata</a>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#aecee24fcf7d787068a227f99c7d18b43">  427</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#aecee24fcf7d787068a227f99c7d18b43">prp1</a>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a1988ebacd8d153ae155ffd1dcab056e2">  428</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a1988ebacd8d153ae155ffd1dcab056e2">prp2</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a30caa01a3b366e737679986bfdaffbe2">  429</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a30caa01a3b366e737679986bfdaffbe2">slba</a>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a5b1ee7127b80f355b1c2d9a931b7fc9f">  430</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a5b1ee7127b80f355b1c2d9a931b7fc9f">length</a>;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a24896bdd9ffc09474a45f8374ed15968">  431</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a24896bdd9ffc09474a45f8374ed15968">control</a>;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#a3d3bc9a9c7f66590ef9c84d69b91b1f6">  432</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#a3d3bc9a9c7f66590ef9c84d69b91b1f6">dsmgmt</a>;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#ae0f2a03ca930b58d5bca537baa46e714">  433</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#ae0f2a03ca930b58d5bca537baa46e714">reftag</a>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#ad52eb14bc2491bea5e5539e4723f2238">  434</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#ad52eb14bc2491bea5e5539e4723f2238">apptag</a>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="structrt__nvme__command__write__zeroes.html#aed69012795cbc56f405350c724729829">  435</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__command__write__zeroes.html#aed69012795cbc56f405350c724729829">appmask</a>;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>};</div>
</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="foldopen" id="foldopen00438" data-start="{" data-end="};">
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html">  438</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command.html">rt_nvme_command</a></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>{</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keyword">union</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    {</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#a170129c6999aeec0c4087a2721ffd51a">  442</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__common.html">rt_nvme_command_common</a> <a class="code hl_variable" href="structrt__nvme__command.html#a170129c6999aeec0c4087a2721ffd51a">common</a>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#a9deb9699bb7b668d1cf1a955807fcb19">  443</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__rw.html">rt_nvme_command_rw</a> <a class="code hl_variable" href="structrt__nvme__command.html#a9deb9699bb7b668d1cf1a955807fcb19">rw</a>;</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#ade28a0614c9280a9038a89cc5f4685d6">  444</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__identify.html">rt_nvme_command_identify</a> <a class="code hl_variable" href="structrt__nvme__command.html#ade28a0614c9280a9038a89cc5f4685d6">identify</a>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#a4c847dbd0357f880dc9aa832310a39d6">  445</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__features.html">rt_nvme_command_features</a> <a class="code hl_variable" href="structrt__nvme__command.html#a4c847dbd0357f880dc9aa832310a39d6">features</a>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#a5e4cf8f57cec905e0c99ae9113893a01">  446</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__create__cq.html">rt_nvme_command_create_cq</a> <a class="code hl_variable" href="structrt__nvme__command.html#a5e4cf8f57cec905e0c99ae9113893a01">create_cq</a>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#a2571f94642c33c8b7d210814a7ab3bfa">  447</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__create__sq.html">rt_nvme_command_create_sq</a> <a class="code hl_variable" href="structrt__nvme__command.html#a2571f94642c33c8b7d210814a7ab3bfa">create_sq</a>;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#afd249bd70497d84cba8157655002aa20">  448</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__delete__queue.html">rt_nvme_command_delete_queue</a> <a class="code hl_variable" href="structrt__nvme__command.html#afd249bd70497d84cba8157655002aa20">delete_queue</a>;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="structrt__nvme__command.html#ada2ed26b20fe06863b84a18fb46c2811">  449</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command__write__zeroes.html">rt_nvme_command_write_zeroes</a> <a class="code hl_variable" href="structrt__nvme__command.html#ada2ed26b20fe06863b84a18fb46c2811">write_zeroes</a>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>    };</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>};</div>
</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="foldopen" id="foldopen00453" data-start="{" data-end="};">
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html">  453</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__completion.html">rt_nvme_completion</a></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>{</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    <span class="keyword">union</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    {</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#a5e17b13723f23aecc472eed678990a49">  457</a></span>        <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>  <a class="code hl_variable" href="structrt__nvme__completion.html#a5e17b13723f23aecc472eed678990a49">u16</a>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#ac20cb1e7c232ea5b0b14160da5208474">  458</a></span>        <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>  <a class="code hl_variable" href="structrt__nvme__completion.html#ac20cb1e7c232ea5b0b14160da5208474">u32</a>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#a6cf592a96b27746cd11c4998d2a7ee8d">  459</a></span>        <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>  <a class="code hl_variable" href="structrt__nvme__completion.html#a6cf592a96b27746cd11c4998d2a7ee8d">u64</a>;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#a6a427155405d0c97898bc35ebcef6284">  460</a></span>    } <a class="code hl_variable" href="structrt__nvme__completion.html#a6a427155405d0c97898bc35ebcef6284">result</a>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#aaaccd77505b66b5c3dc4cc342695b7e7">  461</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__completion.html#aaaccd77505b66b5c3dc4cc342695b7e7">sq_head</a>;    <span class="comment">/* How much of this queue may be reclaimed */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#a9e23461711e3f9ba1699f804d9dffc86">  462</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__completion.html#a9e23461711e3f9ba1699f804d9dffc86">sq_id</a>;      <span class="comment">/* Submission queue that generated this entry */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#a2a4655d65d6cb82addb0c2dbad8cbc6a">  463</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__completion.html#a2a4655d65d6cb82addb0c2dbad8cbc6a">cmdid</a>;      <span class="comment">/* Which command completed */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="structrt__nvme__completion.html#afbfde4b79467d1308dd364fb9df4cb3b">  464</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__completion.html#afbfde4b79467d1308dd364fb9df4cb3b">status</a>;     <span class="comment">/* Command status */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>};</div>
</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>{</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da36f3f0b14506eeda9c2c9ad4996a8f97">  469</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da36f3f0b14506eeda9c2c9ad4996a8f97">RT_NVME_REG_CAP</a>         = 0x0000,   <span class="comment">/* Controller Capabilities */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da832acb021e7fe9fba3dd97f077b431a4">  470</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da832acb021e7fe9fba3dd97f077b431a4">RT_NVME_REG_VS</a>          = 0x0008,   <span class="comment">/* Version */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da1953a032929e835a98ec93c02434c770">  471</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da1953a032929e835a98ec93c02434c770">RT_NVME_REG_INTMS</a>       = 0x000c,   <span class="comment">/* Interrupt Mask Set */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da4c51315d5faff70d2b455f1fa154dc62">  472</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da4c51315d5faff70d2b455f1fa154dc62">RT_NVME_REG_INTMC</a>       = 0x0010,   <span class="comment">/* Interrupt Mask Clear */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da95d2d8bcd00af20609d62215b268a562">  473</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da95d2d8bcd00af20609d62215b268a562">RT_NVME_REG_CC</a>          = 0x0014,   <span class="comment">/* Controller Configuration */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dacaf89135aa2b6b3e498826707c369b5f">  474</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dacaf89135aa2b6b3e498826707c369b5f">RT_NVME_REG_CSTS</a>        = 0x001c,   <span class="comment">/* Controller Status */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dabe388dd768dea9754a808d1ae94ef563">  475</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dabe388dd768dea9754a808d1ae94ef563">RT_NVME_REG_NSSR</a>        = 0x0020,   <span class="comment">/* NVM Subsystem Reset */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da571853a0853a6442d8ce0d77986d1076">  476</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da571853a0853a6442d8ce0d77986d1076">RT_NVME_REG_AQA</a>         = 0x0024,   <span class="comment">/* Admin Queue Attributes */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da57e75abddbe8fc63c9cb7bc0a330ba3e">  477</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da57e75abddbe8fc63c9cb7bc0a330ba3e">RT_NVME_REG_ASQ</a>         = 0x0028,   <span class="comment">/* Admin SQ Base Address */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daa63182f220f7165ebd4250242b299adf">  478</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daa63182f220f7165ebd4250242b299adf">RT_NVME_REG_ACQ</a>         = 0x0030,   <span class="comment">/* Admin CQ Base Address */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da93852be2ff322bffe1ce5fce201c2275">  479</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da93852be2ff322bffe1ce5fce201c2275">RT_NVME_REG_CMBLOC</a>      = 0x0038,   <span class="comment">/* Controller Memory Buffer Location */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dae7f4a7338a46286890406e38537e667a">  480</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dae7f4a7338a46286890406e38537e667a">RT_NVME_REG_CMBSZ</a>       = 0x003c,   <span class="comment">/* Controller Memory Buffer Size */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da965a5fa6d52881ae919af5c81d39f0b6">  481</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da965a5fa6d52881ae919af5c81d39f0b6">RT_NVME_REG_BPINFO</a>      = 0x0040,   <span class="comment">/* Boot Partition Information */</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daff868d2463b95e54432cf5c38e56f18b">  482</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daff868d2463b95e54432cf5c38e56f18b">RT_NVME_REG_BPRSEL</a>      = 0x0044,   <span class="comment">/* Boot Partition Read Select */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da2ac8cd61443da6ed6993f8dfac5748fb">  483</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da2ac8cd61443da6ed6993f8dfac5748fb">RT_NVME_REG_BPMBL</a>       = 0x0048,   <span class="comment">/* Boot Partition Memory Buffer Location */</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da767e7cfba1a260dd6286f0c08691a8db">  484</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da767e7cfba1a260dd6286f0c08691a8db">RT_NVME_REG_CMBMSC</a>      = 0x0050,   <span class="comment">/* Controller Memory Buffer Memory Space Control */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dabeb04988692c60830109b73e2072088c">  485</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dabeb04988692c60830109b73e2072088c">RT_NVME_REG_CRTO</a>        = 0x0068,   <span class="comment">/* Controller Ready Timeouts */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da74ce4be12bdc109bfc20eeafe52400b8">  486</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da74ce4be12bdc109bfc20eeafe52400b8">RT_NVME_REG_PMRCAP</a>      = 0x0e00,   <span class="comment">/* Persistent Memory Capabilities */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dad9ef8aeed774296f1ec25a0f426e7b3a">  487</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dad9ef8aeed774296f1ec25a0f426e7b3a">RT_NVME_REG_PMRCTL</a>      = 0x0e04,   <span class="comment">/* Persistent Memory Region Control */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daccdc89aad3b4677dd89921d0df3afa39">  488</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daccdc89aad3b4677dd89921d0df3afa39">RT_NVME_REG_PMRSTS</a>      = 0x0e08,   <span class="comment">/* Persistent Memory Region Status */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da0e3c49fb9a2af620df0955e18cd7da71">  489</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da0e3c49fb9a2af620df0955e18cd7da71">RT_NVME_REG_PMREBS</a>      = 0x0e0c,   <span class="comment">/* Persistent Memory Region Elasticity Buffer Size */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da4d425d07d7a44b9878d21947c10c67fc">  490</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da4d425d07d7a44b9878d21947c10c67fc">RT_NVME_REG_PMRSWTP</a>     = 0x0e10,   <span class="comment">/* Persistent Memory Region Sustained Write Throughput */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da3bdc76ce397328d9c9eb4ecb307487dd">  491</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da3bdc76ce397328d9c9eb4ecb307487dd">RT_NVME_REG_DBS</a>         = 0x1000,   <span class="comment">/* SQ 0 Tail Doorbell */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>};</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="nvme_8h.html#a16188ac324d4e5272e28f0490ad51f28">  494</a></span><span class="preprocessor">#define RT_NVME_CAP_MQES(cap)       ((cap) &amp; 0xffff)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="nvme_8h.html#a8cd5188c3142d3ca2c58237243d9a0cd">  495</a></span><span class="preprocessor">#define RT_NVME_CAP_TIMEOUT(cap)    (((cap) &gt;&gt; 24) &amp; 0xff)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="nvme_8h.html#a8b44e624e1e06d43d88f7b6bad59ebb6">  496</a></span><span class="preprocessor">#define RT_NVME_CAP_STRIDE(cap)     (((cap) &gt;&gt; 32) &amp; 0xf)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="nvme_8h.html#af7daaa71aa1b123268c1d8dacc254323">  497</a></span><span class="preprocessor">#define RT_NVME_CAP_MPSMIN(cap)     (((cap) &gt;&gt; 48) &amp; 0xf)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="nvme_8h.html#aafecd45e1e0f39dfe38adeed974d6c16">  498</a></span><span class="preprocessor">#define RT_NVME_CAP_MPSMAX(cap)     (((cap) &gt;&gt; 52) &amp; 0xf)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="nvme_8h.html#ad35194388876ed330827ea4b71c9bb9a">  500</a></span><span class="preprocessor">#define RT_NVME_VS(major, minor)    (((major) &lt;&lt; 16) | ((minor) &lt;&lt; 8))</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="nvme_8h.html#a0ff3a5464e5560ec5bc3ba654773583a">  502</a></span><span class="preprocessor">#define RT_NVME_AQ_DEPTH            32</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="nvme_8h.html#a406b46cde96028c803d5e26fd6c64278">  503</a></span><span class="preprocessor">#define RT_NVME_NR_AEN_COMMANDS     1</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="nvme_8h.html#aedf9fce9cfde878f5a3d62fb48b237f5">  504</a></span><span class="preprocessor">#define RT_NVME_AQ_BLK_MQ_DEPTH     (RT_NVME_AQ_DEPTH - RT_NVME_NR_AEN_COMMANDS)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="nvme_8h.html#ad4796eb7bd0cd0638657603b52389a42">  505</a></span><span class="preprocessor">#define RT_NVME_AQ_MQ_TAG_DEPTH     (RT_NVME_AQ_BLK_MQ_DEPTH - 1)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>{</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a5962ca10badc5e98626ef47c169d8e70">  509</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a5962ca10badc5e98626ef47c169d8e70">RT_NVME_CC_ENABLE</a>           = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a826f6a1e3da182bd77c0331738642382">  510</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a826f6a1e3da182bd77c0331738642382">RT_NVME_CC_CSS_NVM</a>          = 0 &lt;&lt; 4,</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25abafeb46e023071229a92ce0592c3f441">  511</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25abafeb46e023071229a92ce0592c3f441">RT_NVME_CC_MPS_SHIFT</a>        = 7,</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ae071c8778996cb730ecc91159ac4b963">  512</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ae071c8778996cb730ecc91159ac4b963">RT_NVME_CC_ARB_RR</a>           = 0 &lt;&lt; 11,</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25afb8ad7c97b24ddbcdc9b3796fd48fa49">  513</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25afb8ad7c97b24ddbcdc9b3796fd48fa49">RT_NVME_CC_ARB_WRRU</a>         = 1 &lt;&lt; 11,</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ae9854bd73ca6a478526df4021b6b1edf">  514</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ae9854bd73ca6a478526df4021b6b1edf">RT_NVME_CC_ARB_VS</a>           = 7 &lt;&lt; 11,</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a1199f2bd5d306d8e3ec5715cbdb8fc03">  515</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a1199f2bd5d306d8e3ec5715cbdb8fc03">RT_NVME_CC_SHN_NONE</a>         = 0 &lt;&lt; 14,</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ad5b95c41fe1435b658bfead983137176">  516</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ad5b95c41fe1435b658bfead983137176">RT_NVME_CC_SHN_NORMAL</a>       = 1 &lt;&lt; 14,</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25abe73b2b541988a92115df69082b6b3f4">  517</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25abe73b2b541988a92115df69082b6b3f4">RT_NVME_CC_SHN_ABRUPT</a>       = 2 &lt;&lt; 14,</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a1e09fd07c38b69e06c4d4a8c131f615e">  518</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a1e09fd07c38b69e06c4d4a8c131f615e">RT_NVME_CC_SHN_MASK</a>         = 3 &lt;&lt; 14,</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0a096d16476c725ee6021ea999c70817">  519</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0a096d16476c725ee6021ea999c70817">RT_NVME_CC_IOSQES</a>           = 6 &lt;&lt; 16,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0203c51792245f716f5fbfdd11e1a2a8">  520</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0203c51792245f716f5fbfdd11e1a2a8">RT_NVME_CC_IOCQES</a>           = 4 &lt;&lt; 20,</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a48aff14c56f3a01b8cbe705c910996d7">  521</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a48aff14c56f3a01b8cbe705c910996d7">RT_NVME_CSTS_RDY</a>            = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a61cb23edb4f6537d73d4c114322187e5">  522</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a61cb23edb4f6537d73d4c114322187e5">RT_NVME_CSTS_CFS</a>            = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a43c589f151f50849dcf2022237e3d206">  523</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a43c589f151f50849dcf2022237e3d206">RT_NVME_CSTS_SHST_NORMAL</a>    = 0 &lt;&lt; 2,</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a246600a7985ef4692cf6f5b2f15a75a8">  524</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a246600a7985ef4692cf6f5b2f15a75a8">RT_NVME_CSTS_SHST_OCCUR</a>     = 1 &lt;&lt; 2,</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0f70281bc04f9072db71273c2944f4e8">  525</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0f70281bc04f9072db71273c2944f4e8">RT_NVME_CSTS_SHST_CMPLT</a>     = 2 &lt;&lt; 2,</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a38425001e22122cd01a35bfd179ac2d4">  526</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a38425001e22122cd01a35bfd179ac2d4">RT_NVME_CSTS_SHST_MASK</a>      = 3 &lt;&lt; 2,</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>};</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="nvme_8h.html#ac363b0a2029b766fea3d2699600aa237">  529</a></span><a class="code hl_function" href="nvme_8h.html#a9201e223b9fa418ac772ee4bf4f2bde5">rt_packed</a>(<span class="keyword">struct</span> rt_nvme_id_power_state</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>{</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   mp;         <span class="comment">/* Maximum Power */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(1, 1);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  mxps_nops;  <span class="comment">/* Max Power Scale, Non-Operational State */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   enlat;      <span class="comment">/* Entry Latency: microseconds */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>   exlat;      <span class="comment">/* Exit Latency: microseconds */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  rrt;        <span class="comment">/* Relative Read Throughput */</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  rrl;        <span class="comment">/* Relative Read Latency */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  rwt;        <span class="comment">/* Relative Write Throughput */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  rwl;        <span class="comment">/* Relative Write Latency */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   idlp;       <span class="comment">/* Idle Power */</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  ips;        <span class="comment">/* Idle Power Scale */</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(19, 1);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   actp;       <span class="comment">/* Active Power */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  apw_aps;    <span class="comment">/* Active Power Workload, Active Power Scale */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(23, 9);</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>});</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="nvme_8h.html#a41e97a5b3adf531d089abe5bccfd8f52">  548</a></span><a class="code hl_function" href="nvme_8h.html#a9201e223b9fa418ac772ee4bf4f2bde5">rt_packed</a>(<span class="keyword">struct</span> rt_nvme_id_ctrl</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>{</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    <span class="comment">/* Controller Capabilities and Features */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       vid;            <span class="comment">/* PCI Vendor ID */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       ssvid;          <span class="comment">/* PCI Subsystem Vendor */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    <span class="keywordtype">char</span>            sn[20];         <span class="comment">/* Serial Number */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    <span class="keywordtype">char</span>            mn[40];         <span class="comment">/* Model Number */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    <span class="keywordtype">char</span>            fr[8];          <span class="comment">/* Firmware Revision */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      rab;            <span class="comment">/* Recommended Arbitration Burst */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      ieee[3];        <span class="comment">/* IEEE OUI Identifier */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      mic;            <span class="comment">/* Controller Multi-Path I/O and Namespace Sharing Capabilities */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      mdts;           <span class="comment">/* Maximum Data Transfer Size */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     cntlid;         <span class="comment">/* Controller ID */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     ver;            <span class="comment">/* Version */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     rtd3r;          <span class="comment">/* RTD3 Resume Latency */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     rtd3e;          <span class="comment">/* RTD3 Entry Latency */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     oaes;           <span class="comment">/* Optional Asynchronous Events Supported */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_ELBAS     15  </span><span class="comment">/* Extended LBA Formats Supported */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_DNVMS     14  </span><span class="comment">/* Delete NVM Set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_DEG       13  </span><span class="comment">/* Delete Endurance Group */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_VCM       12  </span><span class="comment">/* Variable Capacity Management */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_FCM       11  </span><span class="comment">/* Fixed Capacity Management */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_MDS       10  </span><span class="comment">/* Multi-Domain Subsystem */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_UUIDL     9   </span><span class="comment">/* UUID List */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_SQA       8   </span><span class="comment">/* SQ Associations */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_NG        7   </span><span class="comment">/* Namespace Granularity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_TBKAS     6   </span><span class="comment">/* Traffic Based Keep Alive Support */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_PLM       5   </span><span class="comment">/* Predictable Latency Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_EG        4   </span><span class="comment">/* Endurance Groups */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_RRL       3   </span><span class="comment">/* Read Recovery Levels */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_NVMS      2   </span><span class="comment">/* NVM Sets */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_NOPSPM    1   </span><span class="comment">/* Non-Operational Power State Permissive Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define RT_NVME_ID_CTRATT_HIS       0   </span><span class="comment">/* Host Identifier Support */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     ctratt;         <span class="comment">/* Controller Attributes */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     rrls;           <span class="comment">/* Read Recovery Levels Supported */</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(102, 9);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      cntrltype;      <span class="comment">/* Controller Type */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      fguid[16];      <span class="comment">/* FRU Globally Unique Identifier */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     crdt1;          <span class="comment">/* Command Retry Delay Time 1 */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     crdt2;          <span class="comment">/* Command Retry Delay Time 2 */</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     crdt3;          <span class="comment">/* Command Retry Delay Time 3 */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(134, 119);</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define RT_NVME_ID_NVMSR_NVMEE      1   </span><span class="comment">/* NVMe Enclosure */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define RT_NVME_ID_NVMSR_NVMESD     0   </span><span class="comment">/* NVMe Storage Device */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      nvmsr;          <span class="comment">/* NVM Subsystem Report */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define RT_NVME_ID_VWCI_VWCRV       7   </span><span class="comment">/* VPD Write Cycles Remaining Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define RT_NVME_ID_VWCI_VWCR        0   </span><span class="comment">/* VPD Write Cycles Remaining */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      vwci;           <span class="comment">/* VPD Write Cycle Information */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define RT_NVME_ID_MEC_PCIEME       1   </span><span class="comment">/* PCIe Port Management Endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define RT_NVME_ID_MEC_SMBUSME      0   </span><span class="comment">/* SMBus/I2C Port Management Endpoint */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      mec;            <span class="comment">/* Management Endpoint Capabilities  */</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <span class="comment">/* Admin Command Set Attributes &amp; Optional Controller Capabilities */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       oacs;           <span class="comment">/* Optional Admin Command Support */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      acl;            <span class="comment">/* Abort Command Limit */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      aerl;           <span class="comment">/* Asynchronous Event Request Limit */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define RT_NVME_ID_FRMW_SMUD        5   </span><span class="comment">/* Support Multiple Update Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define RT_NVME_ID_FRMW_FAWR        4   </span><span class="comment">/* Firmware Activation Without Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">#define RT_NVME_ID_FRMW_NOFS        1   </span><span class="comment">/* Number Of Firmware Slots */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#define RT_NVME_ID_FRMW_FFSRO       0   </span><span class="comment">/* First Firmware Slot Read Only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      frmw;           <span class="comment">/* Firmware Updates */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      lpa;            <span class="comment">/* Log Page Attributes */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      elpe;           <span class="comment">/* Error Log Page Entries */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      npss;           <span class="comment">/* Number of Power States Support */</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      avscc;          <span class="comment">/* Admin Vendor Specific Command Configuration */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      apsta;          <span class="comment">/* Autonomous Power State Transition Attributes */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       wctemp;         <span class="comment">/* Warning Composite Temperature Threshold */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       cctemp;         <span class="comment">/* Critical Composite Temperature Threshold */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     mtfa;           <span class="comment">/* Maximum Time for Firmware Activation */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     hmpre;          <span class="comment">/* Host Memory Buffer Preferred Size */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     hmmin;          <span class="comment">/* Host Memory Buffer Minimum Size */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      tnvmcap[16];    <span class="comment">/* Total NVM Capacity */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      unvmcap[16];    <span class="comment">/* Unallocated NVM Capacity */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define RT_NVME_ID_RPMBS_ASZ        24  </span><span class="comment">/* Access Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define RT_NVME_ID_RPMBS_TSZ        16  </span><span class="comment">/* Total Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define RT_NVME_ID_RPMBS_AM         3   </span><span class="comment">/* Authentication Method */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define RT_NVME_ID_RPMBS_NORPMBU    2   </span><span class="comment">/* Number of RPMB Units */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     rpmbs;          <span class="comment">/* Replay Protected Memory Block Support */</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     edstt;          <span class="comment">/* Extended Device Self-test Time */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      dsto;           <span class="comment">/* Device Self-test Options */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      fwug;           <span class="comment">/* Firmware Update Granularity */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     kas;            <span class="comment">/* Keep Alive Support */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     hctma;          <span class="comment">/* Host Controlled Thermal Management Attributes */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     mntmt;          <span class="comment">/* Minimum Thermal Management Temperature */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     mxtmt;          <span class="comment">/* Maximum Thermal Management Temperature */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define RT_NVME_ID_SANICAP_NODMMAS  30  </span><span class="comment">/* No-Deallocate Modifies Media After Sanitize */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define RT_NVME_ID_SANICAP_NDI      29  </span><span class="comment">/* No-Deallocate Inhibited */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#define RT_NVME_ID_SANICAP_OWS      2   </span><span class="comment">/* Overwrite Support */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define RT_NVME_ID_SANICAP_BES      1   </span><span class="comment">/* Block Erase Support */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define RT_NVME_ID_SANICAP_CES      0   </span><span class="comment">/* Crypto Erase Support */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     sanicap;        <span class="comment">/* Sanitize Capabilities */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     hmminds;        <span class="comment">/* Host Memory Buffer Minimum Descriptor Entry Size */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     hmmaxd;         <span class="comment">/* Host Memory Maximum Descriptors Entries */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     nsetidmax;      <span class="comment">/* NVM Set Identifier Maximum */</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     endgidmax;      <span class="comment">/* Endurance Group Identifier Maximum */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      anatt;          <span class="comment">/* ANA Transition Time */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      anacap;         <span class="comment">/* Asymmetric Namespace Access Capabilities */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     anagrpmax;      <span class="comment">/* ANA Group Identifier Maximum */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     nanagrpid;      <span class="comment">/* Number of ANA Group Identifiers */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     pels;           <span class="comment">/* Persistent Event Log Size */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a>     dmid;           <span class="comment">/* Domain Identifier */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(358, 10);</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      megcap[16];     <span class="comment">/* Max Endurance Group Capacity */</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(384, 128);</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <span class="comment">/* NVM Command Set Attributes */</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      sqes;           <span class="comment">/* Submission Queue Entry Size */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      cqes;           <span class="comment">/* Completion Queue Entry Size */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       maxcmd;         <span class="comment">/* Maximum Outstanding Commands */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>       nn;             <span class="comment">/* Number of Namespaces */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       oncs;           <span class="comment">/* Optional NVM Command Support */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       fuses;          <span class="comment">/* Fused Operation Support */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      fna;            <span class="comment">/* Format NVM Attributes */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      vwc;            <span class="comment">/* Volatile Write Cache */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       awun;           <span class="comment">/* Atomic Write Unit Normal */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       awupf;          <span class="comment">/* Atomic Write Unit Power Fail */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      nvscc;          <span class="comment">/* I/O Command Set Vendor Specific Command Configuration */</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      nwpc;           <span class="comment">/* Namespace Write Protection Capabilities */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       acwu;           <span class="comment">/* Atomic Compare &amp; Write Unit */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       cdfs;           <span class="comment">/* Copy Descriptor Formats Supported */</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define RT_NVME_ID_SGL_SUPPORT_MASK 0x3</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>       sgls;           <span class="comment">/* SGL Support */</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a>     mnan;           <span class="comment">/* Maximum Number of Allowed Namespaces */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="keywordtype">char</span>            maxdna[16];     <span class="comment">/* Maximum Domain Namespace Attachments */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>       maxcna;         <span class="comment">/* Maximum I/O Controller Namespace Attachments */</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(564, 204);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      subnqn[256];    <span class="comment">/* NVM Subsystem NVMe Qualified Name */</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(1024, 768);</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>       ioccsz;         <span class="comment">/* I/O Queue Command Capsule Supported Size */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    <a class="code hl_typedef" href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a>       iorcsz;         <span class="comment">/* I/O Queue Response Capsule Supported Size */</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       icdoff;         <span class="comment">/* In Capsule Data Offset */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      ctrattr;        <span class="comment">/* Fabrics Controller Attributes */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      msdbd;          <span class="comment">/* Maximum SGL Data Block Descriptors */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>       ofcs;           <span class="comment">/* Optional Fabric Commands Support */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      dctype;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(1807, 241);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <span class="comment">/* Power State Descriptors */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    <span class="keyword">struct </span>rt_nvme_id_power_state psd[32];</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <span class="comment">/* Vendor Specific */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>      vs[1024];</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>});</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>{</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceae9bd49e9c60fbd65cc7161eb13e9ff8f">  695</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceae9bd49e9c60fbd65cc7161eb13e9ff8f">RT_NVME_CTRL_CMIC_MULTI_PORT</a>                = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceaf7f369080bb732d68bfc7788e5bddbe2">  696</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceaf7f369080bb732d68bfc7788e5bddbe2">RT_NVME_CTRL_CMIC_MULTI_CTRL</a>                = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea64183783a1179c4942610f1432b0ae4f">  697</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea64183783a1179c4942610f1432b0ae4f">RT_NVME_CTRL_CMIC_ANA</a>                       = 1 &lt;&lt; 3,</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea19e6bc7ffedebd3f35f1e095c5ff1625">  698</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea19e6bc7ffedebd3f35f1e095c5ff1625">RT_NVME_CTRL_ONCS_COMPARE</a>                   = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea6b2e80cea5b369f4051956de95ed8783">  699</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea6b2e80cea5b369f4051956de95ed8783">RT_NVME_CTRL_ONCS_WRITE_UNCORRECTABLE</a>       = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea55343ea2d7b1890c3cc3cd77552ca280">  700</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea55343ea2d7b1890c3cc3cd77552ca280">RT_NVME_CTRL_ONCS_DSM</a>                       = 1 &lt;&lt; 2,</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea808004764f0a784cf083548e3eca6e63">  701</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea808004764f0a784cf083548e3eca6e63">RT_NVME_CTRL_ONCS_WRITE_ZEROES</a>              = 1 &lt;&lt; 3,</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea89e2565addc71a1db2d14538a140ba9c">  702</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea89e2565addc71a1db2d14538a140ba9c">RT_NVME_CTRL_ONCS_RESERVATIONS</a>              = 1 &lt;&lt; 5,</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceac26c1f5ff0823294a79629af65329c9f">  703</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceac26c1f5ff0823294a79629af65329c9f">RT_NVME_CTRL_ONCS_TIMESTAMP</a>                 = 1 &lt;&lt; 6,</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea700094eaf154efea46d3217583258629">  704</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea700094eaf154efea46d3217583258629">RT_NVME_CTRL_VWC_PRESENT</a>                    = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea673b935bff69624ae2fee49a95c478a6">  705</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea673b935bff69624ae2fee49a95c478a6">RT_NVME_CTRL_OACS_SEC_SUPP</a>                  = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea13aa3ecc1a812ad12c30145ae076c45c">  706</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea13aa3ecc1a812ad12c30145ae076c45c">RT_NVME_CTRL_OACS_NS_MNGT_SUPP</a>              = 1 &lt;&lt; 3,</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea4f95f2ef0539cbcb972a4b1759365641">  707</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea4f95f2ef0539cbcb972a4b1759365641">RT_NVME_CTRL_OACS_DIRECTIVES</a>                = 1 &lt;&lt; 5,</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceab99eaf1263739f2ed3538ebb4ccb605b">  708</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceab99eaf1263739f2ed3538ebb4ccb605b">RT_NVME_CTRL_OACS_DBBUF_SUPP</a>                = 1 &lt;&lt; 8,</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea600a64477dff261e4b2227993f3fd758">  709</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea600a64477dff261e4b2227993f3fd758">RT_NVME_CTRL_LPA_CMD_EFFECTS_LOG</a>            = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea48829be5b2ad82048adcaa8fa91b98b0">  710</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea48829be5b2ad82048adcaa8fa91b98b0">RT_NVME_CTRL_CTRATT_128_ID</a>                  = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceac602855e4714907be112e500b3cfc09c">  711</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceac602855e4714907be112e500b3cfc09c">RT_NVME_CTRL_CTRATT_NON_OP_PSP</a>              = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea40a280202f4884e526af4048cab80182">  712</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea40a280202f4884e526af4048cab80182">RT_NVME_CTRL_CTRATT_NVM_SETS</a>                = 1 &lt;&lt; 2,</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea8aea32607d2845f7715de22c60fee565">  713</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea8aea32607d2845f7715de22c60fee565">RT_NVME_CTRL_CTRATT_READ_RECV_LVLS</a>          = 1 &lt;&lt; 3,</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea06f6d5af35b4780b9f004bbdea57f87a">  714</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea06f6d5af35b4780b9f004bbdea57f87a">RT_NVME_CTRL_CTRATT_ENDURANCE_GROUPS</a>        = 1 &lt;&lt; 4,</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea9f7be2f77aaba0f54ec2a0e9adc4d6eb">  715</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea9f7be2f77aaba0f54ec2a0e9adc4d6eb">RT_NVME_CTRL_CTRATT_PREDICTABLE_LAT</a>         = 1 &lt;&lt; 5,</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea9bc826507b96f04349551c1bcf5f6e7e">  716</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea9bc826507b96f04349551c1bcf5f6e7e">RT_NVME_CTRL_CTRATT_NAMESPACE_GRANULARITY</a>   = 1 &lt;&lt; 7,</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceae4addc29bcc5cedc887d6b8a4e540711">  717</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceae4addc29bcc5cedc887d6b8a4e540711">RT_NVME_CTRL_CTRATT_UUID_LIST</a>               = 1 &lt;&lt; 9,</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>};</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="foldopen" id="foldopen00720" data-start="{" data-end="};">
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="structrt__nvme__lba__format.html">  720</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__lba__format.html">rt_nvme_lba_format</a></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>{</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="structrt__nvme__lba__format.html#a1c47eb911ba96b541fba12cd6998dd50">  722</a></span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   <a class="code hl_variable" href="structrt__nvme__lba__format.html#a1c47eb911ba96b541fba12cd6998dd50">ms</a>;         <span class="comment">/* Metadata size */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="structrt__nvme__lba__format.html#a1a1c2a17905dedccb49ae89c138b5f0c">  723</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__lba__format.html#a1a1c2a17905dedccb49ae89c138b5f0c">ds</a>;         <span class="comment">/* Data size */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="structrt__nvme__lba__format.html#a4672d5873667c5020b969aab14690a8d">  724</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  <a class="code hl_variable" href="structrt__nvme__lba__format.html#a4672d5873667c5020b969aab14690a8d">rp</a>;         <span class="comment">/* Relative performance */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>};</div>
</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="nvme_8h.html#ae501529c714c2dd347dfcf828b7a3fb9">  727</a></span><a class="code hl_function" href="nvme_8h.html#a9201e223b9fa418ac772ee4bf4f2bde5">rt_packed</a>(<span class="keyword">struct</span> rt_nvme_id_ns</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>{</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   nsze;       <span class="comment">/* Namespace size */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   ncap;       <span class="comment">/* Namespace capacity */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   nuse;       <span class="comment">/* Namespace utilization */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  nsfeat;     <span class="comment">/* Namespace features */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  nlbaf;      <span class="comment">/* Number of lba formats */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  flbas;      <span class="comment">/* Formatted lba size */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  mc;         <span class="comment">/* Metadata capabilities */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  dpc;        <span class="comment">/* End-to-end data protection capabilities */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  dps;        <span class="comment">/* End-to-end data protection type settings */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  nmic;       <span class="comment">/* Namespace Multi-path I/O and Namespace Sharing Capabilities */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  rescap;     <span class="comment">/* Reservation Capabilities */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  fpi;        <span class="comment">/* Format Progress Indicator */</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  dlfeat;     <span class="comment">/* Deallocate Logical Block Features */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   nawun;      <span class="comment">/* Namespace Atomic Write Unit Normal  */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   nawupf;     <span class="comment">/* Namespace Atomic Write Unit Power Fail */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   nacwu;      <span class="comment">/* Namespace Atomic Compare &amp; Write Unit */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   nabsn;      <span class="comment">/* Namespace Atomic Boundary Size Normal */</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   nabo;       <span class="comment">/* Namespace Atomic Boundary Offset */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>    <a class="code hl_typedef" href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a>   nabspf;     <span class="comment">/* Namespace Atomic Boundary Size Power Fail */</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> noiob;      <span class="comment">/* Namespace Optimal IO Boundary */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    <a class="code hl_typedef" href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a>   nvmcap[2];  <span class="comment">/* NVMe Capacity */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> npwg;       <span class="comment">/* Namespace Preferred Write Granularity  */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> npwa;       <span class="comment">/* Namespace Preferred Write Alignment */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> npdg;       <span class="comment">/* Namespace Preferred Deallocate Granularity */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> npda;       <span class="comment">/* Namespace Preferred Deallocate Alignment */</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> nows;       <span class="comment">/* Namespace Optimal Write Size */</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(118, 18);</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> anagrpid;   <span class="comment">/* ANA Group Identifier */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(139, 3);</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  nsattr;     <span class="comment">/* Namespace Attributes */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> nvmsetid;   <span class="comment">/* NVMe Set Identifier */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> endgid;     <span class="comment">/* Endurance Group Identifier */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  nguid[16];  <span class="comment">/* Namespace Globally Unique Identifier */</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  eui64[8];   <span class="comment">/* IEEE Extended Unique Identifier */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>    <span class="comment">/* Logical Block Address Format */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__lba__format.html">rt_nvme_lba_format</a> lbaf[16];</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>    <a class="code hl_define" href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a>(171, 192);</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>    <span class="comment">/* Vendor specific */</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <a class="code hl_typedef" href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a>  vs[3712];</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>});</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="keyword">enum</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>{</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa854b0b06eb814a125b33acb202ae7787">  774</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa854b0b06eb814a125b33acb202ae7787">RT_NVME_NS_FEAT_THIN</a>        = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaa89695587696a5f0a4c8450799bf9611">  775</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaa89695587696a5f0a4c8450799bf9611">RT_NVME_NS_FLBAS_LBA_MASK</a>   = 0xf,</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa90f6206a0cc25bb28ecc2e145040f2ba">  776</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa90f6206a0cc25bb28ecc2e145040f2ba">RT_NVME_NS_FLBAS_LBA_UMASK</a>  = 0x60,</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa684ffd091bab04fe3aa3c7e006a2fc7a">  777</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa684ffd091bab04fe3aa3c7e006a2fc7a">RT_NVME_NS_FLBAS_LBA_SHIFT</a>  = 1,</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaa89ef3507b3d4b56547fb660e63bb975">  778</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaa89ef3507b3d4b56547fb660e63bb975">RT_NVME_NS_FLBAS_META_EXT</a>   = 0x10,</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaae90759e96d0f17885cfd4c7e83cf5b3f">  779</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaae90759e96d0f17885cfd4c7e83cf5b3f">RT_NVME_LBAF_RP_BEST</a>        = 0,</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa7861cb0521e7c59ea479e8374eb869da">  780</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa7861cb0521e7c59ea479e8374eb869da">RT_NVME_LBAF_RP_BETTER</a>      = 1,</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa1edd68bc861bec14bfedb44ab7700ce3">  781</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa1edd68bc861bec14bfedb44ab7700ce3">RT_NVME_LBAF_RP_GOOD</a>        = 2,</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa8daa1727425befd94c1dc698ab740be1">  782</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa8daa1727425befd94c1dc698ab740be1">RT_NVME_LBAF_RP_DEGRADED</a>    = 3,</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa33ab329516cc68a1bc832d9b2e4d0d75">  783</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa33ab329516cc68a1bc832d9b2e4d0d75">RT_NVME_NS_DPC_PI_LAST</a>      = 1 &lt;&lt; 4,</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa757dd21360911e1b3892e430ae288541">  784</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa757dd21360911e1b3892e430ae288541">RT_NVME_NS_DPC_PI_FIRST</a>     = 1 &lt;&lt; 3,</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa4654cca34b8bbc90349423f1612fc024">  785</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa4654cca34b8bbc90349423f1612fc024">RT_NVME_NS_DPC_PI_TYPE3</a>     = 1 &lt;&lt; 2,</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaab628e7594124e129c3e0ce240ac054d1">  786</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaab628e7594124e129c3e0ce240ac054d1">RT_NVME_NS_DPC_PI_TYPE2</a>     = 1 &lt;&lt; 1,</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaadf8e3aca739d21acbf04637bb2da5f8e">  787</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaadf8e3aca739d21acbf04637bb2da5f8e">RT_NVME_NS_DPC_PI_TYPE1</a>     = 1 &lt;&lt; 0,</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaafc9e3030a4ae947b4665ed34558972dc">  788</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaafc9e3030a4ae947b4665ed34558972dc">RT_NVME_NS_DPS_PI_FIRST</a>     = 1 &lt;&lt; 3,</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa701bba0f683bd5de47686ca619ed6c80">  789</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa701bba0f683bd5de47686ca619ed6c80">RT_NVME_NS_DPS_PI_MASK</a>      = 0x7,</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaab9220f7133d429245891b737b34be21">  790</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaab9220f7133d429245891b737b34be21">RT_NVME_NS_DPS_PI_TYPE1</a>     = 1,</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa29d49ccd3932984e564686f869946932">  791</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa29d49ccd3932984e564686f869946932">RT_NVME_NS_DPS_PI_TYPE2</a>     = 2,</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa5a681abd68b0ce554d756f6c8f52a8f0">  792</a></span>    <a class="code hl_enumvalue" href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa5a681abd68b0ce554d756f6c8f52a8f0">RT_NVME_NS_DPS_PI_TYPE3</a>     = 3,</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>};</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__ops.html">rt_nvme_ops</a>;</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__controller.html">rt_nvme_controller</a>;</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">/*</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * An NVM Express queue. Each device has at least two (one for admin commands</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * and one for I/O commands).</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> */</span></div>
<div class="foldopen" id="foldopen00802" data-start="{" data-end="};">
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html">  802</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>{</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a73bf2fba7ed4ddf21c8d487453fac50c">  804</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__controller.html">rt_nvme_controller</a> *<a class="code hl_variable" href="structrt__nvme__queue.html#a73bf2fba7ed4ddf21c8d487453fac50c">nvme</a>;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a644d4b7c04e6630d8c9672222a4b12dd">  805</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command.html">rt_nvme_command</a> *<a class="code hl_variable" href="structrt__nvme__queue.html#a644d4b7c04e6630d8c9672222a4b12dd">sq_cmds</a>;</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#ac34685b5d0146930fe70b5c9fb7e3270">  806</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__completion.html">rt_nvme_completion</a> *<a class="code hl_variable" href="structrt__nvme__queue.html#ac34685b5d0146930fe70b5c9fb7e3270">cq_entry</a>;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#accfde73c5694542d3af92efdb16c594c">  808</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#ab1fea6250be26e7de7cc2d949f755487">rt_ubase_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#accfde73c5694542d3af92efdb16c594c">sq_cmds_phy</a>;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a7f0ff02776dd73e993d6d8e7f0c6574f">  809</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#ab1fea6250be26e7de7cc2d949f755487">rt_ubase_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#a7f0ff02776dd73e993d6d8e7f0c6574f">cq_entry_phy</a>;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#ac3a0947e05878a67ad3c6f58e2d66b34">  811</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> *<a class="code hl_variable" href="structrt__nvme__queue.html#ac3a0947e05878a67ad3c6f58e2d66b34">doorbell</a>;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a5ecf67bea1301dca6e2525bf24e7e2f7">  812</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#a5ecf67bea1301dca6e2525bf24e7e2f7">qid</a>;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#afaa1f58b7a866f2c8ddd63a368caf63b">  813</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#afaa1f58b7a866f2c8ddd63a368caf63b">depth</a>;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#aece00ee92164d8dcfce366486e292256">  814</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#aece00ee92164d8dcfce366486e292256">sq_head</a>;</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a61c761b65a67ccf2466779ef512e0994">  815</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#a61c761b65a67ccf2466779ef512e0994">sq_tail</a>;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a1933993f9f58e5de3933307f5c49a51e">  816</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#a1933993f9f58e5de3933307f5c49a51e">cq_head</a>;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a17e040a0e8afd9bbe24cd28d9c9f2b90">  817</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#a17e040a0e8afd9bbe24cd28d9c9f2b90">cq_phase</a>;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a94cc9331b7ea94944427a3b4887a62a6">  819</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a42df42aabf676f2a89f5af2208b79950">rt_err_t</a> <a class="code hl_variable" href="structrt__nvme__queue.html#a94cc9331b7ea94944427a3b4887a62a6">err</a>;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a881c4894f3756191fd7a543d70adc182">  820</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command.html">rt_nvme_command</a> *<a class="code hl_variable" href="structrt__nvme__queue.html#a881c4894f3756191fd7a543d70adc182">cmd</a>;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#a5d38d652e3987c0260d84c95aba11e49">  822</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__completion.html">rt_completion</a> <a class="code hl_variable" href="structrt__nvme__queue.html#a5d38d652e3987c0260d84c95aba11e49">done</a>;</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="structrt__nvme__queue.html#ac8ec0712aa9fb6da4ba283791433e9ad">  823</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__spinlock.html">rt_spinlock</a> <a class="code hl_variable" href="structrt__nvme__queue.html#ac8ec0712aa9fb6da4ba283791433e9ad">lock</a>;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>};</div>
</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="foldopen" id="foldopen00826" data-start="{" data-end="};">
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html">  826</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__controller.html">rt_nvme_controller</a></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>{</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a70f56f8be67be66aed77295494e81742">  828</a></span>    <a class="code hl_struct" href="structrt__list__node.html">rt_list_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a70f56f8be67be66aed77295494e81742">list</a>;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#af22c323578629c693ad66f673aba4918">  829</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__device.html">rt_device</a> *<a class="code hl_variable" href="structrt__nvme__controller.html#af22c323578629c693ad66f673aba4918">dev</a>;</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a5f9ad04aca62784be7c8cbf9ca2189ff">  831</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structrt__nvme__controller.html#a5f9ad04aca62784be7c8cbf9ca2189ff">nvme_id</a>;</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#aa616bd79aaa633dc35475280113dfa12">  832</a></span>    <span class="keywordtype">char</span> <a class="code hl_variable" href="structrt__nvme__controller.html#aa616bd79aaa633dc35475280113dfa12">name</a>[RT_NAME_MAX];</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#ab814735e7ea5d58650f083a4c6c268f4">  834</a></span>    <span class="keywordtype">void</span> *<a class="code hl_variable" href="structrt__nvme__controller.html#ab814735e7ea5d58650f083a4c6c268f4">regs</a>;</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#aa8d3d8dd2687f0d7740cfb4d18e4124f">  835</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#ad1d06de9cbc8f1bf71c1612314d05aec">rt_uint64_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#aa8d3d8dd2687f0d7740cfb4d18e4124f">cap</a>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a4fd222ab92d2064aa51721ab133eb079">  836</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a4fd222ab92d2064aa51721ab133eb079">page_shift</a>;</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a80a25fe113241c9e02a3dd115b171ee3">  837</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a80a25fe113241c9e02a3dd115b171ee3">page_size</a>;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#afffbcc77594c636ca87d44e8b77f3d73">  838</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#afffbcc77594c636ca87d44e8b77f3d73">queue_depth</a>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a76306e9afe72b5114470d540414fd080">  839</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a76306e9afe72b5114470d540414fd080">io_queue_max</a>;</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#af033f6178eeeecdfe830cfe0b503cd01">  840</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#af033f6178eeeecdfe830cfe0b503cd01">ctrl_config</a>;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a7d867355778d7e440622cdf0d77b4595">  841</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a7d867355778d7e440622cdf0d77b4595">max_transfer_shift</a>:8;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a90b07b1927e3674a3780e0cab46ebfe6">  842</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a90b07b1927e3674a3780e0cab46ebfe6">volatile_write_cache</a>:8;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a85cace4a4458b4d2cafd74b2441404a3">  843</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a85cace4a4458b4d2cafd74b2441404a3">write_zeroes</a>:1;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#ab628ea58f543929a1bfdd998b8c3922e">  844</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#ab628ea58f543929a1bfdd998b8c3922e">sgl_mode</a>:2;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#af6abcb8712c49cf7b66fcd2060ef93ad">  845</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#af6abcb8712c49cf7b66fcd2060ef93ad">doorbell_stride</a>;</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#ac6905b0b48cd6ba88fb1d02ee4c32c22">  846</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> *<a class="code hl_variable" href="structrt__nvme__controller.html#ac6905b0b48cd6ba88fb1d02ee4c32c22">doorbell_tbl</a>;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a2daecea306f5645cd91868c4556b12aa">  848</a></span>    <span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__ops.html">rt_nvme_ops</a> *<a class="code hl_variable" href="structrt__nvme__controller.html#a2daecea306f5645cd91868c4556b12aa">ops</a>;</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="nvme_8h.html#afe8df3ad1cc0a20c3e77abbece7ad6c1">  850</a></span><span class="preprocessor">#define RT_USING_NVME_QUEUE (1 + (RT_USING_NVME_IO_QUEUE * RT_CPUS_NR))</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a7337a8b71dcccca271261d1dd09893e6">  851</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structrt__nvme__controller.html#a7337a8b71dcccca271261d1dd09893e6">irqs_nr</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a2940b68f24199c8e15fa7dfcd52ac65c">  852</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structrt__nvme__controller.html#a2940b68f24199c8e15fa7dfcd52ac65c">irqs</a>[<a class="code hl_define" href="nvme_8h.html#afe8df3ad1cc0a20c3e77abbece7ad6c1">RT_USING_NVME_QUEUE</a>];</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>    <span class="keyword">union</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    {</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        <span class="keyword">struct</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>        {</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#ae66b79e1b0ff4830f993df0732103949">  857</a></span>            <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a> <a class="code hl_variable" href="structrt__nvme__controller.html#ae66b79e1b0ff4830f993df0732103949">admin_queue</a>;</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#aaed3b2f7d8b143705fd7ab17b9a2960b">  858</a></span>            <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a> <a class="code hl_variable" href="structrt__nvme__controller.html#aaed3b2f7d8b143705fd7ab17b9a2960b">io_queues</a>[RT_USING_NVME_IO_QUEUE * <a class="code hl_define" href="dm_8h.html#a95d137d2307d60f6f66124dd2cf4fe88">RT_CPUS_NR</a>];</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>        };</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a82483fce2e55949142c1ac9ac26422a7">  860</a></span>        <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a82483fce2e55949142c1ac9ac26422a7">queue</a>[<a class="code hl_define" href="nvme_8h.html#afe8df3ad1cc0a20c3e77abbece7ad6c1">RT_USING_NVME_QUEUE</a>];</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>    };</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#aa92469845d685625e54042c29eb5ecd8">  863</a></span>    <span class="keyword">volatile</span> <a class="code hl_typedef" href="rttypes_8h.html#a82bef06cae81d9d7d01a8aa0b8c936be">rt_atomic_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#aa92469845d685625e54042c29eb5ecd8">cmdid</a>;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#afbd2c3e7a475bcebcc2336760387fdb9">  864</a></span>    <span class="keyword">volatile</span> <a class="code hl_typedef" href="rttypes_8h.html#a82bef06cae81d9d7d01a8aa0b8c936be">rt_atomic_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#afbd2c3e7a475bcebcc2336760387fdb9">ioqid</a>[<a class="code hl_define" href="dm_8h.html#a95d137d2307d60f6f66124dd2cf4fe88">RT_CPUS_NR</a>];</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="structrt__nvme__controller.html#a4585af0465da81f5c217ba69e0d2faa1">  866</a></span>    <a class="code hl_struct" href="structrt__list__node.html">rt_list_t</a> <a class="code hl_variable" href="structrt__nvme__controller.html#a4585af0465da81f5c217ba69e0d2faa1">ns_nodes</a>;</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>};</div>
</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="foldopen" id="foldopen00869" data-start="{" data-end="};">
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="structrt__nvme__device.html">  869</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__device.html">rt_nvme_device</a></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>{</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="structrt__nvme__device.html#acb9463ed7f6fd0180adabb295522d1e4">  871</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__blk__disk.html">rt_blk_disk</a> <a class="code hl_variable" href="structrt__nvme__device.html#acb9463ed7f6fd0180adabb295522d1e4">parent</a>;</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="structrt__nvme__device.html#a8b627f06b3908a3ac3306a7b102827cc">  872</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__controller.html">rt_nvme_controller</a> *<a class="code hl_variable" href="structrt__nvme__device.html#a8b627f06b3908a3ac3306a7b102827cc">ctrl</a>;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="structrt__nvme__device.html#a3018d57c575cef3773aebb49289d224d">  874</a></span>    <a class="code hl_struct" href="structrt__list__node.html">rt_list_t</a> <a class="code hl_variable" href="structrt__nvme__device.html#a3018d57c575cef3773aebb49289d224d">list</a>;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="structrt__nvme__device.html#aad6ab64db9b4b496294a1b58de619585">  876</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__device.html#aad6ab64db9b4b496294a1b58de619585">nsid</a>;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="structrt__nvme__device.html#aaf6b914c68ce0ca5fa30c337d58643a8">  877</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a> <a class="code hl_variable" href="structrt__nvme__device.html#aaf6b914c68ce0ca5fa30c337d58643a8">lba_shift</a>;</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="structrt__nvme__device.html#a4aeb3dbb5ee836e98064f9e31d0c854e">  878</a></span>    <span class="keyword">struct </span>rt_nvme_id_ns <a class="code hl_variable" href="structrt__nvme__device.html#a4aeb3dbb5ee836e98064f9e31d0c854e">id</a>;</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>};</div>
</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="nvme_8h.html#a4e624c41be13708bd281890dca4cbc06">  880</a></span><span class="preprocessor">#define rt_disk_to_nvme_device(disk) rt_container_of(disk, struct rt_nvme_device, parent)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="foldopen" id="foldopen00882" data-start="{" data-end="};">
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="structrt__nvme__ops.html">  882</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__ops.html">rt_nvme_ops</a></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>{</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="structrt__nvme__ops.html#ac44a579331a25e34b0ae0196f94ce2d5">  884</a></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="structrt__nvme__ops.html#ac44a579331a25e34b0ae0196f94ce2d5">name</a>;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <span class="comment">/* Controller-specific NVM Express queue setup */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="structrt__nvme__ops.html#a71aaaf89205be77a038b4f5228c7479e">  887</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a42df42aabf676f2a89f5af2208b79950">rt_err_t</a> (*<a class="code hl_variable" href="structrt__nvme__ops.html#a71aaaf89205be77a038b4f5228c7479e">setup_queue</a>)(<span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a> *queue);</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    <span class="comment">/* Controller-specific NVM Express queue cleanup */</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="structrt__nvme__ops.html#add7b53f408de9db6ddce4a7ed3ad7258">  889</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a42df42aabf676f2a89f5af2208b79950">rt_err_t</a> (*<a class="code hl_variable" href="structrt__nvme__ops.html#add7b53f408de9db6ddce4a7ed3ad7258">cleanup_queue</a>)(<span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a> *queue);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    <span class="comment">/* Controller-specific NVM Express command submission */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="structrt__nvme__ops.html#abba303d9ebc84c31f916cfc5ff9572aa">  891</a></span>    <a class="code hl_typedef" href="rttypes_8h.html#a42df42aabf676f2a89f5af2208b79950">rt_err_t</a> (*<a class="code hl_variable" href="structrt__nvme__ops.html#abba303d9ebc84c31f916cfc5ff9572aa">submit_cmd</a>)(<span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a> *queue, <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command.html">rt_nvme_command</a> *cmd);</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>    <span class="comment">/* Controller-specific NVM Express command completion */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="structrt__nvme__ops.html#a06b3e503fa301d2d1b23387dc5d2d950">  893</a></span>    void (*<a class="code hl_variable" href="structrt__nvme__ops.html#a06b3e503fa301d2d1b23387dc5d2d950">complete_cmd</a>)(<span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__queue.html">rt_nvme_queue</a> *queue, <span class="keyword">struct </span><a class="code hl_struct" href="structrt__nvme__command.html">rt_nvme_command</a> *cmd);</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>};</div>
</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="nvme_8h.html#aef6757b4160675d322d2ffc626c78b48">  896</a></span><a class="code hl_typedef" href="rttypes_8h.html#a42df42aabf676f2a89f5af2208b79950">rt_err_t</a> <a class="code hl_function" href="nvme_8h.html#aef6757b4160675d322d2ffc626c78b48">rt_nvme_controller_register</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structrt__nvme__controller.html">rt_nvme_controller</a> *nvme);</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="nvme_8h.html#a6d6b05c84e8bd42a80ae6365ed41fb92">  897</a></span><a class="code hl_typedef" href="rttypes_8h.html#a42df42aabf676f2a89f5af2208b79950">rt_err_t</a> <a class="code hl_function" href="nvme_8h.html#a6d6b05c84e8bd42a80ae6365ed41fb92">rt_nvme_controller_unregister</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structrt__nvme__controller.html">rt_nvme_controller</a> *nvme);</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#endif </span><span class="comment">/* __NVME_H__ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="ablk_8h_html"><div class="ttname"><a href="blk_8h.html">blk.h</a></div></div>
<div class="ttc" id="abyteorder_8h_html_a057ba8a652aa992add45809f5ebf29af"><div class="ttname"><a href="byteorder_8h.html#a057ba8a652aa992add45809f5ebf29af">rt_le32_t</a></div><div class="ttdeci">rt_uint32_t __bitwise rt_le32_t</div><div class="ttdef"><b>Definition</b> byteorder.h:21</div></div>
<div class="ttc" id="abyteorder_8h_html_a40e64ad0d7e0040c385c6cb26d62f7f9"><div class="ttname"><a href="byteorder_8h.html#a40e64ad0d7e0040c385c6cb26d62f7f9">rt_le64_t</a></div><div class="ttdeci">rt_uint64_t __bitwise rt_le64_t</div><div class="ttdef"><b>Definition</b> byteorder.h:22</div></div>
<div class="ttc" id="abyteorder_8h_html_ae8b5059a13d89f3ac029b912a386be76"><div class="ttname"><a href="byteorder_8h.html#ae8b5059a13d89f3ac029b912a386be76">rt_le16_t</a></div><div class="ttdeci">rt_uint16_t __bitwise rt_le16_t</div><div class="ttdef"><b>Definition</b> byteorder.h:20</div></div>
<div class="ttc" id="adm_8h_html_a95d137d2307d60f6f66124dd2cf4fe88"><div class="ttname"><a href="dm_8h.html#a95d137d2307d60f6f66124dd2cf4fe88">RT_CPUS_NR</a></div><div class="ttdeci">#define RT_CPUS_NR</div><div class="ttdef"><b>Definition</b> dm.h:23</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da00390ee13b06e593c61518616ccfc969"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da00390ee13b06e593c61518616ccfc969">RT_NVME_SC_PMR_SAN_PROHIBITED</a></div><div class="ttdeci">@ RT_NVME_SC_PMR_SAN_PROHIBITED</div><div class="ttdef"><b>Definition</b> nvme.h:106</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da03320633707cd04831314e5595b626f6"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da03320633707cd04831314e5595b626f6">RT_NVME_SC_READ_ONLY</a></div><div class="ttdeci">@ RT_NVME_SC_READ_ONLY</div><div class="ttdef"><b>Definition</b> nvme.h:115</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da03bb7433f1ecf84136edff0b7f9e4bda"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da03bb7433f1ecf84136edff0b7f9e4bda">RT_NVME_SC_DNR</a></div><div class="ttdeci">@ RT_NVME_SC_DNR</div><div class="ttdef"><b>Definition</b> nvme.h:167</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da04c740332d6e2709ee4aa3c4e38eccbc"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da04c740332d6e2709ee4aa3c4e38eccbc">RT_NVME_SC_CMD_INTERRUPTED</a></div><div class="ttdeci">@ RT_NVME_SC_CMD_INTERRUPTED</div><div class="ttdef"><b>Definition</b> nvme.h:58</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da04fa0213010fc032bc4f787aae58535b"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da04fa0213010fc032bc4f787aae58535b">RT_NVME_SC_INVALID_FIELD</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_FIELD</div><div class="ttdef"><b>Definition</b> nvme.h:27</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da0ff86910702cba426e09de67a92a1377"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ff86910702cba426e09de67a92a1377">RT_NVME_SC_ZONE_INVALID_TRANSITION</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_INVALID_TRANSITION</div><div class="ttdef"><b>Definition</b> nvme.h:140</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da1145399ac2c941332339f057864c60c9"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1145399ac2c941332339f057864c60c9">RT_NVME_SC_POWER_LOSS</a></div><div class="ttdeci">@ RT_NVME_SC_POWER_LOSS</div><div class="ttdef"><b>Definition</b> nvme.h:30</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da13c96e105d56245b4e1021de70d76050"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da13c96e105d56245b4e1021de70d76050">RT_NVME_SC_RESERVATION_CONFLICT</a></div><div class="ttdeci">@ RT_NVME_SC_RESERVATION_CONFLICT</div><div class="ttdef"><b>Definition</b> nvme.h:66</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da14b78782d61955ce0d9e73e46b50b484"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da14b78782d61955ce0d9e73e46b50b484">RT_NVME_SC_NS_ALREADY_ATTACHED</a></div><div class="ttdeci">@ RT_NVME_SC_NS_ALREADY_ATTACHED</div><div class="ttdef"><b>Definition</b> nvme.h:95</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da158fdc0f12f538230f177f2e0628d97a"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da158fdc0f12f538230f177f2e0628d97a">RT_NVME_SC_SEC_CTRL_STATE_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_SEC_CTRL_STATE_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:103</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da1b27749c74b14ce54af8fad9a3b4966c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1b27749c74b14ce54af8fad9a3b4966c">RT_NVME_SC_NS_ID_UNAVAILABLE</a></div><div class="ttdeci">@ RT_NVME_SC_NS_ID_UNAVAILABLE</div><div class="ttdef"><b>Definition</b> nvme.h:94</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da1c42bd339d03532139d24d4a9557d28d"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1c42bd339d03532139d24d4a9557d28d">RT_NVME_SC_SGL_INVALID_TYPE</a></div><div class="ttdeci">@ RT_NVME_SC_SGL_INVALID_TYPE</div><div class="ttdef"><b>Definition</b> nvme.h:42</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da1c8ab219403625e6a3cf1340b3d852dd"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da1c8ab219403625e6a3cf1340b3d852dd">RT_NVME_SC_SGL_INVALID_METADATA</a></div><div class="ttdeci">@ RT_NVME_SC_SGL_INVALID_METADATA</div><div class="ttdef"><b>Definition</b> nvme.h:41</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da2183bda541526a923a79361a882a724c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2183bda541526a923a79361a882a724c">RT_NVME_SC_DATA_XFER_ERROR</a></div><div class="ttdeci">@ RT_NVME_SC_DATA_XFER_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:29</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da21ad3969e916fc3037962e6279572204"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da21ad3969e916fc3037962e6279572204">RT_NVME_SC_CRD</a></div><div class="ttdeci">@ RT_NVME_SC_CRD</div><div class="ttdef"><b>Definition</b> nvme.h:165</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da235a87ee3e89e4591d71f2be316aa180"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da235a87ee3e89e4591d71f2be316aa180">RT_NVME_SC_CMD_NOT_SUP_CMB_QUEUE</a></div><div class="ttdeci">@ RT_NVME_SC_CMD_NOT_SUP_CMB_QUEUE</div><div class="ttdef"><b>Definition</b> nvme.h:56</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da2ac773aaf6fa514af14a88e091aca8bf"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2ac773aaf6fa514af14a88e091aca8bf">RT_NVME_SC_FW_NEEDS_MAX_TIME</a></div><div class="ttdeci">@ RT_NVME_SC_FW_NEEDS_MAX_TIME</div><div class="ttdef"><b>Definition</b> nvme.h:90</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da2b2dd8e0bea54d5cf5478331cd9f82ca"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2b2dd8e0bea54d5cf5478331cd9f82ca">RT_NVME_SC_SGL_INVALID_OFFSET</a></div><div class="ttdeci">@ RT_NVME_SC_SGL_INVALID_OFFSET</div><div class="ttdef"><b>Definition</b> nvme.h:47</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da2bcbd80cf31b1a74a137542722eb64ef"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2bcbd80cf31b1a74a137542722eb64ef">RT_NVME_SC_ANA_INACCESSIBLE</a></div><div class="ttdeci">@ RT_NVME_SC_ANA_INACCESSIBLE</div><div class="ttdef"><b>Definition</b> nvme.h:159</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da2e58c92c1a149b104652d51442b5e4dc"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2e58c92c1a149b104652d51442b5e4dc">RT_NVME_SC_ZONE_TOO_MANY_ACTIVE</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_TOO_MANY_ACTIVE</div><div class="ttdef"><b>Definition</b> nvme.h:138</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da344b35c18a5f29b5c14a56f850504407"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da344b35c18a5f29b5c14a56f850504407">RT_NVME_SC_NS_WRITE_PROTECTED</a></div><div class="ttdeci">@ RT_NVME_SC_NS_WRITE_PROTECTED</div><div class="ttdef"><b>Definition</b> nvme.h:57</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da357d71f1dfc4105d30e2bc43990ffb3a"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da357d71f1dfc4105d30e2bc43990ffb3a">RT_NVME_SC_FIRMWARE_SLOT</a></div><div class="ttdeci">@ RT_NVME_SC_FIRMWARE_SLOT</div><div class="ttdef"><b>Definition</b> nvme.h:78</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da35892c52fd9e9056177e0e7199c53b76"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da35892c52fd9e9056177e0e7199c53b76">RT_NVME_SC_INTERNAL</a></div><div class="ttdeci">@ RT_NVME_SC_INTERNAL</div><div class="ttdef"><b>Definition</b> nvme.h:31</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da37aad79e1dd31a9627bd26a397dfecab"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da37aad79e1dd31a9627bd26a397dfecab">RT_NVME_SC_ABORT_MISSING</a></div><div class="ttdeci">@ RT_NVME_SC_ABORT_MISSING</div><div class="ttdef"><b>Definition</b> nvme.h:76</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da380da4d5f2a2321ce896e6a9a926f013"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da380da4d5f2a2321ce896e6a9a926f013">RT_NVME_SC_CTRL_PATH_ERROR</a></div><div class="ttdeci">@ RT_NVME_SC_CTRL_PATH_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:161</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da3c08280dd9516e77db6b48692dbd2a10"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3c08280dd9516e77db6b48692dbd2a10">RT_NVME_SC_ZONE_OFFLINE</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_OFFLINE</div><div class="ttdef"><b>Definition</b> nvme.h:136</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da3c37a808b8ccb6333f46ae0df9e764d2"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3c37a808b8ccb6333f46ae0df9e764d2">RT_NVME_SC_SANITIZE_FAILED</a></div><div class="ttdeci">@ RT_NVME_SC_SANITIZE_FAILED</div><div class="ttdef"><b>Definition</b> nvme.h:53</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da3d07fe45a5b3efc9b99660ffafa9b35b"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da3d07fe45a5b3efc9b99660ffafa9b35b">RT_NVME_SC_FEATURE_NOT_SAVEABLE</a></div><div class="ttdeci">@ RT_NVME_SC_FEATURE_NOT_SAVEABLE</div><div class="ttdef"><b>Definition</b> nvme.h:85</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da42274901d189e89b357dfd672d0a32af"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da42274901d189e89b357dfd672d0a32af">RT_NVME_SC_ZONE_READ_ONLY</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_READ_ONLY</div><div class="ttdef"><b>Definition</b> nvme.h:135</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da44228ff65789ffac92af56158544407a"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da44228ff65789ffac92af56158544407a">RT_NVME_SC_FEATURE_NOT_PER_NS</a></div><div class="ttdeci">@ RT_NVME_SC_FEATURE_NOT_PER_NS</div><div class="ttdef"><b>Definition</b> nvme.h:87</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da46138cf69863f63864b12ed301c9e744"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da46138cf69863f63864b12ed301c9e744">RT_NVME_SC_ZONE_FULL</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_FULL</div><div class="ttdef"><b>Definition</b> nvme.h:134</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da4a38e9c6db4b49892353604f23de5230"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4a38e9c6db4b49892353604f23de5230">RT_NVME_SC_BAD_ATTRIBUTES</a></div><div class="ttdeci">@ RT_NVME_SC_BAD_ATTRIBUTES</div><div class="ttdef"><b>Definition</b> nvme.h:113</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da4adbfe1435710d04a1c4829b36b3e59f"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4adbfe1435710d04a1c4829b36b3e59f">RT_NVME_SC_ZONE_BOUNDARY_ERROR</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_BOUNDARY_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:133</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da4b3da7a633a3124058c019d255ed58ec"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4b3da7a633a3124058c019d255ed58ec">RT_NVME_SC_CONNECT_INVALID_HOST</a></div><div class="ttdeci">@ RT_NVME_SC_CONNECT_INVALID_HOST</div><div class="ttdef"><b>Definition</b> nvme.h:125</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da4b66dafa71f5ed164de267348cc7ca73"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4b66dafa71f5ed164de267348cc7ca73">RT_NVME_SC_OVERLAPPING_RANGE</a></div><div class="ttdeci">@ RT_NVME_SC_OVERLAPPING_RANGE</div><div class="ttdef"><b>Definition</b> nvme.h:92</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da4c763760587f298fcd7e514d34f61209"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4c763760587f298fcd7e514d34f61209">RT_NVME_SC_ATOMIC_WU_EXCEEDED</a></div><div class="ttdeci">@ RT_NVME_SC_ATOMIC_WU_EXCEEDED</div><div class="ttdef"><b>Definition</b> nvme.h:45</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da4dd5da733b4a10993d2e55108183004e"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4dd5da733b4a10993d2e55108183004e">RT_NVME_SC_SGL_INVALID_LAST</a></div><div class="ttdeci">@ RT_NVME_SC_SGL_INVALID_LAST</div><div class="ttdef"><b>Definition</b> nvme.h:38</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da52f83b533081e427ec6d0f6a574a701c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da52f83b533081e427ec6d0f6a574a701c">RT_NVME_SC_PRP_INVALID_OFFSET</a></div><div class="ttdeci">@ RT_NVME_SC_PRP_INVALID_OFFSET</div><div class="ttdef"><b>Definition</b> nvme.h:44</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da5bc9b58bafde780bb3988fde25cd3870"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5bc9b58bafde780bb3988fde25cd3870">RT_NVME_SC_NS_INSUFFICIENT_CAP</a></div><div class="ttdeci">@ RT_NVME_SC_NS_INSUFFICIENT_CAP</div><div class="ttdef"><b>Definition</b> nvme.h:93</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da5c8ea97625b5185ab92a510561909e9f"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5c8ea97625b5185ab92a510561909e9f">RT_NVME_SC_SGL_INVALID_DATA</a></div><div class="ttdeci">@ RT_NVME_SC_SGL_INVALID_DATA</div><div class="ttdef"><b>Definition</b> nvme.h:40</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da5db5db8bed34171dabd3abf653ecd703"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5db5db8bed34171dabd3abf653ecd703">RT_NVME_SC_ADMIN_COMMAND_MEDIA_NOT_READY</a></div><div class="ttdeci">@ RT_NVME_SC_ADMIN_COMMAND_MEDIA_NOT_READY</div><div class="ttdef"><b>Definition</b> nvme.h:60</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da5fd5d72fc05159f0e3b592c4f56022b9"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5fd5d72fc05159f0e3b592c4f56022b9">RT_NVME_SC_KA_TIMEOUT_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_KA_TIMEOUT_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:51</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da63fc63b8a94221b3e53654ed4c902d20"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da63fc63b8a94221b3e53654ed4c902d20">RT_NVME_SC_FW_NEEDS_CONV_RESET</a></div><div class="ttdeci">@ RT_NVME_SC_FW_NEEDS_CONV_RESET</div><div class="ttdef"><b>Definition</b> nvme.h:83</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da643662569dc3ec49cbdd1d089e925452"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da643662569dc3ec49cbdd1d089e925452">RT_NVME_SC_CMB_INVALID_USE</a></div><div class="ttdeci">@ RT_NVME_SC_CMB_INVALID_USE</div><div class="ttdef"><b>Definition</b> nvme.h:43</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da65b555c6b7c49ce4fb39051642590649"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da65b555c6b7c49ce4fb39051642590649">RT_NVME_SC_NS_NOT_READY</a></div><div class="ttdeci">@ RT_NVME_SC_NS_NOT_READY</div><div class="ttdef"><b>Definition</b> nvme.h:65</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da666ee897b6ff5756869faf34c4b969c0"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da666ee897b6ff5756869faf34c4b969c0">RT_NVME_SC_BP_WRITE_PROHIBITED</a></div><div class="ttdeci">@ RT_NVME_SC_BP_WRITE_PROHIBITED</div><div class="ttdef"><b>Definition</b> nvme.h:101</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da675515f2429a790ee2ad30b9950acf03"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da675515f2429a790ee2ad30b9950acf03">RT_NVME_SC_THIN_PROV_NOT_SUPP</a></div><div class="ttdeci">@ RT_NVME_SC_THIN_PROV_NOT_SUPP</div><div class="ttdef"><b>Definition</b> nvme.h:98</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da682884928a239b6672f7ba090efdab20"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da682884928a239b6672f7ba090efdab20">RT_NVME_SC_FW_NEEDS_RESET</a></div><div class="ttdeci">@ RT_NVME_SC_FW_NEEDS_RESET</div><div class="ttdef"><b>Definition</b> nvme.h:89</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da6a11bf2be0abcda721561d1480530102"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da6a11bf2be0abcda721561d1480530102">RT_NVME_SC_GUARD_CHECK</a></div><div class="ttdeci">@ RT_NVME_SC_GUARD_CHECK</div><div class="ttdef"><b>Definition</b> nvme.h:147</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da71a57751dfe8c264365a327d31066820"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da71a57751dfe8c264365a327d31066820">RT_NVME_SC_MORE</a></div><div class="ttdeci">@ RT_NVME_SC_MORE</div><div class="ttdef"><b>Definition</b> nvme.h:166</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da73718f7fd4e8a58783ab48420244391d"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da73718f7fd4e8a58783ab48420244391d">RT_NVME_SC_FORMAT_IN_PROGRESS</a></div><div class="ttdeci">@ RT_NVME_SC_FORMAT_IN_PROGRESS</div><div class="ttdef"><b>Definition</b> nvme.h:67</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da73ce3f010e56ec89dd3312f0ede4e7c2"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da73ce3f010e56ec89dd3312f0ede4e7c2">RT_NVME_SC_ONCS_NOT_SUPPORTED</a></div><div class="ttdeci">@ RT_NVME_SC_ONCS_NOT_SUPPORTED</div><div class="ttdef"><b>Definition</b> nvme.h:116</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da74e7a0d6c7b754d1349373b68e055e82"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da74e7a0d6c7b754d1349373b68e055e82">RT_NVME_SC_HOST_ABORTED_CMD</a></div><div class="ttdeci">@ RT_NVME_SC_HOST_ABORTED_CMD</div><div class="ttdef"><b>Definition</b> nvme.h:163</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da7b6b6ebefa9720da6b0b8b2f8e0b7b8b"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7b6b6ebefa9720da6b0b8b2f8e0b7b8b">RT_NVME_SC_ABORT_QUEUE</a></div><div class="ttdeci">@ RT_NVME_SC_ABORT_QUEUE</div><div class="ttdef"><b>Definition</b> nvme.h:33</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da7d284803333f3764c922c682fe7e6f18"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7d284803333f3764c922c682fe7e6f18">RT_NVME_SC_ZONE_TOO_MANY_OPEN</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_TOO_MANY_OPEN</div><div class="ttdef"><b>Definition</b> nvme.h:139</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da7d9578f0dbe85e8609fb953d1ced283c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7d9578f0dbe85e8609fb953d1ced283c">RT_NVME_SC_CONNECT_RESTART_DISC</a></div><div class="ttdeci">@ RT_NVME_SC_CONNECT_RESTART_DISC</div><div class="ttdef"><b>Definition</b> nvme.h:124</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da7e2c2e464a8e2fe1a6cfd8a6be0a4bfc"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7e2c2e464a8e2fe1a6cfd8a6be0a4bfc">RT_NVME_SC_HOST_ID_INCONSIST</a></div><div class="ttdeci">@ RT_NVME_SC_HOST_ID_INCONSIST</div><div class="ttdef"><b>Definition</b> nvme.h:49</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da7f34806d25f361476409d66d840de3d4"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da7f34806d25f361476409d66d840de3d4">RT_NVME_SC_REFTAG_CHECK</a></div><div class="ttdeci">@ RT_NVME_SC_REFTAG_CHECK</div><div class="ttdef"><b>Definition</b> nvme.h:149</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da8078058bf650019603af31a9a2735b22"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8078058bf650019603af31a9a2735b22">RT_NVME_SC_AUTH_REQUIRED</a></div><div class="ttdeci">@ RT_NVME_SC_AUTH_REQUIRED</div><div class="ttdef"><b>Definition</b> nvme.h:128</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da80831087f982b05070c389746e05087d"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da80831087f982b05070c389746e05087d">RT_NVME_SC_ASYNC_LIMIT</a></div><div class="ttdeci">@ RT_NVME_SC_ASYNC_LIMIT</div><div class="ttdef"><b>Definition</b> nvme.h:77</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da83839ce0dfd7e098ea0a3d8cfcba3f55"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da83839ce0dfd7e098ea0a3d8cfcba3f55">RT_NVME_SC_INVALID_PI</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_PI</div><div class="ttdef"><b>Definition</b> nvme.h:114</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da84bd9b8bdd477ba6ef0494696e37e6ba"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da84bd9b8bdd477ba6ef0494696e37e6ba">RT_NVME_SC_NS_NOT_ATTACHED</a></div><div class="ttdeci">@ RT_NVME_SC_NS_NOT_ATTACHED</div><div class="ttdef"><b>Definition</b> nvme.h:97</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da85d79df033b2ea3fad82a9d21af24cc5"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da85d79df033b2ea3fad82a9d21af24cc5">RT_NVME_SC_SANITIZE_IN_PROGRESS</a></div><div class="ttdeci">@ RT_NVME_SC_SANITIZE_IN_PROGRESS</div><div class="ttdef"><b>Definition</b> nvme.h:54</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da8832cad257a221555c18592fec6ac810"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8832cad257a221555c18592fec6ac810">RT_NVME_SC_SGL_INVALID_GRANULARITY</a></div><div class="ttdeci">@ RT_NVME_SC_SGL_INVALID_GRANULARITY</div><div class="ttdef"><b>Definition</b> nvme.h:55</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da8a02450cd20e098d7d402f1b7eec3644"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8a02450cd20e098d7d402f1b7eec3644">RT_NVME_SC_KA_TIMEOUT_EXPIRED</a></div><div class="ttdeci">@ RT_NVME_SC_KA_TIMEOUT_EXPIRED</div><div class="ttdef"><b>Definition</b> nvme.h:50</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da8bc8d0543b20084493847bef4a78efce"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8bc8d0543b20084493847bef4a78efce">RT_NVME_SC_CTRL_RES_NUM_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_CTRL_RES_NUM_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:104</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da8f71035123b93bc6f414e12103964b9b"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da8f71035123b93bc6f414e12103964b9b">RT_NVME_SC_COMPARE_FAILED</a></div><div class="ttdeci">@ RT_NVME_SC_COMPARE_FAILED</div><div class="ttdef"><b>Definition</b> nvme.h:150</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da91ee701b6dec2dc044c0c019160c1be5"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da91ee701b6dec2dc044c0c019160c1be5">RT_NVME_SC_CONNECT_INVALID_PARAM</a></div><div class="ttdeci">@ RT_NVME_SC_CONNECT_INVALID_PARAM</div><div class="ttdef"><b>Definition</b> nvme.h:123</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da93310a772390f823d8796993385571da"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da93310a772390f823d8796993385571da">RT_NVME_SC_QUEUE_SIZE</a></div><div class="ttdeci">@ RT_NVME_SC_QUEUE_SIZE</div><div class="ttdef"><b>Definition</b> nvme.h:74</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da93807647821989a10aeb4db595a6fe1e"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da93807647821989a10aeb4db595a6fe1e">RT_NVME_SC_HOST_PATH_ERROR</a></div><div class="ttdeci">@ RT_NVME_SC_HOST_PATH_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:162</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da973f7b4e3e31dee610cfd97658904984"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da973f7b4e3e31dee610cfd97658904984">RT_NVME_SC_ANA_PERSISTENT_LOSS</a></div><div class="ttdeci">@ RT_NVME_SC_ANA_PERSISTENT_LOSS</div><div class="ttdef"><b>Definition</b> nvme.h:158</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da9be2bd910593b72a276e3e8970ef7f0d"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da9be2bd910593b72a276e3e8970ef7f0d">RT_NVME_SC_ANA_GROUP_ID_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_ANA_GROUP_ID_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:107</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daa0b3883da82b34ea8317aff740c6f15b"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa0b3883da82b34ea8317aff740c6f15b">RT_NVME_SC_QID_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_QID_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:73</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daa22602df21beeaa7cf22f464d4e850b2"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa22602df21beeaa7cf22f464d4e850b2">RT_NVME_SC_ANA_TRANSITION</a></div><div class="ttdeci">@ RT_NVME_SC_ANA_TRANSITION</div><div class="ttdef"><b>Definition</b> nvme.h:160</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daa6528647c13a07df19615d36288ff8d7"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa6528647c13a07df19615d36288ff8d7">RT_NVME_SC_ABORT_LIMIT</a></div><div class="ttdeci">@ RT_NVME_SC_ABORT_LIMIT</div><div class="ttdef"><b>Definition</b> nvme.h:75</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daa6b9e2e816a5f2c33ab0fab51d86b06c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa6b9e2e816a5f2c33ab0fab51d86b06c">RT_NVME_SC_ABORT_REQ</a></div><div class="ttdeci">@ RT_NVME_SC_ABORT_REQ</div><div class="ttdef"><b>Definition</b> nvme.h:32</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daa7bcb716bd6171ac6cdccd0f5bd1831c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa7bcb716bd6171ac6cdccd0f5bd1831c">RT_NVME_SC_UNWRITTEN_BLOCK</a></div><div class="ttdeci">@ RT_NVME_SC_UNWRITTEN_BLOCK</div><div class="ttdef"><b>Definition</b> nvme.h:152</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dab3005527cb558bb73a8f38bafb01842c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab3005527cb558bb73a8f38bafb01842c">RT_NVME_SC_NS_IS_PRIVATE</a></div><div class="ttdeci">@ RT_NVME_SC_NS_IS_PRIVATE</div><div class="ttdef"><b>Definition</b> nvme.h:96</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dab4c495646a1374a3094abe3dfd62395c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab4c495646a1374a3094abe3dfd62395c">RT_NVME_SC_INVALID_NS</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_NS</div><div class="ttdef"><b>Definition</b> nvme.h:36</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dab5721a002b4e5281969fc28551ce8dec"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab5721a002b4e5281969fc28551ce8dec">RT_NVME_SC_INVALID_VECTOR</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_VECTOR</div><div class="ttdef"><b>Definition</b> nvme.h:80</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dab5a30d604607a62f2cbdef87883e2370"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab5a30d604607a62f2cbdef87883e2370">RT_NVME_SC_ZONE_INVALID_WRITE</a></div><div class="ttdeci">@ RT_NVME_SC_ZONE_INVALID_WRITE</div><div class="ttdef"><b>Definition</b> nvme.h:137</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dab6472ab58cbac1bdb109a178c5b458ff"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab6472ab58cbac1bdb109a178c5b458ff">RT_NVME_SC_SGL_INVALID_COUNT</a></div><div class="ttdeci">@ RT_NVME_SC_SGL_INVALID_COUNT</div><div class="ttdef"><b>Definition</b> nvme.h:39</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dab7b83db134a589fb871dc5afb555bbfd"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dab7b83db134a589fb871dc5afb555bbfd">RT_NVME_SC_CTRL_ID_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_CTRL_ID_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:102</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dabab0d1fa11f22bc676a1954e2db5164a"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dabab0d1fa11f22bc676a1954e2db5164a">RT_NVME_SC_ACCESS_DENIED</a></div><div class="ttdeci">@ RT_NVME_SC_ACCESS_DENIED</div><div class="ttdef"><b>Definition</b> nvme.h:151</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dabca0456a910cfbadc11e4f024aa55c3c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dabca0456a910cfbadc11e4f024aa55c3c">RT_NVME_SC_ANA_ATTACH_FAILED</a></div><div class="ttdeci">@ RT_NVME_SC_ANA_ATTACH_FAILED</div><div class="ttdef"><b>Definition</b> nvme.h:108</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dac53da37c2d3717215f41e2c6cfc8963e"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac53da37c2d3717215f41e2c6cfc8963e">RT_NVME_SC_CMDID_CONFLICT</a></div><div class="ttdeci">@ RT_NVME_SC_CMDID_CONFLICT</div><div class="ttdef"><b>Definition</b> nvme.h:28</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dac741a88f70af05fbaf8def89d90bc2a1"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac741a88f70af05fbaf8def89d90bc2a1">RT_NVME_SC_FUSED_MISSING</a></div><div class="ttdeci">@ RT_NVME_SC_FUSED_MISSING</div><div class="ttdef"><b>Definition</b> nvme.h:35</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dac7d147dc1cb6b945a50dc755655867fe"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dac7d147dc1cb6b945a50dc755655867fe">RT_NVME_SC_CTRL_LIST_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_CTRL_LIST_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:99</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dacb26279ea7985dbd56718d81fc7c88be"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dacb26279ea7985dbd56718d81fc7c88be">RT_NVME_SC_RESERVED</a></div><div class="ttdeci">@ RT_NVME_SC_RESERVED</div><div class="ttdef"><b>Definition</b> nvme.h:48</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dace060fe749ff7746fbfc44d066a5b09c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dace060fe749ff7746fbfc44d066a5b09c">RT_NVME_SC_READ_ERROR</a></div><div class="ttdeci">@ RT_NVME_SC_READ_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:146</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dad097c0835d591f83af5b402dfc0e3870"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad097c0835d591f83af5b402dfc0e3870">RT_NVME_SC_CAP_EXCEEDED</a></div><div class="ttdeci">@ RT_NVME_SC_CAP_EXCEEDED</div><div class="ttdef"><b>Definition</b> nvme.h:64</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dad10f42764bf74ca91acecf639f1dc06e"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad10f42764bf74ca91acecf639f1dc06e">RT_NVME_SC_INVALID_QUEUE</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_QUEUE</div><div class="ttdef"><b>Definition</b> nvme.h:84</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dad1b5c6a8f24f9ad2f1bf6d330ebabeb8"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad1b5c6a8f24f9ad2f1bf6d330ebabeb8">RT_NVME_SC_RES_ID_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_RES_ID_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:105</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dad2e87e48a78fbc01b41d84529d4cf7e2"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad2e87e48a78fbc01b41d84529d4cf7e2">RT_NVME_SC_SUCCESS</a></div><div class="ttdeci">@ RT_NVME_SC_SUCCESS</div><div class="ttdef"><b>Definition</b> nvme.h:25</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dad59aabf19b6ab25ab5ecbb7f85863a95"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad59aabf19b6ab25ab5ecbb7f85863a95">RT_NVME_SC_ABORTED_PREEMPT_ABORT</a></div><div class="ttdeci">@ RT_NVME_SC_ABORTED_PREEMPT_ABORT</div><div class="ttdef"><b>Definition</b> nvme.h:52</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dad7bb5266d3502b2c2a99f77cb404d7bb"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad7bb5266d3502b2c2a99f77cb404d7bb">RT_NVME_SC_INVALID_LOG_PAGE</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_LOG_PAGE</div><div class="ttdef"><b>Definition</b> nvme.h:81</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dad8a90ebb766f9fdc503a1c1ad4b3d6af"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dad8a90ebb766f9fdc503a1c1ad4b3d6af">RT_NVME_SC_INTERNAL_PATH_ERROR</a></div><div class="ttdeci">@ RT_NVME_SC_INTERNAL_PATH_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:157</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dada017637410dbc3d735f88bb6b7b2547"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dada017637410dbc3d735f88bb6b7b2547">RT_NVME_SC_CONNECT_FORMAT</a></div><div class="ttdeci">@ RT_NVME_SC_CONNECT_FORMAT</div><div class="ttdef"><b>Definition</b> nvme.h:121</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dadb2b208f78f7155e5975e521a9e9d282"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadb2b208f78f7155e5975e521a9e9d282">RT_NVME_SC_WRITE_FAULT</a></div><div class="ttdeci">@ RT_NVME_SC_WRITE_FAULT</div><div class="ttdef"><b>Definition</b> nvme.h:145</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dadd27ba19d7513173e4701a7253115dd5"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadd27ba19d7513173e4701a7253115dd5">RT_NVME_SC_FEATURE_NOT_CHANGEABLE</a></div><div class="ttdeci">@ RT_NVME_SC_FEATURE_NOT_CHANGEABLE</div><div class="ttdef"><b>Definition</b> nvme.h:86</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dadd8b710f3827227db9bcce0e5c78d9d9"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dadd8b710f3827227db9bcce0e5c78d9d9">RT_NVME_SC_DISCOVERY_RESTART</a></div><div class="ttdeci">@ RT_NVME_SC_DISCOVERY_RESTART</div><div class="ttdef"><b>Definition</b> nvme.h:127</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dae1a65bb1e247bca2cd4a1196dfc1292f"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae1a65bb1e247bca2cd4a1196dfc1292f">RT_NVME_SC_FUSED_FAIL</a></div><div class="ttdeci">@ RT_NVME_SC_FUSED_FAIL</div><div class="ttdef"><b>Definition</b> nvme.h:34</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dae68473281c9ee3f147bf999fd24d8ba8"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae68473281c9ee3f147bf999fd24d8ba8">RT_NVME_SC_APPTAG_CHECK</a></div><div class="ttdeci">@ RT_NVME_SC_APPTAG_CHECK</div><div class="ttdef"><b>Definition</b> nvme.h:148</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dae72de2cd8f229c8c6f956c808984955e"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae72de2cd8f229c8c6f956c808984955e">RT_NVME_SC_OP_DENIED</a></div><div class="ttdeci">@ RT_NVME_SC_OP_DENIED</div><div class="ttdef"><b>Definition</b> nvme.h:46</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dae79b2813206f984117d4e42dd4232ec6"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dae79b2813206f984117d4e42dd4232ec6">RT_NVME_SC_CONNECT_CTRL_BUSY</a></div><div class="ttdeci">@ RT_NVME_SC_CONNECT_CTRL_BUSY</div><div class="ttdef"><b>Definition</b> nvme.h:122</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daea889cb0645c3f12e973c956791afd6d"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daea889cb0645c3f12e973c956791afd6d">RT_NVME_SC_INVALID_FORMAT</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_FORMAT</div><div class="ttdef"><b>Definition</b> nvme.h:82</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daec0eb9034576cfa9d7a5ea605e440e8e"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daec0eb9034576cfa9d7a5ea605e440e8e">RT_NVME_SC_LBA_RANGE</a></div><div class="ttdeci">@ RT_NVME_SC_LBA_RANGE</div><div class="ttdef"><b>Definition</b> nvme.h:63</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daecb424acbce2f7f9584828affdee0f7b"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daecb424acbce2f7f9584828affdee0f7b">RT_NVME_SC_FIRMWARE_IMAGE</a></div><div class="ttdeci">@ RT_NVME_SC_FIRMWARE_IMAGE</div><div class="ttdef"><b>Definition</b> nvme.h:79</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daef76fd08855a29801da904ee386aa354"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daef76fd08855a29801da904ee386aa354">RT_NVME_SC_FW_ACTIVATE_PROHIBITED</a></div><div class="ttdeci">@ RT_NVME_SC_FW_ACTIVATE_PROHIBITED</div><div class="ttdef"><b>Definition</b> nvme.h:91</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daefac59a283832d64f88cda63f3c5d485"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daefac59a283832d64f88cda63f3c5d485">RT_NVME_SC_FW_NEEDS_SUBSYS_RESET</a></div><div class="ttdeci">@ RT_NVME_SC_FW_NEEDS_SUBSYS_RESET</div><div class="ttdef"><b>Definition</b> nvme.h:88</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daefe182c0c8f3e29c9999bcb92afefb91"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daefe182c0c8f3e29c9999bcb92afefb91">RT_NVME_SC_INVALID_OPCODE</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_OPCODE</div><div class="ttdef"><b>Definition</b> nvme.h:26</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daf249cdfe6a0bb38e4edd373633851842"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf249cdfe6a0bb38e4edd373633851842">RT_NVME_SC_CQ_INVALID</a></div><div class="ttdeci">@ RT_NVME_SC_CQ_INVALID</div><div class="ttdef"><b>Definition</b> nvme.h:72</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daf3fa6a3b8b2395c68b73ab04ef948b9c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf3fa6a3b8b2395c68b73ab04ef948b9c">RT_NVME_SC_INVALID_IO_CMD_SET</a></div><div class="ttdeci">@ RT_NVME_SC_INVALID_IO_CMD_SET</div><div class="ttdef"><b>Definition</b> nvme.h:61</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2daf41061943a8bf43fe054f83da13839bd"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daf41061943a8bf43fe054f83da13839bd">RT_NVME_SC_SELT_TEST_IN_PROGRESS</a></div><div class="ttdeci">@ RT_NVME_SC_SELT_TEST_IN_PROGRESS</div><div class="ttdef"><b>Definition</b> nvme.h:100</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dafbb3cb8dc64c79e70a82949e28af11b3"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafbb3cb8dc64c79e70a82949e28af11b3">RT_NVME_SC_CMD_SEQ_ERROR</a></div><div class="ttdeci">@ RT_NVME_SC_CMD_SEQ_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:37</div></div>
<div class="ttc" id="anvme_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2dafd4484d75ad9c16e2a556e7ef5edd64c"><div class="ttname"><a href="nvme_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafd4484d75ad9c16e2a556e7ef5edd64c">RT_NVME_SC_TRANSIENT_TR_ERR</a></div><div class="ttdeci">@ RT_NVME_SC_TRANSIENT_TR_ERR</div><div class="ttdef"><b>Definition</b> nvme.h:59</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea0238b6b2ba9336a2abf7b45a9a5d283c"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea0238b6b2ba9336a2abf7b45a9a5d283c">RT_NVME_SQ_PRIO_HIGH</a></div><div class="ttdeci">@ RT_NVME_SQ_PRIO_HIGH</div><div class="ttdef"><b>Definition</b> nvme.h:324</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea145ca15fc6fa105c59711700614b861d"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea145ca15fc6fa105c59711700614b861d">RT_NVME_CQ_IRQ_ENABLED</a></div><div class="ttdeci">@ RT_NVME_CQ_IRQ_ENABLED</div><div class="ttdef"><b>Definition</b> nvme.h:322</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea1e4963ee21536ab3757962b360b4247f"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea1e4963ee21536ab3757962b360b4247f">RT_NVME_FEAT_TEMP_THRESH</a></div><div class="ttdeci">@ RT_NVME_FEAT_TEMP_THRESH</div><div class="ttdef"><b>Definition</b> nvme.h:330</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea24c0111a21ccbb60567876b0e666eb5e"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea24c0111a21ccbb60567876b0e666eb5e">RT_NVME_FEAT_NUM_QUEUES</a></div><div class="ttdeci">@ RT_NVME_FEAT_NUM_QUEUES</div><div class="ttdef"><b>Definition</b> nvme.h:333</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea3cd8df6335fe862adcf8a85e9773b6d8"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea3cd8df6335fe862adcf8a85e9773b6d8">RT_NVME_FEAT_RESV_PERSIST</a></div><div class="ttdeci">@ RT_NVME_FEAT_RESV_PERSIST</div><div class="ttdef"><b>Definition</b> nvme.h:342</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea4185ac7d95805be7b6d598fc24a510e5"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea4185ac7d95805be7b6d598fc24a510e5">RT_NVME_FWACT_REPL_ACTV</a></div><div class="ttdeci">@ RT_NVME_FWACT_REPL_ACTV</div><div class="ttdef"><b>Definition</b> nvme.h:348</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea54a7ff104e2a8db452cb97986255533a"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea54a7ff104e2a8db452cb97986255533a">RT_NVME_FEAT_LBA_RANGE</a></div><div class="ttdeci">@ RT_NVME_FEAT_LBA_RANGE</div><div class="ttdef"><b>Definition</b> nvme.h:329</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea56db285ed844f7098c156074e8b8bc44"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea56db285ed844f7098c156074e8b8bc44">RT_NVME_FEAT_AUTO_PST</a></div><div class="ttdeci">@ RT_NVME_FEAT_AUTO_PST</div><div class="ttdef"><b>Definition</b> nvme.h:338</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea5b09ffc2010405a6e0efa5018cac8f92"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea5b09ffc2010405a6e0efa5018cac8f92">RT_NVME_LOG_ERROR</a></div><div class="ttdeci">@ RT_NVME_LOG_ERROR</div><div class="ttdef"><b>Definition</b> nvme.h:343</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea5f1d9945f1603176e6b0233fbd23a834"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea5f1d9945f1603176e6b0233fbd23a834">RT_NVME_FEAT_ASYNC_EVENT</a></div><div class="ttdeci">@ RT_NVME_FEAT_ASYNC_EVENT</div><div class="ttdef"><b>Definition</b> nvme.h:337</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea606c61e9ef6ba5b6d0b818c342ab5382"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea606c61e9ef6ba5b6d0b818c342ab5382">RT_NVME_FEAT_RESV_MASK</a></div><div class="ttdeci">@ RT_NVME_FEAT_RESV_MASK</div><div class="ttdef"><b>Definition</b> nvme.h:341</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea64065a06f122c2ac32bb5efb0e2d9b0a"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea64065a06f122c2ac32bb5efb0e2d9b0a">RT_NVME_FEAT_HOST_ID</a></div><div class="ttdeci">@ RT_NVME_FEAT_HOST_ID</div><div class="ttdef"><b>Definition</b> nvme.h:340</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea69a28f01dbf2e733a7d12f12fa20e1a6"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea69a28f01dbf2e733a7d12f12fa20e1a6">RT_NVME_SQ_PRIO_LOW</a></div><div class="ttdeci">@ RT_NVME_SQ_PRIO_LOW</div><div class="ttdef"><b>Definition</b> nvme.h:326</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea8a3b1c36228df2d3929c2633da1e7129"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea8a3b1c36228df2d3929c2633da1e7129">RT_NVME_FEAT_IRQ_CONFIG</a></div><div class="ttdeci">@ RT_NVME_FEAT_IRQ_CONFIG</div><div class="ttdef"><b>Definition</b> nvme.h:335</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea939baebbb2bd87b0224cb639c9a36541"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea939baebbb2bd87b0224cb639c9a36541">RT_NVME_FWACT_ACTV</a></div><div class="ttdeci">@ RT_NVME_FWACT_ACTV</div><div class="ttdef"><b>Definition</b> nvme.h:349</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea95ebd27502ecc98c0580b7381184a4af"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea95ebd27502ecc98c0580b7381184a4af">RT_NVME_SQ_PRIO_MEDIUM</a></div><div class="ttdeci">@ RT_NVME_SQ_PRIO_MEDIUM</div><div class="ttdef"><b>Definition</b> nvme.h:325</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9ea9d95aa89a2a1ed7e30c4362e8e91a2ba"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9ea9d95aa89a2a1ed7e30c4362e8e91a2ba">RT_NVME_LOG_FW_SLOT</a></div><div class="ttdeci">@ RT_NVME_LOG_FW_SLOT</div><div class="ttdef"><b>Definition</b> nvme.h:345</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eaa10bcfd29149bb6fc0f21ae07f62ff5e"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa10bcfd29149bb6fc0f21ae07f62ff5e">RT_NVME_FEAT_IRQ_COALESCE</a></div><div class="ttdeci">@ RT_NVME_FEAT_IRQ_COALESCE</div><div class="ttdef"><b>Definition</b> nvme.h:334</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eaa81e99f3dc167705a208506513bde89b"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa81e99f3dc167705a208506513bde89b">RT_NVME_SQ_PRIO_URGENT</a></div><div class="ttdeci">@ RT_NVME_SQ_PRIO_URGENT</div><div class="ttdef"><b>Definition</b> nvme.h:323</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eaa9839c7cb11453edc249ccfc7619d328"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaa9839c7cb11453edc249ccfc7619d328">RT_NVME_FEAT_ARBITRATION</a></div><div class="ttdeci">@ RT_NVME_FEAT_ARBITRATION</div><div class="ttdef"><b>Definition</b> nvme.h:327</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eaaf5a4025d98e758c9d754b044242a3b0"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaaf5a4025d98e758c9d754b044242a3b0">RT_NVME_LOG_SMART</a></div><div class="ttdeci">@ RT_NVME_LOG_SMART</div><div class="ttdef"><b>Definition</b> nvme.h:344</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eab11ae43bf8275fd0e405267430bc6368"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eab11ae43bf8275fd0e405267430bc6368">RT_NVME_FEAT_VOLATILE_WC</a></div><div class="ttdeci">@ RT_NVME_FEAT_VOLATILE_WC</div><div class="ttdef"><b>Definition</b> nvme.h:332</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eab31f0267e2d13de440d769a3324ada2e"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eab31f0267e2d13de440d769a3324ada2e">RT_NVME_FEAT_ERR_RECOVERY</a></div><div class="ttdeci">@ RT_NVME_FEAT_ERR_RECOVERY</div><div class="ttdef"><b>Definition</b> nvme.h:331</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eac2ef2f3d569ab68470afc1c56431a2cf"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eac2ef2f3d569ab68470afc1c56431a2cf">RT_NVME_FWACT_REPL</a></div><div class="ttdeci">@ RT_NVME_FWACT_REPL</div><div class="ttdef"><b>Definition</b> nvme.h:347</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eac9023e17de78de89f8811f20e48a202f"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eac9023e17de78de89f8811f20e48a202f">RT_NVME_FEAT_SW_PROGRESS</a></div><div class="ttdeci">@ RT_NVME_FEAT_SW_PROGRESS</div><div class="ttdef"><b>Definition</b> nvme.h:339</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eacb0c6b27c217d80f7d26ffbe36ef09ad"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eacb0c6b27c217d80f7d26ffbe36ef09ad">RT_NVME_FEAT_WRITE_ATOMIC</a></div><div class="ttdeci">@ RT_NVME_FEAT_WRITE_ATOMIC</div><div class="ttdef"><b>Definition</b> nvme.h:336</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eade81e77cb8740d4331e4561d57c716ce"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eade81e77cb8740d4331e4561d57c716ce">RT_NVME_FEAT_POWER_MGMT</a></div><div class="ttdeci">@ RT_NVME_FEAT_POWER_MGMT</div><div class="ttdef"><b>Definition</b> nvme.h:328</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eaf6be75a1ee6cb88ebf892fd1a63ecb56"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eaf6be75a1ee6cb88ebf892fd1a63ecb56">RT_NVME_QUEUE_PHYS_CONTIG</a></div><div class="ttdeci">@ RT_NVME_QUEUE_PHYS_CONTIG</div><div class="ttdef"><b>Definition</b> nvme.h:321</div></div>
<div class="ttc" id="anvme_8h_html_a05589fbab0657f08285ebdfe93f5ec9eafa245ffc6409db1af6fd5216ff15114a"><div class="ttname"><a href="nvme_8h.html#a05589fbab0657f08285ebdfe93f5ec9eafa245ffc6409db1af6fd5216ff15114a">RT_NVME_LOG_RESERVATION</a></div><div class="ttdeci">@ RT_NVME_LOG_RESERVATION</div><div class="ttdef"><b>Definition</b> nvme.h:346</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da0e3c49fb9a2af620df0955e18cd7da71"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da0e3c49fb9a2af620df0955e18cd7da71">RT_NVME_REG_PMREBS</a></div><div class="ttdeci">@ RT_NVME_REG_PMREBS</div><div class="ttdef"><b>Definition</b> nvme.h:489</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da1953a032929e835a98ec93c02434c770"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da1953a032929e835a98ec93c02434c770">RT_NVME_REG_INTMS</a></div><div class="ttdeci">@ RT_NVME_REG_INTMS</div><div class="ttdef"><b>Definition</b> nvme.h:471</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da2ac8cd61443da6ed6993f8dfac5748fb"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da2ac8cd61443da6ed6993f8dfac5748fb">RT_NVME_REG_BPMBL</a></div><div class="ttdeci">@ RT_NVME_REG_BPMBL</div><div class="ttdef"><b>Definition</b> nvme.h:483</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da36f3f0b14506eeda9c2c9ad4996a8f97"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da36f3f0b14506eeda9c2c9ad4996a8f97">RT_NVME_REG_CAP</a></div><div class="ttdeci">@ RT_NVME_REG_CAP</div><div class="ttdef"><b>Definition</b> nvme.h:469</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da3bdc76ce397328d9c9eb4ecb307487dd"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da3bdc76ce397328d9c9eb4ecb307487dd">RT_NVME_REG_DBS</a></div><div class="ttdeci">@ RT_NVME_REG_DBS</div><div class="ttdef"><b>Definition</b> nvme.h:491</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da4c51315d5faff70d2b455f1fa154dc62"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da4c51315d5faff70d2b455f1fa154dc62">RT_NVME_REG_INTMC</a></div><div class="ttdeci">@ RT_NVME_REG_INTMC</div><div class="ttdef"><b>Definition</b> nvme.h:472</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da4d425d07d7a44b9878d21947c10c67fc"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da4d425d07d7a44b9878d21947c10c67fc">RT_NVME_REG_PMRSWTP</a></div><div class="ttdeci">@ RT_NVME_REG_PMRSWTP</div><div class="ttdef"><b>Definition</b> nvme.h:490</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da571853a0853a6442d8ce0d77986d1076"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da571853a0853a6442d8ce0d77986d1076">RT_NVME_REG_AQA</a></div><div class="ttdeci">@ RT_NVME_REG_AQA</div><div class="ttdef"><b>Definition</b> nvme.h:476</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da57e75abddbe8fc63c9cb7bc0a330ba3e"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da57e75abddbe8fc63c9cb7bc0a330ba3e">RT_NVME_REG_ASQ</a></div><div class="ttdeci">@ RT_NVME_REG_ASQ</div><div class="ttdef"><b>Definition</b> nvme.h:477</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da74ce4be12bdc109bfc20eeafe52400b8"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da74ce4be12bdc109bfc20eeafe52400b8">RT_NVME_REG_PMRCAP</a></div><div class="ttdeci">@ RT_NVME_REG_PMRCAP</div><div class="ttdef"><b>Definition</b> nvme.h:486</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da767e7cfba1a260dd6286f0c08691a8db"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da767e7cfba1a260dd6286f0c08691a8db">RT_NVME_REG_CMBMSC</a></div><div class="ttdeci">@ RT_NVME_REG_CMBMSC</div><div class="ttdef"><b>Definition</b> nvme.h:484</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da832acb021e7fe9fba3dd97f077b431a4"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da832acb021e7fe9fba3dd97f077b431a4">RT_NVME_REG_VS</a></div><div class="ttdeci">@ RT_NVME_REG_VS</div><div class="ttdef"><b>Definition</b> nvme.h:470</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da93852be2ff322bffe1ce5fce201c2275"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da93852be2ff322bffe1ce5fce201c2275">RT_NVME_REG_CMBLOC</a></div><div class="ttdeci">@ RT_NVME_REG_CMBLOC</div><div class="ttdef"><b>Definition</b> nvme.h:479</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da95d2d8bcd00af20609d62215b268a562"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da95d2d8bcd00af20609d62215b268a562">RT_NVME_REG_CC</a></div><div class="ttdeci">@ RT_NVME_REG_CC</div><div class="ttdef"><b>Definition</b> nvme.h:473</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4da965a5fa6d52881ae919af5c81d39f0b6"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4da965a5fa6d52881ae919af5c81d39f0b6">RT_NVME_REG_BPINFO</a></div><div class="ttdeci">@ RT_NVME_REG_BPINFO</div><div class="ttdef"><b>Definition</b> nvme.h:481</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4daa63182f220f7165ebd4250242b299adf"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daa63182f220f7165ebd4250242b299adf">RT_NVME_REG_ACQ</a></div><div class="ttdeci">@ RT_NVME_REG_ACQ</div><div class="ttdef"><b>Definition</b> nvme.h:478</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4dabe388dd768dea9754a808d1ae94ef563"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dabe388dd768dea9754a808d1ae94ef563">RT_NVME_REG_NSSR</a></div><div class="ttdeci">@ RT_NVME_REG_NSSR</div><div class="ttdef"><b>Definition</b> nvme.h:475</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4dabeb04988692c60830109b73e2072088c"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dabeb04988692c60830109b73e2072088c">RT_NVME_REG_CRTO</a></div><div class="ttdeci">@ RT_NVME_REG_CRTO</div><div class="ttdef"><b>Definition</b> nvme.h:485</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4dacaf89135aa2b6b3e498826707c369b5f"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dacaf89135aa2b6b3e498826707c369b5f">RT_NVME_REG_CSTS</a></div><div class="ttdeci">@ RT_NVME_REG_CSTS</div><div class="ttdef"><b>Definition</b> nvme.h:474</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4daccdc89aad3b4677dd89921d0df3afa39"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daccdc89aad3b4677dd89921d0df3afa39">RT_NVME_REG_PMRSTS</a></div><div class="ttdeci">@ RT_NVME_REG_PMRSTS</div><div class="ttdef"><b>Definition</b> nvme.h:488</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4dad9ef8aeed774296f1ec25a0f426e7b3a"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dad9ef8aeed774296f1ec25a0f426e7b3a">RT_NVME_REG_PMRCTL</a></div><div class="ttdeci">@ RT_NVME_REG_PMRCTL</div><div class="ttdef"><b>Definition</b> nvme.h:487</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4dae7f4a7338a46286890406e38537e667a"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4dae7f4a7338a46286890406e38537e667a">RT_NVME_REG_CMBSZ</a></div><div class="ttdeci">@ RT_NVME_REG_CMBSZ</div><div class="ttdef"><b>Definition</b> nvme.h:480</div></div>
<div class="ttc" id="anvme_8h_html_a16af7b253440dadd46a80a4b9fddba4daff868d2463b95e54432cf5c38e56f18b"><div class="ttname"><a href="nvme_8h.html#a16af7b253440dadd46a80a4b9fddba4daff868d2463b95e54432cf5c38e56f18b">RT_NVME_REG_BPRSEL</a></div><div class="ttdeci">@ RT_NVME_REG_BPRSEL</div><div class="ttdef"><b>Definition</b> nvme.h:482</div></div>
<div class="ttc" id="anvme_8h_html_a385c44f6fb256e5716a2302a5b940388aa4d1594009fa901fbbe9147ff11fd35f"><div class="ttname"><a href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388aa4d1594009fa901fbbe9147ff11fd35f">RT_NVME_PSDT_SGL_MPTR_SGL</a></div><div class="ttdeci">@ RT_NVME_PSDT_SGL_MPTR_SGL</div><div class="ttdef"><b>Definition</b> nvme.h:228</div></div>
<div class="ttc" id="anvme_8h_html_a385c44f6fb256e5716a2302a5b940388ad43d469dda5bba3700f7758afb3daf76"><div class="ttname"><a href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388ad43d469dda5bba3700f7758afb3daf76">RT_NVME_PSDT_PRP</a></div><div class="ttdeci">@ RT_NVME_PSDT_PRP</div><div class="ttdef"><b>Definition</b> nvme.h:226</div></div>
<div class="ttc" id="anvme_8h_html_a385c44f6fb256e5716a2302a5b940388ae58c58fe141431a746c51b63c5c9ebfb"><div class="ttname"><a href="nvme_8h.html#a385c44f6fb256e5716a2302a5b940388ae58c58fe141431a746c51b63c5c9ebfb">RT_NVME_PSDT_SGL_MPTR_CONTIGUOUS</a></div><div class="ttdeci">@ RT_NVME_PSDT_SGL_MPTR_CONTIGUOUS</div><div class="ttdef"><b>Definition</b> nvme.h:227</div></div>
<div class="ttc" id="anvme_8h_html_a6d6b05c84e8bd42a80ae6365ed41fb92"><div class="ttname"><a href="nvme_8h.html#a6d6b05c84e8bd42a80ae6365ed41fb92">rt_nvme_controller_unregister</a></div><div class="ttdeci">rt_err_t rt_nvme_controller_unregister(struct rt_nvme_controller *nvme)</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa1edd68bc861bec14bfedb44ab7700ce3"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa1edd68bc861bec14bfedb44ab7700ce3">RT_NVME_LBAF_RP_GOOD</a></div><div class="ttdeci">@ RT_NVME_LBAF_RP_GOOD</div><div class="ttdef"><b>Definition</b> nvme.h:781</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa29d49ccd3932984e564686f869946932"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa29d49ccd3932984e564686f869946932">RT_NVME_NS_DPS_PI_TYPE2</a></div><div class="ttdeci">@ RT_NVME_NS_DPS_PI_TYPE2</div><div class="ttdef"><b>Definition</b> nvme.h:791</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa33ab329516cc68a1bc832d9b2e4d0d75"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa33ab329516cc68a1bc832d9b2e4d0d75">RT_NVME_NS_DPC_PI_LAST</a></div><div class="ttdeci">@ RT_NVME_NS_DPC_PI_LAST</div><div class="ttdef"><b>Definition</b> nvme.h:783</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa4654cca34b8bbc90349423f1612fc024"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa4654cca34b8bbc90349423f1612fc024">RT_NVME_NS_DPC_PI_TYPE3</a></div><div class="ttdeci">@ RT_NVME_NS_DPC_PI_TYPE3</div><div class="ttdef"><b>Definition</b> nvme.h:785</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa5a681abd68b0ce554d756f6c8f52a8f0"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa5a681abd68b0ce554d756f6c8f52a8f0">RT_NVME_NS_DPS_PI_TYPE3</a></div><div class="ttdeci">@ RT_NVME_NS_DPS_PI_TYPE3</div><div class="ttdef"><b>Definition</b> nvme.h:792</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa684ffd091bab04fe3aa3c7e006a2fc7a"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa684ffd091bab04fe3aa3c7e006a2fc7a">RT_NVME_NS_FLBAS_LBA_SHIFT</a></div><div class="ttdeci">@ RT_NVME_NS_FLBAS_LBA_SHIFT</div><div class="ttdef"><b>Definition</b> nvme.h:777</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa701bba0f683bd5de47686ca619ed6c80"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa701bba0f683bd5de47686ca619ed6c80">RT_NVME_NS_DPS_PI_MASK</a></div><div class="ttdeci">@ RT_NVME_NS_DPS_PI_MASK</div><div class="ttdef"><b>Definition</b> nvme.h:789</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa757dd21360911e1b3892e430ae288541"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa757dd21360911e1b3892e430ae288541">RT_NVME_NS_DPC_PI_FIRST</a></div><div class="ttdeci">@ RT_NVME_NS_DPC_PI_FIRST</div><div class="ttdef"><b>Definition</b> nvme.h:784</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa7861cb0521e7c59ea479e8374eb869da"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa7861cb0521e7c59ea479e8374eb869da">RT_NVME_LBAF_RP_BETTER</a></div><div class="ttdeci">@ RT_NVME_LBAF_RP_BETTER</div><div class="ttdef"><b>Definition</b> nvme.h:780</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa854b0b06eb814a125b33acb202ae7787"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa854b0b06eb814a125b33acb202ae7787">RT_NVME_NS_FEAT_THIN</a></div><div class="ttdeci">@ RT_NVME_NS_FEAT_THIN</div><div class="ttdef"><b>Definition</b> nvme.h:774</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa8daa1727425befd94c1dc698ab740be1"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa8daa1727425befd94c1dc698ab740be1">RT_NVME_LBAF_RP_DEGRADED</a></div><div class="ttdeci">@ RT_NVME_LBAF_RP_DEGRADED</div><div class="ttdef"><b>Definition</b> nvme.h:782</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaa90f6206a0cc25bb28ecc2e145040f2ba"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaa90f6206a0cc25bb28ecc2e145040f2ba">RT_NVME_NS_FLBAS_LBA_UMASK</a></div><div class="ttdeci">@ RT_NVME_NS_FLBAS_LBA_UMASK</div><div class="ttdef"><b>Definition</b> nvme.h:776</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaaa89695587696a5f0a4c8450799bf9611"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaa89695587696a5f0a4c8450799bf9611">RT_NVME_NS_FLBAS_LBA_MASK</a></div><div class="ttdeci">@ RT_NVME_NS_FLBAS_LBA_MASK</div><div class="ttdef"><b>Definition</b> nvme.h:775</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaaa89ef3507b3d4b56547fb660e63bb975"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaa89ef3507b3d4b56547fb660e63bb975">RT_NVME_NS_FLBAS_META_EXT</a></div><div class="ttdeci">@ RT_NVME_NS_FLBAS_META_EXT</div><div class="ttdef"><b>Definition</b> nvme.h:778</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaaab9220f7133d429245891b737b34be21"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaaab9220f7133d429245891b737b34be21">RT_NVME_NS_DPS_PI_TYPE1</a></div><div class="ttdeci">@ RT_NVME_NS_DPS_PI_TYPE1</div><div class="ttdef"><b>Definition</b> nvme.h:790</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaab628e7594124e129c3e0ce240ac054d1"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaab628e7594124e129c3e0ce240ac054d1">RT_NVME_NS_DPC_PI_TYPE2</a></div><div class="ttdeci">@ RT_NVME_NS_DPC_PI_TYPE2</div><div class="ttdef"><b>Definition</b> nvme.h:786</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaadf8e3aca739d21acbf04637bb2da5f8e"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaadf8e3aca739d21acbf04637bb2da5f8e">RT_NVME_NS_DPC_PI_TYPE1</a></div><div class="ttdeci">@ RT_NVME_NS_DPC_PI_TYPE1</div><div class="ttdef"><b>Definition</b> nvme.h:787</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaae90759e96d0f17885cfd4c7e83cf5b3f"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaae90759e96d0f17885cfd4c7e83cf5b3f">RT_NVME_LBAF_RP_BEST</a></div><div class="ttdeci">@ RT_NVME_LBAF_RP_BEST</div><div class="ttdef"><b>Definition</b> nvme.h:779</div></div>
<div class="ttc" id="anvme_8h_html_a80155586fa275b28773c9b203f52cabaafc9e3030a4ae947b4665ed34558972dc"><div class="ttname"><a href="nvme_8h.html#a80155586fa275b28773c9b203f52cabaafc9e3030a4ae947b4665ed34558972dc">RT_NVME_NS_DPS_PI_FIRST</a></div><div class="ttdeci">@ RT_NVME_NS_DPS_PI_FIRST</div><div class="ttdef"><b>Definition</b> nvme.h:788</div></div>
<div class="ttc" id="anvme_8h_html_a9201e223b9fa418ac772ee4bf4f2bde5"><div class="ttname"><a href="nvme_8h.html#a9201e223b9fa418ac772ee4bf4f2bde5">rt_packed</a></div><div class="ttdeci">rt_packed(struct rt_nvme_sgl_desc { rt_le64_t adddress;rt_le32_t length;rt_uint8_t reserved[3];#define SGL_DESC_TYPE_DATA_BLOCK #define SGL_DESC_TYPE_BIT_BUCKET #define SGL_DESC_TYPE_SEGMENT #define SGL_DESC_TYPE_LAST_SEGMENT #define SGL_DESC_TYPE_KEYED_DATA_BLOCK #define SGL_DESC_TYPE_VENDOR_SPECIFIC rt_uint8_t sgl_identify;})</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea06f6d5af35b4780b9f004bbdea57f87a"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea06f6d5af35b4780b9f004bbdea57f87a">RT_NVME_CTRL_CTRATT_ENDURANCE_GROUPS</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_ENDURANCE_GROUPS</div><div class="ttdef"><b>Definition</b> nvme.h:714</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea13aa3ecc1a812ad12c30145ae076c45c"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea13aa3ecc1a812ad12c30145ae076c45c">RT_NVME_CTRL_OACS_NS_MNGT_SUPP</a></div><div class="ttdeci">@ RT_NVME_CTRL_OACS_NS_MNGT_SUPP</div><div class="ttdef"><b>Definition</b> nvme.h:706</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea19e6bc7ffedebd3f35f1e095c5ff1625"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea19e6bc7ffedebd3f35f1e095c5ff1625">RT_NVME_CTRL_ONCS_COMPARE</a></div><div class="ttdeci">@ RT_NVME_CTRL_ONCS_COMPARE</div><div class="ttdef"><b>Definition</b> nvme.h:698</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea40a280202f4884e526af4048cab80182"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea40a280202f4884e526af4048cab80182">RT_NVME_CTRL_CTRATT_NVM_SETS</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_NVM_SETS</div><div class="ttdef"><b>Definition</b> nvme.h:712</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea48829be5b2ad82048adcaa8fa91b98b0"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea48829be5b2ad82048adcaa8fa91b98b0">RT_NVME_CTRL_CTRATT_128_ID</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_128_ID</div><div class="ttdef"><b>Definition</b> nvme.h:710</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea4f95f2ef0539cbcb972a4b1759365641"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea4f95f2ef0539cbcb972a4b1759365641">RT_NVME_CTRL_OACS_DIRECTIVES</a></div><div class="ttdeci">@ RT_NVME_CTRL_OACS_DIRECTIVES</div><div class="ttdef"><b>Definition</b> nvme.h:707</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea55343ea2d7b1890c3cc3cd77552ca280"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea55343ea2d7b1890c3cc3cd77552ca280">RT_NVME_CTRL_ONCS_DSM</a></div><div class="ttdeci">@ RT_NVME_CTRL_ONCS_DSM</div><div class="ttdef"><b>Definition</b> nvme.h:700</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea600a64477dff261e4b2227993f3fd758"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea600a64477dff261e4b2227993f3fd758">RT_NVME_CTRL_LPA_CMD_EFFECTS_LOG</a></div><div class="ttdeci">@ RT_NVME_CTRL_LPA_CMD_EFFECTS_LOG</div><div class="ttdef"><b>Definition</b> nvme.h:709</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea64183783a1179c4942610f1432b0ae4f"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea64183783a1179c4942610f1432b0ae4f">RT_NVME_CTRL_CMIC_ANA</a></div><div class="ttdeci">@ RT_NVME_CTRL_CMIC_ANA</div><div class="ttdef"><b>Definition</b> nvme.h:697</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea673b935bff69624ae2fee49a95c478a6"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea673b935bff69624ae2fee49a95c478a6">RT_NVME_CTRL_OACS_SEC_SUPP</a></div><div class="ttdeci">@ RT_NVME_CTRL_OACS_SEC_SUPP</div><div class="ttdef"><b>Definition</b> nvme.h:705</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea6b2e80cea5b369f4051956de95ed8783"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea6b2e80cea5b369f4051956de95ed8783">RT_NVME_CTRL_ONCS_WRITE_UNCORRECTABLE</a></div><div class="ttdeci">@ RT_NVME_CTRL_ONCS_WRITE_UNCORRECTABLE</div><div class="ttdef"><b>Definition</b> nvme.h:699</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea700094eaf154efea46d3217583258629"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea700094eaf154efea46d3217583258629">RT_NVME_CTRL_VWC_PRESENT</a></div><div class="ttdeci">@ RT_NVME_CTRL_VWC_PRESENT</div><div class="ttdef"><b>Definition</b> nvme.h:704</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea808004764f0a784cf083548e3eca6e63"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea808004764f0a784cf083548e3eca6e63">RT_NVME_CTRL_ONCS_WRITE_ZEROES</a></div><div class="ttdeci">@ RT_NVME_CTRL_ONCS_WRITE_ZEROES</div><div class="ttdef"><b>Definition</b> nvme.h:701</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea89e2565addc71a1db2d14538a140ba9c"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea89e2565addc71a1db2d14538a140ba9c">RT_NVME_CTRL_ONCS_RESERVATIONS</a></div><div class="ttdeci">@ RT_NVME_CTRL_ONCS_RESERVATIONS</div><div class="ttdef"><b>Definition</b> nvme.h:702</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea8aea32607d2845f7715de22c60fee565"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea8aea32607d2845f7715de22c60fee565">RT_NVME_CTRL_CTRATT_READ_RECV_LVLS</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_READ_RECV_LVLS</div><div class="ttdef"><b>Definition</b> nvme.h:713</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea9bc826507b96f04349551c1bcf5f6e7e"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea9bc826507b96f04349551c1bcf5f6e7e">RT_NVME_CTRL_CTRATT_NAMESPACE_GRANULARITY</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_NAMESPACE_GRANULARITY</div><div class="ttdef"><b>Definition</b> nvme.h:716</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fcea9f7be2f77aaba0f54ec2a0e9adc4d6eb"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fcea9f7be2f77aaba0f54ec2a0e9adc4d6eb">RT_NVME_CTRL_CTRATT_PREDICTABLE_LAT</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_PREDICTABLE_LAT</div><div class="ttdef"><b>Definition</b> nvme.h:715</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fceab99eaf1263739f2ed3538ebb4ccb605b"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceab99eaf1263739f2ed3538ebb4ccb605b">RT_NVME_CTRL_OACS_DBBUF_SUPP</a></div><div class="ttdeci">@ RT_NVME_CTRL_OACS_DBBUF_SUPP</div><div class="ttdef"><b>Definition</b> nvme.h:708</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fceac26c1f5ff0823294a79629af65329c9f"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceac26c1f5ff0823294a79629af65329c9f">RT_NVME_CTRL_ONCS_TIMESTAMP</a></div><div class="ttdeci">@ RT_NVME_CTRL_ONCS_TIMESTAMP</div><div class="ttdef"><b>Definition</b> nvme.h:703</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fceac602855e4714907be112e500b3cfc09c"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceac602855e4714907be112e500b3cfc09c">RT_NVME_CTRL_CTRATT_NON_OP_PSP</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_NON_OP_PSP</div><div class="ttdef"><b>Definition</b> nvme.h:711</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fceae4addc29bcc5cedc887d6b8a4e540711"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceae4addc29bcc5cedc887d6b8a4e540711">RT_NVME_CTRL_CTRATT_UUID_LIST</a></div><div class="ttdeci">@ RT_NVME_CTRL_CTRATT_UUID_LIST</div><div class="ttdef"><b>Definition</b> nvme.h:717</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fceae9bd49e9c60fbd65cc7161eb13e9ff8f"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceae9bd49e9c60fbd65cc7161eb13e9ff8f">RT_NVME_CTRL_CMIC_MULTI_PORT</a></div><div class="ttdeci">@ RT_NVME_CTRL_CMIC_MULTI_PORT</div><div class="ttdef"><b>Definition</b> nvme.h:695</div></div>
<div class="ttc" id="anvme_8h_html_aaf105ae5beaca1dee30ae54530691fceaf7f369080bb732d68bfc7788e5bddbe2"><div class="ttname"><a href="nvme_8h.html#aaf105ae5beaca1dee30ae54530691fceaf7f369080bb732d68bfc7788e5bddbe2">RT_NVME_CTRL_CMIC_MULTI_CTRL</a></div><div class="ttdeci">@ RT_NVME_CTRL_CMIC_MULTI_CTRL</div><div class="ttdef"><b>Definition</b> nvme.h:696</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a02e2de816aeaf960fcd8a2057653e180"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a02e2de816aeaf960fcd8a2057653e180">RT_NVME_CMD_RESV_RELEASE</a></div><div class="ttdeci">@ RT_NVME_CMD_RESV_RELEASE</div><div class="ttdef"><b>Definition</b> nvme.h:217</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a20a25a4a92e9d37ccbd93fdbed2a2d05"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a20a25a4a92e9d37ccbd93fdbed2a2d05">RT_NVME_CMD_WRITE_UNCOR</a></div><div class="ttdeci">@ RT_NVME_CMD_WRITE_UNCOR</div><div class="ttdef"><b>Definition</b> nvme.h:209</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a2bf32f172ae447cb17100455da291445"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a2bf32f172ae447cb17100455da291445">RT_NVME_CMD_VERIFY</a></div><div class="ttdeci">@ RT_NVME_CMD_VERIFY</div><div class="ttdef"><b>Definition</b> nvme.h:213</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a379ecb58962531918e3e5a4c932f2835"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a379ecb58962531918e3e5a4c932f2835">RT_NVME_CMD_ZONE_MGMT_SEND</a></div><div class="ttdeci">@ RT_NVME_CMD_ZONE_MGMT_SEND</div><div class="ttdef"><b>Definition</b> nvme.h:218</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a512af80e8ca088e1862b41428090f074"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a512af80e8ca088e1862b41428090f074">RT_NVME_CMD_RESV_ACQUIRE</a></div><div class="ttdeci">@ RT_NVME_CMD_RESV_ACQUIRE</div><div class="ttdef"><b>Definition</b> nvme.h:216</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a63dad58f1470384a57e48cb80fba708b"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a63dad58f1470384a57e48cb80fba708b">RT_NVME_CMD_ZONE_MGMT_RECV</a></div><div class="ttdeci">@ RT_NVME_CMD_ZONE_MGMT_RECV</div><div class="ttdef"><b>Definition</b> nvme.h:219</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a6431b9328fee5621053ba41fbd28fb17"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a6431b9328fee5621053ba41fbd28fb17">RT_NVME_CMD_VENDOR_START</a></div><div class="ttdeci">@ RT_NVME_CMD_VENDOR_START</div><div class="ttdef"><b>Definition</b> nvme.h:221</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a684ac34c53aae7e36beef30c2191f533"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a684ac34c53aae7e36beef30c2191f533">RT_NVME_CMD_READ</a></div><div class="ttdeci">@ RT_NVME_CMD_READ</div><div class="ttdef"><b>Definition</b> nvme.h:208</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a7bc6500bfcf2dea1fecf87cefc967ffd"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a7bc6500bfcf2dea1fecf87cefc967ffd">RT_NVME_CMD_ZONE_APPEND</a></div><div class="ttdeci">@ RT_NVME_CMD_ZONE_APPEND</div><div class="ttdef"><b>Definition</b> nvme.h:220</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a8d9df67673a90fec888e6f1bd1012ac6"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a8d9df67673a90fec888e6f1bd1012ac6">RT_NVME_CMD_RESV_REPORT</a></div><div class="ttdeci">@ RT_NVME_CMD_RESV_REPORT</div><div class="ttdef"><b>Definition</b> nvme.h:215</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57a9f81db15e191f2d7f6dccd6790cd3bb8"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57a9f81db15e191f2d7f6dccd6790cd3bb8">RT_NVME_CMD_DSM</a></div><div class="ttdeci">@ RT_NVME_CMD_DSM</div><div class="ttdef"><b>Definition</b> nvme.h:212</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57aa36868454f81d3d339d3d6ec5fbf0e48"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57aa36868454f81d3d339d3d6ec5fbf0e48">RT_NVME_CMD_FLUSH</a></div><div class="ttdeci">@ RT_NVME_CMD_FLUSH</div><div class="ttdef"><b>Definition</b> nvme.h:206</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57aaac45406b2c68b68265461e5664c8586"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57aaac45406b2c68b68265461e5664c8586">RT_NVME_CMD_WRITE</a></div><div class="ttdeci">@ RT_NVME_CMD_WRITE</div><div class="ttdef"><b>Definition</b> nvme.h:207</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57ac6db5604a8899d80e5586e81417c30fc"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57ac6db5604a8899d80e5586e81417c30fc">RT_NVME_CMD_COMPARE</a></div><div class="ttdeci">@ RT_NVME_CMD_COMPARE</div><div class="ttdef"><b>Definition</b> nvme.h:210</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57adbd7bf51a27eab71c7b19da6f9cd5f93"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57adbd7bf51a27eab71c7b19da6f9cd5f93">RT_NVME_CMD_WRITE_ZEROES</a></div><div class="ttdeci">@ RT_NVME_CMD_WRITE_ZEROES</div><div class="ttdef"><b>Definition</b> nvme.h:211</div></div>
<div class="ttc" id="anvme_8h_html_ab04a0655cd1e3bcac5e8f48c18df1a57af03ed4b42a558842a8a4cb998feab6a1"><div class="ttname"><a href="nvme_8h.html#ab04a0655cd1e3bcac5e8f48c18df1a57af03ed4b42a558842a8a4cb998feab6a1">RT_NVME_CMD_RESV_REGISTER</a></div><div class="ttdeci">@ RT_NVME_CMD_RESV_REGISTER</div><div class="ttdef"><b>Definition</b> nvme.h:214</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a0203c51792245f716f5fbfdd11e1a2a8"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0203c51792245f716f5fbfdd11e1a2a8">RT_NVME_CC_IOCQES</a></div><div class="ttdeci">@ RT_NVME_CC_IOCQES</div><div class="ttdef"><b>Definition</b> nvme.h:520</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a0a096d16476c725ee6021ea999c70817"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0a096d16476c725ee6021ea999c70817">RT_NVME_CC_IOSQES</a></div><div class="ttdeci">@ RT_NVME_CC_IOSQES</div><div class="ttdef"><b>Definition</b> nvme.h:519</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a0f70281bc04f9072db71273c2944f4e8"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0f70281bc04f9072db71273c2944f4e8">RT_NVME_CSTS_SHST_CMPLT</a></div><div class="ttdeci">@ RT_NVME_CSTS_SHST_CMPLT</div><div class="ttdef"><b>Definition</b> nvme.h:525</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a1199f2bd5d306d8e3ec5715cbdb8fc03"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a1199f2bd5d306d8e3ec5715cbdb8fc03">RT_NVME_CC_SHN_NONE</a></div><div class="ttdeci">@ RT_NVME_CC_SHN_NONE</div><div class="ttdef"><b>Definition</b> nvme.h:515</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a1e09fd07c38b69e06c4d4a8c131f615e"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a1e09fd07c38b69e06c4d4a8c131f615e">RT_NVME_CC_SHN_MASK</a></div><div class="ttdeci">@ RT_NVME_CC_SHN_MASK</div><div class="ttdef"><b>Definition</b> nvme.h:518</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a246600a7985ef4692cf6f5b2f15a75a8"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a246600a7985ef4692cf6f5b2f15a75a8">RT_NVME_CSTS_SHST_OCCUR</a></div><div class="ttdeci">@ RT_NVME_CSTS_SHST_OCCUR</div><div class="ttdef"><b>Definition</b> nvme.h:524</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a38425001e22122cd01a35bfd179ac2d4"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a38425001e22122cd01a35bfd179ac2d4">RT_NVME_CSTS_SHST_MASK</a></div><div class="ttdeci">@ RT_NVME_CSTS_SHST_MASK</div><div class="ttdef"><b>Definition</b> nvme.h:526</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a43c589f151f50849dcf2022237e3d206"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a43c589f151f50849dcf2022237e3d206">RT_NVME_CSTS_SHST_NORMAL</a></div><div class="ttdeci">@ RT_NVME_CSTS_SHST_NORMAL</div><div class="ttdef"><b>Definition</b> nvme.h:523</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a48aff14c56f3a01b8cbe705c910996d7"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a48aff14c56f3a01b8cbe705c910996d7">RT_NVME_CSTS_RDY</a></div><div class="ttdeci">@ RT_NVME_CSTS_RDY</div><div class="ttdef"><b>Definition</b> nvme.h:521</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a5962ca10badc5e98626ef47c169d8e70"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a5962ca10badc5e98626ef47c169d8e70">RT_NVME_CC_ENABLE</a></div><div class="ttdeci">@ RT_NVME_CC_ENABLE</div><div class="ttdef"><b>Definition</b> nvme.h:509</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a61cb23edb4f6537d73d4c114322187e5"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a61cb23edb4f6537d73d4c114322187e5">RT_NVME_CSTS_CFS</a></div><div class="ttdeci">@ RT_NVME_CSTS_CFS</div><div class="ttdef"><b>Definition</b> nvme.h:522</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25a826f6a1e3da182bd77c0331738642382"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25a826f6a1e3da182bd77c0331738642382">RT_NVME_CC_CSS_NVM</a></div><div class="ttdeci">@ RT_NVME_CC_CSS_NVM</div><div class="ttdef"><b>Definition</b> nvme.h:510</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25abafeb46e023071229a92ce0592c3f441"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25abafeb46e023071229a92ce0592c3f441">RT_NVME_CC_MPS_SHIFT</a></div><div class="ttdeci">@ RT_NVME_CC_MPS_SHIFT</div><div class="ttdef"><b>Definition</b> nvme.h:511</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25abe73b2b541988a92115df69082b6b3f4"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25abe73b2b541988a92115df69082b6b3f4">RT_NVME_CC_SHN_ABRUPT</a></div><div class="ttdeci">@ RT_NVME_CC_SHN_ABRUPT</div><div class="ttdef"><b>Definition</b> nvme.h:517</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25ad5b95c41fe1435b658bfead983137176"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ad5b95c41fe1435b658bfead983137176">RT_NVME_CC_SHN_NORMAL</a></div><div class="ttdeci">@ RT_NVME_CC_SHN_NORMAL</div><div class="ttdef"><b>Definition</b> nvme.h:516</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25ae071c8778996cb730ecc91159ac4b963"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ae071c8778996cb730ecc91159ac4b963">RT_NVME_CC_ARB_RR</a></div><div class="ttdeci">@ RT_NVME_CC_ARB_RR</div><div class="ttdef"><b>Definition</b> nvme.h:512</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25ae9854bd73ca6a478526df4021b6b1edf"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25ae9854bd73ca6a478526df4021b6b1edf">RT_NVME_CC_ARB_VS</a></div><div class="ttdeci">@ RT_NVME_CC_ARB_VS</div><div class="ttdef"><b>Definition</b> nvme.h:514</div></div>
<div class="ttc" id="anvme_8h_html_aba01db17f4a2bfbc3db60dc172972a25afb8ad7c97b24ddbcdc9b3796fd48fa49"><div class="ttname"><a href="nvme_8h.html#aba01db17f4a2bfbc3db60dc172972a25afb8ad7c97b24ddbcdc9b3796fd48fa49">RT_NVME_CC_ARB_WRRU</a></div><div class="ttdeci">@ RT_NVME_CC_ARB_WRRU</div><div class="ttdef"><b>Definition</b> nvme.h:513</div></div>
<div class="ttc" id="anvme_8h_html_abc5c98fcc1211af2b80116dd6e0a035da4f3cdb88f7d8ea204dc924bb0f70a33b"><div class="ttname"><a href="nvme_8h.html#abc5c98fcc1211af2b80116dd6e0a035da4f3cdb88f7d8ea204dc924bb0f70a33b">RT_NVME_CMD_FLAGS_PSDT_SHIFT</a></div><div class="ttdeci">@ RT_NVME_CMD_FLAGS_PSDT_SHIFT</div><div class="ttdef"><b>Definition</b> nvme.h:235</div></div>
<div class="ttc" id="anvme_8h_html_abc5c98fcc1211af2b80116dd6e0a035dab0b825c98709952a479dd35c6b722b59"><div class="ttname"><a href="nvme_8h.html#abc5c98fcc1211af2b80116dd6e0a035dab0b825c98709952a479dd35c6b722b59">RT_NVME_CMD_FLAGS_FUSE_SHIFT</a></div><div class="ttdeci">@ RT_NVME_CMD_FLAGS_FUSE_SHIFT</div><div class="ttdef"><b>Definition</b> nvme.h:234</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a15050748a8d3d62a514130133831b8da"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a15050748a8d3d62a514130133831b8da">RT_NVME_ADMIN_OPCODE_NVME_MI_RECV</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_NVME_MI_RECV</div><div class="ttdef"><b>Definition</b> nvme.h:193</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a18aa94b112281b751085020e7b5b723e"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a18aa94b112281b751085020e7b5b723e">RT_NVME_ADMIN_OPCODE_DEV_SELF_TEST</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_DEV_SELF_TEST</div><div class="ttdef"><b>Definition</b> nvme.h:186</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a1930ba4624fa47069e448305af26a516"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1930ba4624fa47069e448305af26a516">RT_NVME_ADMIN_OPCODE_IDENTIFY</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_IDENTIFY</div><div class="ttdef"><b>Definition</b> nvme.h:178</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a1d70b83b5655ff7ff8a28b206d5c1b6d"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1d70b83b5655ff7ff8a28b206d5c1b6d">RT_NVME_ADMIN_OPCODE_KEEP_ALIVE</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_KEEP_ALIVE</div><div class="ttdef"><b>Definition</b> nvme.h:188</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a1ff7e1934dcf230616dd3ccf55d0c137"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a1ff7e1934dcf230616dd3ccf55d0c137">RT_NVME_ADMIN_OPCODE_DIRECTIVE_SEND</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_DIRECTIVE_SEND</div><div class="ttdef"><b>Definition</b> nvme.h:189</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a2a152236a0d5962277fc1df7b9fda806"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a2a152236a0d5962277fc1df7b9fda806">RT_NVME_ADMIN_OPCODE_DOWNLOAD_FW</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_DOWNLOAD_FW</div><div class="ttdef"><b>Definition</b> nvme.h:185</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a2dbc55012e6bdea3813663bb25c694b3"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a2dbc55012e6bdea3813663bb25c694b3">RT_NVME_ADMIN_OPCODE_DBBUF</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_DBBUF</div><div class="ttdef"><b>Definition</b> nvme.h:194</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a403c351c3e9c398c33d15cce93af4b84"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a403c351c3e9c398c33d15cce93af4b84">RT_NVME_ADMIN_OPCODE_VIRTUAL_MGMT</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_VIRTUAL_MGMT</div><div class="ttdef"><b>Definition</b> nvme.h:191</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a4a77311b7d7688072635c1999f22fc94"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4a77311b7d7688072635c1999f22fc94">RT_NVME_ADMIN_OPCODE_DELETE_SQ</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_DELETE_SQ</div><div class="ttdef"><b>Definition</b> nvme.h:173</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a4f1a57f097eb81634e64b266bdc143d9"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4f1a57f097eb81634e64b266bdc143d9">RT_NVME_ADMIN_OPCODE_ABORT_CMD</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_ABORT_CMD</div><div class="ttdef"><b>Definition</b> nvme.h:179</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a4ffb641156871bcbd0b93659ad835140"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a4ffb641156871bcbd0b93659ad835140">RT_NVME_ADMIN_OPCODE_ACTIVATE_FW</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_ACTIVATE_FW</div><div class="ttdef"><b>Definition</b> nvme.h:184</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a551035eefe5761541aeb6a8554551e89"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a551035eefe5761541aeb6a8554551e89">RT_NVME_ADMIN_OPCODE_VENDOR_START</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_VENDOR_START</div><div class="ttdef"><b>Definition</b> nvme.h:200</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a60adedb5bf344761bf19ff466160e9c4"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a60adedb5bf344761bf19ff466160e9c4">RT_NVME_ADMIN_OPCODE_FORMAT_NVM</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_FORMAT_NVM</div><div class="ttdef"><b>Definition</b> nvme.h:195</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a68234cd0cd45fa157a05e202df0866f5"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a68234cd0cd45fa157a05e202df0866f5">RT_NVME_ADMIN_OPCODE_CREATE_CQ</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_CREATE_CQ</div><div class="ttdef"><b>Definition</b> nvme.h:177</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a6f3f265e1b048f1a5fa0fa1ac8d67047"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a6f3f265e1b048f1a5fa0fa1ac8d67047">RT_NVME_ADMIN_OPCODE_GET_FEATURES</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_GET_FEATURES</div><div class="ttdef"><b>Definition</b> nvme.h:181</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a88f215a91a801c98bc8bea5240d1e6e9"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a88f215a91a801c98bc8bea5240d1e6e9">RT_NVME_ADMIN_OPCODE_ASYNC_EVENT</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_ASYNC_EVENT</div><div class="ttdef"><b>Definition</b> nvme.h:182</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600a8caff0573c54223b3b7372dc35fca94c"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600a8caff0573c54223b3b7372dc35fca94c">RT_NVME_ADMIN_OPCODE_GET_LOG_PAGE</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_GET_LOG_PAGE</div><div class="ttdef"><b>Definition</b> nvme.h:175</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600aa8d1bbc28ee7a747082d5de7452bc82b"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600aa8d1bbc28ee7a747082d5de7452bc82b">RT_NVME_ADMIN_OPCODE_DIRECTIVE_RECV</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_DIRECTIVE_RECV</div><div class="ttdef"><b>Definition</b> nvme.h:190</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600ab4d0efafde8bf423fdf3bc37a5d01ca9"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ab4d0efafde8bf423fdf3bc37a5d01ca9">RT_NVME_ADMIN_OPCODE_SET_FEATURES</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_SET_FEATURES</div><div class="ttdef"><b>Definition</b> nvme.h:180</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600abd53e48ede7f5247e6d909908a154b78"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600abd53e48ede7f5247e6d909908a154b78">RT_NVME_ADMIN_OPCODE_NS_MGMT</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_NS_MGMT</div><div class="ttdef"><b>Definition</b> nvme.h:183</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600ac06b85aa3821b6f044b792ba14dd2689"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac06b85aa3821b6f044b792ba14dd2689">RT_NVME_ADMIN_OPCODE_NVME_MI_SEND</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_NVME_MI_SEND</div><div class="ttdef"><b>Definition</b> nvme.h:192</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600ac6f2160d2777f137232f755b9cde732f"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac6f2160d2777f137232f755b9cde732f">RT_NVME_ADMIN_OPCODE_CREATE_SQ</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_CREATE_SQ</div><div class="ttdef"><b>Definition</b> nvme.h:174</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600ac7f9cfd99afbed4be87fd9a13ed7c24a"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ac7f9cfd99afbed4be87fd9a13ed7c24a">RT_NVME_ADMIN_OPCODE_NS_ATTACH</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_NS_ATTACH</div><div class="ttdef"><b>Definition</b> nvme.h:187</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600acaada6c98aa97f66113e7c2ac6651d36"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600acaada6c98aa97f66113e7c2ac6651d36">RT_NVME_ADMIN_OPCODE_SANITIZE_NVM</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_SANITIZE_NVM</div><div class="ttdef"><b>Definition</b> nvme.h:198</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600ad8b2febadd4f33f657dea35bf2e95ce4"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600ad8b2febadd4f33f657dea35bf2e95ce4">RT_NVME_ADMIN_OPCODE_SECURITY_RECV</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_SECURITY_RECV</div><div class="ttdef"><b>Definition</b> nvme.h:197</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600aefbe4b52510460e07d8284054342c19f"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600aefbe4b52510460e07d8284054342c19f">RT_NVME_ADMIN_OPCODE_GET_LBA_STATUS</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_GET_LBA_STATUS</div><div class="ttdef"><b>Definition</b> nvme.h:199</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600af581d0f37d741aa996c265257abc6288"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600af581d0f37d741aa996c265257abc6288">RT_NVME_ADMIN_OPCODE_DELETE_CQ</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_DELETE_CQ</div><div class="ttdef"><b>Definition</b> nvme.h:176</div></div>
<div class="ttc" id="anvme_8h_html_abed82baf7f470b522273a3e37c24c600afcb601f4fb5dc906e5dbf5002f90ad52"><div class="ttname"><a href="nvme_8h.html#abed82baf7f470b522273a3e37c24c600afcb601f4fb5dc906e5dbf5002f90ad52">RT_NVME_ADMIN_OPCODE_SECURITY_SEND</a></div><div class="ttdeci">@ RT_NVME_ADMIN_OPCODE_SECURITY_SEND</div><div class="ttdef"><b>Definition</b> nvme.h:196</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a0989a4d73556963cea621311a9794de0"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a0989a4d73556963cea621311a9794de0">RT_NVME_RW_DSM_FREQ_RARE</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_RARE</div><div class="ttdef"><b>Definition</b> nvme.h:298</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a0a1821546696167b403214ec520ba6ac"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a0a1821546696167b403214ec520ba6ac">RT_NVME_RW_FUA</a></div><div class="ttdeci">@ RT_NVME_RW_FUA</div><div class="ttdef"><b>Definition</b> nvme.h:294</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a12feaacc68659003cfda7bfc16cfdc70"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a12feaacc68659003cfda7bfc16cfdc70">RT_NVME_RW_DSM_FREQ_PREFETCH</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_PREFETCH</div><div class="ttdef"><b>Definition</b> nvme.h:303</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a181118f07d3272a8f819ccfab82afae1"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a181118f07d3272a8f819ccfab82afae1">RT_NVME_RW_DSM_FREQ_WRITES</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_WRITES</div><div class="ttdef"><b>Definition</b> nvme.h:300</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a1ba2064a4d1119040a0584c7f5b83a56"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1ba2064a4d1119040a0584c7f5b83a56">RT_NVME_RW_DSM_FREQ_ONCE</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_ONCE</div><div class="ttdef"><b>Definition</b> nvme.h:302</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a1cef155823b59288c7a029f6a6dc1e36"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1cef155823b59288c7a029f6a6dc1e36">RT_NVME_RW_DSM_FREQ_TEMP</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_TEMP</div><div class="ttdef"><b>Definition</b> nvme.h:304</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a1ebe7349bc589e4bd99f00c200f162c4"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a1ebe7349bc589e4bd99f00c200f162c4">RT_NVME_RW_DSM_FREQ_TYPICAL</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_TYPICAL</div><div class="ttdef"><b>Definition</b> nvme.h:297</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a29a0a6c9c6d2dbf720577cb8fb0ed2db"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a29a0a6c9c6d2dbf720577cb8fb0ed2db">RT_NVME_RW_DSM_LATENCY_IDLE</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_LATENCY_IDLE</div><div class="ttdef"><b>Definition</b> nvme.h:306</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a2c181e6aff32d2c4788bb8467d88e9a1"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a2c181e6aff32d2c4788bb8467d88e9a1">RT_NVME_RW_DSM_LATENCY_NONE</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_LATENCY_NONE</div><div class="ttdef"><b>Definition</b> nvme.h:305</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a3d3d5dbf616d2f68ead25e245dc358aa"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a3d3d5dbf616d2f68ead25e245dc358aa">RT_NVME_RW_DSM_COMPRESSED</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_COMPRESSED</div><div class="ttdef"><b>Definition</b> nvme.h:310</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a5336755c8645d43907ec712d3e8b1133"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a5336755c8645d43907ec712d3e8b1133">RT_NVME_WZ_DEAC</a></div><div class="ttdeci">@ RT_NVME_WZ_DEAC</div><div class="ttdef"><b>Definition</b> nvme.h:316</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a57673dfdf0b9c749eb00ab8aa6ee270d"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a57673dfdf0b9c749eb00ab8aa6ee270d">RT_NVME_RW_PRINFO_PRCHK_GUARD</a></div><div class="ttdeci">@ RT_NVME_RW_PRINFO_PRCHK_GUARD</div><div class="ttdef"><b>Definition</b> nvme.h:313</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a5f9b55fa8ba979a8865012f517f68144"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a5f9b55fa8ba979a8865012f517f68144">RT_NVME_RW_DSM_LATENCY_NORM</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_LATENCY_NORM</div><div class="ttdef"><b>Definition</b> nvme.h:307</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a61da86cd885fb7c9706be7492851c073"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a61da86cd885fb7c9706be7492851c073">RT_NVME_RW_APPEND_PIREMAP</a></div><div class="ttdeci">@ RT_NVME_RW_APPEND_PIREMAP</div><div class="ttdef"><b>Definition</b> nvme.h:295</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a6e8c5be9c6d6457c777de7a18b9591e8"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a6e8c5be9c6d6457c777de7a18b9591e8">RT_NVME_RW_DSM_SEQ_REQ</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_SEQ_REQ</div><div class="ttdef"><b>Definition</b> nvme.h:309</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a727e4d90c755f97aab23ff627d54d254"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a727e4d90c755f97aab23ff627d54d254">RT_NVME_RW_LR</a></div><div class="ttdeci">@ RT_NVME_RW_LR</div><div class="ttdef"><b>Definition</b> nvme.h:293</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a782296dcdadfc7a2bbbb4410fa33fe29"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a782296dcdadfc7a2bbbb4410fa33fe29">RT_NVME_RW_PRINFO_PRCHK_APP</a></div><div class="ttdeci">@ RT_NVME_RW_PRINFO_PRCHK_APP</div><div class="ttdef"><b>Definition</b> nvme.h:312</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8a9c4c9bfca72df38742673f119f3816b9"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8a9c4c9bfca72df38742673f119f3816b9">RT_NVME_RW_DTYPE_STREAMS</a></div><div class="ttdeci">@ RT_NVME_RW_DTYPE_STREAMS</div><div class="ttdef"><b>Definition</b> nvme.h:315</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8ab0caabee5b53f02657441b2b57147952"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8ab0caabee5b53f02657441b2b57147952">RT_NVME_RW_DSM_LATENCY_LOW</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_LATENCY_LOW</div><div class="ttdef"><b>Definition</b> nvme.h:308</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8ab4594f45f66d93de5fa558479aa92b39"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8ab4594f45f66d93de5fa558479aa92b39">RT_NVME_RW_PRINFO_PRCHK_REF</a></div><div class="ttdeci">@ RT_NVME_RW_PRINFO_PRCHK_REF</div><div class="ttdef"><b>Definition</b> nvme.h:311</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8abac19933a88d8f660199b7323d8d8911"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8abac19933a88d8f660199b7323d8d8911">RT_NVME_RW_PRINFO_PRACT</a></div><div class="ttdeci">@ RT_NVME_RW_PRINFO_PRACT</div><div class="ttdef"><b>Definition</b> nvme.h:314</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8abca5576114e97b224c8d894092133312"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8abca5576114e97b224c8d894092133312">RT_NVME_RW_DSM_FREQ_READS</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_READS</div><div class="ttdef"><b>Definition</b> nvme.h:299</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8adc8f41ba376be70ed8822abd59ec1ec4"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8adc8f41ba376be70ed8822abd59ec1ec4">RT_NVME_RW_DSM_FREQ_UNSPEC</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_UNSPEC</div><div class="ttdef"><b>Definition</b> nvme.h:296</div></div>
<div class="ttc" id="anvme_8h_html_ac36f475ca5b446f4fde4c9b90bec77c8afc4d0c816c58ea89318d017b403fa305"><div class="ttname"><a href="nvme_8h.html#ac36f475ca5b446f4fde4c9b90bec77c8afc4d0c816c58ea89318d017b403fa305">RT_NVME_RW_DSM_FREQ_RW</a></div><div class="ttdeci">@ RT_NVME_RW_DSM_FREQ_RW</div><div class="ttdef"><b>Definition</b> nvme.h:301</div></div>
<div class="ttc" id="anvme_8h_html_aef6757b4160675d322d2ffc626c78b48"><div class="ttname"><a href="nvme_8h.html#aef6757b4160675d322d2ffc626c78b48">rt_nvme_controller_register</a></div><div class="ttdeci">rt_err_t rt_nvme_controller_register(struct rt_nvme_controller *nvme)</div></div>
<div class="ttc" id="anvme_8h_html_af522e03a3357605c3a4daaee3aff0796"><div class="ttname"><a href="nvme_8h.html#af522e03a3357605c3a4daaee3aff0796">NVME_RSVD</a></div><div class="ttdeci">#define NVME_RSVD(offset, bytes_size)</div><div class="ttdef"><b>Definition</b> nvme.h:18</div></div>
<div class="ttc" id="anvme_8h_html_afe8df3ad1cc0a20c3e77abbece7ad6c1"><div class="ttname"><a href="nvme_8h.html#afe8df3ad1cc0a20c3e77abbece7ad6c1">RT_USING_NVME_QUEUE</a></div><div class="ttdeci">#define RT_USING_NVME_QUEUE</div><div class="ttdef"><b>Definition</b> nvme.h:850</div></div>
<div class="ttc" id="arthw_8h_html"><div class="ttname"><a href="rthw_8h.html">rthw.h</a></div></div>
<div class="ttc" id="artthread_8h_html"><div class="ttname"><a href="rtthread_8h.html">rtthread.h</a></div></div>
<div class="ttc" id="arttypes_8h_html_a42df42aabf676f2a89f5af2208b79950"><div class="ttname"><a href="rttypes_8h.html#a42df42aabf676f2a89f5af2208b79950">rt_err_t</a></div><div class="ttdeci">rt_base_t rt_err_t</div><div class="ttdef"><b>Definition</b> rttypes.h:90</div></div>
<div class="ttc" id="arttypes_8h_html_a585e2ad0fbab0f83817cb61373465df6"><div class="ttname"><a href="rttypes_8h.html#a585e2ad0fbab0f83817cb61373465df6">rt_uint8_t</a></div><div class="ttdeci">unsigned char rt_uint8_t</div><div class="ttdef"><b>Definition</b> rttypes.h:57</div></div>
<div class="ttc" id="arttypes_8h_html_a5acba55f46553417996ac70828b874da"><div class="ttname"><a href="rttypes_8h.html#a5acba55f46553417996ac70828b874da">rt_uint16_t</a></div><div class="ttdeci">unsigned short rt_uint16_t</div><div class="ttdef"><b>Definition</b> rttypes.h:58</div></div>
<div class="ttc" id="arttypes_8h_html_a82bef06cae81d9d7d01a8aa0b8c936be"><div class="ttname"><a href="rttypes_8h.html#a82bef06cae81d9d7d01a8aa0b8c936be">rt_atomic_t</a></div><div class="ttdeci">rt_base_t rt_atomic_t</div><div class="ttdef"><b>Definition</b> rttypes.h:111</div></div>
<div class="ttc" id="arttypes_8h_html_aa0f407376acf6e5854ea411316811418"><div class="ttname"><a href="rttypes_8h.html#aa0f407376acf6e5854ea411316811418">rt_uint32_t</a></div><div class="ttdeci">unsigned int rt_uint32_t</div><div class="ttdef"><b>Definition</b> rttypes.h:59</div></div>
<div class="ttc" id="arttypes_8h_html_ab1fea6250be26e7de7cc2d949f755487"><div class="ttname"><a href="rttypes_8h.html#ab1fea6250be26e7de7cc2d949f755487">rt_ubase_t</a></div><div class="ttdeci">rt_uint32_t rt_ubase_t</div><div class="ttdef"><b>Definition</b> rttypes.h:75</div></div>
<div class="ttc" id="arttypes_8h_html_ad1d06de9cbc8f1bf71c1612314d05aec"><div class="ttname"><a href="rttypes_8h.html#ad1d06de9cbc8f1bf71c1612314d05aec">rt_uint64_t</a></div><div class="ttdeci">unsigned long long rt_uint64_t</div><div class="ttdef"><b>Definition</b> rttypes.h:65</div></div>
<div class="ttc" id="astructrt__blk__disk_html"><div class="ttname"><a href="structrt__blk__disk.html">rt_blk_disk</a></div><div class="ttdoc">Physical blk device.</div><div class="ttdef"><b>Definition</b> blk.h:35</div></div>
<div class="ttc" id="astructrt__completion_html"><div class="ttname"><a href="structrt__completion.html">rt_completion</a></div><div class="ttdef"><b>Definition</b> completion.h:27</div></div>
<div class="ttc" id="astructrt__device_html"><div class="ttname"><a href="structrt__device.html">rt_device</a></div><div class="ttdef"><b>Definition</b> rtdef.h:1373</div></div>
<div class="ttc" id="astructrt__list__node_html"><div class="ttname"><a href="structrt__list__node.html">rt_list_node</a></div><div class="ttdef"><b>Definition</b> rttypes.h:126</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html"><div class="ttname"><a href="structrt__nvme__command__common.html">rt_nvme_command_common</a></div><div class="ttdef"><b>Definition</b> nvme.h:239</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_a01a0aa669355ba41166961604ac13127"><div class="ttname"><a href="structrt__nvme__command__common.html#a01a0aa669355ba41166961604ac13127">rt_nvme_command_common::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:240</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_a149a39b04e60895bdec5a69afd77bf5d"><div class="ttname"><a href="structrt__nvme__command__common.html#a149a39b04e60895bdec5a69afd77bf5d">rt_nvme_command_common::metadata</a></div><div class="ttdeci">rt_le64_t metadata</div><div class="ttdef"><b>Definition</b> nvme.h:245</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_a30b15b4fa13e064c1fa8d0c6419addbf"><div class="ttname"><a href="structrt__nvme__command__common.html#a30b15b4fa13e064c1fa8d0c6419addbf">rt_nvme_command_common::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:241</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_a420a8524aa0f178e9b80ab9855220731"><div class="ttname"><a href="structrt__nvme__command__common.html#a420a8524aa0f178e9b80ab9855220731">rt_nvme_command_common::nsid</a></div><div class="ttdeci">rt_le32_t nsid</div><div class="ttdef"><b>Definition</b> nvme.h:243</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_a46f1439006197da1d739c275fd42f4c6"><div class="ttname"><a href="structrt__nvme__command__common.html#a46f1439006197da1d739c275fd42f4c6">rt_nvme_command_common::cmd_dw2</a></div><div class="ttdeci">rt_le32_t cmd_dw2[2]</div><div class="ttdef"><b>Definition</b> nvme.h:244</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_a64ac3ccd0f819f398f5d8d0d5a5e3a56"><div class="ttname"><a href="structrt__nvme__command__common.html#a64ac3ccd0f819f398f5d8d0d5a5e3a56">rt_nvme_command_common::prp1</a></div><div class="ttdeci">rt_le64_t prp1</div><div class="ttdef"><b>Definition</b> nvme.h:246</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_aa7b6b2a521260ec8d3f1c7cf1bd147cc"><div class="ttname"><a href="structrt__nvme__command__common.html#aa7b6b2a521260ec8d3f1c7cf1bd147cc">rt_nvme_command_common::cmd_dw10</a></div><div class="ttdeci">rt_le32_t cmd_dw10[6]</div><div class="ttdef"><b>Definition</b> nvme.h:248</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_acfd97a01174d6b974203dac060044699"><div class="ttname"><a href="structrt__nvme__command__common.html#acfd97a01174d6b974203dac060044699">rt_nvme_command_common::prp2</a></div><div class="ttdeci">rt_le64_t prp2</div><div class="ttdef"><b>Definition</b> nvme.h:247</div></div>
<div class="ttc" id="astructrt__nvme__command__common_html_afd935418fa2ac5acda883f3ba82d12bc"><div class="ttname"><a href="structrt__nvme__command__common.html#afd935418fa2ac5acda883f3ba82d12bc">rt_nvme_command_common::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:242</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html"><div class="ttname"><a href="structrt__nvme__command__create__cq.html">rt_nvme_command_create_cq</a></div><div class="ttdef"><b>Definition</b> nvme.h:380</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_a108ed28d45e248d22253c35c98f717d8"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#a108ed28d45e248d22253c35c98f717d8">rt_nvme_command_create_cq::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:383</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_a24df46ee665e7ca30ffd9911239136ed"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#a24df46ee665e7ca30ffd9911239136ed">rt_nvme_command_create_cq::qsize</a></div><div class="ttdeci">rt_le16_t qsize</div><div class="ttdef"><b>Definition</b> nvme.h:388</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_a4db5f7a5c0d41b999cbc2e5d8bf164c0"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#a4db5f7a5c0d41b999cbc2e5d8bf164c0">rt_nvme_command_create_cq::cq_flags</a></div><div class="ttdeci">rt_le16_t cq_flags</div><div class="ttdef"><b>Definition</b> nvme.h:389</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_a86f8802802621e99e3c073e74dcda877"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#a86f8802802621e99e3c073e74dcda877">rt_nvme_command_create_cq::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:382</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_a96747a23cc9ecc1ba3fdf075d0255314"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#a96747a23cc9ecc1ba3fdf075d0255314">rt_nvme_command_create_cq::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(32, 8)</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_a9a484ed719fc5a8e41e4d1c853c05dfc"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#a9a484ed719fc5a8e41e4d1c853c05dfc">rt_nvme_command_create_cq::irq_vector</a></div><div class="ttdeci">rt_le16_t irq_vector</div><div class="ttdef"><b>Definition</b> nvme.h:390</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_a9b510853b519792aebdd237d112a2ef4"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#a9b510853b519792aebdd237d112a2ef4">rt_nvme_command_create_cq::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:381</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_aae4d80ae1cb5367c3ac5d8c06b9f73df"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#aae4d80ae1cb5367c3ac5d8c06b9f73df">rt_nvme_command_create_cq::prp1</a></div><div class="ttdeci">rt_le64_t prp1</div><div class="ttdef"><b>Definition</b> nvme.h:385</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_ac01b458afc87c364c81e64c3aeaae896"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#ac01b458afc87c364c81e64c3aeaae896">rt_nvme_command_create_cq::cqid</a></div><div class="ttdeci">rt_le16_t cqid</div><div class="ttdef"><b>Definition</b> nvme.h:387</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_ae8fa4d756cc94005843849b5fb1480be"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#ae8fa4d756cc94005843849b5fb1480be">rt_nvme_command_create_cq::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(104, 16)</div></div>
<div class="ttc" id="astructrt__nvme__command__create__cq_html_af8aa4fbd3a250016c9eacced524ed4ec"><div class="ttname"><a href="structrt__nvme__command__create__cq.html#af8aa4fbd3a250016c9eacced524ed4ec">rt_nvme_command_create_cq::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(4, 20)</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html"><div class="ttname"><a href="structrt__nvme__command__create__sq.html">rt_nvme_command_create_sq</a></div><div class="ttdef"><b>Definition</b> nvme.h:395</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a00f7063cfecc3d7ff397ddb017368617"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a00f7063cfecc3d7ff397ddb017368617">rt_nvme_command_create_sq::prp1</a></div><div class="ttdeci">rt_le64_t prp1</div><div class="ttdef"><b>Definition</b> nvme.h:400</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a3c0c98a86b9a558c425273873c3d5724"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a3c0c98a86b9a558c425273873c3d5724">rt_nvme_command_create_sq::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(32, 8)</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a502d3b384d6a19d62369adc14914d233"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a502d3b384d6a19d62369adc14914d233">rt_nvme_command_create_sq::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:398</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a5a96cc335b1b184ddc45152fb3b0238d"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a5a96cc335b1b184ddc45152fb3b0238d">rt_nvme_command_create_sq::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(104, 16)</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a5e7bb06705e07745721f56e2545e9285"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a5e7bb06705e07745721f56e2545e9285">rt_nvme_command_create_sq::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:397</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a643b4222782d87b13497da655babc27e"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a643b4222782d87b13497da655babc27e">rt_nvme_command_create_sq::cqid</a></div><div class="ttdeci">rt_le16_t cqid</div><div class="ttdef"><b>Definition</b> nvme.h:405</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a74acb2914308b0ec6dc937f709628f33"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a74acb2914308b0ec6dc937f709628f33">rt_nvme_command_create_sq::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:396</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_a8e030035ce995d4ecd9b7d61d80616c8"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#a8e030035ce995d4ecd9b7d61d80616c8">rt_nvme_command_create_sq::sqid</a></div><div class="ttdeci">rt_le16_t sqid</div><div class="ttdef"><b>Definition</b> nvme.h:402</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_ac8c02778cbdd780135cd4891707ab5b9"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#ac8c02778cbdd780135cd4891707ab5b9">rt_nvme_command_create_sq::sq_flags</a></div><div class="ttdeci">rt_le16_t sq_flags</div><div class="ttdef"><b>Definition</b> nvme.h:404</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_ad08adf2f6658d169aaa67cf7fe9f0934"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#ad08adf2f6658d169aaa67cf7fe9f0934">rt_nvme_command_create_sq::qsize</a></div><div class="ttdeci">rt_le16_t qsize</div><div class="ttdef"><b>Definition</b> nvme.h:403</div></div>
<div class="ttc" id="astructrt__nvme__command__create__sq_html_afbe699a5de6eda03cd97acf4b8c1f3b9"><div class="ttname"><a href="structrt__nvme__command__create__sq.html#afbe699a5de6eda03cd97acf4b8c1f3b9">rt_nvme_command_create_sq::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(4, 20)</div></div>
<div class="ttc" id="astructrt__nvme__command__delete__queue_html"><div class="ttname"><a href="structrt__nvme__command__delete__queue.html">rt_nvme_command_delete_queue</a></div><div class="ttdef"><b>Definition</b> nvme.h:410</div></div>
<div class="ttc" id="astructrt__nvme__command__delete__queue_html_a128805bff53343b6dd8956bfa08e9243"><div class="ttname"><a href="structrt__nvme__command__delete__queue.html#a128805bff53343b6dd8956bfa08e9243">rt_nvme_command_delete_queue::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(42, 22)</div></div>
<div class="ttc" id="astructrt__nvme__command__delete__queue_html_a251e37bf341e89dad50ca85f7e35edc7"><div class="ttname"><a href="structrt__nvme__command__delete__queue.html#a251e37bf341e89dad50ca85f7e35edc7">rt_nvme_command_delete_queue::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:413</div></div>
<div class="ttc" id="astructrt__nvme__command__delete__queue_html_a7c17a8b6a451e6439fc344e09853e95b"><div class="ttname"><a href="structrt__nvme__command__delete__queue.html#a7c17a8b6a451e6439fc344e09853e95b">rt_nvme_command_delete_queue::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:411</div></div>
<div class="ttc" id="astructrt__nvme__command__delete__queue_html_abe37f9a1ef4b442b95324219f17dcff0"><div class="ttname"><a href="structrt__nvme__command__delete__queue.html#abe37f9a1ef4b442b95324219f17dcff0">rt_nvme_command_delete_queue::qid</a></div><div class="ttdeci">rt_le16_t qid</div><div class="ttdef"><b>Definition</b> nvme.h:415</div></div>
<div class="ttc" id="astructrt__nvme__command__delete__queue_html_af07bedbe1b5a2d19c5c6de56a541e6b0"><div class="ttname"><a href="structrt__nvme__command__delete__queue.html#af07bedbe1b5a2d19c5c6de56a541e6b0">rt_nvme_command_delete_queue::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(4, 36)</div></div>
<div class="ttc" id="astructrt__nvme__command__delete__queue_html_af778bfe7a3015e254c9f678d8f1a88c1"><div class="ttname"><a href="structrt__nvme__command__delete__queue.html#af778bfe7a3015e254c9f678d8f1a88c1">rt_nvme_command_delete_queue::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:412</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html"><div class="ttname"><a href="structrt__nvme__command__features.html">rt_nvme_command_features</a></div><div class="ttdef"><b>Definition</b> nvme.h:366</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_a1908a8d6cffc3100cd3ea5c823e7e8e1"><div class="ttname"><a href="structrt__nvme__command__features.html#a1908a8d6cffc3100cd3ea5c823e7e8e1">rt_nvme_command_features::nsid</a></div><div class="ttdeci">rt_le32_t nsid</div><div class="ttdef"><b>Definition</b> nvme.h:370</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_a36f5e505b65bdea5ff4646a7d75a41ae"><div class="ttname"><a href="structrt__nvme__command__features.html#a36f5e505b65bdea5ff4646a7d75a41ae">rt_nvme_command_features::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(8, 16)</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_a4639dc52865862595434a15d8f1fe16e"><div class="ttname"><a href="structrt__nvme__command__features.html#a4639dc52865862595434a15d8f1fe16e">rt_nvme_command_features::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:369</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_a4dc7291ce93636bd23e9861a901b271e"><div class="ttname"><a href="structrt__nvme__command__features.html#a4dc7291ce93636bd23e9861a901b271e">rt_nvme_command_features::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(68, 16)</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_a707c8036b8b6f020bed21d143ad3b76f"><div class="ttname"><a href="structrt__nvme__command__features.html#a707c8036b8b6f020bed21d143ad3b76f">rt_nvme_command_features::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:367</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_a83c589aaca108ea6e59672b59ae63e82"><div class="ttname"><a href="structrt__nvme__command__features.html#a83c589aaca108ea6e59672b59ae63e82">rt_nvme_command_features::prp1</a></div><div class="ttdeci">rt_le64_t prp1</div><div class="ttdef"><b>Definition</b> nvme.h:372</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_a911cbab92176126a84480d040b647fb9"><div class="ttname"><a href="structrt__nvme__command__features.html#a911cbab92176126a84480d040b647fb9">rt_nvme_command_features::fid</a></div><div class="ttdeci">rt_le32_t fid</div><div class="ttdef"><b>Definition</b> nvme.h:374</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_ac7fcaf5c88b731e0ea5b6f31ac498574"><div class="ttname"><a href="structrt__nvme__command__features.html#ac7fcaf5c88b731e0ea5b6f31ac498574">rt_nvme_command_features::prp2</a></div><div class="ttdeci">rt_le64_t prp2</div><div class="ttdef"><b>Definition</b> nvme.h:373</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_adff5882b0fc711c67459e86dc8276fc1"><div class="ttname"><a href="structrt__nvme__command__features.html#adff5882b0fc711c67459e86dc8276fc1">rt_nvme_command_features::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:368</div></div>
<div class="ttc" id="astructrt__nvme__command__features_html_afcdcccd1d06a33bc6ff294a46219abf3"><div class="ttname"><a href="structrt__nvme__command__features.html#afcdcccd1d06a33bc6ff294a46219abf3">rt_nvme_command_features::dword11</a></div><div class="ttdeci">rt_le32_t dword11</div><div class="ttdef"><b>Definition</b> nvme.h:375</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html"><div class="ttname"><a href="structrt__nvme__command__identify.html">rt_nvme_command_identify</a></div><div class="ttdef"><b>Definition</b> nvme.h:353</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_a0891be5a808859b6a46847db645e804e"><div class="ttname"><a href="structrt__nvme__command__identify.html#a0891be5a808859b6a46847db645e804e">rt_nvme_command_identify::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:355</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_a3242aa21c2c8e8b034bc6822b37bd472"><div class="ttname"><a href="structrt__nvme__command__identify.html#a3242aa21c2c8e8b034bc6822b37bd472">rt_nvme_command_identify::prp2</a></div><div class="ttdeci">rt_le64_t prp2</div><div class="ttdef"><b>Definition</b> nvme.h:360</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_a49cf23659dcd2f6eacac3ba1d251afcd"><div class="ttname"><a href="structrt__nvme__command__identify.html#a49cf23659dcd2f6eacac3ba1d251afcd">rt_nvme_command_identify::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(8, 16)</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_a8508fb2881901534a729bfb5493906dc"><div class="ttname"><a href="structrt__nvme__command__identify.html#a8508fb2881901534a729bfb5493906dc">rt_nvme_command_identify::prp1</a></div><div class="ttdeci">rt_le64_t prp1</div><div class="ttdef"><b>Definition</b> nvme.h:359</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_a9fa8c1f0651cf40646d4d224ccd5f374"><div class="ttname"><a href="structrt__nvme__command__identify.html#a9fa8c1f0651cf40646d4d224ccd5f374">rt_nvme_command_identify::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(64, 20)</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_aabe85121e3d90e0d0c88832fd407c4ca"><div class="ttname"><a href="structrt__nvme__command__identify.html#aabe85121e3d90e0d0c88832fd407c4ca">rt_nvme_command_identify::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:356</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_accea68b1d6b0d1946e4fe741f1d9b86a"><div class="ttname"><a href="structrt__nvme__command__identify.html#accea68b1d6b0d1946e4fe741f1d9b86a">rt_nvme_command_identify::nsid</a></div><div class="ttdeci">rt_le32_t nsid</div><div class="ttdef"><b>Definition</b> nvme.h:357</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_ad2bb0e8577fc79487117516ec8be2a2c"><div class="ttname"><a href="structrt__nvme__command__identify.html#ad2bb0e8577fc79487117516ec8be2a2c">rt_nvme_command_identify::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:354</div></div>
<div class="ttc" id="astructrt__nvme__command__identify_html_aee900d171e9534ededa929929ecca67f"><div class="ttname"><a href="structrt__nvme__command__identify.html#aee900d171e9534ededa929929ecca67f">rt_nvme_command_identify::cns</a></div><div class="ttdeci">rt_le32_t cns</div><div class="ttdef"><b>Definition</b> nvme.h:361</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html"><div class="ttname"><a href="structrt__nvme__command__rw.html">rt_nvme_command_rw</a></div><div class="ttdef"><b>Definition</b> nvme.h:266</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a00d564b80911fa154ad1852ae598730e"><div class="ttname"><a href="structrt__nvme__command__rw.html#a00d564b80911fa154ad1852ae598730e">rt_nvme_command_rw::nsid</a></div><div class="ttdeci">rt_le32_t nsid</div><div class="ttdef"><b>Definition</b> nvme.h:270</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a12b451f25c1bbb4376382306ce5a8339"><div class="ttname"><a href="structrt__nvme__command__rw.html#a12b451f25c1bbb4376382306ce5a8339">rt_nvme_command_rw::reftag</a></div><div class="ttdeci">rt_le32_t reftag</div><div class="ttdef"><b>Definition</b> nvme.h:286</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a36feb379555a461f262eadcb9aa9d1a1"><div class="ttname"><a href="structrt__nvme__command__rw.html#a36feb379555a461f262eadcb9aa9d1a1">rt_nvme_command_rw::apptag</a></div><div class="ttdeci">rt_le16_t apptag</div><div class="ttdef"><b>Definition</b> nvme.h:287</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a39b14551ee413c18bb1e88042093a1dd"><div class="ttname"><a href="structrt__nvme__command__rw.html#a39b14551ee413c18bb1e88042093a1dd">rt_nvme_command_rw::appmask</a></div><div class="ttdeci">rt_le16_t appmask</div><div class="ttdef"><b>Definition</b> nvme.h:288</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a3fc8e8093ce0ff4d27d71a5b96544e31"><div class="ttname"><a href="structrt__nvme__command__rw.html#a3fc8e8093ce0ff4d27d71a5b96544e31">rt_nvme_command_rw::control</a></div><div class="ttdeci">rt_le16_t control</div><div class="ttdef"><b>Definition</b> nvme.h:284</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a4c9f023be9db7910e47561c57fb7f23f"><div class="ttname"><a href="structrt__nvme__command__rw.html#a4c9f023be9db7910e47561c57fb7f23f">rt_nvme_command_rw::metadata</a></div><div class="ttdeci">rt_le64_t metadata</div><div class="ttdef"><b>Definition</b> nvme.h:272</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a51c1f6657df376868112fb3520b9cfb6"><div class="ttname"><a href="structrt__nvme__command__rw.html#a51c1f6657df376868112fb3520b9cfb6">rt_nvme_command_rw::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:267</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a5c03f421012221659d4c0bbac11dda08"><div class="ttname"><a href="structrt__nvme__command__rw.html#a5c03f421012221659d4c0bbac11dda08">rt_nvme_command_rw::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(8, 8)</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a61f16246d9036ce9131c25b5b675ca14"><div class="ttname"><a href="structrt__nvme__command__rw.html#a61f16246d9036ce9131c25b5b675ca14">rt_nvme_command_rw::dsmgmt</a></div><div class="ttdeci">rt_le32_t dsmgmt</div><div class="ttdef"><b>Definition</b> nvme.h:285</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_a64ff5dfdc2e23e85e9c11e5683a44c7c"><div class="ttname"><a href="structrt__nvme__command__rw.html#a64ff5dfdc2e23e85e9c11e5683a44c7c">rt_nvme_command_rw::slba</a></div><div class="ttdeci">rt_le64_t slba</div><div class="ttdef"><b>Definition</b> nvme.h:282</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_ad020ea521e1daef553307338f60e2766"><div class="ttname"><a href="structrt__nvme__command__rw.html#ad020ea521e1daef553307338f60e2766">rt_nvme_command_rw::sgl</a></div><div class="ttdeci">struct rt_nvme_sgl_desc sgl</div><div class="ttdef"><b>Definition</b> nvme.h:280</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_adbe74d6c4c03bc0f2ae01cf0a2382768"><div class="ttname"><a href="structrt__nvme__command__rw.html#adbe74d6c4c03bc0f2ae01cf0a2382768">rt_nvme_command_rw::prp1</a></div><div class="ttdeci">rt_le64_t prp1</div><div class="ttdef"><b>Definition</b> nvme.h:277</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_ae713f1ff635871014a4888d7c8202863"><div class="ttname"><a href="structrt__nvme__command__rw.html#ae713f1ff635871014a4888d7c8202863">rt_nvme_command_rw::prp2</a></div><div class="ttdeci">rt_le64_t prp2</div><div class="ttdef"><b>Definition</b> nvme.h:278</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_ae7512ad78df2885b023caee8c9a216d6"><div class="ttname"><a href="structrt__nvme__command__rw.html#ae7512ad78df2885b023caee8c9a216d6">rt_nvme_command_rw::length</a></div><div class="ttdeci">rt_le16_t length</div><div class="ttdef"><b>Definition</b> nvme.h:283</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_ae82e0fd5a54d0798d92953880cb674f3"><div class="ttname"><a href="structrt__nvme__command__rw.html#ae82e0fd5a54d0798d92953880cb674f3">rt_nvme_command_rw::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:268</div></div>
<div class="ttc" id="astructrt__nvme__command__rw_html_afaef4e1f1e23406181e5e6ce7f5af111"><div class="ttname"><a href="structrt__nvme__command__rw.html#afaef4e1f1e23406181e5e6ce7f5af111">rt_nvme_command_rw::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:269</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html">rt_nvme_command_write_zeroes</a></div><div class="ttdef"><b>Definition</b> nvme.h:420</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a1988ebacd8d153ae155ffd1dcab056e2"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a1988ebacd8d153ae155ffd1dcab056e2">rt_nvme_command_write_zeroes::prp2</a></div><div class="ttdeci">rt_le64_t prp2</div><div class="ttdef"><b>Definition</b> nvme.h:428</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a19cd2aebae5b94fbeb0ff4ce73f751bb"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a19cd2aebae5b94fbeb0ff4ce73f751bb">rt_nvme_command_write_zeroes::flags</a></div><div class="ttdeci">rt_uint8_t flags</div><div class="ttdef"><b>Definition</b> nvme.h:422</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a24896bdd9ffc09474a45f8374ed15968"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a24896bdd9ffc09474a45f8374ed15968">rt_nvme_command_write_zeroes::control</a></div><div class="ttdeci">rt_le16_t control</div><div class="ttdef"><b>Definition</b> nvme.h:431</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a30caa01a3b366e737679986bfdaffbe2"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a30caa01a3b366e737679986bfdaffbe2">rt_nvme_command_write_zeroes::slba</a></div><div class="ttdeci">rt_le64_t slba</div><div class="ttdef"><b>Definition</b> nvme.h:429</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a32db2c6fe79fe2b0a6b7a7932f79f73c"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a32db2c6fe79fe2b0a6b7a7932f79f73c">rt_nvme_command_write_zeroes::opcode</a></div><div class="ttdeci">rt_uint8_t opcode</div><div class="ttdef"><b>Definition</b> nvme.h:421</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a3d3bc9a9c7f66590ef9c84d69b91b1f6"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a3d3bc9a9c7f66590ef9c84d69b91b1f6">rt_nvme_command_write_zeroes::dsmgmt</a></div><div class="ttdeci">rt_le32_t dsmgmt</div><div class="ttdef"><b>Definition</b> nvme.h:432</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a4ae73a4ffe0fe953d796bee7010e9e2d"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a4ae73a4ffe0fe953d796bee7010e9e2d">rt_nvme_command_write_zeroes::metadata</a></div><div class="ttdeci">rt_le64_t metadata</div><div class="ttdef"><b>Definition</b> nvme.h:426</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a5b1ee7127b80f355b1c2d9a931b7fc9f"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a5b1ee7127b80f355b1c2d9a931b7fc9f">rt_nvme_command_write_zeroes::length</a></div><div class="ttdeci">rt_le16_t length</div><div class="ttdef"><b>Definition</b> nvme.h:430</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a74b1c9efe5ff429bb808775d3275650d"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a74b1c9efe5ff429bb808775d3275650d">rt_nvme_command_write_zeroes::nsid</a></div><div class="ttdeci">rt_le32_t nsid</div><div class="ttdef"><b>Definition</b> nvme.h:424</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_a781235e6cb7ecb9017f838795c34096f"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#a781235e6cb7ecb9017f838795c34096f">rt_nvme_command_write_zeroes::NVME_RSVD</a></div><div class="ttdeci">NVME_RSVD(8, 8)</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_accb6e588fc106707d5a2fa7afbb53e55"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#accb6e588fc106707d5a2fa7afbb53e55">rt_nvme_command_write_zeroes::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:423</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_ad52eb14bc2491bea5e5539e4723f2238"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#ad52eb14bc2491bea5e5539e4723f2238">rt_nvme_command_write_zeroes::apptag</a></div><div class="ttdeci">rt_le16_t apptag</div><div class="ttdef"><b>Definition</b> nvme.h:434</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_ae0f2a03ca930b58d5bca537baa46e714"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#ae0f2a03ca930b58d5bca537baa46e714">rt_nvme_command_write_zeroes::reftag</a></div><div class="ttdeci">rt_le32_t reftag</div><div class="ttdef"><b>Definition</b> nvme.h:433</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_aecee24fcf7d787068a227f99c7d18b43"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#aecee24fcf7d787068a227f99c7d18b43">rt_nvme_command_write_zeroes::prp1</a></div><div class="ttdeci">rt_le64_t prp1</div><div class="ttdef"><b>Definition</b> nvme.h:427</div></div>
<div class="ttc" id="astructrt__nvme__command__write__zeroes_html_aed69012795cbc56f405350c724729829"><div class="ttname"><a href="structrt__nvme__command__write__zeroes.html#aed69012795cbc56f405350c724729829">rt_nvme_command_write_zeroes::appmask</a></div><div class="ttdeci">rt_le16_t appmask</div><div class="ttdef"><b>Definition</b> nvme.h:435</div></div>
<div class="ttc" id="astructrt__nvme__command_html"><div class="ttname"><a href="structrt__nvme__command.html">rt_nvme_command</a></div><div class="ttdef"><b>Definition</b> nvme.h:439</div></div>
<div class="ttc" id="astructrt__nvme__command_html_a170129c6999aeec0c4087a2721ffd51a"><div class="ttname"><a href="structrt__nvme__command.html#a170129c6999aeec0c4087a2721ffd51a">rt_nvme_command::common</a></div><div class="ttdeci">struct rt_nvme_command_common common</div><div class="ttdef"><b>Definition</b> nvme.h:442</div></div>
<div class="ttc" id="astructrt__nvme__command_html_a2571f94642c33c8b7d210814a7ab3bfa"><div class="ttname"><a href="structrt__nvme__command.html#a2571f94642c33c8b7d210814a7ab3bfa">rt_nvme_command::create_sq</a></div><div class="ttdeci">struct rt_nvme_command_create_sq create_sq</div><div class="ttdef"><b>Definition</b> nvme.h:447</div></div>
<div class="ttc" id="astructrt__nvme__command_html_a4c847dbd0357f880dc9aa832310a39d6"><div class="ttname"><a href="structrt__nvme__command.html#a4c847dbd0357f880dc9aa832310a39d6">rt_nvme_command::features</a></div><div class="ttdeci">struct rt_nvme_command_features features</div><div class="ttdef"><b>Definition</b> nvme.h:445</div></div>
<div class="ttc" id="astructrt__nvme__command_html_a5e4cf8f57cec905e0c99ae9113893a01"><div class="ttname"><a href="structrt__nvme__command.html#a5e4cf8f57cec905e0c99ae9113893a01">rt_nvme_command::create_cq</a></div><div class="ttdeci">struct rt_nvme_command_create_cq create_cq</div><div class="ttdef"><b>Definition</b> nvme.h:446</div></div>
<div class="ttc" id="astructrt__nvme__command_html_a9deb9699bb7b668d1cf1a955807fcb19"><div class="ttname"><a href="structrt__nvme__command.html#a9deb9699bb7b668d1cf1a955807fcb19">rt_nvme_command::rw</a></div><div class="ttdeci">struct rt_nvme_command_rw rw</div><div class="ttdef"><b>Definition</b> nvme.h:443</div></div>
<div class="ttc" id="astructrt__nvme__command_html_ada2ed26b20fe06863b84a18fb46c2811"><div class="ttname"><a href="structrt__nvme__command.html#ada2ed26b20fe06863b84a18fb46c2811">rt_nvme_command::write_zeroes</a></div><div class="ttdeci">struct rt_nvme_command_write_zeroes write_zeroes</div><div class="ttdef"><b>Definition</b> nvme.h:449</div></div>
<div class="ttc" id="astructrt__nvme__command_html_ade28a0614c9280a9038a89cc5f4685d6"><div class="ttname"><a href="structrt__nvme__command.html#ade28a0614c9280a9038a89cc5f4685d6">rt_nvme_command::identify</a></div><div class="ttdeci">struct rt_nvme_command_identify identify</div><div class="ttdef"><b>Definition</b> nvme.h:444</div></div>
<div class="ttc" id="astructrt__nvme__command_html_afd249bd70497d84cba8157655002aa20"><div class="ttname"><a href="structrt__nvme__command.html#afd249bd70497d84cba8157655002aa20">rt_nvme_command::delete_queue</a></div><div class="ttdeci">struct rt_nvme_command_delete_queue delete_queue</div><div class="ttdef"><b>Definition</b> nvme.h:448</div></div>
<div class="ttc" id="astructrt__nvme__completion_html"><div class="ttname"><a href="structrt__nvme__completion.html">rt_nvme_completion</a></div><div class="ttdef"><b>Definition</b> nvme.h:454</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_a2a4655d65d6cb82addb0c2dbad8cbc6a"><div class="ttname"><a href="structrt__nvme__completion.html#a2a4655d65d6cb82addb0c2dbad8cbc6a">rt_nvme_completion::cmdid</a></div><div class="ttdeci">rt_uint16_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:463</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_a5e17b13723f23aecc472eed678990a49"><div class="ttname"><a href="structrt__nvme__completion.html#a5e17b13723f23aecc472eed678990a49">rt_nvme_completion::u16</a></div><div class="ttdeci">rt_le16_t u16</div><div class="ttdef"><b>Definition</b> nvme.h:457</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_a6a427155405d0c97898bc35ebcef6284"><div class="ttname"><a href="structrt__nvme__completion.html#a6a427155405d0c97898bc35ebcef6284">rt_nvme_completion::result</a></div><div class="ttdeci">union rt_nvme_completion::@24 result</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_a6cf592a96b27746cd11c4998d2a7ee8d"><div class="ttname"><a href="structrt__nvme__completion.html#a6cf592a96b27746cd11c4998d2a7ee8d">rt_nvme_completion::u64</a></div><div class="ttdeci">rt_le64_t u64</div><div class="ttdef"><b>Definition</b> nvme.h:459</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_a9e23461711e3f9ba1699f804d9dffc86"><div class="ttname"><a href="structrt__nvme__completion.html#a9e23461711e3f9ba1699f804d9dffc86">rt_nvme_completion::sq_id</a></div><div class="ttdeci">rt_le16_t sq_id</div><div class="ttdef"><b>Definition</b> nvme.h:462</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_aaaccd77505b66b5c3dc4cc342695b7e7"><div class="ttname"><a href="structrt__nvme__completion.html#aaaccd77505b66b5c3dc4cc342695b7e7">rt_nvme_completion::sq_head</a></div><div class="ttdeci">rt_le16_t sq_head</div><div class="ttdef"><b>Definition</b> nvme.h:461</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_ac20cb1e7c232ea5b0b14160da5208474"><div class="ttname"><a href="structrt__nvme__completion.html#ac20cb1e7c232ea5b0b14160da5208474">rt_nvme_completion::u32</a></div><div class="ttdeci">rt_le32_t u32</div><div class="ttdef"><b>Definition</b> nvme.h:458</div></div>
<div class="ttc" id="astructrt__nvme__completion_html_afbfde4b79467d1308dd364fb9df4cb3b"><div class="ttname"><a href="structrt__nvme__completion.html#afbfde4b79467d1308dd364fb9df4cb3b">rt_nvme_completion::status</a></div><div class="ttdeci">rt_le16_t status</div><div class="ttdef"><b>Definition</b> nvme.h:464</div></div>
<div class="ttc" id="astructrt__nvme__controller_html"><div class="ttname"><a href="structrt__nvme__controller.html">rt_nvme_controller</a></div><div class="ttdef"><b>Definition</b> nvme.h:827</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a2940b68f24199c8e15fa7dfcd52ac65c"><div class="ttname"><a href="structrt__nvme__controller.html#a2940b68f24199c8e15fa7dfcd52ac65c">rt_nvme_controller::irqs</a></div><div class="ttdeci">int irqs[RT_USING_NVME_QUEUE]</div><div class="ttdef"><b>Definition</b> nvme.h:852</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a2daecea306f5645cd91868c4556b12aa"><div class="ttname"><a href="structrt__nvme__controller.html#a2daecea306f5645cd91868c4556b12aa">rt_nvme_controller::ops</a></div><div class="ttdeci">const struct rt_nvme_ops * ops</div><div class="ttdef"><b>Definition</b> nvme.h:848</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a4585af0465da81f5c217ba69e0d2faa1"><div class="ttname"><a href="structrt__nvme__controller.html#a4585af0465da81f5c217ba69e0d2faa1">rt_nvme_controller::ns_nodes</a></div><div class="ttdeci">rt_list_t ns_nodes</div><div class="ttdef"><b>Definition</b> nvme.h:866</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a4fd222ab92d2064aa51721ab133eb079"><div class="ttname"><a href="structrt__nvme__controller.html#a4fd222ab92d2064aa51721ab133eb079">rt_nvme_controller::page_shift</a></div><div class="ttdeci">rt_uint32_t page_shift</div><div class="ttdef"><b>Definition</b> nvme.h:836</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a5f9ad04aca62784be7c8cbf9ca2189ff"><div class="ttname"><a href="structrt__nvme__controller.html#a5f9ad04aca62784be7c8cbf9ca2189ff">rt_nvme_controller::nvme_id</a></div><div class="ttdeci">int nvme_id</div><div class="ttdef"><b>Definition</b> nvme.h:831</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a70f56f8be67be66aed77295494e81742"><div class="ttname"><a href="structrt__nvme__controller.html#a70f56f8be67be66aed77295494e81742">rt_nvme_controller::list</a></div><div class="ttdeci">rt_list_t list</div><div class="ttdef"><b>Definition</b> nvme.h:828</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a7337a8b71dcccca271261d1dd09893e6"><div class="ttname"><a href="structrt__nvme__controller.html#a7337a8b71dcccca271261d1dd09893e6">rt_nvme_controller::irqs_nr</a></div><div class="ttdeci">int irqs_nr</div><div class="ttdef"><b>Definition</b> nvme.h:851</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a76306e9afe72b5114470d540414fd080"><div class="ttname"><a href="structrt__nvme__controller.html#a76306e9afe72b5114470d540414fd080">rt_nvme_controller::io_queue_max</a></div><div class="ttdeci">rt_uint32_t io_queue_max</div><div class="ttdef"><b>Definition</b> nvme.h:839</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a7d867355778d7e440622cdf0d77b4595"><div class="ttname"><a href="structrt__nvme__controller.html#a7d867355778d7e440622cdf0d77b4595">rt_nvme_controller::max_transfer_shift</a></div><div class="ttdeci">rt_uint32_t max_transfer_shift</div><div class="ttdef"><b>Definition</b> nvme.h:841</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a80a25fe113241c9e02a3dd115b171ee3"><div class="ttname"><a href="structrt__nvme__controller.html#a80a25fe113241c9e02a3dd115b171ee3">rt_nvme_controller::page_size</a></div><div class="ttdeci">rt_uint32_t page_size</div><div class="ttdef"><b>Definition</b> nvme.h:837</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a82483fce2e55949142c1ac9ac26422a7"><div class="ttname"><a href="structrt__nvme__controller.html#a82483fce2e55949142c1ac9ac26422a7">rt_nvme_controller::queue</a></div><div class="ttdeci">struct rt_nvme_queue queue[RT_USING_NVME_QUEUE]</div><div class="ttdef"><b>Definition</b> nvme.h:860</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a85cace4a4458b4d2cafd74b2441404a3"><div class="ttname"><a href="structrt__nvme__controller.html#a85cace4a4458b4d2cafd74b2441404a3">rt_nvme_controller::write_zeroes</a></div><div class="ttdeci">rt_uint32_t write_zeroes</div><div class="ttdef"><b>Definition</b> nvme.h:843</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_a90b07b1927e3674a3780e0cab46ebfe6"><div class="ttname"><a href="structrt__nvme__controller.html#a90b07b1927e3674a3780e0cab46ebfe6">rt_nvme_controller::volatile_write_cache</a></div><div class="ttdeci">rt_uint32_t volatile_write_cache</div><div class="ttdef"><b>Definition</b> nvme.h:842</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_aa616bd79aaa633dc35475280113dfa12"><div class="ttname"><a href="structrt__nvme__controller.html#aa616bd79aaa633dc35475280113dfa12">rt_nvme_controller::name</a></div><div class="ttdeci">char name[RT_NAME_MAX]</div><div class="ttdef"><b>Definition</b> nvme.h:832</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_aa8d3d8dd2687f0d7740cfb4d18e4124f"><div class="ttname"><a href="structrt__nvme__controller.html#aa8d3d8dd2687f0d7740cfb4d18e4124f">rt_nvme_controller::cap</a></div><div class="ttdeci">rt_uint64_t cap</div><div class="ttdef"><b>Definition</b> nvme.h:835</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_aa92469845d685625e54042c29eb5ecd8"><div class="ttname"><a href="structrt__nvme__controller.html#aa92469845d685625e54042c29eb5ecd8">rt_nvme_controller::cmdid</a></div><div class="ttdeci">volatile rt_atomic_t cmdid</div><div class="ttdef"><b>Definition</b> nvme.h:863</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_aaed3b2f7d8b143705fd7ab17b9a2960b"><div class="ttname"><a href="structrt__nvme__controller.html#aaed3b2f7d8b143705fd7ab17b9a2960b">rt_nvme_controller::io_queues</a></div><div class="ttdeci">struct rt_nvme_queue io_queues[RT_USING_NVME_IO_QUEUE *RT_CPUS_NR]</div><div class="ttdef"><b>Definition</b> nvme.h:858</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_ab628ea58f543929a1bfdd998b8c3922e"><div class="ttname"><a href="structrt__nvme__controller.html#ab628ea58f543929a1bfdd998b8c3922e">rt_nvme_controller::sgl_mode</a></div><div class="ttdeci">rt_uint32_t sgl_mode</div><div class="ttdef"><b>Definition</b> nvme.h:844</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_ab814735e7ea5d58650f083a4c6c268f4"><div class="ttname"><a href="structrt__nvme__controller.html#ab814735e7ea5d58650f083a4c6c268f4">rt_nvme_controller::regs</a></div><div class="ttdeci">void * regs</div><div class="ttdef"><b>Definition</b> nvme.h:834</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_ac6905b0b48cd6ba88fb1d02ee4c32c22"><div class="ttname"><a href="structrt__nvme__controller.html#ac6905b0b48cd6ba88fb1d02ee4c32c22">rt_nvme_controller::doorbell_tbl</a></div><div class="ttdeci">rt_uint32_t * doorbell_tbl</div><div class="ttdef"><b>Definition</b> nvme.h:846</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_ae66b79e1b0ff4830f993df0732103949"><div class="ttname"><a href="structrt__nvme__controller.html#ae66b79e1b0ff4830f993df0732103949">rt_nvme_controller::admin_queue</a></div><div class="ttdeci">struct rt_nvme_queue admin_queue</div><div class="ttdef"><b>Definition</b> nvme.h:857</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_af033f6178eeeecdfe830cfe0b503cd01"><div class="ttname"><a href="structrt__nvme__controller.html#af033f6178eeeecdfe830cfe0b503cd01">rt_nvme_controller::ctrl_config</a></div><div class="ttdeci">rt_uint32_t ctrl_config</div><div class="ttdef"><b>Definition</b> nvme.h:840</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_af22c323578629c693ad66f673aba4918"><div class="ttname"><a href="structrt__nvme__controller.html#af22c323578629c693ad66f673aba4918">rt_nvme_controller::dev</a></div><div class="ttdeci">struct rt_device * dev</div><div class="ttdef"><b>Definition</b> nvme.h:829</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_af6abcb8712c49cf7b66fcd2060ef93ad"><div class="ttname"><a href="structrt__nvme__controller.html#af6abcb8712c49cf7b66fcd2060ef93ad">rt_nvme_controller::doorbell_stride</a></div><div class="ttdeci">rt_uint32_t doorbell_stride</div><div class="ttdef"><b>Definition</b> nvme.h:845</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_afbd2c3e7a475bcebcc2336760387fdb9"><div class="ttname"><a href="structrt__nvme__controller.html#afbd2c3e7a475bcebcc2336760387fdb9">rt_nvme_controller::ioqid</a></div><div class="ttdeci">volatile rt_atomic_t ioqid[RT_CPUS_NR]</div><div class="ttdef"><b>Definition</b> nvme.h:864</div></div>
<div class="ttc" id="astructrt__nvme__controller_html_afffbcc77594c636ca87d44e8b77f3d73"><div class="ttname"><a href="structrt__nvme__controller.html#afffbcc77594c636ca87d44e8b77f3d73">rt_nvme_controller::queue_depth</a></div><div class="ttdeci">rt_uint32_t queue_depth</div><div class="ttdef"><b>Definition</b> nvme.h:838</div></div>
<div class="ttc" id="astructrt__nvme__device_html"><div class="ttname"><a href="structrt__nvme__device.html">rt_nvme_device</a></div><div class="ttdef"><b>Definition</b> nvme.h:870</div></div>
<div class="ttc" id="astructrt__nvme__device_html_a3018d57c575cef3773aebb49289d224d"><div class="ttname"><a href="structrt__nvme__device.html#a3018d57c575cef3773aebb49289d224d">rt_nvme_device::list</a></div><div class="ttdeci">rt_list_t list</div><div class="ttdef"><b>Definition</b> nvme.h:874</div></div>
<div class="ttc" id="astructrt__nvme__device_html_a4aeb3dbb5ee836e98064f9e31d0c854e"><div class="ttname"><a href="structrt__nvme__device.html#a4aeb3dbb5ee836e98064f9e31d0c854e">rt_nvme_device::id</a></div><div class="ttdeci">struct rt_nvme_id_ns id</div><div class="ttdef"><b>Definition</b> nvme.h:878</div></div>
<div class="ttc" id="astructrt__nvme__device_html_a8b627f06b3908a3ac3306a7b102827cc"><div class="ttname"><a href="structrt__nvme__device.html#a8b627f06b3908a3ac3306a7b102827cc">rt_nvme_device::ctrl</a></div><div class="ttdeci">struct rt_nvme_controller * ctrl</div><div class="ttdef"><b>Definition</b> nvme.h:872</div></div>
<div class="ttc" id="astructrt__nvme__device_html_aad6ab64db9b4b496294a1b58de619585"><div class="ttname"><a href="structrt__nvme__device.html#aad6ab64db9b4b496294a1b58de619585">rt_nvme_device::nsid</a></div><div class="ttdeci">rt_uint32_t nsid</div><div class="ttdef"><b>Definition</b> nvme.h:876</div></div>
<div class="ttc" id="astructrt__nvme__device_html_aaf6b914c68ce0ca5fa30c337d58643a8"><div class="ttname"><a href="structrt__nvme__device.html#aaf6b914c68ce0ca5fa30c337d58643a8">rt_nvme_device::lba_shift</a></div><div class="ttdeci">rt_uint32_t lba_shift</div><div class="ttdef"><b>Definition</b> nvme.h:877</div></div>
<div class="ttc" id="astructrt__nvme__device_html_acb9463ed7f6fd0180adabb295522d1e4"><div class="ttname"><a href="structrt__nvme__device.html#acb9463ed7f6fd0180adabb295522d1e4">rt_nvme_device::parent</a></div><div class="ttdeci">struct rt_blk_disk parent</div><div class="ttdef"><b>Definition</b> nvme.h:871</div></div>
<div class="ttc" id="astructrt__nvme__lba__format_html"><div class="ttname"><a href="structrt__nvme__lba__format.html">rt_nvme_lba_format</a></div><div class="ttdef"><b>Definition</b> nvme.h:721</div></div>
<div class="ttc" id="astructrt__nvme__lba__format_html_a1a1c2a17905dedccb49ae89c138b5f0c"><div class="ttname"><a href="structrt__nvme__lba__format.html#a1a1c2a17905dedccb49ae89c138b5f0c">rt_nvme_lba_format::ds</a></div><div class="ttdeci">rt_uint8_t ds</div><div class="ttdef"><b>Definition</b> nvme.h:723</div></div>
<div class="ttc" id="astructrt__nvme__lba__format_html_a1c47eb911ba96b541fba12cd6998dd50"><div class="ttname"><a href="structrt__nvme__lba__format.html#a1c47eb911ba96b541fba12cd6998dd50">rt_nvme_lba_format::ms</a></div><div class="ttdeci">rt_le16_t ms</div><div class="ttdef"><b>Definition</b> nvme.h:722</div></div>
<div class="ttc" id="astructrt__nvme__lba__format_html_a4672d5873667c5020b969aab14690a8d"><div class="ttname"><a href="structrt__nvme__lba__format.html#a4672d5873667c5020b969aab14690a8d">rt_nvme_lba_format::rp</a></div><div class="ttdeci">rt_uint8_t rp</div><div class="ttdef"><b>Definition</b> nvme.h:724</div></div>
<div class="ttc" id="astructrt__nvme__ops_html"><div class="ttname"><a href="structrt__nvme__ops.html">rt_nvme_ops</a></div><div class="ttdef"><b>Definition</b> nvme.h:883</div></div>
<div class="ttc" id="astructrt__nvme__ops_html_a06b3e503fa301d2d1b23387dc5d2d950"><div class="ttname"><a href="structrt__nvme__ops.html#a06b3e503fa301d2d1b23387dc5d2d950">rt_nvme_ops::complete_cmd</a></div><div class="ttdeci">void(* complete_cmd)(struct rt_nvme_queue *queue, struct rt_nvme_command *cmd)</div><div class="ttdef"><b>Definition</b> nvme.h:893</div></div>
<div class="ttc" id="astructrt__nvme__ops_html_a71aaaf89205be77a038b4f5228c7479e"><div class="ttname"><a href="structrt__nvme__ops.html#a71aaaf89205be77a038b4f5228c7479e">rt_nvme_ops::setup_queue</a></div><div class="ttdeci">rt_err_t(* setup_queue)(struct rt_nvme_queue *queue)</div><div class="ttdef"><b>Definition</b> nvme.h:887</div></div>
<div class="ttc" id="astructrt__nvme__ops_html_abba303d9ebc84c31f916cfc5ff9572aa"><div class="ttname"><a href="structrt__nvme__ops.html#abba303d9ebc84c31f916cfc5ff9572aa">rt_nvme_ops::submit_cmd</a></div><div class="ttdeci">rt_err_t(* submit_cmd)(struct rt_nvme_queue *queue, struct rt_nvme_command *cmd)</div><div class="ttdef"><b>Definition</b> nvme.h:891</div></div>
<div class="ttc" id="astructrt__nvme__ops_html_ac44a579331a25e34b0ae0196f94ce2d5"><div class="ttname"><a href="structrt__nvme__ops.html#ac44a579331a25e34b0ae0196f94ce2d5">rt_nvme_ops::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition</b> nvme.h:884</div></div>
<div class="ttc" id="astructrt__nvme__ops_html_add7b53f408de9db6ddce4a7ed3ad7258"><div class="ttname"><a href="structrt__nvme__ops.html#add7b53f408de9db6ddce4a7ed3ad7258">rt_nvme_ops::cleanup_queue</a></div><div class="ttdeci">rt_err_t(* cleanup_queue)(struct rt_nvme_queue *queue)</div><div class="ttdef"><b>Definition</b> nvme.h:889</div></div>
<div class="ttc" id="astructrt__nvme__queue_html"><div class="ttname"><a href="structrt__nvme__queue.html">rt_nvme_queue</a></div><div class="ttdef"><b>Definition</b> nvme.h:803</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a17e040a0e8afd9bbe24cd28d9c9f2b90"><div class="ttname"><a href="structrt__nvme__queue.html#a17e040a0e8afd9bbe24cd28d9c9f2b90">rt_nvme_queue::cq_phase</a></div><div class="ttdeci">rt_uint16_t cq_phase</div><div class="ttdef"><b>Definition</b> nvme.h:817</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a1933993f9f58e5de3933307f5c49a51e"><div class="ttname"><a href="structrt__nvme__queue.html#a1933993f9f58e5de3933307f5c49a51e">rt_nvme_queue::cq_head</a></div><div class="ttdeci">rt_uint16_t cq_head</div><div class="ttdef"><b>Definition</b> nvme.h:816</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a5d38d652e3987c0260d84c95aba11e49"><div class="ttname"><a href="structrt__nvme__queue.html#a5d38d652e3987c0260d84c95aba11e49">rt_nvme_queue::done</a></div><div class="ttdeci">struct rt_completion done</div><div class="ttdef"><b>Definition</b> nvme.h:822</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a5ecf67bea1301dca6e2525bf24e7e2f7"><div class="ttname"><a href="structrt__nvme__queue.html#a5ecf67bea1301dca6e2525bf24e7e2f7">rt_nvme_queue::qid</a></div><div class="ttdeci">rt_uint16_t qid</div><div class="ttdef"><b>Definition</b> nvme.h:812</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a61c761b65a67ccf2466779ef512e0994"><div class="ttname"><a href="structrt__nvme__queue.html#a61c761b65a67ccf2466779ef512e0994">rt_nvme_queue::sq_tail</a></div><div class="ttdeci">rt_uint16_t sq_tail</div><div class="ttdef"><b>Definition</b> nvme.h:815</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a644d4b7c04e6630d8c9672222a4b12dd"><div class="ttname"><a href="structrt__nvme__queue.html#a644d4b7c04e6630d8c9672222a4b12dd">rt_nvme_queue::sq_cmds</a></div><div class="ttdeci">struct rt_nvme_command * sq_cmds</div><div class="ttdef"><b>Definition</b> nvme.h:805</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a73bf2fba7ed4ddf21c8d487453fac50c"><div class="ttname"><a href="structrt__nvme__queue.html#a73bf2fba7ed4ddf21c8d487453fac50c">rt_nvme_queue::nvme</a></div><div class="ttdeci">struct rt_nvme_controller * nvme</div><div class="ttdef"><b>Definition</b> nvme.h:804</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a7f0ff02776dd73e993d6d8e7f0c6574f"><div class="ttname"><a href="structrt__nvme__queue.html#a7f0ff02776dd73e993d6d8e7f0c6574f">rt_nvme_queue::cq_entry_phy</a></div><div class="ttdeci">rt_ubase_t cq_entry_phy</div><div class="ttdef"><b>Definition</b> nvme.h:809</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a881c4894f3756191fd7a543d70adc182"><div class="ttname"><a href="structrt__nvme__queue.html#a881c4894f3756191fd7a543d70adc182">rt_nvme_queue::cmd</a></div><div class="ttdeci">struct rt_nvme_command * cmd</div><div class="ttdef"><b>Definition</b> nvme.h:820</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_a94cc9331b7ea94944427a3b4887a62a6"><div class="ttname"><a href="structrt__nvme__queue.html#a94cc9331b7ea94944427a3b4887a62a6">rt_nvme_queue::err</a></div><div class="ttdeci">rt_err_t err</div><div class="ttdef"><b>Definition</b> nvme.h:819</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_ac34685b5d0146930fe70b5c9fb7e3270"><div class="ttname"><a href="structrt__nvme__queue.html#ac34685b5d0146930fe70b5c9fb7e3270">rt_nvme_queue::cq_entry</a></div><div class="ttdeci">struct rt_nvme_completion * cq_entry</div><div class="ttdef"><b>Definition</b> nvme.h:806</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_ac3a0947e05878a67ad3c6f58e2d66b34"><div class="ttname"><a href="structrt__nvme__queue.html#ac3a0947e05878a67ad3c6f58e2d66b34">rt_nvme_queue::doorbell</a></div><div class="ttdeci">rt_uint32_t * doorbell</div><div class="ttdef"><b>Definition</b> nvme.h:811</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_ac8ec0712aa9fb6da4ba283791433e9ad"><div class="ttname"><a href="structrt__nvme__queue.html#ac8ec0712aa9fb6da4ba283791433e9ad">rt_nvme_queue::lock</a></div><div class="ttdeci">struct rt_spinlock lock</div><div class="ttdef"><b>Definition</b> nvme.h:823</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_accfde73c5694542d3af92efdb16c594c"><div class="ttname"><a href="structrt__nvme__queue.html#accfde73c5694542d3af92efdb16c594c">rt_nvme_queue::sq_cmds_phy</a></div><div class="ttdeci">rt_ubase_t sq_cmds_phy</div><div class="ttdef"><b>Definition</b> nvme.h:808</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_aece00ee92164d8dcfce366486e292256"><div class="ttname"><a href="structrt__nvme__queue.html#aece00ee92164d8dcfce366486e292256">rt_nvme_queue::sq_head</a></div><div class="ttdeci">rt_uint16_t sq_head</div><div class="ttdef"><b>Definition</b> nvme.h:814</div></div>
<div class="ttc" id="astructrt__nvme__queue_html_afaa1f58b7a866f2c8ddd63a368caf63b"><div class="ttname"><a href="structrt__nvme__queue.html#afaa1f58b7a866f2c8ddd63a368caf63b">rt_nvme_queue::depth</a></div><div class="ttdeci">rt_uint16_t depth</div><div class="ttdef"><b>Definition</b> nvme.h:813</div></div>
<div class="ttc" id="astructrt__spinlock_html"><div class="ttname"><a href="structrt__spinlock.html">rt_spinlock</a></div><div class="ttdef"><b>Definition</b> rttypes.h:175</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_409f97388efe006bc3438b95e9edef48.html">components</a></li><li class="navelem"><a class="el" href="dir_5929fb5670f1753e25faccc4903a41ec.html">drivers</a></li><li class="navelem"><a class="el" href="dir_a52d36b4f4a76177bc859387071753c5.html">include</a></li><li class="navelem"><a class="el" href="dir_7366499e6c37697d8f4c9b6fd6f51a86.html">drivers</a></li><li class="navelem"><a class="el" href="nvme_8h.html">nvme.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
