library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SeqDetector is
	port(KEY : in std_logic_vector(0 downto 0);
		  CLOCK_50 : in std_logic;
		  SW  : in std_logic_vector(0 downto 0);
		 LEDR : std_logic_vector(0 downto 0));
end SeqDetector;


architecture Beahvioral of SeqDetector is
begin
	sync_proc: process(clk)
	begin
		if (rising_edge(clk)) then
			if (reset = '1') then
				PS <= S0;
			else
				PS <= NS;
			end if;
		end if;
	end process;
end MealyArch;