// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_reverse( input in, output out );
// assign in to out

// The module is a module, but it is not a wire.
module wire_assign_mod( input in, output out );
// assign out to in
module wire_assign_reverse_mod( input in, output out );
// assign in to out

// The module is a module, but it is not a wire.
module wire_assign_mod_reverse( input in, output out );
// assign out to in
module wire_assign_reverse_mod_reverse( input in, output out );
// assign in to out

// The module is a module, but it is not a wire.
module wire_assign_mod_reverse_reverse( input in, output out );
// assign out to in
module wire_assign_reverse_mod_reverse_reverse(endmodule
