Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  2 23:35:09 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: char_y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_en_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_en_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[11]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[12]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[13]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[14]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[15]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[16]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[17]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[18]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[19]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[20]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[11]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[12]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[13]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[14]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[15]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[16]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[17]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[18]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[19]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[20]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[21]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_en_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[22]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[23]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[24]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[25]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[26]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[27]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[28]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[29]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[30]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[31]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[22]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[23]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[24]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[25]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[26]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[27]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[28]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[29]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[30]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[31]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[32]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_en_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[33]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[34]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[35]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[36]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[37]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[38]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[39]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[40]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[41]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[42]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[33]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[34]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[35]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[36]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[37]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[38]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[39]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[40]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[41]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[42]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[43]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_en_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[44]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[45]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[46]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[47]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[48]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[49]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[50]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[51]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[52]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[53]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[44]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[45]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[46]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[47]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[48]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[49]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[50]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[51]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[52]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[53]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[54]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_en_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[55]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[56]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[57]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[58]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[59]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[60]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[61]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[62]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[63]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[64]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[55]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[56]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[57]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[58]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[59]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[60]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[61]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[62]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[63]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[64]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[65]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_en_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[66]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[67]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[68]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[69]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[70]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[71]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[72]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[73]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[74]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[75]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[66]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[67]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[68]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[69]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[70]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[71]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[72]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[73]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[74]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[75]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[76]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_en_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[77]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[78]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[79]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[80]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[81]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[82]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[83]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[84]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[85]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[86]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[77]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[78]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[79]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[80]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[81]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[82]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[83]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[84]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[85]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[86]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[87]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_en_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[88]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[89]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[90]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[91]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[92]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[93]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[94]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[95]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[96]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[97]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[88]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[89]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[90]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[91]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[92]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[93]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[94]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[95]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[96]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[97]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[98]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_en_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[100]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[101]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[102]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[103]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[104]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[105]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[106]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[107]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[108]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[99]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[100]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[101]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[102]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[103]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[104]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[105]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[106]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[107]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[108]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[109]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[99]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: slowerClock/clk_out_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[0].b1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[1].b1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[2].b1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[3].b1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/balloon[4].b1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/game_over_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[0].bomb1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/game_over_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[1].bomb1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/game_over_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[2].bomb1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/game_over_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/x_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[10]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[2]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[3]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[4]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[5]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[6]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[8]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk3[3].bomb1/y_reg[9]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[0].pop_state_reg[0][0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[0].pop_state_reg[0][1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[1].pop_state_reg[1][0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[1].pop_state_reg[1][1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[2].pop_state_reg[2][0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[2].pop_state_reg[2][1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[3].pop_state_reg[3][0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[3].pop_state_reg[3][1]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[4].pop_state_reg[4][0]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/genblk4[4].pop_state_reg[4][1]/Q (HIGH)

 There are 932 register/latch pins with no clock driven by root clock pin: vga/pixel_clk_reg_reg/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/scene_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/tcg/out_clk_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/vga_controller/blank_reg/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[8]_rep/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]_rep/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3526 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.970        0.000                      0                  319        0.134        0.000                      0                  319        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.970        0.000                      0                  319        0.134        0.000                      0                  319        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.027ns (17.806%)  route 4.741ns (82.194%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.391    10.383    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    10.507 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.579    11.086    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X7Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.598    15.021    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X7Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y64          FDRE (Setup_fdre_C_CE)      -0.205    15.056    DispCtrl/BtoBCD/tmpSR_reg[24]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 1.027ns (17.806%)  route 4.741ns (82.194%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.391    10.383    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    10.507 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.579    11.086    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X7Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.598    15.021    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X7Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y64          FDRE (Setup_fdre_C_CE)      -0.205    15.056    DispCtrl/BtoBCD/tmpSR_reg[25]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.027ns (17.953%)  route 4.694ns (82.047%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.354    10.347    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.471 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.569    11.039    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X5Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.597    15.020    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y65          FDRE (Setup_fdre_C_CE)      -0.205    15.055    DispCtrl/BtoBCD/tmpSR_reg[16]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.027ns (17.953%)  route 4.694ns (82.047%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.354    10.347    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.471 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.569    11.039    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X5Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.597    15.020    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y65          FDRE (Setup_fdre_C_CE)      -0.205    15.055    DispCtrl/BtoBCD/tmpSR_reg[19]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.027ns (18.567%)  route 4.504ns (81.433%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.354    10.347    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.471 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.379    10.850    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X4Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.597    15.020    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X4Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y65          FDRE (Setup_fdre_C_CE)      -0.205    15.055    DispCtrl/BtoBCD/tmpSR_reg[17]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.027ns (18.567%)  route 4.504ns (81.433%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.354    10.347    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.471 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.379    10.850    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X4Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.597    15.020    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X4Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X4Y65          FDRE (Setup_fdre_C_CE)      -0.205    15.055    DispCtrl/BtoBCD/tmpSR_reg[18]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.027ns (19.185%)  route 4.326ns (80.815%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.222    10.215    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  DispCtrl/BtoBCD/tmpSR[23]_i_1/O
                         net (fo=4, routed)           0.333    10.672    DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1
    SLICE_X5Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.598    15.021    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.056    DispCtrl/BtoBCD/tmpSR_reg[20]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.027ns (19.185%)  route 4.326ns (80.815%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.222    10.215    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  DispCtrl/BtoBCD/tmpSR[23]_i_1/O
                         net (fo=4, routed)           0.333    10.672    DispCtrl/BtoBCD/tmpSR[23]_i_1_n_1
    SLICE_X5Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.598    15.021    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[21]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y63          FDRE (Setup_fdre_C_CE)      -0.205    15.056    DispCtrl/BtoBCD/tmpSR_reg[21]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.027ns (19.057%)  route 4.362ns (80.943%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.391    10.383    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    10.507 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.200    10.708    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.598    15.021    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_CE)      -0.169    15.092    DispCtrl/BtoBCD/tmpSR_reg[26]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.027ns (19.057%)  route 4.362ns (80.943%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.716     5.319    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y66          FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.456     5.775 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=39, routed)          2.350     8.125    DispCtrl/BtoBCD/STATE[0]
    SLICE_X28Y68         LUT2 (Prop_lut2_I1_O)        0.120     8.245 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3/O
                         net (fo=1, routed)           0.421     8.666    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_3_n_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I3_O)        0.327     8.993 f  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=6, routed)           1.391    10.383    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    10.507 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.200    10.708    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.598    15.021    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y64          FDRE (Setup_fdre_C_CE)      -0.169    15.092    DispCtrl/BtoBCD/tmpSR_reg[27]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.484    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X28Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  DispCtrl/BtoBCD/tmpSR_reg[4]/Q
                         net (fo=1, routed)           0.053     1.678    DispCtrl/BtoBCD/tmpSR_reg_n_1_[4]
    SLICE_X29Y68         LUT5 (Prop_lut5_I4_O)        0.045     1.723 r  DispCtrl/BtoBCD/tmpSR[5]_i_1/O
                         net (fo=1, routed)           0.000     1.723    DispCtrl/BtoBCD/tmpSR[5]
    SLICE_X29Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.998    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X29Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[5]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092     1.589    DispCtrl/BtoBCD/tmpSR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.727%)  route 0.115ns (38.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.484    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X29Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  DispCtrl/BtoBCD/tmpSR_reg[6]/Q
                         net (fo=1, routed)           0.115     1.741    DispCtrl/BtoBCD/tmpSR_reg_n_1_[6]
    SLICE_X30Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.786 r  DispCtrl/BtoBCD/tmpSR[7]_i_1/O
                         net (fo=1, routed)           0.000     1.786    DispCtrl/BtoBCD/tmpSR[7]
    SLICE_X30Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.997    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X30Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[7]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.120     1.637    DispCtrl/BtoBCD/tmpSR_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.599     1.518    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X7Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DispCtrl/BtoBCD/tmpSR_reg[25]/Q
                         net (fo=5, routed)           0.122     1.781    DispCtrl/BtoBCD/tmpSR_reg_n_1_[25]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  DispCtrl/BtoBCD/tmpSR[27]_i_2/O
                         net (fo=1, routed)           0.000     1.826    DispCtrl/BtoBCD/tmpSR[27]_i_2_n_1
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.869     2.034    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.120     1.651    DispCtrl/BtoBCD/tmpSR_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.599     1.518    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X7Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DispCtrl/BtoBCD/tmpSR_reg[25]/Q
                         net (fo=5, routed)           0.126     1.785    DispCtrl/BtoBCD/tmpSR_reg_n_1_[25]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  DispCtrl/BtoBCD/tmpSR[26]_i_1/O
                         net (fo=1, routed)           0.000     1.830    DispCtrl/BtoBCD/tmpSR[26]
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.869     2.034    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X6Y64          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[26]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121     1.652    DispCtrl/BtoBCD/tmpSR_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.479    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X35Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDRE (Prop_fdre_C_Q)         0.141     1.620 f  PmodJSTK_Int/SerialClock/clkCount_reg[6]/Q
                         net (fo=6, routed)           0.132     1.752    PmodJSTK_Int/SerialClock/clkCount[6]
    SLICE_X34Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  PmodJSTK_Int/SerialClock/clkCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    PmodJSTK_Int/SerialClock/clkCount_0[5]
    SLICE_X34Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.995    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X34Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X34Y114        FDRE (Hold_fdre_C_D)         0.120     1.612    PmodJSTK_Int/SerialClock/clkCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.479    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X34Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  PmodJSTK_Int/SerialClock/clkCount_reg[8]/Q
                         net (fo=5, routed)           0.082     1.726    PmodJSTK_Int/SerialClock/clkCount[8]
    SLICE_X35Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  PmodJSTK_Int/SerialClock/clkCount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.771    PmodJSTK_Int/SerialClock/clkCount_0[9]
    SLICE_X35Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.995    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X35Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[9]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X35Y114        FDRE (Hold_fdre_C_D)         0.092     1.584    PmodJSTK_Int/SerialClock/clkCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.479    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X35Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y114        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/Q
                         net (fo=6, routed)           0.136     1.756    PmodJSTK_Int/SerialClock/clkCount[6]
    SLICE_X34Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.801 r  PmodJSTK_Int/SerialClock/clkCount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.801    PmodJSTK_Int/SerialClock/clkCount_0[8]
    SLICE_X34Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.995    PmodJSTK_Int/SerialClock/CLKOUT_reg_1
    SLICE_X34Y114        FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[8]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X34Y114        FDRE (Hold_fdre_C_D)         0.121     1.613    PmodJSTK_Int/SerialClock/clkCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.976%)  route 0.140ns (43.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.599     1.518    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DispCtrl/BtoBCD/tmpSR_reg[21]/Q
                         net (fo=5, routed)           0.140     1.800    DispCtrl/BtoBCD/tmpSR_reg_n_1_[21]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  DispCtrl/BtoBCD/tmpSR[22]_i_1/O
                         net (fo=1, routed)           0.000     1.845    DispCtrl/BtoBCD/tmpSR[22]
    SLICE_X6Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.869     2.034    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X6Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[22]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121     1.654    DispCtrl/BtoBCD/tmpSR_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.629%)  route 0.142ns (43.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.599     1.518    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DispCtrl/BtoBCD/tmpSR_reg[21]/Q
                         net (fo=5, routed)           0.142     1.802    DispCtrl/BtoBCD/tmpSR_reg_n_1_[21]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  DispCtrl/BtoBCD/tmpSR[23]_i_2/O
                         net (fo=1, routed)           0.000     1.847    DispCtrl/BtoBCD/tmpSR[23]_i_2_n_1
    SLICE_X6Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.869     2.034    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X6Y63          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[23]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.120     1.653    DispCtrl/BtoBCD/tmpSR_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.629%)  route 0.143ns (50.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.599     1.518    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X5Y65          FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DispCtrl/BtoBCD/tmpSR_reg[16]/Q
                         net (fo=6, routed)           0.143     1.802    DispCtrl/BtoBCD/tmpSR_reg_n_1_[16]
    SLICE_X4Y64          FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.869     2.034    DispCtrl/BtoBCD/tmpSR_reg[27]_0
    SLICE_X4Y64          FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[4]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.071     1.604    DispCtrl/BtoBCD/BCDOUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64     DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y64     DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y63     DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64     DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64     DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64     DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64     DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y64     DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y64     DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24    vga/anim_clk_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24    vga/anim_clk_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24    vga/anim_clk_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y71    vga/tcg/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y71    vga/tcg/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y71    vga/tcg/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69    DispCtrl/BtoBCD/shiftCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69    DispCtrl/BtoBCD/shiftCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69    DispCtrl/BtoBCD/shiftCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69    DispCtrl/BtoBCD/shiftCount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66     DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     DispCtrl/BtoBCD/tmpSR_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     DispCtrl/BtoBCD/tmpSR_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     DispCtrl/BtoBCD/tmpSR_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     DispCtrl/BtoBCD/tmpSR_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y111   slowerClock/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y111   slowerClock/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y111   slowerClock/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y111   slowerClock/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y68    vga/tcg/counter_reg[17]/C



