vhdl work "C:\mks\projectsXILINX\LAB_2\LAB_2_V2\FIX\TRANSITION_LOGIC.vhd"
