Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ISE/Projects/LC_Lab_7/tb_Adder_Subtractor_isim_beh.exe -prj E:/ISE/Projects/LC_Lab_7/tb_Adder_Subtractor_beh.prj work.tb_Adder_Subtractor work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_7/HA.v" into library work
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_7/FA.v" into library work
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_7/Adder_Subtractor.v" into library work
Analyzing Verilog file "E:/ISE/Projects/LC_Lab_7/tb_Adder_Subtractor.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module HA
Compiling module FA
Compiling module Adder_Subtractor
Compiling module tb_Adder_Subtractor
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable E:/ISE/Projects/LC_Lab_7/tb_Adder_Subtractor_isim_beh.exe
Fuse Memory Usage: 27496 KB
Fuse CPU Usage: 483 ms
