{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625771556917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625771556918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:12:34 2021 " "Processing started: Thu Jul 08 12:12:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625771556918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625771556918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off insertionSort -c insertionSort " "Command: quartus_map --read_settings_files=on --write_settings_files=off insertionSort -c insertionSort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625771556918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625771557460 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v(27) " "Unrecognized synthesis attribute \"ram_style\" at ../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v(27)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625771557504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/insertionsort_a.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/insertionsort_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 insertionSort_A_ram " "Found entity 1: insertionSort_A_ram" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625771557505 ""} { "Info" "ISGN_ENTITY_NAME" "2 insertionSort_A " "Found entity 2: insertionSort_A" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625771557505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625771557505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "CORE_GENERATION_INFO ../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v(10) " "Unrecognized synthesis attribute \"CORE_GENERATION_INFO\" at ../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v(10)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625771557507 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(213) " "Verilog HDL warning at insertionSort.v(213): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625771557508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(223) " "Verilog HDL warning at insertionSort.v(223): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 223 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625771557508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(249) " "Verilog HDL warning at insertionSort.v(249): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 249 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625771557508 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "insertionSort.v(376) " "Verilog HDL warning at insertionSort.v(376): extended using \"x\" or \"z\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 376 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625771557509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/insertionsort.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/insertionsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 insertionSort " "Found entity 1: insertionSort" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625771557509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625771557509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/topinsertionsort.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aaron/desktop/git_article/vivadoprojects/insertion_sort/solution1/sim/verilog/topinsertionsort.v" { { "Info" "ISGN_ENTITY_NAME" "1 topInsertionSort " "Found entity 1: topInsertionSort" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625771557511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625771557511 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "topInsertionSort.v(27) " "Verilog HDL Instantiation warning at topInsertionSort.v(27): instance has no name" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1625771557520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topInsertionSort " "Elaborating entity \"topInsertionSort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625771557573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insertionSort insertionSort:comb_3 " "Elaborating entity \"insertionSort\" for hierarchy \"insertionSort:comb_3\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "comb_3" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625771557638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(174) " "Verilog HDL assignment warning at insertionSort.v(174): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557642 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(175) " "Verilog HDL assignment warning at insertionSort.v(175): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557642 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(207) " "Verilog HDL assignment warning at insertionSort.v(207): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557642 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(209) " "Verilog HDL assignment warning at insertionSort.v(209): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(211) " "Verilog HDL assignment warning at insertionSort.v(211): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 insertionSort.v(213) " "Verilog HDL assignment warning at insertionSort.v(213): truncated value with size 32 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 insertionSort.v(221) " "Verilog HDL assignment warning at insertionSort.v(221): truncated value with size 64 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 insertionSort.v(223) " "Verilog HDL assignment warning at insertionSort.v(223): truncated value with size 32 to match size of target (8)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 insertionSort.v(249) " "Verilog HDL assignment warning at insertionSort.v(249): truncated value with size 32 to match size of target (16)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 insertionSort.v(376) " "Verilog HDL assignment warning at insertionSort.v(376): truncated value with size 32 to match size of target (6)" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "insertionSort.v(342) " "Verilog HDL Case Statement information at insertionSort.v(342): all case item expressions in this case statement are onehot" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 342 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1625771557643 "|insertionSort"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insertionSort_A insertionSort:comb_3\|insertionSort_A:A_U " "Elaborating entity \"insertionSort_A\" for hierarchy \"insertionSort:comb_3\|insertionSort_A:A_U\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" "A_U" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625771557645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insertionSort_A_ram insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U " "Elaborating entity \"insertionSort_A_ram\" for hierarchy \"insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" "insertionSort_A_ram_U" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625771557648 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U\|ram " "RAM logic \"insertionSort:comb_3\|insertionSort_A:A_U\|insertionSort_A_ram:insertionSort_A_ram_U\|ram\" is uninferred due to asynchronous read logic" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" "ram" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/insertionSort_A.v" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1625771558031 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1625771558031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1625771567906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1625771588153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625771588836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625771588836 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[11\] " "No output dependent on input pin \"posOutData\[11\]\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625771589934 "|topInsertionSort|posOutData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[12\] " "No output dependent on input pin \"posOutData\[12\]\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625771589934 "|topInsertionSort|posOutData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[13\] " "No output dependent on input pin \"posOutData\[13\]\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625771589934 "|topInsertionSort|posOutData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[14\] " "No output dependent on input pin \"posOutData\[14\]\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625771589934 "|topInsertionSort|posOutData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "posOutData\[15\] " "No output dependent on input pin \"posOutData\[15\]\"" {  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625771589934 "|topInsertionSort|posOutData[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1625771589934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10376 " "Implemented 10376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625771589935 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625771589935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10322 " "Implemented 10322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625771589935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625771589935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625771589960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:13:09 2021 " "Processing ended: Thu Jul 08 12:13:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625771589960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625771589960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625771589960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625771589960 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625771596108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625771596109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:13:10 2021 " "Processing started: Thu Jul 08 12:13:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625771596109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625771596109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off insertionSort -c insertionSort " "Command: quartus_fit --read_settings_files=off --write_settings_files=off insertionSort -c insertionSort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625771596109 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1625771596194 ""}
{ "Info" "0" "" "Project  = insertionSort" {  } {  } 0 0 "Project  = insertionSort" 0 0 "Fitter" 0 0 1625771596195 ""}
{ "Info" "0" "" "Revision = insertionSort" {  } {  } 0 0 "Revision = insertionSort" 0 0 "Fitter" 0 0 1625771596195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1625771596668 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "insertionSort EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design insertionSort" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1625771597035 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1625771597035 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1625771597089 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1625771597089 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625771597389 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625771597433 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1625771597847 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625771597847 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18852 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625771597901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18854 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625771597901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18856 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625771597901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18858 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625771597901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18860 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1625771597901 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1625771597901 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625771597907 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_done " "Pin ap_done not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_done } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_idle " "Pin ap_idle not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_idle } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_idle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_ready " "Pin ap_ready not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_ready } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[11\] " "Pin posOutData\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[11] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[12\] " "Pin posOutData\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[12] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[13\] " "Pin posOutData\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[13] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[14\] " "Pin posOutData\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[14] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[15\] " "Pin posOutData\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[15] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[0\] " "Pin ap_return\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[0] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[1\] " "Pin ap_return\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[1] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[2\] " "Pin ap_return\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[2] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[3\] " "Pin ap_return\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[3] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[4\] " "Pin ap_return\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[4] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[5\] " "Pin ap_return\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[5] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[6\] " "Pin ap_return\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[6] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[7\] " "Pin ap_return\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[7] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[8\] " "Pin ap_return\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[8] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[9\] " "Pin ap_return\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[9] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[10\] " "Pin ap_return\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[10] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[11\] " "Pin ap_return\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[11] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[12\] " "Pin ap_return\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[12] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[13\] " "Pin ap_return\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[13] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[14\] " "Pin ap_return\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[14] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_return\[15\] " "Pin ap_return\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_return[15] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_return[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_start " "Pin ap_start not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_start } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_rst " "Pin ap_rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_rst } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ap_clk " "Pin ap_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_clk } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[0\] " "Pin dataIn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[0] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[1\] " "Pin posOutData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[1] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[8\] " "Pin posOutData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[8] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[9\] " "Pin posOutData\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[9] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[10\] " "Pin posOutData\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[10] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[0\] " "Pin posOutData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[0] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[4\] " "Pin posOutData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[4] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[5\] " "Pin posOutData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[5] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[3\] " "Pin posOutData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[3] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[2\] " "Pin posOutData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[2] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[7\] " "Pin posOutData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[7] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "posOutData\[6\] " "Pin posOutData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { posOutData[6] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { posOutData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[1\] " "Pin dataIn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[1] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[2\] " "Pin dataIn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[2] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[3\] " "Pin dataIn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[3] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[4\] " "Pin dataIn\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[4] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[5\] " "Pin dataIn\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[5] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[6\] " "Pin dataIn\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[6] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[7\] " "Pin dataIn\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[7] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[8\] " "Pin dataIn\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[8] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[9\] " "Pin dataIn\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[9] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[10\] " "Pin dataIn\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[10] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[11\] " "Pin dataIn\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[11] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[12\] " "Pin dataIn\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[12] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[13\] " "Pin dataIn\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[13] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[14\] " "Pin dataIn\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[14] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIn\[15\] " "Pin dataIn\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dataIn[15] } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1625771598652 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1625771598652 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "insertionSort.sdc " "Synopsys Design Constraints File file not found: 'insertionSort.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1625771599992 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1625771599994 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1625771600207 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1625771600207 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1625771600210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ap_clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node ap_clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1625771601196 ""}  } { { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 18820 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625771601196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625771603908 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625771603941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625771603942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625771603974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625771604018 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625771604049 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625771604049 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625771604087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625771605075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1625771605108 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625771605108 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 2.5V 34 19 0 " "Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 34 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1625771605125 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1625771605125 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1625771605125 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1625771605126 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1625771605126 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1625771605126 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625771605922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625771609515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625771618492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625771618575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625771695303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:17 " "Fitter placement operations ending: elapsed time is 00:01:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625771695303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625771699461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "31 " "Router estimated average interconnect usage is 31% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "66 X13_Y10 X25_Y20 " "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X13_Y10 to location X25_Y20" {  } { { "loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X13_Y10 to location X25_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X13_Y10 to location X25_Y20"} 13 10 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1625771727405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625771727405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:11 " "Fitter routing operations ending: elapsed time is 00:02:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625771832165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1625771832242 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625771832242 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "18.61 " "Total time spent on timing analysis during the Fitter is 18.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1625771833369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625771833851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625771838727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625771839018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625771841587 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625771843999 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ap_clk 2.5 V M10 " "Pin ap_clk uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ap_clk } } } { "../vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" "" { Text "C:/Users/aaron/Desktop/git_article/vivadoProjects/insertion_sort/solution1/sim/verilog/topInsertionSort.v" 4 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ap_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aaron/Desktop/git_article/RTL/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1625771845874 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1625771845874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.fit.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/git_article/RTL/output_files/insertionSort.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625771848117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625771855905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:17:35 2021 " "Processing ended: Thu Jul 08 12:17:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625771855905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:25 " "Elapsed time: 00:04:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625771855905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:20 " "Total CPU time (on all processors): 00:04:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625771855905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625771855905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625771862380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625771862380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:17:37 2021 " "Processing started: Thu Jul 08 12:17:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625771862380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625771862380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off insertionSort -c insertionSort " "Command: quartus_asm --read_settings_files=off --write_settings_files=off insertionSort -c insertionSort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625771862380 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1625771865304 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625771865359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625771865964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:17:45 2021 " "Processing ended: Thu Jul 08 12:17:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625771865964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625771865964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625771865964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625771865964 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625771866843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625771873929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625771873930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:17:47 2021 " "Processing started: Thu Jul 08 12:17:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625771873930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625771873930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta insertionSort -c insertionSort " "Command: quartus_sta insertionSort -c insertionSort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625771873931 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1625771874217 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625771875708 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1625771875794 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1625771875794 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "insertionSort.sdc " "Synopsys Design Constraints File file not found: 'insertionSort.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1625771878516 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1625771878517 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ap_clk ap_clk " "create_clock -period 1.000 -name ap_clk ap_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1625771878643 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1625771878643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1625771879785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1625771879786 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1625771879791 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1625771879821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1625771884315 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1625771884315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.583 " "Worst-case setup slack is -7.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.583    -25754.146 ap_clk  " "   -7.583    -25754.146 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771884319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 ap_clk  " "    0.340         0.000 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771884573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625771884579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625771884582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -4228.000 ap_clk  " "   -3.000     -4228.000 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771884593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771884593 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1625771886952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1625771887062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1625771891779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1625771892728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1625771893105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1625771893105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.675 " "Worst-case setup slack is -6.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.675    -22703.062 ap_clk  " "   -6.675    -22703.062 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771893113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296         0.000 ap_clk  " "    0.296         0.000 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771893254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625771893258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625771893262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -4228.000 ap_clk  " "   -3.000     -4228.000 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771893268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771893268 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1625771894283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1625771894783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1625771894899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1625771894899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.938 " "Worst-case setup slack is -3.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771894908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771894908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938    -13317.699 ap_clk  " "   -3.938    -13317.699 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771894908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771894908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771895206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771895206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 ap_clk  " "    0.177         0.000 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771895206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771895206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625771895211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1625771895216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771895226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771895226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -4368.320 ap_clk  " "   -3.000     -4368.320 ap_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1625771895226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1625771895226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1625771897444 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1625771897925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625771898532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:18:18 2021 " "Processing ended: Thu Jul 08 12:18:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625771898532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625771898532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625771898532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625771898532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625771904337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625771904338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:18:19 2021 " "Processing started: Thu Jul 08 12:18:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625771904338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625771904338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off insertionSort -c insertionSort " "Command: quartus_eda --read_settings_files=off --write_settings_files=off insertionSort -c insertionSort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625771904338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort_6_1200mv_85c_slow.vo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort_6_1200mv_85c_slow.vo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771908627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort_6_1200mv_0c_slow.vo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort_6_1200mv_0c_slow.vo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771910116 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort_min_1200mv_0c_fast.vo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort_min_1200mv_0c_fast.vo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771912935 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort.vo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort.vo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771916220 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort_6_1200mv_85c_v_slow.sdo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771918639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort_6_1200mv_0c_v_slow.sdo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771919724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort_min_1200mv_0c_v_fast.sdo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771920823 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "insertionSort_v.sdo C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/ simulation " "Generated file insertionSort_v.sdo in folder \"C:/Users/aaron/Desktop/git_article/RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1625771921905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625771922041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:18:42 2021 " "Processing ended: Thu Jul 08 12:18:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625771922041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625771922041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625771922041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625771922041 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625771923062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625771967780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625771967781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 12:19:25 2021 " "Processing started: Thu Jul 08 12:19:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625771967781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625771967781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp insertionSort -c insertionSort --netlist_type=sgate " "Command: quartus_rpp insertionSort -c insertionSort --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625771967781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4421 " "Peak virtual memory: 4421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625771968105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 12:19:28 2021 " "Processing ended: Thu Jul 08 12:19:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625771968105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625771968105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625771968105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1625771968105 ""}
