{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 16:27:05 2016 " "Info: Processing started: Mon Feb 29 16:27:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off train -c train --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off train -c train --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PB\[2\] " "Info: Assuming node \"PB\[2\]\" is an undefined clock" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 168 656 824 184 "PB\[2..1\]" "" } { 24 576 656 40 "PB\[1\]" "" } { 40 576 656 56 "PB\[2\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PB\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst24 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst24\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst25 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst25\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 984 240 304 1032 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst42 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst42\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28\" as buffer" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "db/lpm_clshift_fuc.tdf" 36 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[42\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst51~2 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst51~2\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51~2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst51~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst23~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst23~0\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23~0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "VGA_SYNC.vhd" 10 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|vert_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end\" as buffer" {  } { { "VGA_SYNC.vhd" "" { Text "VGA_SYNC.vhd" 10 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|VGA_SYNC:inst3\|row_end" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst53 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst53\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst51 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst51\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst23 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst23\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2 " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst42~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst42~0\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\]\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0\" as buffer" {  } { { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst31 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst31\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1032 240 304 1080 "inst31" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29\" as buffer" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "db/lpm_clshift_fuc.tdf" 36 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|lpm_clshift:SHIFTER\|lpm_clshift_fuc:auto_generated\|sbit_w\[78\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0\" as buffer" {  } { { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "TrainSetSimulator:inst5\|inst40 " "Info: Detected gated clock \"TrainSetSimulator:inst5\|inst40\" as buffer" {  } { { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1080 240 304 1128 "inst40" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|inst40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\] " "Info: Detected ripple clock \"TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\]\" as buffer" {  } { { "DIG_OUT.vhd" "" { Text "DIG_OUT.vhd" 33 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrainSetSimulator:inst5\|DIG_OUT:inst39\|BLED\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] -5.505 ns " "Info: Slack time is -5.505 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" between source register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-4.969 ns + Largest register register " "Info: + Largest register to register requirement is -4.969 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.666 ns + " "Info: + Setup relationship between source and destination is 1.666 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.640 ns " "Info: + Latch edge is 2.640 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.974 ns " "Info: - Launch edge is 0.974 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.421 ns + Largest " "Info: + Largest clock skew is -6.421 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y16_N29 6 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 9.081 ns - Longest register " "Info: - Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 9.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X25_Y18_N5 12 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.242 ns) 3.486 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X25_Y18_N26 1 " "Info: 4: + IC(0.327 ns) + CELL(0.242 ns) = 3.486 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.438 ns) 4.626 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X27_Y18_N16 5 " "Info: 5: + IC(0.702 ns) + CELL(0.438 ns) = 4.626 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.413 ns) 5.743 ns TrainSetSimulator:inst5\|inst23 6 COMB LCCOMB_X30_Y17_N20 1 " "Info: 6: + IC(0.704 ns) + CELL(0.413 ns) = 5.743 ns; Loc. = LCCOMB_X30_Y17_N20; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.777 ns) + CELL(0.000 ns) 7.520 ns TrainSetSimulator:inst5\|inst23~clkctrl 7 COMB CLKCTRL_G11 17 " "Info: 7: + IC(1.777 ns) + CELL(0.000 ns) = 7.520 ns; Loc. = CLKCTRL_G11; Fanout = 17; COMB Node = 'TrainSetSimulator:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 888 240 304 936 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 9.081 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X23_Y16_N11 1 " "Info: 8: + IC(1.024 ns) + CELL(0.537 ns) = 9.081 ns; Loc. = LCFF_X23_Y16_N11; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.417 ns ( 26.62 % ) " "Info: Total cell delay = 2.417 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.664 ns ( 73.38 % ) " "Info: Total interconnect delay = 6.664 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.704ns 1.777ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.413ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.704ns 1.777ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.413ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.704ns 1.777ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.413ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.536 ns - Longest register register " "Info: - Longest register to register delay is 0.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X23_Y16_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N11; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.149 ns) 0.452 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X23_Y16_N28 1 " "Info: 2: + IC(0.303 ns) + CELL(0.149 ns) = 0.452 ns; Loc. = LCCOMB_X23_Y16_N28; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.536 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y16_N29 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.536 ns; Loc. = LCFF_X23_Y16_N29; Fanout = 6; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_simp:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.47 % ) " "Info: Total cell delay = 0.233 ns ( 43.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.303 ns ( 56.53 % ) " "Info: Total interconnect delay = 0.303 ns ( 56.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst23 TrainSetSimulator:inst5|inst23~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst23 {} TrainSetSimulator:inst5|inst23~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.704ns 1.777ns 1.024ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.413ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst8|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_simp:inst1|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.303ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0' 1 " "Warning: Can't achieve timing requirement Clock Setup: 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0' along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 memory TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10 register TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\] 4.396 ns " "Info: Slack time is 4.396 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" between source memory \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10\" and destination register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "61.7 MHz 16.208 ns " "Info: Fmax is 61.7 MHz (period= 16.208 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.265 ns + Largest memory register " "Info: + Largest memory to register requirement is 12.265 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.142 ns " "Info: - Launch edge is 10.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns 10.142 ns inverted 50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with inverted offset of 10.142 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.062 ns + Largest " "Info: + Largest clock skew is -0.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\] 3 REG LCFF_X24_Y17_N1 14 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X24_Y17_N1; Fanout = 14; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 2.726 ns - Longest memory " "Info: - Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source memory is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.661 ns) 2.726 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10 3 MEM M4K_X26_Y17 2 " "Info: 3: + IC(0.974 ns) + CELL(0.661 ns) = 2.726 ns; Loc. = M4K_X26_Y17; Fanout = 2; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.25 % ) " "Info: Total cell delay = 0.661 ns ( 24.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 75.75 % ) " "Info: Total interconnect delay = 2.065 ns ( 75.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.974ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.974ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.974ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.869 ns - Longest memory register " "Info: - Longest memory to register delay is 7.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10 1 MEM M4K_X26_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y17; Fanout = 2; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|ram_block1a0~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y17 9 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y17; Fanout = 9; MEM Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|altsyncram:MEMORY\|altsyncram_frt3:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_frt3.tdf" "" { Text "db/altsyncram_frt3.tdf" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.150 ns) 3.854 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~18 3 COMB LCCOMB_X27_Y17_N0 2 " "Info: 3: + IC(0.711 ns) + CELL(0.150 ns) = 3.854 ns; Loc. = LCCOMB_X27_Y17_N0; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.414 ns) 4.727 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~22 4 COMB LCCOMB_X28_Y17_N18 2 " "Info: 4: + IC(0.459 ns) + CELL(0.414 ns) = 4.727 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~18 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.798 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~24 5 COMB LCCOMB_X28_Y17_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.798 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~22 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~24 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.208 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~25 6 COMB LCCOMB_X28_Y17_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 5.208 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~24 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.150 ns) 6.290 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~2 7 COMB LCCOMB_X23_Y17_N26 1 " "Info: 7: + IC(0.932 ns) + CELL(0.150 ns) = 6.290 ns; Loc. = LCCOMB_X23_Y17_N26; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~25 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 6.688 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~3 8 COMB LCCOMB_X23_Y17_N4 1 " "Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 6.688 ns; Loc. = LCCOMB_X23_Y17_N4; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~2 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~3 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.275 ns) 7.393 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~9 9 COMB LCCOMB_X24_Y17_N6 1 " "Info: 9: + IC(0.430 ns) + CELL(0.275 ns) = 7.393 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~3 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~9 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 7.785 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~10 10 COMB LCCOMB_X24_Y17_N0 1 " "Info: 10: + IC(0.242 ns) + CELL(0.150 ns) = 7.785 ns; Loc. = LCCOMB_X24_Y17_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|Selector25~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~10 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 174 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.869 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\] 11 REG LCFF_X24_Y17_N1 14 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 7.869 ns; Loc. = LCFF_X24_Y17_N1; Fanout = 14; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.847 ns ( 61.60 % ) " "Info: Total cell delay = 4.847 ns ( 61.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 38.40 % ) " "Info: Total interconnect delay = 3.022 ns ( 38.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.869 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~18 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~22 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~24 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~25 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~2 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~3 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.869 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~18 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~22 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~24 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~25 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~2 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~3 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~9 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] {} } { 0.000ns 0.000ns 0.711ns 0.459ns 0.000ns 0.000ns 0.932ns 0.248ns 0.430ns 0.242ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} } { 0.000ns 1.091ns 0.974ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.869 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~18 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~22 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~24 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~25 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~2 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~3 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~9 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.869 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|ram_block1a0~porta_address_reg10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|altsyncram:MEMORY|altsyncram_frt3:auto_generated|q_a[0] {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~18 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~22 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~24 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Add1~25 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~2 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~3 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~9 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|Selector25~10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2] {} } { 0.000ns 0.000ns 0.711ns 0.459ns 0.000ns 0.000ns 0.932ns 0.248ns 0.430ns 0.242ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.414ns 0.071ns 0.410ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK_50 " "Info: No valid register-to-register data paths exist for clock \"CLK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PB\[2\] " "Info: No valid register-to-register data paths exist for clock \"PB\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] register TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_wen:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 663 ps " "Info: Minimum slack time is 663 ps for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" between source register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_wen:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.679 ns + Shortest register register " "Info: + Shortest register to register delay is 0.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X23_Y15_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N21; Fanout = 3; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.366 ns) 0.679 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_wen:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X23_Y15_N23 16 " "Info: 2: + IC(0.313 ns) + CELL(0.366 ns) = 0.679 ns; Loc. = LCFF_X23_Y15_N23; Fanout = 16; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_wen:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 53.90 % ) " "Info: Total cell delay = 0.366 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 46.10 % ) " "Info: Total interconnect delay = 0.313 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.313ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 6.666 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" is 6.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 destination 2.657 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_wen:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y15_N23 16 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X23_Y15_N23; Fanout = 16; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_wen:inst14\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 source 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y15_N21 3 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X23_Y15_N21; Fanout = 3; REG Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|lpm_dff_chain:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.313ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_wen:inst14|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk0~clkctrl {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|lpm_dff_chain:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 register TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[13\] register TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\] -6.714 ns " "Info: Minimum slack time is -6.714 ns for clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" between source register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[13\]\" and destination register \"TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.539 ns + Shortest register register " "Info: + Shortest register to register delay is 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[13\] 1 REG LCFF_X25_Y15_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y15_N13; Fanout = 4; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.149 ns) 0.455 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\]~feeder 2 COMB LCCOMB_X25_Y15_N26 1 " "Info: 2: + IC(0.306 ns) + CELL(0.149 ns) = 0.455 ns; Loc. = LCCOMB_X25_Y15_N26; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1]~feeder } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.539 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\] 3 REG LCFF_X25_Y15_N27 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.539 ns; Loc. = LCFF_X25_Y15_N27; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.23 % ) " "Info: Total cell delay = 0.233 ns ( 43.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 56.77 % ) " "Info: Total interconnect delay = 0.306 ns ( 56.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1]~feeder {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.253 ns - Smallest register register " "Info: - Smallest register to register requirement is 7.253 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 25.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.237 ns + Smallest " "Info: + Smallest clock skew is 7.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 9.897 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 9.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X25_Y18_N5 12 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.242 ns) 3.486 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X25_Y18_N26 1 " "Info: 4: + IC(0.327 ns) + CELL(0.242 ns) = 3.486 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.438 ns) 4.626 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X27_Y18_N16 5 " "Info: 5: + IC(0.702 ns) + CELL(0.438 ns) = 4.626 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.408 ns) 5.514 ns TrainSetSimulator:inst5\|inst42~0 6 COMB LCCOMB_X27_Y17_N4 4 " "Info: 6: + IC(0.480 ns) + CELL(0.408 ns) = 5.514 ns; Loc. = LCCOMB_X27_Y17_N4; Fanout = 4; COMB Node = 'TrainSetSimulator:inst5\|inst42~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.385 ns) 6.376 ns TrainSetSimulator:inst5\|inst24 7 COMB LCCOMB_X27_Y17_N14 1 " "Info: 7: + IC(0.477 ns) + CELL(0.385 ns) = 6.376 ns; Loc. = LCCOMB_X27_Y17_N14; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.000 ns) 8.327 ns TrainSetSimulator:inst5\|inst24~clkctrl 8 COMB CLKCTRL_G0 16 " "Info: 8: + IC(1.951 ns) + CELL(0.000 ns) = 8.327 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|inst24~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 9.897 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\] 9 REG LCFF_X25_Y15_N27 7 " "Info: 9: + IC(1.033 ns) + CELL(0.537 ns) = 9.897 ns; Loc. = LCFF_X25_Y15_N27; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.797 ns ( 28.26 % ) " "Info: Total cell delay = 2.797 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 71.74 % ) " "Info: Total interconnect delay = 7.100 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.480ns 0.477ns 1.951ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.408ns 0.385ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[13\] 3 REG LCFF_X25_Y15_N13 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X25_Y15_N13; Fanout = 4; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|IO_DATA_O\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.480ns 0.477ns 1.951ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.408ns 0.385ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.480ns 0.477ns 1.951ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.408ns 0.385ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1]~feeder TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.539 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1]~feeder {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[1] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.480ns 0.477ns 1.951ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.408ns 0.385ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|IO_DATA_O[13] {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 178 " "Warning: Can't achieve minimum setup and hold requirement TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 along 178 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\] PB\[1\] CLK_50 11.145 ns register " "Info: tsu for register \"TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\]\" (data pin = \"PB\[1\]\", clock pin = \"CLK_50\") is 11.145 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.487 ns + Longest pin register " "Info: + Longest pin to register delay is 11.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PB\[1\] 1 PIN PIN_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 12; PIN Node = 'PB\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PB[1] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 168 656 824 184 "PB\[2..1\]" "" } { 24 576 656 40 "PB\[1\]" "" } { 40 576 656 56 "PB\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.798 ns) + CELL(0.419 ns) 7.059 ns TrainSetSimulator:inst5\|inst10 2 COMB LCCOMB_X22_Y17_N10 19 " "Info: 2: + IC(5.798 ns) + CELL(0.419 ns) = 7.059 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 19; COMB Node = 'TrainSetSimulator:inst5\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.217 ns" { PB[1] TrainSetSimulator:inst5|inst10 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 136 368 432 184 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.275 ns) 8.880 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[15\]~11 3 COMB LCCOMB_X25_Y18_N22 1 " "Info: 3: + IC(1.546 ns) + CELL(0.275 ns) = 8.880 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[15\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 9.556 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\]~12 4 COMB LCCOMB_X25_Y18_N2 16 " "Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 9.556 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[2\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.660 ns) 11.487 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\] 5 REG LCFF_X24_Y17_N11 15 " "Info: 5: + IC(1.271 ns) + CELL(0.660 ns) = 11.487 ns; Loc. = LCFF_X24_Y17_N11; Fanout = 15; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.616 ns ( 22.77 % ) " "Info: Total cell delay = 2.616 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.871 ns ( 77.23 % ) " "Info: Total interconnect delay = 8.871 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.487 ns" { PB[1] TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.487 ns" { PB[1] {} PB[1]~combout {} TrainSetSimulator:inst5|inst10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 0.000ns 5.798ns 1.546ns 0.256ns 1.271ns } { 0.000ns 0.842ns 0.419ns 0.275ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 2.664 ns - Shortest register " "Info: - Shortest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\] 3 REG LCFF_X24_Y17_N11 15 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X24_Y17_N11; Fanout = 15; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|AC\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 171 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.487 ns" { PB[1] TrainSetSimulator:inst5|inst10 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.487 ns" { PB[1] {} PB[1]~combout {} TrainSetSimulator:inst5|inst10 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[15]~11 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[2]~12 {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 0.000ns 5.798ns 1.546ns 0.256ns 1.271ns } { 0.000ns 0.842ns 0.419ns 0.275ns 0.420ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|AC[1] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50 sseg_ctrl\[5\] TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[3\] 14.819 ns register " "Info: tco from clock \"CLK_50\" to destination pin \"sseg_ctrl\[5\]\" through register \"TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[3\]\" is 14.819 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 source 9.897 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to source register is 9.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X25_Y18_N5 12 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.242 ns) 3.486 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X25_Y18_N26 1 " "Info: 4: + IC(0.327 ns) + CELL(0.242 ns) = 3.486 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.438 ns) 4.626 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X27_Y18_N16 5 " "Info: 5: + IC(0.702 ns) + CELL(0.438 ns) = 4.626 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.408 ns) 5.514 ns TrainSetSimulator:inst5\|inst42~0 6 COMB LCCOMB_X27_Y17_N4 4 " "Info: 6: + IC(0.480 ns) + CELL(0.408 ns) = 5.514 ns; Loc. = LCCOMB_X27_Y17_N4; Fanout = 4; COMB Node = 'TrainSetSimulator:inst5\|inst42~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1128 240 304 1176 "inst42~0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.385 ns) 6.376 ns TrainSetSimulator:inst5\|inst24 7 COMB LCCOMB_X27_Y17_N14 1 " "Info: 7: + IC(0.477 ns) + CELL(0.385 ns) = 6.376 ns; Loc. = LCCOMB_X27_Y17_N14; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.000 ns) 8.327 ns TrainSetSimulator:inst5\|inst24~clkctrl 8 COMB CLKCTRL_G0 16 " "Info: 8: + IC(1.951 ns) + CELL(0.000 ns) = 8.327 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'TrainSetSimulator:inst5\|inst24~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 936 240 304 984 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 9.897 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[3\] 9 REG LCFF_X25_Y15_N11 7 " "Info: 9: + IC(1.033 ns) + CELL(0.537 ns) = 9.897 ns; Loc. = LCFF_X25_Y15_N11; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.797 ns ( 28.26 % ) " "Info: Total cell delay = 2.797 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 71.74 % ) " "Info: Total interconnect delay = 7.100 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.480ns 0.477ns 1.951ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.408ns 0.385ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.030 ns + Longest register pin " "Info: + Longest register to pin delay is 7.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[3\] 1 REG LCFF_X25_Y15_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y15_N11; Fanout = 7; REG Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|latched_hex\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(0.437 ns) 3.637 ns TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|Mux1~0 2 COMB LCCOMB_X1_Y24_N10 1 " "Info: 2: + IC(3.200 ns) + CELL(0.437 ns) = 3.637 ns; Loc. = LCCOMB_X1_Y24_N10; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|QUAD_HEX:inst18\|HEX_DISP:inst15\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|Mux1~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "HEX_DISP.vhd" 38 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(2.652 ns) 7.030 ns sseg_ctrl\[5\] 3 PIN PIN_P9 0 " "Info: 3: + IC(0.741 ns) + CELL(2.652 ns) = 7.030 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'sseg_ctrl\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|Mux1~0 sseg_ctrl[5] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 80 968 1144 96 "sseg_ctrl\[55..0\]" "" } { 72 888 974 88 "sseg_ctrl\[55..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.089 ns ( 43.94 % ) " "Info: Total cell delay = 3.089 ns ( 43.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.941 ns ( 56.06 % ) " "Info: Total interconnect delay = 3.941 ns ( 56.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|Mux1~0 sseg_ctrl[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|Mux1~0 {} sseg_ctrl[5] {} } { 0.000ns 3.200ns 0.741ns } { 0.000ns 0.437ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst42~0 TrainSetSimulator:inst5|inst24 TrainSetSimulator:inst5|inst24~clkctrl TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.897 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst42~0 {} TrainSetSimulator:inst5|inst24 {} TrainSetSimulator:inst5|inst24~clkctrl {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.480ns 0.477ns 1.951ns 1.033ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.408ns 0.385ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|Mux1~0 sseg_ctrl[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|latched_hex[3] {} TrainSetSimulator:inst5|QUAD_HEX:inst18|HEX_DISP:inst15|Mux1~0 {} sseg_ctrl[5] {} } { 0.000ns 3.200ns 0.741ns } { 0.000ns 0.437ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sram_data\[1\] vga_ctrl\[31\] 12.931 ns Longest " "Info: Longest tpd from source pin \"sram_data\[1\]\" to destination pin \"vga_ctrl\[31\]\" is 12.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_data\[1\] 1 PIN PIN_AE6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE6; Fanout = 1; PIN Node = 'sram_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_data[1] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 48 968 1146 64 "sram_data\[15..0\]" "" } { 40 888 981 56 "sram_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|RD_OUT\[1\] 2 COMB IOC_X11_Y0_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N2; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|SRAM_CTLR_DFFC:inst4\|RD_OUT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { sram_data[1] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] } "NODE_NAME" } } { "SRAM_CTLR_DFFC.bdf" "" { Schematic "SRAM_CTLR_DFFC.bdf" { { -3384 896 1072 -3368 "RD_OUT\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.764 ns) + CELL(0.150 ns) 7.774 ns TrainSetSimulator:inst5\|busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~0 3 COMB LCCOMB_X24_Y18_N26 5 " "Info: 3: + IC(6.764 ns) + CELL(0.150 ns) = 7.774 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "db/mux_smc.tdf" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.359 ns) + CELL(2.798 ns) 12.931 ns vga_ctrl\[31\] 4 PIN PIN_B11 0 " "Info: 4: + IC(2.359 ns) + CELL(2.798 ns) = 12.931 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'vga_ctrl\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.157 ns" { TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 vga_ctrl[31] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 16 968 1144 32 "vga_ctrl\[33..0\]" "" } { 8 888 969 24 "vga_ctrl\[33..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.808 ns ( 29.45 % ) " "Info: Total cell delay = 3.808 ns ( 29.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.123 ns ( 70.55 % ) " "Info: Total interconnect delay = 9.123 ns ( 70.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.931 ns" { sram_data[1] TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 vga_ctrl[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.931 ns" { sram_data[1] {} TrainSetSimulator:inst5|SRAM_CTLR_DFFC:inst4|RD_OUT[1] {} TrainSetSimulator:inst5|busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~0 {} vga_ctrl[31] {} } { 0.000ns 0.000ns 6.764ns 2.359ns } { 0.000ns 0.860ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[7\] SLIDESW\[7\] CLK_50 4.986 ns register " "Info: th for register \"TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[7\]\" (data pin = \"SLIDESW\[7\]\", clock pin = \"CLK_50\") is 4.986 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLK_50 TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLK_50\" and output clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 152 656 824 168 "CLK_50" "" } { 8 576 656 24 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 destination 9.784 ns + Longest register " "Info: + Longest clock path from clock \"TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1\" to destination register is 9.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 530 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 530; COMB Node = 'TrainSetSimulator:inst5\|altpll0:inst5\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2 3 REG LCFF_X25_Y18_N5 12 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X25_Y18_N5; Fanout = 12; REG Node = 'TrainSetSimulator:inst5\|SCOMP_TRAIN:inst\|STATE.EX_IN2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 } "NODE_NAME" } } { "SCOMP_TRAIN.vhd" "" { Text "SCOMP_TRAIN.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.242 ns) 3.486 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0 4 COMB LCCOMB_X25_Y18_N26 1 " "Info: 4: + IC(0.327 ns) + CELL(0.242 ns) = 3.486 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode3w\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 262 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.438 ns) 4.626 ns TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0 5 COMB LCCOMB_X27_Y18_N16 5 " "Info: 5: + IC(0.702 ns) + CELL(0.438 ns) = 4.626 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 5; COMB Node = 'TrainSetSimulator:inst5\|lpm_decode_io:inst17\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\|w_anode18w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 } "NODE_NAME" } } { "db/decode_duf.tdf" "" { Text "db/decode_duf.tdf" 129 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.438 ns) 5.768 ns TrainSetSimulator:inst5\|inst51~2 6 COMB LCCOMB_X30_Y17_N30 2 " "Info: 6: + IC(0.704 ns) + CELL(0.438 ns) = 5.768 ns; Loc. = LCCOMB_X30_Y17_N30; Fanout = 2; COMB Node = 'TrainSetSimulator:inst5\|inst51~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1224 240 304 1272 "inst51~2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.415 ns) 6.445 ns TrainSetSimulator:inst5\|inst53 7 COMB LCCOMB_X30_Y17_N0 1 " "Info: 7: + IC(0.262 ns) + CELL(0.415 ns) = 6.445 ns; Loc. = LCCOMB_X30_Y17_N0; Fanout = 1; COMB Node = 'TrainSetSimulator:inst5\|inst53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.000 ns) 8.219 ns TrainSetSimulator:inst5\|inst53~clkctrl 8 COMB CLKCTRL_G15 8 " "Info: 8: + IC(1.774 ns) + CELL(0.000 ns) = 8.219 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'TrainSetSimulator:inst5\|inst53~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl } "NODE_NAME" } } { "TrainSetSimulator.bdf" "" { Schematic "TrainSetSimulator.bdf" { { 1320 240 304 1368 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 9.784 ns TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[7\] 9 REG LCFF_X27_Y19_N29 1 " "Info: 9: + IC(1.028 ns) + CELL(0.537 ns) = 9.784 ns; Loc. = LCFF_X27_Y19_N29; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 29.20 % ) " "Info: Total cell delay = 2.857 ns ( 29.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.927 ns ( 70.80 % ) " "Info: Total interconnect delay = 6.927 ns ( 70.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.784 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.784 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst51~2 {} TrainSetSimulator:inst5|inst53 {} TrainSetSimulator:inst5|inst53~clkctrl {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.704ns 0.262ns 1.774ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.438ns 0.415ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.706 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SLIDESW\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'SLIDESW\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLIDESW[7] } "NODE_NAME" } } { "TrainTop.bdf" "" { Schematic "C:/Users/Caitlyn/Documents/train/TrainTop.bdf" { { 184 656 824 200 "SLIDESW\[7..0\]" "" } { 56 576 661 72 "SLIDESW\[3..0\]" "" } { 72 576 661 88 "SLIDESW\[7..4\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.366 ns) 2.706 ns TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[7\] 2 REG LCFF_X27_Y19_N29 1 " "Info: 2: + IC(1.361 ns) + CELL(0.366 ns) = 2.706 ns; Loc. = LCFF_X27_Y19_N29; Fanout = 1; REG Node = 'TrainSetSimulator:inst5\|DIG_IN:inst38\|B_DI\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { SLIDESW[7] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "DIG_IN.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 49.70 % ) " "Info: Total cell delay = 1.345 ns ( 49.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.361 ns ( 50.30 % ) " "Info: Total interconnect delay = 1.361 ns ( 50.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { SLIDESW[7] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { SLIDESW[7] {} SLIDESW[7]~combout {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.784 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 TrainSetSimulator:inst5|inst51~2 TrainSetSimulator:inst5|inst53 TrainSetSimulator:inst5|inst53~clkctrl TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.784 ns" { TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1 {} TrainSetSimulator:inst5|altpll0:inst5|altpll:altpll_component|_clk1~clkctrl {} TrainSetSimulator:inst5|SCOMP_TRAIN:inst|STATE.EX_IN2 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode3w[2]~0 {} TrainSetSimulator:inst5|lpm_decode_io:inst17|lpm_decode:lpm_decode_component|decode_duf:auto_generated|w_anode18w[3]~0 {} TrainSetSimulator:inst5|inst51~2 {} TrainSetSimulator:inst5|inst53 {} TrainSetSimulator:inst5|inst53~clkctrl {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] {} } { 0.000ns 1.091ns 1.039ns 0.327ns 0.702ns 0.704ns 0.262ns 1.774ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.242ns 0.438ns 0.438ns 0.415ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { SLIDESW[7] TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.706 ns" { SLIDESW[7] {} SLIDESW[7]~combout {} TrainSetSimulator:inst5|DIG_IN:inst38|B_DI[7] {} } { 0.000ns 0.000ns 1.361ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 16:27:06 2016 " "Info: Processing ended: Mon Feb 29 16:27:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
