#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5fa23d6575b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x5fa23d5453c0 .param/l "OPCODE_CHSH_TRIAL" 1 3 18, C4<00001001>;
P_0x5fa23d545400 .param/l "OPCODE_EMIT" 1 3 23, C4<00001110>;
P_0x5fa23d545440 .param/l "OPCODE_HALT" 1 3 25, C4<11111111>;
P_0x5fa23d545480 .param/l "OPCODE_LASSERT" 1 3 12, C4<00000011>;
P_0x5fa23d5454c0 .param/l "OPCODE_LJOIN" 1 3 13, C4<00000100>;
P_0x5fa23d545500 .param/l "OPCODE_MDLACC" 1 3 14, C4<00000101>;
P_0x5fa23d545540 .param/l "OPCODE_ORACLE_HALTS" 1 3 24, C4<00001111>;
P_0x5fa23d545580 .param/l "OPCODE_PDISCOVER" 1 3 15, C4<00000110>;
P_0x5fa23d5455c0 .param/l "OPCODE_PMERGE" 1 3 11, C4<00000010>;
P_0x5fa23d545600 .param/l "OPCODE_PNEW" 1 3 9, C4<00000000>;
P_0x5fa23d545640 .param/l "OPCODE_PSPLIT" 1 3 10, C4<00000001>;
P_0x5fa23d545680 .param/l "OPCODE_PYEXEC" 1 3 17, C4<00001000>;
P_0x5fa23d5456c0 .param/l "OPCODE_XFER" 1 3 16, C4<00000111>;
P_0x5fa23d545700 .param/l "OPCODE_XOR_ADD" 1 3 20, C4<00001011>;
P_0x5fa23d545740 .param/l "OPCODE_XOR_LOAD" 1 3 19, C4<00001010>;
P_0x5fa23d545780 .param/l "OPCODE_XOR_RANK" 1 3 22, C4<00001101>;
P_0x5fa23d5457c0 .param/l "OPCODE_XOR_SWAP" 1 3 21, C4<00001100>;
S_0x5fa23d634d70 .scope module, "lei" "lei" 4 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "logic_req";
    .port_info 3 /INPUT 32 "logic_addr";
    .port_info 4 /OUTPUT 1 "logic_ack";
    .port_info 5 /OUTPUT 32 "logic_data";
    .port_info 6 /OUTPUT 1 "z3_req";
    .port_info 7 /OUTPUT 32 "z3_formula_addr";
    .port_info 8 /INPUT 1 "z3_ack";
    .port_info 9 /INPUT 32 "z3_result";
    .port_info 10 /INPUT 1 "z3_sat";
    .port_info 11 /INPUT 32 "z3_cert_hash";
    .port_info 12 /OUTPUT 1 "cert_write";
    .port_info 13 /OUTPUT 32 "cert_addr";
    .port_info 14 /OUTPUT 32 "cert_data";
    .port_info 15 /OUTPUT 32 "lei_status";
    .port_info 16 /OUTPUT 1 "lei_error";
P_0x5fa23d656660 .param/l "ERR_INVALID_FORMULA" 1 4 52, C4<00000000000000000010000000000010>;
P_0x5fa23d6566a0 .param/l "ERR_NONE" 1 4 50, C4<00000000000000000000000000000000>;
P_0x5fa23d6566e0 .param/l "ERR_TIMEOUT" 1 4 51, C4<00000000000000000010000000000001>;
P_0x5fa23d656720 .param/l "ERR_Z3_ERROR" 1 4 53, C4<00000000000000000010000000000011>;
P_0x5fa23d656760 .param/l "STATE_COMPLETE" 1 4 47, C4<101>;
P_0x5fa23d6567a0 .param/l "STATE_IDLE" 1 4 42, C4<000>;
P_0x5fa23d6567e0 .param/l "STATE_PROCESS" 1 4 45, C4<011>;
P_0x5fa23d656820 .param/l "STATE_REQUEST" 1 4 43, C4<001>;
P_0x5fa23d656860 .param/l "STATE_STORE_CERT" 1 4 46, C4<100>;
P_0x5fa23d6568a0 .param/l "STATE_WAIT" 1 4 44, C4<010>;
L_0x5fa23d654db0 .functor BUFZ 32, v0x5fa23d66d980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d639eb0 .functor BUFZ 1, v0x5fa23d66d300_0, C4<0>, C4<0>, C4<0>;
L_0x5fa23d62f1d0 .functor BUFZ 32, v0x5fa23d66e130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d5c09b0 .functor BUFZ 32, v0x5fa23d66d580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x70f949787018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5fa23d5c26c0_0 .net/2u *"_ivl_0", 2 0, L_0x70f949787018;  1 drivers
L_0x70f949787060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d5c2760_0 .net/2u *"_ivl_10", 28 0, L_0x70f949787060;  1 drivers
L_0x70f9497870a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d5a9370_0 .net/2u *"_ivl_14", 31 0, L_0x70f9497870a8;  1 drivers
L_0x70f9497870f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5fa23d5a9410_0 .net/2u *"_ivl_18", 2 0, L_0x70f9497870f0;  1 drivers
L_0x70f949787138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d66d1d0_0 .net/2u *"_ivl_22", 23 0, L_0x70f949787138;  1 drivers
v0x5fa23d66d300_0 .var "ack_pending", 0 0;
v0x5fa23d66d3c0_0 .net "cert_addr", 31 0, L_0x5fa23d69c240;  1 drivers
v0x5fa23d66d4a0_0 .net "cert_data", 31 0, L_0x5fa23d5c09b0;  1 drivers
v0x5fa23d66d580_0 .var "cert_hash", 31 0;
v0x5fa23d66d660_0 .var "cert_index", 7 0;
v0x5fa23d66d740 .array "cert_store", 255 0, 31 0;
v0x5fa23d66d800_0 .net "cert_write", 0 0, L_0x5fa23d69c0a0;  1 drivers
o0x70f9497d02b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d66d8c0_0 .net "clk", 0 0, o0x70f9497d02b8;  0 drivers
v0x5fa23d66d980_0 .var "current_addr", 31 0;
v0x5fa23d66da60_0 .var "error_code", 31 0;
v0x5fa23d66db40_0 .net "lei_error", 0 0, L_0x5fa23d69bf50;  1 drivers
v0x5fa23d66dc00_0 .net "lei_status", 31 0, L_0x5fa23d69bde0;  1 drivers
v0x5fa23d66ddf0_0 .net "logic_ack", 0 0, L_0x5fa23d639eb0;  1 drivers
o0x70f9497d03d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d66deb0_0 .net "logic_addr", 31 0, o0x70f9497d03d8;  0 drivers
v0x5fa23d66df90_0 .net "logic_data", 31 0, L_0x5fa23d62f1d0;  1 drivers
o0x70f9497d0438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d66e070_0 .net "logic_req", 0 0, o0x70f9497d0438;  0 drivers
v0x5fa23d66e130_0 .var "result_data", 31 0;
o0x70f9497d0498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d66e210_0 .net "rst_n", 0 0, o0x70f9497d0498;  0 drivers
v0x5fa23d66e2d0_0 .var "state", 2 0;
v0x5fa23d66e3b0_0 .var "timeout_counter", 15 0;
o0x70f9497d0528 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d66e490_0 .net "z3_ack", 0 0, o0x70f9497d0528;  0 drivers
o0x70f9497d0558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d66e550_0 .net "z3_cert_hash", 31 0, o0x70f9497d0558;  0 drivers
v0x5fa23d66e630_0 .net "z3_formula_addr", 31 0, L_0x5fa23d654db0;  1 drivers
v0x5fa23d66e710_0 .net "z3_req", 0 0, L_0x5fa23d68bb80;  1 drivers
o0x70f9497d05e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d66e7d0_0 .net "z3_result", 31 0, o0x70f9497d05e8;  0 drivers
o0x70f9497d0618 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d66e8b0_0 .net "z3_sat", 0 0, o0x70f9497d0618;  0 drivers
E_0x5fa23d4ab210/0 .event negedge, v0x5fa23d66e210_0;
E_0x5fa23d4ab210/1 .event posedge, v0x5fa23d66d8c0_0;
E_0x5fa23d4ab210 .event/or E_0x5fa23d4ab210/0, E_0x5fa23d4ab210/1;
L_0x5fa23d68bb80 .cmp/eq 3, v0x5fa23d66e2d0_0, L_0x70f949787018;
L_0x5fa23d69bde0 .concat [ 3 29 0 0], v0x5fa23d66e2d0_0, L_0x70f949787060;
L_0x5fa23d69bf50 .cmp/ne 32, v0x5fa23d66da60_0, L_0x70f9497870a8;
L_0x5fa23d69c0a0 .cmp/eq 3, v0x5fa23d66e2d0_0, L_0x70f9497870f0;
L_0x5fa23d69c240 .concat [ 8 24 0 0], v0x5fa23d66d660_0, L_0x70f949787138;
S_0x5fa23d5ea6e0 .scope task, "join_certificates" "join_certificates" 4 152, 4 152 0, S_0x5fa23d634d70;
 .timescale -9 -12;
v0x5fa23d62f390_0 .var "cert_a", 31 0;
v0x5fa23d5c0ad0_0 .var "cert_b", 31 0;
v0x5fa23d5c0ba0_0 .var "joined_cert", 31 0;
TD_lei.join_certificates ;
    %load/vec4 v0x5fa23d62f390_0;
    %load/vec4 v0x5fa23d5c0ad0_0;
    %xor;
    %store/vec4 v0x5fa23d5c0ba0_0, 0, 32;
    %end;
S_0x5fa23d5e9410 .scope module, "mau" "mau" 5 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mdl_req";
    .port_info 3 /INPUT 6 "module_id";
    .port_info 4 /INPUT 32 "module_size";
    .port_info 5 /INPUT 1 "module_consistent";
    .port_info 6 /OUTPUT 32 "mdl_cost";
    .port_info 7 /OUTPUT 1 "mdl_ack";
    .port_info 8 /OUTPUT 32 "total_mu";
    .port_info 9 /OUTPUT 32 "mau_status";
    .port_info 10 /OUTPUT 1 "mau_error";
P_0x5fa23d64d5c0 .param/l "ERR_INVALID_MODULE" 1 5 38, C4<00000000000000000011000000000010>;
P_0x5fa23d64d600 .param/l "ERR_NONE" 1 5 36, C4<00000000000000000000000000000000>;
P_0x5fa23d64d640 .param/l "ERR_OVERFLOW" 1 5 37, C4<00000000000000000011000000000001>;
P_0x5fa23d64d680 .param/l "LOG2_MAX_SIZE" 1 5 33, +C4<00000000000000000000000000100000>;
P_0x5fa23d64d6c0 .param/l "MAX_MU" 1 5 32, C4<11111111111111111111111111111111>;
L_0x5fa23d5c1700 .functor BUFZ 32, v0x5fa23d66feb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d5a9210 .functor BUFZ 1, v0x5fa23d66fc20_0, C4<0>, C4<0>, C4<0>;
L_0x5fa23d533fa0 .functor BUFZ 32, v0x5fa23d6709a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x70f9497871c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d66f980_0 .net/2u *"_ivl_12", 31 0, L_0x70f9497871c8;  1 drivers
v0x5fa23d66fa80_0 .net *"_ivl_7", 15 0, L_0x5fa23d69c4e0;  1 drivers
L_0x70f949787180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d66fb60_0 .net/2u *"_ivl_8", 15 0, L_0x70f949787180;  1 drivers
v0x5fa23d66fc20_0 .var "ack_pending", 0 0;
o0x70f9497d0c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d66fce0_0 .net "clk", 0 0, o0x70f9497d0c48;  0 drivers
v0x5fa23d66fdf0 .array "consistency_history", 63 0, 31 0;
v0x5fa23d66feb0_0 .var "current_cost", 31 0;
v0x5fa23d66ff90_0 .var "error_code", 31 0;
v0x5fa23d670070_0 .var "init_loop_var", 5 0;
v0x5fa23d670150_0 .net "mau_error", 0 0, L_0x5fa23d69c780;  1 drivers
v0x5fa23d670210_0 .net "mau_status", 31 0, L_0x5fa23d69c610;  1 drivers
v0x5fa23d6702f0_0 .net "mdl_ack", 0 0, L_0x5fa23d5a9210;  1 drivers
v0x5fa23d6703b0_0 .net "mdl_cost", 31 0, L_0x5fa23d5c1700;  1 drivers
o0x70f9497d0dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d670490_0 .net "mdl_req", 0 0, o0x70f9497d0dc8;  0 drivers
o0x70f9497d0df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d670550_0 .net "module_consistent", 0 0, o0x70f9497d0df8;  0 drivers
v0x5fa23d670610 .array "module_history", 63 0, 31 0;
o0x70f9497d0e28 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5fa23d6706d0_0 .net "module_id", 5 0, o0x70f9497d0e28;  0 drivers
o0x70f9497d0e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d6708c0_0 .net "module_size", 31 0, o0x70f9497d0e58;  0 drivers
v0x5fa23d6709a0_0 .var "mu_accumulator", 31 0;
v0x5fa23d670a80_0 .var "operation_count", 31 0;
o0x70f9497d0ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d670b60_0 .net "rst_n", 0 0, o0x70f9497d0ee8;  0 drivers
v0x5fa23d670c20_0 .net "total_mu", 31 0, L_0x5fa23d533fa0;  1 drivers
E_0x5fa23d4ab700/0 .event negedge, v0x5fa23d670b60_0;
E_0x5fa23d4ab700/1 .event posedge, v0x5fa23d66fce0_0;
E_0x5fa23d4ab700 .event/or E_0x5fa23d4ab700/0, E_0x5fa23d4ab700/1;
L_0x5fa23d69c4e0 .part v0x5fa23d670a80_0, 0, 16;
L_0x5fa23d69c610 .concat [ 16 16 0 0], L_0x70f949787180, L_0x5fa23d69c4e0;
L_0x5fa23d69c780 .cmp/ne 32, v0x5fa23d66ff90_0, L_0x70f9497871c8;
S_0x5fa23d5e7ac0 .scope function.vec4.s32, "calculate_mdl_cost" "calculate_mdl_cost" 5 61, 5 61 0, S_0x5fa23d5e9410;
 .timescale -9 -12;
; Variable calculate_mdl_cost is vec4 return value of scope S_0x5fa23d5e7ac0
v0x5fa23d66ecf0_0 .var "consistent", 0 0;
v0x5fa23d66edb0_0 .var "i", 5 0;
v0x5fa23d66ee70_0 .var "log_size", 31 0;
v0x5fa23d66ef50_0 .var "size", 31 0;
TD_mau.calculate_mdl_cost ;
    %load/vec4 v0x5fa23d66ef50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calculate_mdl_cost (store_vec4_to_lval)
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5fa23d66ecf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calculate_mdl_cost (store_vec4_to_lval)
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d66ee70_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fa23d66edb0_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x5fa23d66edb0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x5fa23d66edb0_0;
    %shiftl 4;
    %load/vec4 v0x5fa23d66ef50_0;
    %cmp/u;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0x5fa23d66edb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d66ee70_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x5fa23d66edb0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fa23d66edb0_0, 0, 6;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0x5fa23d66ee70_0;
    %ret/vec4 0, 0, 32;  Assign to calculate_mdl_cost (store_vec4_to_lval)
T_1.3 ;
T_1.1 ;
    %end;
S_0x5fa23d66f080 .scope function.vec4.s32, "get_average_cost" "get_average_cost" 5 145, 5 145 0, S_0x5fa23d5e9410;
 .timescale -9 -12;
v0x5fa23d66f280_0 .var "dummy", 31 0;
; Variable get_average_cost is vec4 return value of scope S_0x5fa23d66f080
TD_mau.get_average_cost ;
    %load/vec4 v0x5fa23d670a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x5fa23d6709a0_0;
    %load/vec4 v0x5fa23d670a80_0;
    %div;
    %ret/vec4 0, 0, 32;  Assign to get_average_cost (store_vec4_to_lval)
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_average_cost (store_vec4_to_lval)
T_2.9 ;
    %end;
S_0x5fa23d66f440 .scope function.vec4.s32, "get_max_cost" "get_max_cost" 5 156, 5 156 0, S_0x5fa23d5e9410;
 .timescale -9 -12;
v0x5fa23d66f620_0 .var "dummy", 5 0;
; Variable get_max_cost is vec4 return value of scope S_0x5fa23d66f440
v0x5fa23d66f7e0_0 .var "i", 5 0;
v0x5fa23d66f8a0_0 .var "max_val", 31 0;
TD_mau.get_max_cost ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d66f8a0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5fa23d66f7e0_0, 0, 6;
T_3.10 ;
    %load/vec4 v0x5fa23d66f7e0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_3.11, 5;
    %load/vec4 v0x5fa23d66f8a0_0;
    %load/vec4 v0x5fa23d66f7e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d670610, 4;
    %cmp/u;
    %jmp/0xz  T_3.12, 5;
    %load/vec4 v0x5fa23d66f7e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d670610, 4;
    %store/vec4 v0x5fa23d66f8a0_0, 0, 32;
T_3.12 ;
    %load/vec4 v0x5fa23d66f7e0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5fa23d66f7e0_0, 0, 6;
    %jmp T_3.10;
T_3.11 ;
    %load/vec4 v0x5fa23d66f8a0_0;
    %ret/vec4 0, 0, 32;  Assign to get_max_cost (store_vec4_to_lval)
    %end;
S_0x5fa23d5e9760 .scope module, "mmu" "mmu" 6 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 32 "cpu_wdata";
    .port_info 4 /OUTPUT 32 "cpu_rdata";
    .port_info 5 /INPUT 1 "cpu_we";
    .port_info 6 /INPUT 1 "cpu_en";
    .port_info 7 /INPUT 6 "current_module";
    .port_info 8 /INPUT 6 "target_module";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "access_allowed";
    .port_info 15 /OUTPUT 32 "error_code";
P_0x5fa23d4b75e0 .param/l "ERR_ACCESS_DENIED" 1 6 48, C4<00000000000000000001000000000010>;
P_0x5fa23d4b7620 .param/l "ERR_INVALID_MODULE" 1 6 47, C4<00000000000000000001000000000001>;
P_0x5fa23d4b7660 .param/l "ERR_NONE" 1 6 46, C4<00000000000000000000000000000000>;
P_0x5fa23d4b76a0 .param/l "ERR_OUT_OF_BOUNDS" 1 6 49, C4<00000000000000000001000000000011>;
P_0x5fa23d4b76e0 .param/l "ERR_PAGE_FAULT" 1 6 50, C4<00000000000000000001000000000100>;
P_0x5fa23d4b7720 .param/l "MAX_PAGES_PER_MODULE" 1 6 43, +C4<00000000000000000000000100000000>;
P_0x5fa23d4b7760 .param/l "NUM_MODULES" 1 6 41, +C4<00000000000000000000000001000000>;
P_0x5fa23d4b77a0 .param/l "PAGE_SIZE" 1 6 42, +C4<00000000000000000001000000000000>;
L_0x5fa23d69d3e0 .functor AND 1, L_0x5fa23d69cef0, L_0x5fa23d69d210, C4<1>, C4<1>;
L_0x5fa23d69d790 .functor AND 1, L_0x5fa23d69d3e0, L_0x5fa23d69d5e0, C4<1>, C4<1>;
L_0x5fa23d69d720 .functor AND 1, L_0x5fa23d69d790, L_0x5fa23d69e120, C4<1>, C4<1>;
o0x70f9497d1ff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x70f9497875b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5fa23d69e6d0 .functor XNOR 1, o0x70f9497d1ff8, L_0x70f9497875b8, C4<0>, C4<0>;
L_0x70f949787648 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0x5fa23d69ea60 .functor AND 32, L_0x5fa23d69e7c0, L_0x70f949787648, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5fa23d69ed80 .functor OR 1, L_0x5fa23d69e6d0, L_0x5fa23d69eb70, C4<0>, C4<0>;
L_0x5fa23d69eed0 .functor AND 1, L_0x5fa23d69d3e0, L_0x5fa23d69ed80, C4<1>, C4<1>;
L_0x5fa23d69ef90 .functor AND 1, L_0x5fa23d69d3e0, L_0x5fa23d69d720, C4<1>, C4<1>;
L_0x5fa23d69f050 .functor AND 1, L_0x5fa23d69ef90, L_0x5fa23d69eed0, C4<1>, C4<1>;
o0x70f9497d1fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5fa23d69fc90 .functor BUFZ 32, o0x70f9497d1fc8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a06b0 .functor AND 1, o0x70f9497d1ff8, L_0x5fa23d69f050, C4<1>, C4<1>;
o0x70f9497d1f68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5fa23d6a0800 .functor AND 1, o0x70f9497d1f68, L_0x5fa23d69f050, C4<1>, C4<1>;
L_0x5fa23d6a08e0 .functor BUFZ 32, v0x5fa23d675b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5fa23d671a50_0 .net *"_ivl_10", 31 0, L_0x5fa23d69cd70;  1 drivers
v0x5fa23d671b50_0 .net *"_ivl_106", 31 0, L_0x5fa23d69f160;  1 drivers
v0x5fa23d671c30_0 .net *"_ivl_108", 16 0, L_0x5fa23d69f200;  1 drivers
L_0x70f9497877b0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d671cf0_0 .net *"_ivl_111", 10 0, L_0x70f9497877b0;  1 drivers
v0x5fa23d671dd0_0 .net *"_ivl_112", 24 0, L_0x5fa23d69f430;  1 drivers
L_0x70f9497877f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d671f00_0 .net *"_ivl_115", 7 0, L_0x70f9497877f8;  1 drivers
L_0x70f949787840 .functor BUFT 1, C4<0000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d671fe0_0 .net/2u *"_ivl_116", 24 0, L_0x70f949787840;  1 drivers
v0x5fa23d6720c0_0 .net *"_ivl_119", 24 0, L_0x5fa23d69f570;  1 drivers
v0x5fa23d6721a0_0 .net *"_ivl_120", 9 0, L_0x5fa23d69f7d0;  1 drivers
L_0x70f949787888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672280_0 .net *"_ivl_123", 1 0, L_0x70f949787888;  1 drivers
L_0x70f9497878d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672360_0 .net *"_ivl_126", 0 0, L_0x70f9497878d0;  1 drivers
v0x5fa23d672440_0 .net *"_ivl_127", 25 0, L_0x5fa23d69f870;  1 drivers
L_0x70f949787210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672520_0 .net *"_ivl_13", 25 0, L_0x70f949787210;  1 drivers
L_0x70f949787918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672600_0 .net *"_ivl_130", 15 0, L_0x70f949787918;  1 drivers
v0x5fa23d6726e0_0 .net *"_ivl_131", 25 0, L_0x5fa23d69fab0;  1 drivers
v0x5fa23d6727c0_0 .net *"_ivl_132", 25 0, L_0x5fa23d69fbf0;  1 drivers
v0x5fa23d6728a0_0 .net *"_ivl_134", 31 0, L_0x5fa23d69ff00;  1 drivers
L_0x70f949787960 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672a90_0 .net *"_ivl_137", 19 0, L_0x70f949787960;  1 drivers
v0x5fa23d672b70_0 .net *"_ivl_138", 31 0, L_0x5fa23d6a0040;  1 drivers
L_0x70f949787258 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672c50_0 .net/2u *"_ivl_14", 31 0, L_0x70f949787258;  1 drivers
L_0x70f9497879a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672d30_0 .net/2u *"_ivl_140", 31 0, L_0x70f9497879a8;  1 drivers
L_0x70f9497879f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672e10_0 .net/2u *"_ivl_144", 31 0, L_0x70f9497879f0;  1 drivers
L_0x70f949787a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d672ef0_0 .net/2u *"_ivl_150", 31 0, L_0x70f949787a38;  1 drivers
v0x5fa23d672fd0_0 .net *"_ivl_16", 0 0, L_0x5fa23d69cef0;  1 drivers
v0x5fa23d673090_0 .net *"_ivl_18", 31 0, L_0x5fa23d69cfe0;  1 drivers
v0x5fa23d673170_0 .net *"_ivl_20", 7 0, L_0x5fa23d69d0d0;  1 drivers
L_0x70f9497872a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fa23d673250_0 .net *"_ivl_23", 1 0, L_0x70f9497872a0;  1 drivers
L_0x70f9497872e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d673330_0 .net/2u *"_ivl_24", 31 0, L_0x70f9497872e8;  1 drivers
v0x5fa23d673410_0 .net *"_ivl_26", 0 0, L_0x5fa23d69d210;  1 drivers
v0x5fa23d6734d0_0 .net *"_ivl_30", 31 0, L_0x5fa23d69d4a0;  1 drivers
L_0x70f949787330 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6735b0_0 .net *"_ivl_33", 23 0, L_0x70f949787330;  1 drivers
L_0x70f949787378 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d673690_0 .net/2u *"_ivl_34", 31 0, L_0x70f949787378;  1 drivers
v0x5fa23d673770_0 .net *"_ivl_36", 0 0, L_0x5fa23d69d5e0;  1 drivers
v0x5fa23d673a40_0 .net *"_ivl_39", 0 0, L_0x5fa23d69d790;  1 drivers
v0x5fa23d673b00_0 .net *"_ivl_40", 31 0, L_0x5fa23d69d8a0;  1 drivers
v0x5fa23d673be0_0 .net *"_ivl_42", 16 0, L_0x5fa23d69d940;  1 drivers
L_0x70f9497873c0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d673cc0_0 .net *"_ivl_45", 10 0, L_0x70f9497873c0;  1 drivers
v0x5fa23d673da0_0 .net *"_ivl_46", 24 0, L_0x5fa23d69daf0;  1 drivers
L_0x70f949787408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d673e80_0 .net *"_ivl_49", 7 0, L_0x70f949787408;  1 drivers
L_0x70f949787450 .functor BUFT 1, C4<0000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d673f60_0 .net/2u *"_ivl_50", 24 0, L_0x70f949787450;  1 drivers
v0x5fa23d674040_0 .net *"_ivl_53", 24 0, L_0x5fa23d69dc30;  1 drivers
v0x5fa23d674120_0 .net *"_ivl_54", 9 0, L_0x5fa23d69de30;  1 drivers
L_0x70f949787498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fa23d674200_0 .net *"_ivl_57", 1 0, L_0x70f949787498;  1 drivers
L_0x70f9497874e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6742e0_0 .net *"_ivl_60", 0 0, L_0x70f9497874e0;  1 drivers
v0x5fa23d6743c0_0 .net *"_ivl_61", 25 0, L_0x5fa23d69e030;  1 drivers
L_0x70f949787528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6744a0_0 .net *"_ivl_64", 15 0, L_0x70f949787528;  1 drivers
v0x5fa23d674580_0 .net *"_ivl_65", 25 0, L_0x5fa23d69e210;  1 drivers
v0x5fa23d674660_0 .net *"_ivl_66", 25 0, L_0x5fa23d69e350;  1 drivers
L_0x70f949787570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d674740_0 .net/2u *"_ivl_68", 31 0, L_0x70f949787570;  1 drivers
v0x5fa23d674820_0 .net *"_ivl_7", 17 0, L_0x5fa23d69cb80;  1 drivers
v0x5fa23d674900_0 .net *"_ivl_70", 0 0, L_0x5fa23d69e120;  1 drivers
v0x5fa23d6749c0_0 .net/2u *"_ivl_74", 0 0, L_0x70f9497875b8;  1 drivers
v0x5fa23d674aa0_0 .net *"_ivl_76", 0 0, L_0x5fa23d69e6d0;  1 drivers
v0x5fa23d674b60_0 .net *"_ivl_78", 31 0, L_0x5fa23d69e7c0;  1 drivers
v0x5fa23d674c40_0 .net *"_ivl_80", 7 0, L_0x5fa23d69e920;  1 drivers
L_0x70f949787600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fa23d674d20_0 .net *"_ivl_83", 1 0, L_0x70f949787600;  1 drivers
v0x5fa23d674e00_0 .net/2u *"_ivl_84", 31 0, L_0x70f949787648;  1 drivers
v0x5fa23d674ee0_0 .net *"_ivl_86", 31 0, L_0x5fa23d69ea60;  1 drivers
L_0x70f949787690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d674fc0_0 .net/2u *"_ivl_88", 31 0, L_0x70f949787690;  1 drivers
v0x5fa23d6750a0_0 .net *"_ivl_90", 0 0, L_0x5fa23d69eb70;  1 drivers
v0x5fa23d675160_0 .net *"_ivl_93", 0 0, L_0x5fa23d69ed80;  1 drivers
v0x5fa23d675220_0 .net *"_ivl_97", 0 0, L_0x5fa23d69ef90;  1 drivers
v0x5fa23d6752e0_0 .net "access_allowed", 0 0, L_0x5fa23d69f050;  1 drivers
v0x5fa23d6753a0_0 .var "access_granted", 0 0;
v0x5fa23d675460_0 .net "addr_module", 5 0, L_0x5fa23d69c8a0;  1 drivers
v0x5fa23d675540_0 .net "addr_offset", 25 0, L_0x5fa23d69c970;  1 drivers
o0x70f9497d1f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d675620_0 .net "clk", 0 0, o0x70f9497d1f08;  0 drivers
o0x70f9497d1f38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d6756e0_0 .net "cpu_addr", 31 0, o0x70f9497d1f38;  0 drivers
v0x5fa23d6757c0_0 .net "cpu_en", 0 0, o0x70f9497d1f68;  0 drivers
v0x5fa23d675880_0 .net "cpu_rdata", 31 0, L_0x5fa23d6a0610;  1 drivers
v0x5fa23d675960_0 .net "cpu_wdata", 31 0, o0x70f9497d1fc8;  0 drivers
v0x5fa23d675a40_0 .net "cpu_we", 0 0, o0x70f9497d1ff8;  0 drivers
v0x5fa23d675b00_0 .var "current_error", 31 0;
o0x70f9497d2058 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5fa23d675be0_0 .net "current_module", 5 0, o0x70f9497d2058;  0 drivers
v0x5fa23d675cc0_0 .net "error_code", 31 0, L_0x5fa23d6a08e0;  1 drivers
v0x5fa23d675da0_0 .var "init_module_var", 5 0;
v0x5fa23d675e80_0 .var "init_page_var", 7 0;
v0x5fa23d675f60_0 .net "mem_addr", 31 0, L_0x5fa23d6a03e0;  1 drivers
v0x5fa23d676040_0 .net "mem_en", 0 0, L_0x5fa23d6a0800;  1 drivers
o0x70f9497d2178 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d676100_0 .net "mem_rdata", 31 0, o0x70f9497d2178;  0 drivers
v0x5fa23d6761e0_0 .net "mem_wdata", 31 0, L_0x5fa23d69fc90;  1 drivers
v0x5fa23d6762c0_0 .net "mem_we", 0 0, L_0x5fa23d6a06b0;  1 drivers
v0x5fa23d676380_0 .net "module_exists", 0 0, L_0x5fa23d69d3e0;  1 drivers
v0x5fa23d676440 .array "module_perms", 63 0, 31 0;
v0x5fa23d676500_0 .net "page_exists", 0 0, L_0x5fa23d69d720;  1 drivers
v0x5fa23d6765c0_0 .net "page_index", 7 0, L_0x5fa23d69ca90;  1 drivers
v0x5fa23d6766a0_0 .net "page_offset", 11 0, L_0x5fa23d69cc50;  1 drivers
v0x5fa23d676780 .array "page_table", 16383 0, 31 0;
v0x5fa23d676840 .array "page_valid", 16383 0, 31 0;
v0x5fa23d676900_0 .net "permission_ok", 0 0, L_0x5fa23d69eed0;  1 drivers
v0x5fa23d6769c0_0 .net "physical_addr", 31 0, L_0x5fa23d6a02a0;  1 drivers
v0x5fa23d676aa0 .array "region_base", 63 0, 31 0;
v0x5fa23d676b60 .array "region_size", 63 0, 31 0;
o0x70f9497d2328 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d676c20_0 .net "rst_n", 0 0, o0x70f9497d2328;  0 drivers
o0x70f9497d2358 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5fa23d676ce0_0 .net "target_module", 5 0, o0x70f9497d2358;  0 drivers
L_0x70f9497876d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fa23d676dc0_0 .net "tlb_hit", 0 0, L_0x70f9497876d8;  1 drivers
L_0x70f949787720 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d676e80_0 .net "tlb_index", 2 0, L_0x70f949787720;  1 drivers
L_0x70f949787768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d676f60_0 .net "tlb_physical_addr_match", 31 0, L_0x70f949787768;  1 drivers
E_0x5fa23d4ab250/0 .event negedge, v0x5fa23d676c20_0;
E_0x5fa23d4ab250/1 .event posedge, v0x5fa23d675620_0;
E_0x5fa23d4ab250 .event/or E_0x5fa23d4ab250/0, E_0x5fa23d4ab250/1;
L_0x5fa23d69c8a0 .part o0x70f9497d1f38, 26, 6;
L_0x5fa23d69c970 .part o0x70f9497d1f38, 0, 26;
L_0x5fa23d69ca90 .part L_0x5fa23d69c970, 18, 8;
L_0x5fa23d69cb80 .part L_0x5fa23d69c970, 0, 18;
L_0x5fa23d69cc50 .part L_0x5fa23d69cb80, 0, 12;
L_0x5fa23d69cd70 .concat [ 6 26 0 0], L_0x5fa23d69c8a0, L_0x70f949787210;
L_0x5fa23d69cef0 .cmp/gt 32, L_0x70f949787258, L_0x5fa23d69cd70;
L_0x5fa23d69cfe0 .array/port v0x5fa23d676b60, L_0x5fa23d69d0d0;
L_0x5fa23d69d0d0 .concat [ 6 2 0 0], L_0x5fa23d69c8a0, L_0x70f9497872a0;
L_0x5fa23d69d210 .cmp/gt 32, L_0x5fa23d69cfe0, L_0x70f9497872e8;
L_0x5fa23d69d4a0 .concat [ 8 24 0 0], L_0x5fa23d69ca90, L_0x70f949787330;
L_0x5fa23d69d5e0 .cmp/gt 32, L_0x70f949787378, L_0x5fa23d69d4a0;
L_0x5fa23d69d8a0 .array/port v0x5fa23d676840, L_0x5fa23d69e350;
L_0x5fa23d69d940 .concat [ 6 11 0 0], L_0x5fa23d69c8a0, L_0x70f9497873c0;
L_0x5fa23d69daf0 .concat [ 17 8 0 0], L_0x5fa23d69d940, L_0x70f949787408;
L_0x5fa23d69dc30 .arith/mult 25, L_0x5fa23d69daf0, L_0x70f949787450;
L_0x5fa23d69de30 .concat [ 8 2 0 0], L_0x5fa23d69ca90, L_0x70f949787498;
L_0x5fa23d69e030 .concat [ 25 1 0 0], L_0x5fa23d69dc30, L_0x70f9497874e0;
L_0x5fa23d69e210 .concat [ 10 16 0 0], L_0x5fa23d69de30, L_0x70f949787528;
L_0x5fa23d69e350 .arith/sum 26, L_0x5fa23d69e030, L_0x5fa23d69e210;
L_0x5fa23d69e120 .cmp/ne 32, L_0x5fa23d69d8a0, L_0x70f949787570;
L_0x5fa23d69e7c0 .array/port v0x5fa23d676440, L_0x5fa23d69e920;
L_0x5fa23d69e920 .concat [ 6 2 0 0], L_0x5fa23d69c8a0, L_0x70f949787600;
L_0x5fa23d69eb70 .cmp/ne 32, L_0x5fa23d69ea60, L_0x70f949787690;
L_0x5fa23d69f160 .array/port v0x5fa23d676780, L_0x5fa23d69fbf0;
L_0x5fa23d69f200 .concat [ 6 11 0 0], L_0x5fa23d69c8a0, L_0x70f9497877b0;
L_0x5fa23d69f430 .concat [ 17 8 0 0], L_0x5fa23d69f200, L_0x70f9497877f8;
L_0x5fa23d69f570 .arith/mult 25, L_0x5fa23d69f430, L_0x70f949787840;
L_0x5fa23d69f7d0 .concat [ 8 2 0 0], L_0x5fa23d69ca90, L_0x70f949787888;
L_0x5fa23d69f870 .concat [ 25 1 0 0], L_0x5fa23d69f570, L_0x70f9497878d0;
L_0x5fa23d69fab0 .concat [ 10 16 0 0], L_0x5fa23d69f7d0, L_0x70f949787918;
L_0x5fa23d69fbf0 .arith/sum 26, L_0x5fa23d69f870, L_0x5fa23d69fab0;
L_0x5fa23d69ff00 .concat [ 12 20 0 0], L_0x5fa23d69cc50, L_0x70f949787960;
L_0x5fa23d6a0040 .arith/sum 32, L_0x5fa23d69f160, L_0x5fa23d69ff00;
L_0x5fa23d6a02a0 .functor MUXZ 32, L_0x70f9497879a8, L_0x5fa23d6a0040, L_0x5fa23d69d720, C4<>;
L_0x5fa23d6a03e0 .functor MUXZ 32, L_0x70f9497879f0, L_0x5fa23d6a02a0, L_0x5fa23d69f050, C4<>;
L_0x5fa23d6a0610 .functor MUXZ 32, L_0x70f949787a38, o0x70f9497d2178, L_0x5fa23d69f050, C4<>;
S_0x5fa23d670ea0 .scope task, "allocate_page" "allocate_page" 6 205, 6 205 0, S_0x5fa23d5e9760;
 .timescale -9 -12;
v0x5fa23d671050_0 .var "module_id", 5 0;
v0x5fa23d671150_0 .var "page_idx", 7 0;
v0x5fa23d671230_0 .var "physical_base", 31 0;
TD_mmu.allocate_page ;
    %load/vec4 v0x5fa23d671050_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.16, 5;
    %load/vec4 v0x5fa23d671150_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x5fa23d671230_0;
    %load/vec4 v0x5fa23d671050_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x5fa23d671150_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676780, 0, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x5fa23d671050_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x5fa23d671150_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676840, 0, 4;
T_4.14 ;
    %end;
S_0x5fa23d6712f0 .scope task, "free_page" "free_page" 6 217, 6 217 0, S_0x5fa23d5e9760;
 .timescale -9 -12;
v0x5fa23d6714f0_0 .var "module_id", 5 0;
v0x5fa23d6715d0_0 .var "page_idx", 7 0;
TD_mmu.free_page ;
    %load/vec4 v0x5fa23d6714f0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.19, 5;
    %load/vec4 v0x5fa23d6715d0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d6714f0_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x5fa23d6715d0_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676840, 0, 4;
T_5.17 ;
    %end;
S_0x5fa23d6716b0 .scope task, "set_module_permissions" "set_module_permissions" 6 227, 6 227 0, S_0x5fa23d5e9760;
 .timescale -9 -12;
v0x5fa23d671890_0 .var "module_id", 5 0;
v0x5fa23d671970_0 .var "permissions", 31 0;
TD_mmu.set_module_permissions ;
    %load/vec4 v0x5fa23d671890_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_6.20, 5;
    %load/vec4 v0x5fa23d671970_0;
    %load/vec4 v0x5fa23d671890_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676440, 0, 4;
T_6.20 ;
    %end;
S_0x5fa23d5e9f20 .scope module, "pee" "pee" 7 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "py_req";
    .port_info 3 /INPUT 32 "py_code_addr";
    .port_info 4 /OUTPUT 1 "py_ack";
    .port_info 5 /OUTPUT 32 "py_result";
    .port_info 6 /OUTPUT 1 "python_req";
    .port_info 7 /OUTPUT 32 "python_code_addr";
    .port_info 8 /INPUT 1 "python_ack";
    .port_info 9 /INPUT 32 "python_result";
    .port_info 10 /INPUT 1 "python_error";
    .port_info 11 /OUTPUT 1 "symbolic_req";
    .port_info 12 /OUTPUT 32 "symbolic_vars";
    .port_info 13 /INPUT 1 "symbolic_ack";
    .port_info 14 /INPUT 32 "symbolic_assignment";
    .port_info 15 /OUTPUT 32 "pee_status";
    .port_info 16 /OUTPUT 1 "pee_error";
P_0x5fa23d5340c0 .param/l "ERR_NONE" 1 7 50, C4<00000000000000000000000000000000>;
P_0x5fa23d534100 .param/l "ERR_PYTHON_ERROR" 1 7 52, C4<00000000000000000100000000000010>;
P_0x5fa23d534140 .param/l "ERR_SYMBOLIC_FAIL" 1 7 53, C4<00000000000000000100000000000011>;
P_0x5fa23d534180 .param/l "ERR_TIMEOUT" 1 7 51, C4<00000000000000000100000000000001>;
P_0x5fa23d5341c0 .param/l "STATE_COMPLETE" 1 7 47, C4<101>;
P_0x5fa23d534200 .param/l "STATE_EXECUTE" 1 7 44, C4<010>;
P_0x5fa23d534240 .param/l "STATE_IDLE" 1 7 42, C4<000>;
P_0x5fa23d534280 .param/l "STATE_LOAD_CODE" 1 7 43, C4<001>;
P_0x5fa23d5342c0 .param/l "STATE_SYMBOLIC" 1 7 45, C4<011>;
P_0x5fa23d534300 .param/l "STATE_WAIT_RESULT" 1 7 46, C4<100>;
L_0x5fa23d6a1860 .functor BUFZ 32, v0x5fa23d6789c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a17a0 .functor BUFZ 1, v0x5fa23d678760_0, C4<0>, C4<0>, C4<0>;
L_0x5fa23d6a2260 .functor BUFZ 32, v0x5fa23d678f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5fa23d6772a0_0 .net *"_ivl_1", 3 0, L_0x5fa23d6a0980;  1 drivers
L_0x70f949787ac8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6773a0_0 .net *"_ivl_11", 27 0, L_0x70f949787ac8;  1 drivers
v0x5fa23d677480_0 .net *"_ivl_13", 3 0, L_0x5fa23d6a0e30;  1 drivers
L_0x70f949787b10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d677540_0 .net *"_ivl_17", 27 0, L_0x70f949787b10;  1 drivers
L_0x70f949787b58 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d677620_0 .net/2u *"_ivl_18", 31 0, L_0x70f949787b58;  1 drivers
L_0x70f949787a80 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5fa23d677700_0 .net/2u *"_ivl_2", 3 0, L_0x70f949787a80;  1 drivers
v0x5fa23d6777e0_0 .net *"_ivl_20", 0 0, L_0x5fa23d6a1050;  1 drivers
L_0x70f949787ba0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6778a0_0 .net/2u *"_ivl_22", 31 0, L_0x70f949787ba0;  1 drivers
v0x5fa23d677980_0 .net *"_ivl_25", 4 0, L_0x5fa23d6a1170;  1 drivers
v0x5fa23d677a60_0 .net *"_ivl_26", 31 0, L_0x5fa23d6a12e0;  1 drivers
L_0x70f949787be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d677b40_0 .net/2u *"_ivl_28", 31 0, L_0x70f949787be8;  1 drivers
L_0x70f949787c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d677c20_0 .net/2u *"_ivl_32", 31 0, L_0x70f949787c30;  1 drivers
v0x5fa23d677d00_0 .net *"_ivl_34", 0 0, L_0x5fa23d6a15c0;  1 drivers
L_0x70f949787c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d677dc0_0 .net/2u *"_ivl_36", 31 0, L_0x70f949787c78;  1 drivers
L_0x70f949787cc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5fa23d677ea0_0 .net/2u *"_ivl_38", 31 0, L_0x70f949787cc0;  1 drivers
v0x5fa23d677f80_0 .net *"_ivl_40", 31 0, L_0x5fa23d6a1700;  1 drivers
L_0x70f949787d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5fa23d678060_0 .net/2u *"_ivl_46", 2 0, L_0x70f949787d08;  1 drivers
L_0x70f949787d50 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5fa23d678140_0 .net/2u *"_ivl_52", 2 0, L_0x70f949787d50;  1 drivers
v0x5fa23d678220_0 .net *"_ivl_57", 15 0, L_0x5fa23d6a1ef0;  1 drivers
v0x5fa23d678300_0 .net *"_ivl_59", 15 0, L_0x5fa23d6a1fe0;  1 drivers
v0x5fa23d6783e0_0 .net *"_ivl_67", 15 0, L_0x5fa23d6a2330;  1 drivers
v0x5fa23d6784c0_0 .net *"_ivl_69", 15 0, L_0x5fa23d6a2080;  1 drivers
v0x5fa23d6785a0_0 .net *"_ivl_7", 3 0, L_0x5fa23d6a0bd0;  1 drivers
L_0x70f949787d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d678680_0 .net/2u *"_ivl_72", 31 0, L_0x70f949787d98;  1 drivers
v0x5fa23d678760_0 .var "ack_pending", 0 0;
v0x5fa23d678820_0 .var "assignment", 31 0;
o0x70f9497d2bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d678900_0 .net "clk", 0 0, o0x70f9497d2bf8;  0 drivers
v0x5fa23d6789c0_0 .var "current_code_addr", 31 0;
v0x5fa23d678aa0_0 .var "current_try", 31 0;
v0x5fa23d678b80_0 .net "domain_size", 31 0, L_0x5fa23d6a0ed0;  1 drivers
v0x5fa23d678c60_0 .var "error_code", 31 0;
v0x5fa23d678d40_0 .var "error_count", 31 0;
v0x5fa23d678e20_0 .var "execution_count", 31 0;
v0x5fa23d678f00_0 .var "execution_result", 31 0;
v0x5fa23d678fe0_0 .net "is_symbolic_code", 0 0, L_0x5fa23d6a0ab0;  1 drivers
v0x5fa23d6790a0_0 .net "pee_error", 0 0, L_0x5fa23d6a2770;  1 drivers
v0x5fa23d679160_0 .net "pee_status", 31 0, L_0x5fa23d6a2540;  1 drivers
v0x5fa23d679240_0 .net "py_ack", 0 0, L_0x5fa23d6a17a0;  1 drivers
o0x70f9497d2e38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d679300_0 .net "py_code_addr", 31 0, o0x70f9497d2e38;  0 drivers
o0x70f9497d2e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d6793e0_0 .net "py_req", 0 0, o0x70f9497d2e68;  0 drivers
v0x5fa23d6794a0_0 .net "py_result", 31 0, L_0x5fa23d6a2260;  1 drivers
o0x70f9497d2ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d679580_0 .net "python_ack", 0 0, o0x70f9497d2ec8;  0 drivers
v0x5fa23d679640_0 .net "python_code_addr", 31 0, L_0x5fa23d6a1860;  1 drivers
o0x70f9497d2f28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d679720_0 .net "python_error", 0 0, o0x70f9497d2f28;  0 drivers
v0x5fa23d6797e0_0 .net "python_req", 0 0, L_0x5fa23d6a1b90;  1 drivers
o0x70f9497d2f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d6798a0_0 .net "python_result", 31 0, o0x70f9497d2f88;  0 drivers
o0x70f9497d2fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d679980_0 .net "rst_n", 0 0, o0x70f9497d2fb8;  0 drivers
v0x5fa23d679a40_0 .var "state", 2 0;
o0x70f9497d3018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fa23d679b20_0 .net "symbolic_ack", 0 0, o0x70f9497d3018;  0 drivers
o0x70f9497d3048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fa23d679be0_0 .net "symbolic_assignment", 31 0, o0x70f9497d3048;  0 drivers
v0x5fa23d679cc0_0 .var "symbolic_count", 31 0;
v0x5fa23d679da0_0 .net "symbolic_domain_mask", 31 0, L_0x5fa23d6a18d0;  1 drivers
v0x5fa23d679e80_0 .net "symbolic_domain_n", 31 0, L_0x5fa23d6a1420;  1 drivers
v0x5fa23d679f60_0 .var "symbolic_domain_size", 31 0;
v0x5fa23d67a040_0 .var "symbolic_mode", 0 0;
v0x5fa23d67a100_0 .net "symbolic_req", 0 0, L_0x5fa23d6a1cf0;  1 drivers
v0x5fa23d67a1c0_0 .var "symbolic_var_count", 31 0;
v0x5fa23d67a2a0_0 .net "symbolic_vars", 31 0, L_0x5fa23d6a2120;  1 drivers
v0x5fa23d67a380_0 .var "timeout_counter", 15 0;
v0x5fa23d67a460_0 .net "total_combinations", 31 0, L_0x5fa23d6a1a60;  1 drivers
v0x5fa23d67a540_0 .net "var_count", 31 0, L_0x5fa23d6a0cc0;  1 drivers
E_0x5fa23d405b20 .event posedge, v0x5fa23d678900_0;
E_0x5fa23d660810/0 .event negedge, v0x5fa23d679980_0;
E_0x5fa23d660810/1 .event posedge, v0x5fa23d678900_0;
E_0x5fa23d660810 .event/or E_0x5fa23d660810/0, E_0x5fa23d660810/1;
L_0x5fa23d6a0980 .part o0x70f9497d2e38, 28, 4;
L_0x5fa23d6a0ab0 .cmp/eq 4, L_0x5fa23d6a0980, L_0x70f949787a80;
L_0x5fa23d6a0bd0 .part o0x70f9497d2e38, 24, 4;
L_0x5fa23d6a0cc0 .concat [ 4 28 0 0], L_0x5fa23d6a0bd0, L_0x70f949787ac8;
L_0x5fa23d6a0e30 .part o0x70f9497d2e38, 20, 4;
L_0x5fa23d6a0ed0 .concat [ 4 28 0 0], L_0x5fa23d6a0e30, L_0x70f949787b10;
L_0x5fa23d6a1050 .cmp/gt 32, L_0x70f949787b58, v0x5fa23d679f60_0;
L_0x5fa23d6a1170 .part v0x5fa23d679f60_0, 0, 5;
L_0x5fa23d6a12e0 .shift/l 32, L_0x70f949787ba0, L_0x5fa23d6a1170;
L_0x5fa23d6a1420 .functor MUXZ 32, L_0x70f949787be8, L_0x5fa23d6a12e0, L_0x5fa23d6a1050, C4<>;
L_0x5fa23d6a15c0 .cmp/eq 32, L_0x5fa23d6a1420, L_0x70f949787c30;
L_0x5fa23d6a1700 .arith/sub 32, L_0x5fa23d6a1420, L_0x70f949787cc0;
L_0x5fa23d6a18d0 .functor MUXZ 32, L_0x5fa23d6a1700, L_0x70f949787c78, L_0x5fa23d6a15c0, C4<>;
L_0x5fa23d6a1a60 .arith/mult 32, v0x5fa23d67a1c0_0, L_0x5fa23d6a1420;
L_0x5fa23d6a1b90 .cmp/eq 3, v0x5fa23d679a40_0, L_0x70f949787d08;
L_0x5fa23d6a1cf0 .cmp/eq 3, v0x5fa23d679a40_0, L_0x70f949787d50;
L_0x5fa23d6a1ef0 .part v0x5fa23d67a1c0_0, 0, 16;
L_0x5fa23d6a1fe0 .part v0x5fa23d679f60_0, 0, 16;
L_0x5fa23d6a2120 .concat [ 16 16 0 0], L_0x5fa23d6a1fe0, L_0x5fa23d6a1ef0;
L_0x5fa23d6a2330 .part v0x5fa23d678e20_0, 0, 16;
L_0x5fa23d6a2080 .part v0x5fa23d679cc0_0, 0, 16;
L_0x5fa23d6a2540 .concat [ 16 16 0 0], L_0x5fa23d6a2080, L_0x5fa23d6a2330;
L_0x5fa23d6a2770 .cmp/ne 32, v0x5fa23d678c60_0, L_0x70f949787d98;
S_0x5fa23d5ea300 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 8 15;
 .timescale -9 -12;
P_0x5fa23d4af460 .param/l "NUM_MODULES" 1 8 20, +C4<00000000000000000000000001000000>;
v0x5fa23d68a260_0 .net *"_ivl_3", 29 0, L_0x5fa23d6a3fe0;  1 drivers
v0x5fa23d68a360_0 .net "cert_addr", 31 0, L_0x5fa23d6a2d50;  1 drivers
v0x5fa23d68a420_0 .var "clk", 0 0;
v0x5fa23d68a4f0_0 .var "data_hex_path", 1023 0;
v0x5fa23d68a590 .array "data_memory", 255 0, 31 0;
v0x5fa23d68a6a0_0 .net "error_code", 31 0, L_0x5fa23d6a2eb0;  1 drivers
v0x5fa23d68a760_0 .var/i "have_data_hex", 31 0;
v0x5fa23d68a820_0 .var/i "have_program_hex", 31 0;
v0x5fa23d68a900_0 .var/i "i", 31 0;
v0x5fa23d68a9e0_0 .net "info_gain", 31 0, L_0x5fa23d6a3130;  1 drivers
v0x5fa23d68aad0 .array "instr_memory", 255 0, 31 0;
v0x5fa23d68ab70_0 .var "logic_ack", 0 0;
v0x5fa23d68ac40_0 .net "logic_addr", 31 0, L_0x5fa23d6a37d0;  1 drivers
v0x5fa23d68ad10_0 .var "logic_data", 31 0;
v0x5fa23d68ade0_0 .net "logic_req", 0 0, L_0x5fa23d6a3470;  1 drivers
v0x5fa23d68aeb0_0 .net "mdl_ops", 31 0, L_0x5fa23d6a3070;  1 drivers
v0x5fa23d68af80_0 .net "mem_addr", 31 0, L_0x5fa23d6a3ce0;  1 drivers
L_0x70f949788020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5fa23d68b050_0 .net "mem_en", 0 0, L_0x70f949788020;  1 drivers
v0x5fa23d68b120_0 .var "mem_rdata", 31 0;
L_0x70f949787f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d68b1f0_0 .net "mem_wdata", 31 0, L_0x70f949787f90;  1 drivers
L_0x70f949787fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fa23d68b2c0_0 .net "mem_we", 0 0, L_0x70f949787fd8;  1 drivers
v0x5fa23d68b390_0 .net "mu", 31 0, L_0x5fa23d6a3240;  1 drivers
v0x5fa23d68b460_0 .net "partition_ops", 31 0, L_0x5fa23d6a2f70;  1 drivers
v0x5fa23d68b530_0 .net "pc", 31 0, L_0x5fa23d6a2890;  1 drivers
v0x5fa23d68b600_0 .var "program_hex_path", 1023 0;
v0x5fa23d68b6a0_0 .var "py_ack", 0 0;
v0x5fa23d68b770_0 .net "py_code_addr", 31 0, L_0x5fa23d6a3bf0;  1 drivers
v0x5fa23d68b840_0 .net "py_req", 0 0, L_0x5fa23d6a3960;  1 drivers
v0x5fa23d68b910_0 .var "py_result", 31 0;
v0x5fa23d68b9e0_0 .var "rst_n", 0 0;
v0x5fa23d68ba80_0 .net "status", 31 0, L_0x5fa23d6a2dc0;  1 drivers
E_0x5fa23d65fa90 .event posedge, v0x5fa23d681ba0_0;
E_0x5fa23d67a880 .event anyedge, v0x5fa23d689cc0_0, v0x5fa23d688460_0;
L_0x5fa23d6a3ef0 .array/port v0x5fa23d68aad0, L_0x5fa23d6a3fe0;
L_0x5fa23d6a3fe0 .part L_0x5fa23d6a2890, 2, 30;
S_0x5fa23d67a8e0 .scope begin, "$unm_blk_27" "$unm_blk_27" 8 292, 8 292 0, S_0x5fa23d5ea300;
 .timescale -9 -12;
v0x5fa23d67aa90_0 .var/i "k", 31 0;
S_0x5fa23d67ab90 .scope module, "dut" "thiele_cpu" 8 78, 9 24 0, S_0x5fa23d5ea300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mu";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "logic_req";
    .port_info 15 /OUTPUT 32 "logic_addr";
    .port_info 16 /INPUT 1 "logic_ack";
    .port_info 17 /INPUT 32 "logic_data";
    .port_info 18 /OUTPUT 1 "py_req";
    .port_info 19 /OUTPUT 32 "py_code_addr";
    .port_info 20 /INPUT 1 "py_ack";
    .port_info 21 /INPUT 32 "py_result";
    .port_info 22 /INPUT 32 "instr_data";
    .port_info 23 /OUTPUT 32 "pc";
P_0x5fa23d67ad90 .param/l "ALU_CTX_MDLACC" 1 9 175, C4<00000001>;
P_0x5fa23d67add0 .param/l "ALU_CTX_ORACLE" 1 9 178, C4<00000100>;
P_0x5fa23d67ae10 .param/l "ALU_CTX_PDISCOVER1" 1 9 176, C4<00000010>;
P_0x5fa23d67ae50 .param/l "ALU_CTX_PDISCOVER2" 1 9 177, C4<00000011>;
P_0x5fa23d67ae90 .param/l "CSR_CERT_ADDR" 1 9 79, C4<00000000>;
P_0x5fa23d67aed0 .param/l "CSR_ERROR" 1 9 81, C4<00000010>;
P_0x5fa23d67af10 .param/l "CSR_INFO_GAIN" 1 9 84, C4<00000101>;
P_0x5fa23d67af50 .param/l "CSR_MDL_OPS" 1 9 83, C4<00000100>;
P_0x5fa23d67af90 .param/l "CSR_PARTITION_OPS" 1 9 82, C4<00000011>;
P_0x5fa23d67afd0 .param/l "CSR_STATUS" 1 9 80, C4<00000001>;
P_0x5fa23d67b010 .param/l "MAX_MU" 1 9 72, C4<11111111111111111111111111111111>;
P_0x5fa23d67b050 .param/l "NUM_MODULES" 1 9 69, +C4<00000000000000000000000001000000>;
P_0x5fa23d67b090 .param/l "OPCODE_CHSH_TRIAL" 1 3 18, C4<00001001>;
P_0x5fa23d67b0d0 .param/l "OPCODE_EMIT" 1 3 23, C4<00001110>;
P_0x5fa23d67b110 .param/l "OPCODE_HALT" 1 3 25, C4<11111111>;
P_0x5fa23d67b150 .param/l "OPCODE_LASSERT" 1 3 12, C4<00000011>;
P_0x5fa23d67b190 .param/l "OPCODE_LJOIN" 1 3 13, C4<00000100>;
P_0x5fa23d67b1d0 .param/l "OPCODE_MDLACC" 1 3 14, C4<00000101>;
P_0x5fa23d67b210 .param/l "OPCODE_ORACLE_HALTS" 1 3 24, C4<00001111>;
P_0x5fa23d67b250 .param/l "OPCODE_PDISCOVER" 1 3 15, C4<00000110>;
P_0x5fa23d67b290 .param/l "OPCODE_PMERGE" 1 3 11, C4<00000010>;
P_0x5fa23d67b2d0 .param/l "OPCODE_PNEW" 1 3 9, C4<00000000>;
P_0x5fa23d67b310 .param/l "OPCODE_PSPLIT" 1 3 10, C4<00000001>;
P_0x5fa23d67b350 .param/l "OPCODE_PYEXEC" 1 3 17, C4<00001000>;
P_0x5fa23d67b390 .param/l "OPCODE_XFER" 1 3 16, C4<00000111>;
P_0x5fa23d67b3d0 .param/l "OPCODE_XOR_ADD" 1 3 20, C4<00001011>;
P_0x5fa23d67b410 .param/l "OPCODE_XOR_LOAD" 1 3 19, C4<00001010>;
P_0x5fa23d67b450 .param/l "OPCODE_XOR_RANK" 1 3 22, C4<00001101>;
P_0x5fa23d67b490 .param/l "OPCODE_XOR_SWAP" 1 3 21, C4<00001100>;
P_0x5fa23d67b4d0 .param/l "REGION_SIZE" 1 9 70, +C4<00000000000000000000010000000000>;
P_0x5fa23d67b510 .param/l "STATE_ALU_WAIT" 1 9 168, C4<0111>;
P_0x5fa23d67b550 .param/l "STATE_ALU_WAIT2" 1 9 169, C4<1000>;
P_0x5fa23d67b590 .param/l "STATE_COMPLETE" 1 9 167, C4<0110>;
P_0x5fa23d67b5d0 .param/l "STATE_DECODE" 1 9 162, C4<0001>;
P_0x5fa23d67b610 .param/l "STATE_EXECUTE" 1 9 163, C4<0010>;
P_0x5fa23d67b650 .param/l "STATE_FETCH" 1 9 161, C4<0000>;
P_0x5fa23d67b690 .param/l "STATE_LOGIC" 1 9 165, C4<0100>;
P_0x5fa23d67b6d0 .param/l "STATE_MEMORY" 1 9 164, C4<0011>;
P_0x5fa23d67b710 .param/l "STATE_PDISCOVER_ARM2" 1 9 172, C4<1011>;
P_0x5fa23d67b750 .param/l "STATE_PDISCOVER_LAUNCH2" 1 9 171, C4<1010>;
P_0x5fa23d67b790 .param/l "STATE_PYTHON" 1 9 166, C4<0101>;
P_0x5fa23d67b7d0 .param/l "STATE_RECEIPT_HOLD" 1 9 170, C4<1001>;
L_0x5fa23d6a2890 .functor BUFZ 32, v0x5fa23d688af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a2950 .functor BUFZ 32, L_0x5fa23d6a3ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a2d50 .functor BUFZ 32, v0x5fa23d685f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a2dc0 .functor BUFZ 32, v0x5fa23d686210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a2eb0 .functor BUFZ 32, v0x5fa23d686020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a2f70 .functor BUFZ 32, v0x5fa23d688930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a3070 .functor BUFZ 32, v0x5fa23d6874d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a3130 .functor BUFZ 32, v0x5fa23d686990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a3240 .functor BUFZ 32, v0x5fa23d687c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fa23d6a3ce0 .functor BUFZ 32, v0x5fa23d688af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x70f949787de0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6852f0_0 .net/2u *"_ivl_26", 3 0, L_0x70f949787de0;  1 drivers
L_0x70f949787e70 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6853f0_0 .net/2u *"_ivl_32", 3 0, L_0x70f949787e70;  1 drivers
L_0x70f949787eb8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6854d0_0 .net/2u *"_ivl_36", 23 0, L_0x70f949787eb8;  1 drivers
v0x5fa23d6855c0_0 .net *"_ivl_38", 39 0, L_0x5fa23d6a3640;  1 drivers
L_0x70f949787f00 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5fa23d6856a0_0 .net/2u *"_ivl_42", 3 0, L_0x70f949787f00;  1 drivers
L_0x70f949787f48 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fa23d685780_0 .net/2u *"_ivl_46", 23 0, L_0x70f949787f48;  1 drivers
v0x5fa23d685860_0 .net *"_ivl_48", 39 0, L_0x5fa23d6a3aa0;  1 drivers
v0x5fa23d685940_0 .var "alu_context", 7 0;
v0x5fa23d685a20_0 .var "alu_return_state", 3 0;
v0x5fa23d685b00_0 .net "cert_addr", 31 0, L_0x5fa23d6a2d50;  alias, 1 drivers
v0x5fa23d685be0_0 .net "clk", 0 0, v0x5fa23d68a420_0;  1 drivers
v0x5fa23d685c80_0 .var "clz8_in", 7 0;
v0x5fa23d685d40_0 .net "clz8_out", 3 0, v0x5fa23d67d0d0_0;  1 drivers
v0x5fa23d685de0_0 .net "core_status", 31 0, v0x5fa23d683fa0_0;  1 drivers
v0x5fa23d685eb0_0 .net "cost_gate_open", 0 0, v0x5fa23d684130_0;  1 drivers
v0x5fa23d685f80_0 .var "csr_cert_addr", 31 0;
v0x5fa23d686020_0 .var "csr_error", 31 0;
v0x5fa23d686210_0 .var "csr_status", 31 0;
v0x5fa23d6862f0_0 .net "current_instr", 31 0, L_0x5fa23d6a2950;  1 drivers
v0x5fa23d6863e0_0 .var "current_module", 5 0;
v0x5fa23d6864a0 .array "data_mem", 255 0, 31 0;
v0x5fa23d686560_0 .net "enforcement_active", 0 0, v0x5fa23d684320_0;  1 drivers
v0x5fa23d686630_0 .net "error_code", 31 0, L_0x5fa23d6a2eb0;  alias, 1 drivers
v0x5fa23d6866f0_0 .var "even_count", 31 0;
v0x5fa23d6867d0_0 .var "i", 31 0;
v0x5fa23d6868b0_0 .net "info_gain", 31 0, L_0x5fa23d6a3130;  alias, 1 drivers
v0x5fa23d686990_0 .var "info_gain_counter", 31 0;
v0x5fa23d686a70_0 .var "info_gain_value", 31 0;
v0x5fa23d686b50_0 .net "instr_allowed", 0 0, v0x5fa23d6844c0_0;  1 drivers
v0x5fa23d686c20_0 .net "instr_data", 31 0, L_0x5fa23d6a3ef0;  1 drivers
v0x5fa23d686ce0_0 .var "j", 31 0;
v0x5fa23d686dc0_0 .net "logic_ack", 0 0, v0x5fa23d68ab70_0;  1 drivers
v0x5fa23d686e80_0 .net "logic_addr", 31 0, L_0x5fa23d6a37d0;  alias, 1 drivers
v0x5fa23d687170_0 .net "logic_data", 31 0, v0x5fa23d68ad10_0;  1 drivers
v0x5fa23d687250_0 .net "logic_req", 0 0, L_0x5fa23d6a3470;  alias, 1 drivers
v0x5fa23d687310_0 .var "mdl_cost", 31 0;
v0x5fa23d6873f0_0 .net "mdl_ops", 31 0, L_0x5fa23d6a3070;  alias, 1 drivers
v0x5fa23d6874d0_0 .var "mdl_ops_counter", 31 0;
v0x5fa23d6875b0_0 .net "mem_addr", 31 0, L_0x5fa23d6a3ce0;  alias, 1 drivers
v0x5fa23d687690_0 .net "mem_en", 0 0, L_0x70f949788020;  alias, 1 drivers
v0x5fa23d687750_0 .net "mem_rdata", 31 0, v0x5fa23d68b120_0;  1 drivers
v0x5fa23d687830_0 .net "mem_wdata", 31 0, L_0x70f949787f90;  alias, 1 drivers
v0x5fa23d687910_0 .net "mem_we", 0 0, L_0x70f949787fd8;  alias, 1 drivers
v0x5fa23d6879d0_0 .var "module_size", 31 0;
v0x5fa23d687ab0 .array "module_table", 63 0, 31 0;
v0x5fa23d687b70_0 .net "mu", 31 0, L_0x5fa23d6a3240;  alias, 1 drivers
v0x5fa23d687c50_0 .var "mu_accumulator", 31 0;
v0x5fa23d687d40_0 .var "mu_alu_op", 2 0;
v0x5fa23d687e10_0 .var "mu_alu_operand_a", 31 0;
v0x5fa23d687ee0_0 .var "mu_alu_operand_b", 31 0;
v0x5fa23d687fb0_0 .net "mu_alu_overflow", 0 0, v0x5fa23d682900_0;  1 drivers
v0x5fa23d688080_0 .net "mu_alu_ready", 0 0, v0x5fa23d6829c0_0;  1 drivers
v0x5fa23d688150_0 .net "mu_alu_result", 31 0, v0x5fa23d682a80_0;  1 drivers
v0x5fa23d688220_0 .var "mu_alu_valid", 0 0;
v0x5fa23d6882f0_0 .var "next_module_id", 5 0;
v0x5fa23d6883c0_0 .var "odd_count", 31 0;
v0x5fa23d688460_0 .net "opcode", 7 0, L_0x5fa23d6a2a10;  1 drivers
v0x5fa23d688500_0 .net "operand_a", 7 0, L_0x5fa23d6a2ab0;  1 drivers
v0x5fa23d6885e0_0 .net "operand_b", 7 0, L_0x5fa23d6a2b80;  1 drivers
v0x5fa23d6886c0_0 .net "operand_cost", 7 0, L_0x5fa23d6a2c50;  1 drivers
v0x5fa23d6887a0_0 .net "partition_gate_open", 0 0, v0x5fa23d6849c0_0;  1 drivers
v0x5fa23d688870_0 .net "partition_ops", 31 0, L_0x5fa23d6a2f70;  alias, 1 drivers
v0x5fa23d688930_0 .var "partition_ops_counter", 31 0;
v0x5fa23d688a10_0 .net "pc", 31 0, L_0x5fa23d6a2890;  alias, 1 drivers
v0x5fa23d688af0_0 .var "pc_reg", 31 0;
v0x5fa23d688fe0_0 .var "pdiscover_mu_next", 31 0;
v0x5fa23d6890c0_0 .var "proposed_cost", 31 0;
v0x5fa23d6891b0_0 .net "py_ack", 0 0, v0x5fa23d68b6a0_0;  1 drivers
v0x5fa23d689250_0 .net "py_code_addr", 31 0, L_0x5fa23d6a3bf0;  alias, 1 drivers
v0x5fa23d689330_0 .net "py_req", 0 0, L_0x5fa23d6a3960;  alias, 1 drivers
v0x5fa23d6893f0_0 .net "py_result", 31 0, v0x5fa23d68b910_0;  1 drivers
v0x5fa23d6894d0_0 .net "receipt_accepted", 0 0, v0x5fa23d684c20_0;  1 drivers
v0x5fa23d6895a0_0 .net "receipt_required", 0 0, v0x5fa23d684df0_0;  1 drivers
v0x5fa23d689670_0 .var "receipt_valid", 0 0;
v0x5fa23d689740_0 .var "receipt_value", 31 0;
v0x5fa23d689810 .array "reg_file", 31 0, 31 0;
v0x5fa23d6898b0_0 .var "region_size", 31 0;
v0x5fa23d689950 .array "region_table", 65535 0, 31 0;
v0x5fa23d689a10_0 .net "rst_n", 0 0, v0x5fa23d68b9e0_0;  1 drivers
v0x5fa23d689b00_0 .var "size_a", 31 0;
v0x5fa23d689be0_0 .var "size_b", 31 0;
v0x5fa23d689cc0_0 .var "state", 3 0;
v0x5fa23d689da0_0 .net "status", 31 0, L_0x5fa23d6a2dc0;  alias, 1 drivers
v0x5fa23d689e80_0 .var "total_size", 31 0;
L_0x5fa23d6a2a10 .part L_0x5fa23d6a2950, 24, 8;
L_0x5fa23d6a2ab0 .part L_0x5fa23d6a2950, 16, 8;
L_0x5fa23d6a2b80 .part L_0x5fa23d6a2950, 8, 8;
L_0x5fa23d6a2c50 .part L_0x5fa23d6a2950, 0, 8;
L_0x5fa23d6a3350 .cmp/eq 4, v0x5fa23d689cc0_0, L_0x70f949787de0;
L_0x5fa23d6a3470 .cmp/eq 4, v0x5fa23d689cc0_0, L_0x70f949787e70;
L_0x5fa23d6a3640 .concat [ 8 8 24 0], L_0x5fa23d6a2b80, L_0x5fa23d6a2ab0, L_0x70f949787eb8;
L_0x5fa23d6a37d0 .part L_0x5fa23d6a3640, 0, 32;
L_0x5fa23d6a3960 .cmp/eq 4, v0x5fa23d689cc0_0, L_0x70f949787f00;
L_0x5fa23d6a3aa0 .concat [ 8 8 24 0], L_0x5fa23d6a2b80, L_0x5fa23d6a2ab0, L_0x70f949787f48;
L_0x5fa23d6a3bf0 .part L_0x5fa23d6a3aa0, 0, 32;
S_0x5fa23d67ca50 .scope autofunction.vec4.u32, "ceil_log2_8" "ceil_log2_8" 9 943, 9 943 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
; Variable ceil_log2_8 is vec4 return value of scope S_0x5fa23d67ca50
v0x5fa23d67cd30_0 .var/i "x", 31 0;
TD_thiele_cpu_tb.dut.ceil_log2_8 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.22, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.24, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.26, 5;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.28, 5;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.30, 5;
    %pushi/vec4 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.32, 5;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.34, 5;
    %pushi/vec4 6, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x5fa23d67cd30_0;
    %cmpi/s 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.36, 5;
    %pushi/vec4 7, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_7.37;
T_7.36 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
T_7.37 ;
T_7.35 ;
T_7.33 ;
T_7.31 ;
T_7.29 ;
T_7.27 ;
T_7.25 ;
T_7.23 ;
    %end;
S_0x5fa23d67ce10 .scope module, "clz8_inst" "clz8" 9 940, 9 979 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 4 "out";
v0x5fa23d67d0d0_0 .var "out", 3 0;
v0x5fa23d67d1d0_0 .net "x", 7 0, v0x5fa23d685c80_0;  1 drivers
E_0x5fa23d67d050 .event anyedge, v0x5fa23d67d1d0_0;
S_0x5fa23d67d310 .scope task, "execute_emit" "execute_emit" 9 806, 9 806 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67d520_0 .var "value_a", 7 0;
v0x5fa23d67d5e0_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x5fa23d686990_0;
    %load/vec4 v0x5fa23d67d5e0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5fa23d686990_0, 0;
    %load/vec4 v0x5fa23d67d520_0;
    %load/vec4 v0x5fa23d67d5e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %end;
S_0x5fa23d67d6c0 .scope task, "execute_ljoin" "execute_ljoin" 9 727, 9 727 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67d8a0_0 .var "cert_a", 7 0;
v0x5fa23d67d9a0_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x5fa23d67d8a0_0;
    %load/vec4 v0x5fa23d67d9a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5fa23d685f80_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %end;
S_0x5fa23d67da80 .scope task, "execute_mdlacc" "execute_mdlacc" 9 738, 9 738 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67e150_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x5fa23d67e150_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_10.38, 5;
    %ix/getv 4, v0x5fa23d67e150_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %store/vec4 v0x5fa23d6879d0_0, 0, 32;
    %load/vec4 v0x5fa23d6879d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.40, 5;
    %fork t_1, S_0x5fa23d67dcb0;
    %jmp t_0;
    .scope S_0x5fa23d67dcb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d67e090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d67dfb0_0, 0, 32;
T_10.42 ;
    %load/vec4 v0x5fa23d67dfb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.43, 5;
    %load/vec4 v0x5fa23d67dfb0_0;
    %load/vec4 v0x5fa23d6879d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_10.46, 5;
    %load/vec4 v0x5fa23d67e090_0;
    %load/vec4 v0x5fa23d67e150_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d67dfb0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689950, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_10.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.44, 8;
    %load/vec4 v0x5fa23d67e150_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d67dfb0_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689950, 4;
    %store/vec4 v0x5fa23d67e090_0, 0, 32;
T_10.44 ;
    %load/vec4 v0x5fa23d67dfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d67dfb0_0, 0, 32;
    %jmp T_10.42;
T_10.43 ;
    %alloc S_0x5fa23d67ca50;
    %load/vec4 v0x5fa23d67e090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d67cd30_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.ceil_log2_8, S_0x5fa23d67ca50;
    %free S_0x5fa23d67ca50;
    %store/vec4 v0x5fa23d67deb0_0, 0, 32;
    %load/vec4 v0x5fa23d67deb0_0;
    %load/vec4 v0x5fa23d6879d0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5fa23d687310_0, 0, 32;
    %end;
    .scope S_0x5fa23d67da80;
t_0 %join;
    %jmp T_10.41;
T_10.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d687310_0, 0, 32;
T_10.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d687d40_0, 0;
    %load/vec4 v0x5fa23d687c50_0;
    %assign/vec4 v0x5fa23d687e10_0, 0;
    %load/vec4 v0x5fa23d687310_0;
    %assign/vec4 v0x5fa23d687ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d688220_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5fa23d685940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d685a20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_10.39;
T_10.38 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
T_10.39 ;
    %end;
S_0x5fa23d67dcb0 .scope begin, "$unm_blk_116" "$unm_blk_116" 9 746, 9 746 0, S_0x5fa23d67da80;
 .timescale -9 -12;
v0x5fa23d67deb0_0 .var/i "bit_length", 31 0;
v0x5fa23d67dfb0_0 .var/i "k", 31 0;
v0x5fa23d67e090_0 .var/i "max_element", 31 0;
S_0x5fa23d67e250 .scope task, "execute_oracle_halts" "execute_oracle_halts" 9 876, 9 876 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67e430_0 .var "desc_ptr_a", 7 0;
v0x5fa23d67e530_0 .var "desc_ptr_b", 7 0;
TD_thiele_cpu_tb.dut.execute_oracle_halts ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d687d40_0, 0;
    %load/vec4 v0x5fa23d687c50_0;
    %assign/vec4 v0x5fa23d687e10_0, 0;
    %pushi/vec4 1000000, 0, 32;
    %assign/vec4 v0x5fa23d687ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d688220_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5fa23d685940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d685a20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %end;
S_0x5fa23d67e610 .scope task, "execute_pdiscover" "execute_pdiscover" 9 784, 9 784 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67e7f0_0 .var "after_count", 7 0;
v0x5fa23d67e8f0_0 .var "before_count", 7 0;
TD_thiele_cpu_tb.dut.execute_pdiscover ;
    %load/vec4 v0x5fa23d67e8f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_12.50, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d67e7f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.50;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.49, 9;
    %load/vec4 v0x5fa23d67e7f0_0;
    %load/vec4 v0x5fa23d67e8f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_12.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.47, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fa23d687d40_0, 0;
    %load/vec4 v0x5fa23d67e8f0_0;
    %pad/u 32;
    %assign/vec4 v0x5fa23d687e10_0, 0;
    %load/vec4 v0x5fa23d67e7f0_0;
    %pad/u 32;
    %assign/vec4 v0x5fa23d687ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d688220_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5fa23d685940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d685a20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_12.48;
T_12.47 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
T_12.48 ;
    %end;
S_0x5fa23d67e9d0 .scope task, "execute_pmerge" "execute_pmerge" 9 683, 9 683 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67ebb0_0 .var "module_a", 7 0;
v0x5fa23d67ecb0_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x5fa23d67ebb0_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_13.54, 5;
    %load/vec4 v0x5fa23d67ecb0_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_13.54;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.53, 9;
    %load/vec4 v0x5fa23d67ebb0_0;
    %load/vec4 v0x5fa23d67ecb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.51, 8;
    %ix/getv 4, v0x5fa23d67ebb0_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %store/vec4 v0x5fa23d689b00_0, 0, 32;
    %ix/getv 4, v0x5fa23d67ecb0_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %store/vec4 v0x5fa23d689be0_0, 0, 32;
    %load/vec4 v0x5fa23d689b00_0;
    %load/vec4 v0x5fa23d689be0_0;
    %add;
    %store/vec4 v0x5fa23d689e80_0, 0, 32;
    %load/vec4 v0x5fa23d689e80_0;
    %cmpi/u 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_13.57 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_13.58, 5;
    %load/vec4 v0x5fa23d6867d0_0;
    %load/vec4 v0x5fa23d689b00_0;
    %cmp/u;
    %jmp/0xz  T_13.59, 5;
    %load/vec4 v0x5fa23d67ebb0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d6867d0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689950, 4;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d6867d0_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689950, 0, 4;
T_13.59 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_13.57;
T_13.58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_13.61 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_13.62, 5;
    %load/vec4 v0x5fa23d6867d0_0;
    %load/vec4 v0x5fa23d689be0_0;
    %cmp/u;
    %jmp/0xz  T_13.63, 5;
    %load/vec4 v0x5fa23d67ecb0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d6867d0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689950, 4;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d6867d0_0;
    %load/vec4 v0x5fa23d689b00_0;
    %add;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689950, 0, 4;
T_13.63 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_13.61;
T_13.62 ;
    %load/vec4 v0x5fa23d689e80_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5fa23d67ebb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5fa23d67ecb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %load/vec4 v0x5fa23d6882f0_0;
    %assign/vec4 v0x5fa23d6863e0_0, 0;
    %load/vec4 v0x5fa23d6882f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5fa23d6882f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %load/vec4 v0x5fa23d688930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d688930_0, 0;
    %jmp T_13.56;
T_13.55 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
T_13.56 ;
    %jmp T_13.52;
T_13.51 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
T_13.52 ;
    %end;
S_0x5fa23d67ed90 .scope task, "execute_pnew" "execute_pnew" 9 573, 9 573 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67f300_0 .var "region_spec_a", 7 0;
v0x5fa23d67f400_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %fork t_3, S_0x5fa23d67ef70;
    %jmp t_2;
    .scope S_0x5fa23d67ef70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d67f120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d67f220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_14.65 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_14.66, 5;
    %load/vec4 v0x5fa23d6867d0_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_14.67, 5;
    %ix/getv 4, v0x5fa23d6867d0_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.71, 4;
    %load/vec4 v0x5fa23d6867d0_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689950, 4;
    %load/vec4 v0x5fa23d67f300_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.69, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5fa23d67f120_0, 0, 32;
    %load/vec4 v0x5fa23d6867d0_0;
    %store/vec4 v0x5fa23d67f220_0, 0, 32;
T_14.69 ;
T_14.67 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_14.65;
T_14.66 ;
    %load/vec4 v0x5fa23d67f120_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.72, 4;
    %load/vec4 v0x5fa23d67f220_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5fa23d6863e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %vpi_call/w 9 599 "$display", "PNEW dedup: region={%0d} -> module %0d", v0x5fa23d67f300_0, v0x5fa23d67f220_0 {0 0 0};
    %jmp T_14.73;
T_14.72 ;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_14.74, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %load/vec4 v0x5fa23d67f300_0;
    %pad/u 32;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_14.76 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_14.77, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d6867d0_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689950, 0, 4;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_14.76;
T_14.77 ;
    %load/vec4 v0x5fa23d6882f0_0;
    %assign/vec4 v0x5fa23d6863e0_0, 0;
    %load/vec4 v0x5fa23d6882f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5fa23d6882f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %load/vec4 v0x5fa23d688930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d688930_0, 0;
    %vpi_call/w 9 611 "$display", "PNEW new: region={%0d} -> module %0d", v0x5fa23d67f300_0, v0x5fa23d6882f0_0 {0 0 0};
    %jmp T_14.75;
T_14.74 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
T_14.75 ;
T_14.73 ;
    %end;
    .scope S_0x5fa23d67ed90;
t_2 %join;
    %end;
S_0x5fa23d67ef70 .scope begin, "$unm_blk_89" "$unm_blk_89" 9 576, 9 576 0, S_0x5fa23d67ed90;
 .timescale -9 -12;
v0x5fa23d67f120_0 .var/i "found", 31 0;
v0x5fa23d67f220_0 .var/i "found_id", 31 0;
S_0x5fa23d67f4e0 .scope task, "execute_psplit" "execute_psplit" 9 618, 9 618 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67f6c0_0 .var "element_value", 31 0;
v0x5fa23d67f7c0_0 .var "matches_predicate", 0 0;
v0x5fa23d67f880_0 .var "module_id", 7 0;
v0x5fa23d67f970_0 .var "pred_mode", 1 0;
v0x5fa23d67fa50_0 .var "pred_param", 5 0;
v0x5fa23d67fb80_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x5fa23d67f880_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_15.80, 5;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.80;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.78, 8;
    %ix/getv 4, v0x5fa23d67f880_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %store/vec4 v0x5fa23d6898b0_0, 0, 32;
    %load/vec4 v0x5fa23d67fb80_0;
    %parti/s 2, 6, 4;
    %store/vec4 v0x5fa23d67f970_0, 0, 2;
    %load/vec4 v0x5fa23d67fb80_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5fa23d67fa50_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6866f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6883c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_15.81 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_15.82, 5;
    %load/vec4 v0x5fa23d6867d0_0;
    %load/vec4 v0x5fa23d6898b0_0;
    %cmp/u;
    %jmp/0xz  T_15.83, 5;
    %load/vec4 v0x5fa23d67f880_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d6867d0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689950, 4;
    %store/vec4 v0x5fa23d67f6c0_0, 0, 32;
    %load/vec4 v0x5fa23d67f970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.85, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.86, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.87, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.88, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa23d67f7c0_0, 0, 1;
    %jmp T_15.90;
T_15.85 ;
    %load/vec4 v0x5fa23d67f6c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5fa23d67fa50_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5fa23d67f7c0_0, 0, 1;
    %jmp T_15.90;
T_15.86 ;
    %load/vec4 v0x5fa23d67fa50_0;
    %pad/u 32;
    %load/vec4 v0x5fa23d67f6c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5fa23d67f7c0_0, 0, 1;
    %jmp T_15.90;
T_15.87 ;
    %load/vec4 v0x5fa23d67f6c0_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x5fa23d67fa50_0;
    %shiftl 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5fa23d67f7c0_0, 0, 1;
    %jmp T_15.90;
T_15.88 ;
    %load/vec4 v0x5fa23d67fa50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5fa23d67fa50_0;
    %pad/u 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.91, 8;
    %load/vec4 v0x5fa23d67f6c0_0;
    %load/vec4 v0x5fa23d67fa50_0;
    %pad/u 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_15.92, 8;
T_15.91 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.92, 8;
 ; End of false expr.
    %blend;
T_15.92;
    %store/vec4 v0x5fa23d67f7c0_0, 0, 1;
    %jmp T_15.90;
T_15.90 ;
    %pop/vec4 1;
    %load/vec4 v0x5fa23d67f7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.93, 8;
    %load/vec4 v0x5fa23d67f6c0_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5fa23d6866f0_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689950, 0, 4;
    %load/vec4 v0x5fa23d6866f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6866f0_0, 0, 32;
    %jmp T_15.94;
T_15.93 ;
    %load/vec4 v0x5fa23d67f6c0_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5fa23d6883c0_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689950, 0, 4;
    %load/vec4 v0x5fa23d6883c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6883c0_0, 0, 32;
T_15.94 ;
T_15.83 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_15.81;
T_15.82 ;
    %load/vec4 v0x5fa23d6866f0_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %load/vec4 v0x5fa23d6883c0_0;
    %load/vec4 v0x5fa23d6882f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5fa23d67f880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %load/vec4 v0x5fa23d6882f0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5fa23d6882f0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %load/vec4 v0x5fa23d688930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d688930_0, 0;
    %jmp T_15.79;
T_15.78 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
T_15.79 ;
    %end;
S_0x5fa23d67fc60 .scope task, "execute_xfer" "execute_xfer" 9 817, 9 817 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d67fe40_0 .var "dest", 7 0;
v0x5fa23d67ff40_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x5fa23d67ff40_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689810, 4;
    %load/vec4 v0x5fa23d67fe40_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689810, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %end;
S_0x5fa23d680020 .scope task, "execute_xor_add" "execute_xor_add" 9 840, 9 840 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d680200_0 .var "dest", 7 0;
v0x5fa23d680300_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_add ;
    %load/vec4 v0x5fa23d680200_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689810, 4;
    %load/vec4 v0x5fa23d680300_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689810, 4;
    %xor;
    %load/vec4 v0x5fa23d680200_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689810, 0, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %end;
S_0x5fa23d6803e0 .scope task, "execute_xor_load" "execute_xor_load" 9 831, 9 831 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d6805c0_0 .var "addr", 7 0;
v0x5fa23d6806c0_0 .var "dest", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_load ;
    %load/vec4 v0x5fa23d6805c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d6864a0, 4;
    %load/vec4 v0x5fa23d6806c0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689810, 0, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %end;
S_0x5fa23d6807a0 .scope task, "execute_xor_rank" "execute_xor_rank" 9 859, 9 859 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d680980_0 .var "cnt", 31 0;
v0x5fa23d680a80_0 .var "dest", 7 0;
v0x5fa23d680b60_0 .var/i "k", 31 0;
v0x5fa23d680c20_0 .var "src", 7 0;
v0x5fa23d680d00_0 .var "v", 31 0;
TD_thiele_cpu_tb.dut.execute_xor_rank ;
    %load/vec4 v0x5fa23d680c20_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689810, 4;
    %store/vec4 v0x5fa23d680d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d680980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d680b60_0, 0, 32;
T_19.95 ;
    %load/vec4 v0x5fa23d680b60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.96, 5;
    %load/vec4 v0x5fa23d680980_0;
    %load/vec4 v0x5fa23d680d00_0;
    %load/vec4 v0x5fa23d680b60_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x5fa23d680980_0, 0, 32;
    %load/vec4 v0x5fa23d680b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d680b60_0, 0, 32;
    %jmp T_19.95;
T_19.96 ;
    %load/vec4 v0x5fa23d680980_0;
    %load/vec4 v0x5fa23d680a80_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689810, 0, 4;
    %load/vec4 v0x5fa23d680980_0;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %end;
S_0x5fa23d680e30 .scope task, "execute_xor_swap" "execute_xor_swap" 9 849, 9 849 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
v0x5fa23d681010_0 .var "a", 7 0;
v0x5fa23d681110_0 .var "b", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_swap ;
    %load/vec4 v0x5fa23d681110_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689810, 4;
    %load/vec4 v0x5fa23d681010_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689810, 0, 4;
    %load/vec4 v0x5fa23d681010_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d689810, 4;
    %load/vec4 v0x5fa23d681110_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689810, 0, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %end;
S_0x5fa23d6811f0 .scope module, "mu_alu_inst" "mu_alu" 9 904, 10 22 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "overflow";
P_0x5fa23d6813d0 .param/l "OP_ADD" 1 10 48, C4<000>;
P_0x5fa23d681410 .param/l "OP_DIV" 1 10 51, C4<011>;
P_0x5fa23d681450 .param/l "OP_INFO_GAIN" 1 10 53, C4<101>;
P_0x5fa23d681490 .param/l "OP_LOG2" 1 10 52, C4<100>;
P_0x5fa23d6814d0 .param/l "OP_MUL" 1 10 50, C4<010>;
P_0x5fa23d681510 .param/l "OP_SUB" 1 10 49, C4<001>;
P_0x5fa23d681550 .param/l "Q16_MAX" 1 10 44, C4<01111111111111111111111111111111>;
P_0x5fa23d681590 .param/l "Q16_MIN" 1 10 45, +C4<10000000000000000000000000000000>;
P_0x5fa23d6815d0 .param/l "Q16_ONE" 1 10 43, C4<00000000000000010000000000000000>;
P_0x5fa23d681610 .param/l "Q16_SHIFT" 1 10 42, +C4<00000000000000000000000000010000>;
v0x5fa23d681ba0_0 .net "clk", 0 0, v0x5fa23d68a420_0;  alias, 1 drivers
v0x5fa23d681c80_0 .var/s "div_temp", 63 0;
v0x5fa23d681d60_0 .var "frac_log", 31 0;
v0x5fa23d681e50_0 .var "frac_part", 31 0;
v0x5fa23d681f30_0 .var "highest_bit", 5 0;
v0x5fa23d682060_0 .var/s "integer_log2", 31 0;
v0x5fa23d682140_0 .var "leading_zeros", 5 0;
v0x5fa23d682220_0 .var "log2_input", 31 0;
v0x5fa23d682300 .array "log2_lut", 255 0, 31 0;
v0x5fa23d6823c0_0 .var "lut_index", 7 0;
v0x5fa23d6824a0_0 .var/s "mul_temp", 63 0;
v0x5fa23d682580_0 .var "normalized", 31 0;
v0x5fa23d682660_0 .net "op", 2 0, v0x5fa23d687d40_0;  1 drivers
v0x5fa23d682740_0 .net "operand_a", 31 0, v0x5fa23d687e10_0;  1 drivers
v0x5fa23d682820_0 .net "operand_b", 31 0, v0x5fa23d687ee0_0;  1 drivers
v0x5fa23d682900_0 .var "overflow", 0 0;
v0x5fa23d6829c0_0 .var "ready", 0 0;
v0x5fa23d682a80_0 .var "result", 31 0;
v0x5fa23d682b60_0 .var/s "result_temp", 31 0;
v0x5fa23d682c40_0 .net "rst_n", 0 0, v0x5fa23d68b9e0_0;  alias, 1 drivers
v0x5fa23d682d00_0 .var/s "shift_amount", 31 0;
v0x5fa23d682de0_0 .var "state", 5 0;
v0x5fa23d682ec0_0 .var "temp_result", 31 0;
v0x5fa23d682fa0_0 .net "valid", 0 0, v0x5fa23d688220_0;  1 drivers
E_0x5fa23d681b40/0 .event negedge, v0x5fa23d682c40_0;
E_0x5fa23d681b40/1 .event posedge, v0x5fa23d681ba0_0;
E_0x5fa23d681b40 .event/or E_0x5fa23d681b40/0, E_0x5fa23d681b40/1;
S_0x5fa23d683180 .scope module, "mu_core_inst" "mu_core" 9 917, 11 25 0, S_0x5fa23d67ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "instr_valid";
    .port_info 4 /OUTPUT 1 "instr_allowed";
    .port_info 5 /OUTPUT 1 "receipt_required";
    .port_info 6 /INPUT 32 "current_mu_cost";
    .port_info 7 /INPUT 32 "proposed_cost";
    .port_info 8 /INPUT 6 "partition_count";
    .port_info 9 /INPUT 32 "memory_isolation";
    .port_info 10 /INPUT 32 "receipt_value";
    .port_info 11 /INPUT 1 "receipt_valid";
    .port_info 12 /OUTPUT 1 "receipt_accepted";
    .port_info 13 /OUTPUT 1 "cost_gate_open";
    .port_info 14 /OUTPUT 1 "partition_gate_open";
    .port_info 15 /OUTPUT 32 "core_status";
    .port_info 16 /OUTPUT 1 "enforcement_active";
P_0x5fa23d659220 .param/l "OPCODE_MDLACC" 1 11 63, C4<00000101>;
P_0x5fa23d659260 .param/l "OPCODE_PDISCOVER" 1 11 62, C4<00000110>;
P_0x5fa23d6592a0 .param/l "OPCODE_PMERGE" 1 11 61, C4<00000010>;
P_0x5fa23d6592e0 .param/l "OPCODE_PNEW" 1 11 59, C4<00000000>;
P_0x5fa23d659320 .param/l "OPCODE_PSPLIT" 1 11 60, C4<00000001>;
P_0x5fa23d659360 .param/l "STATUS_ALLOWED" 1 11 68, C4<00000000000000000000000000000010>;
P_0x5fa23d6593a0 .param/l "STATUS_CHECKING" 1 11 67, C4<00000000000000000000000000000001>;
P_0x5fa23d6593e0 .param/l "STATUS_DENIED_COST" 1 11 69, C4<00000000000000000000000000000011>;
P_0x5fa23d659420 .param/l "STATUS_DENIED_ISO" 1 11 70, C4<00000000000000000000000000000100>;
P_0x5fa23d659460 .param/l "STATUS_IDLE" 1 11 66, C4<00000000000000000000000000000000>;
P_0x5fa23d6594a0 .param/l "STATUS_RECEIPT_OK" 1 11 71, C4<00000000000000000000000000000101>;
v0x5fa23d683eb0_0 .net "clk", 0 0, v0x5fa23d68a420_0;  alias, 1 drivers
v0x5fa23d683fa0_0 .var "core_status", 31 0;
v0x5fa23d684060_0 .var "cost_decreasing", 0 0;
v0x5fa23d684130_0 .var "cost_gate_open", 0 0;
v0x5fa23d6841f0_0 .net "current_mu_cost", 31 0, v0x5fa23d687c50_0;  1 drivers
v0x5fa23d684320_0 .var "enforcement_active", 0 0;
v0x5fa23d6843e0_0 .var "expected_cost", 31 0;
v0x5fa23d6844c0_0 .var "instr_allowed", 0 0;
v0x5fa23d684580_0 .net "instr_valid", 0 0, L_0x5fa23d6a3350;  1 drivers
v0x5fa23d684640_0 .net "instruction", 31 0, L_0x5fa23d6a2950;  alias, 1 drivers
v0x5fa23d684720_0 .var "last_instruction", 31 0;
L_0x70f949787e28 .functor BUFT 1, C4<11001010111111101011101010111110>, C4<0>, C4<0>, C4<0>;
v0x5fa23d684800_0 .net "memory_isolation", 31 0, L_0x70f949787e28;  1 drivers
v0x5fa23d6848e0_0 .net "partition_count", 5 0, v0x5fa23d6882f0_0;  1 drivers
v0x5fa23d6849c0_0 .var "partition_gate_open", 0 0;
v0x5fa23d684a80_0 .var "partition_independent", 0 0;
v0x5fa23d684b40_0 .net "proposed_cost", 31 0, v0x5fa23d6890c0_0;  1 drivers
v0x5fa23d684c20_0 .var "receipt_accepted", 0 0;
v0x5fa23d684df0_0 .var "receipt_required", 0 0;
v0x5fa23d684eb0_0 .net "receipt_valid", 0 0, v0x5fa23d689670_0;  1 drivers
v0x5fa23d684f70_0 .net "receipt_value", 31 0, v0x5fa23d689740_0;  1 drivers
v0x5fa23d685050_0 .net "rst_n", 0 0, v0x5fa23d68b9e0_0;  alias, 1 drivers
S_0x5fa23d683920 .scope function.vec4.s1, "check_partition_independence" "check_partition_independence" 11 191, 11 191 0, S_0x5fa23d683180;
 .timescale -9 -12;
; Variable check_partition_independence is vec4 return value of scope S_0x5fa23d683920
v0x5fa23d683c00_0 .var "instr", 31 0;
v0x5fa23d683ce0_0 .var "mem_iso", 31 0;
v0x5fa23d683dd0_0 .var "part_count", 5 0;
TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence ;
    %load/vec4 v0x5fa23d683c00_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.97, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_21.98, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_21.99, 6;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.97 ;
    %load/vec4 v0x5fa23d683dd0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.98 ;
    %load/vec4 v0x5fa23d683c00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5fa23d683dd0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_21.102, 5;
    %load/vec4 v0x5fa23d683dd0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.102;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.99 ;
    %load/vec4 v0x5fa23d683c00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5fa23d683dd0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_21.104, 5;
    %load/vec4 v0x5fa23d683c00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5fa23d683dd0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_21.104;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.103, 8;
    %load/vec4 v0x5fa23d683c00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5fa23d683c00_0;
    %parti/s 8, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.103;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_21.101;
T_21.101 ;
    %pop/vec4 1;
    %retload/vec4 0; Load check_partition_independence (draw_signal_vec4)
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_21.105, 8;
    %load/vec4 v0x5fa23d683ce0_0;
    %pushi/vec4 3405691582, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.105;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %end;
    .scope S_0x5fa23d634d70;
T_22 ;
    %wait E_0x5fa23d4ab210;
    %load/vec4 v0x5fa23d66e210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d66d300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5fa23d66e3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d66da60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fa23d66d660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d66e130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d66d580_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5fa23d66e2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v0x5fa23d66e070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.12, 9;
    %load/vec4 v0x5fa23d66d300_0;
    %nor/r;
    %and;
T_22.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %load/vec4 v0x5fa23d66deb0_0;
    %assign/vec4 v0x5fa23d66d980_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x5fa23d66e3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d66da60_0, 0;
T_22.10 ;
    %jmp T_22.9;
T_22.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v0x5fa23d66e3b0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5fa23d66e3b0_0, 0;
    %load/vec4 v0x5fa23d66e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %load/vec4 v0x5fa23d66e7d0_0;
    %assign/vec4 v0x5fa23d66e130_0, 0;
    %load/vec4 v0x5fa23d66e550_0;
    %assign/vec4 v0x5fa23d66d580_0, 0;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x5fa23d66e3b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.15, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %pushi/vec4 8193, 0, 32;
    %assign/vec4 v0x5fa23d66da60_0, 0;
T_22.15 ;
T_22.14 ;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x5fa23d66e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %jmp T_22.18;
T_22.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
T_22.18 ;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x5fa23d66d660_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_22.19, 5;
    %load/vec4 v0x5fa23d66d580_0;
    %load/vec4 v0x5fa23d66d660_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d66d740, 0, 4;
    %load/vec4 v0x5fa23d66d660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5fa23d66d660_0, 0;
T_22.19 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d66d300_0, 0;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x5fa23d66e070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.21, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d66e2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d66d300_0, 0;
T_22.21 ;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5fa23d5e9410;
T_23 ;
    %wait E_0x5fa23d4ab700;
    %load/vec4 v0x5fa23d670b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d6709a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d66feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d66fc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d66ff90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d670a80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d670070_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5fa23d670490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %load/vec4 v0x5fa23d66fc20_0;
    %nor/r;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5fa23d6708c0_0;
    %load/vec4 v0x5fa23d670550_0;
    %store/vec4 v0x5fa23d66ecf0_0, 0, 1;
    %store/vec4 v0x5fa23d66ef50_0, 0, 32;
    %callf/vec4 TD_mau.calculate_mdl_cost, S_0x5fa23d5e7ac0;
    %assign/vec4 v0x5fa23d66feb0_0, 0;
    %load/vec4 v0x5fa23d6706d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_23.5, 5;
    %load/vec4 v0x5fa23d6708c0_0;
    %load/vec4 v0x5fa23d6706d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d670610, 0, 4;
    %load/vec4 v0x5fa23d670550_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_23.8, 8;
T_23.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_23.8, 8;
 ; End of false expr.
    %blend;
T_23.8;
    %load/vec4 v0x5fa23d6706d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d66fdf0, 0, 4;
T_23.5 ;
    %load/vec4 v0x5fa23d6709a0_0;
    %load/vec4 v0x5fa23d66feb0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.9, 5;
    %pushi/vec4 12289, 0, 32;
    %assign/vec4 v0x5fa23d66ff90_0, 0;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v0x5fa23d6706d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.11, 5;
    %pushi/vec4 12290, 0, 32;
    %assign/vec4 v0x5fa23d66ff90_0, 0;
    %jmp T_23.12;
T_23.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d66ff90_0, 0;
    %load/vec4 v0x5fa23d6709a0_0;
    %load/vec4 v0x5fa23d66feb0_0;
    %add;
    %assign/vec4 v0x5fa23d6709a0_0, 0;
    %load/vec4 v0x5fa23d670a80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d670a80_0, 0;
T_23.12 ;
T_23.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d66fc20_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x5fa23d670490_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.15, 9;
    %load/vec4 v0x5fa23d66fc20_0;
    %and;
T_23.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d66fc20_0, 0;
T_23.13 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5fa23d5e9410;
T_24 ;
    %wait E_0x5fa23d4ab700;
    %load/vec4 v0x5fa23d670b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d670070_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5fa23d670070_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_24.2, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d670070_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d670610, 0, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x5fa23d670070_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d66fdf0, 0, 4;
    %load/vec4 v0x5fa23d670070_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5fa23d670070_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5fa23d5e9760;
T_25 ;
    %wait E_0x5fa23d4ab250;
    %load/vec4 v0x5fa23d676c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d675b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6753a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d675da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fa23d675e80_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5fa23d6757c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5fa23d6752e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d675b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6753a0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6753a0_0, 0;
    %load/vec4 v0x5fa23d676380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 4097, 0, 32;
    %assign/vec4 v0x5fa23d675b00_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x5fa23d676500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 4100, 0, 32;
    %assign/vec4 v0x5fa23d675b00_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x5fa23d676900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %pushi/vec4 4098, 0, 32;
    %assign/vec4 v0x5fa23d675b00_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 4099, 0, 32;
    %assign/vec4 v0x5fa23d675b00_0, 0;
T_25.11 ;
T_25.9 ;
T_25.7 ;
T_25.5 ;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6753a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d675b00_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5fa23d5e9760;
T_26 ;
    %wait E_0x5fa23d4ab250;
    %load/vec4 v0x5fa23d676c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d675da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fa23d675e80_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5fa23d675da0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_26.2, 5;
    %load/vec4 v0x5fa23d675e80_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d675da0_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x5fa23d675e80_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676780, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d675da0_0;
    %pad/u 17;
    %pad/u 25;
    %muli 256, 0, 25;
    %pad/u 26;
    %load/vec4 v0x5fa23d675e80_0;
    %pad/u 10;
    %pad/u 26;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676840, 0, 4;
    %load/vec4 v0x5fa23d675e80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5fa23d675e80_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5fa23d675da0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676440, 0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5fa23d675e80_0, 0;
    %load/vec4 v0x5fa23d675da0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5fa23d675da0_0, 0;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5fa23d5e9760;
T_27 ;
    %wait E_0x5fa23d4ab250;
    %load/vec4 v0x5fa23d676c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d675da0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5fa23d675da0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_27.2, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d675da0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676aa0, 0, 4;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v0x5fa23d675da0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d676b60, 0, 4;
    %load/vec4 v0x5fa23d675da0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5fa23d675da0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5fa23d5e9f20;
T_28 ;
    %wait E_0x5fa23d660810;
    %load/vec4 v0x5fa23d679980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d678760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5fa23d67a380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d678c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d678f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d67a1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d679f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d67a040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d678e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d679cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d678d40_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5fa23d679a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v0x5fa23d6793e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.12, 9;
    %load/vec4 v0x5fa23d678760_0;
    %nor/r;
    %and;
T_28.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0x5fa23d679300_0;
    %assign/vec4 v0x5fa23d6789c0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x5fa23d67a380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d678c60_0, 0;
    %load/vec4 v0x5fa23d678fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d67a040_0, 0;
    %load/vec4 v0x5fa23d67a540_0;
    %assign/vec4 v0x5fa23d67a1c0_0, 0;
    %load/vec4 v0x5fa23d678b80_0;
    %assign/vec4 v0x5fa23d679f60_0, 0;
    %jmp T_28.14;
T_28.13 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d67a040_0, 0;
T_28.14 ;
T_28.10 ;
    %jmp T_28.9;
T_28.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %jmp T_28.9;
T_28.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %jmp T_28.9;
T_28.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v0x5fa23d67a380_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x5fa23d67a380_0, 0;
    %load/vec4 v0x5fa23d67a040_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.17, 9;
    %load/vec4 v0x5fa23d679b20_0;
    %jmp/1 T_28.18, 9;
T_28.17 ; End of true expr.
    %load/vec4 v0x5fa23d679580_0;
    %jmp/0 T_28.18, 9;
 ; End of false expr.
    %blend;
T_28.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %load/vec4 v0x5fa23d67a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.19, 8;
    %load/vec4 v0x5fa23d679be0_0;
    %assign/vec4 v0x5fa23d678f00_0, 0;
    %load/vec4 v0x5fa23d679cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d679cc0_0, 0;
    %jmp T_28.20;
T_28.19 ;
    %load/vec4 v0x5fa23d6798a0_0;
    %assign/vec4 v0x5fa23d678f00_0, 0;
    %load/vec4 v0x5fa23d678e20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d678e20_0, 0;
    %load/vec4 v0x5fa23d679720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.21, 8;
    %pushi/vec4 16386, 0, 32;
    %assign/vec4 v0x5fa23d678c60_0, 0;
    %load/vec4 v0x5fa23d678d40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d678d40_0, 0;
T_28.21 ;
T_28.20 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d678760_0, 0;
    %jmp T_28.16;
T_28.15 ;
    %load/vec4 v0x5fa23d67a380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.23, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %pushi/vec4 16385, 0, 32;
    %assign/vec4 v0x5fa23d678c60_0, 0;
    %load/vec4 v0x5fa23d678d40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d678d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d678760_0, 0;
T_28.23 ;
T_28.16 ;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v0x5fa23d6793e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.25, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d679a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d678760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d67a040_0, 0;
T_28.25 ;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5fa23d5e9f20;
T_29 ;
    %wait E_0x5fa23d405b20;
    %load/vec4 v0x5fa23d679a40_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x5fa23d678aa0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d678aa0_0, 0;
    %load/vec4 v0x5fa23d678aa0_0;
    %load/vec4 v0x5fa23d679da0_0;
    %and;
    %assign/vec4 v0x5fa23d678820_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d678aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d678820_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5fa23d6811f0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 368, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 735, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 1101, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 1465, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 1828, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 2190, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 2550, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 2909, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 3266, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 3622, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 3977, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 4331, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 4683, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 5034, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 5383, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 5731, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 6078, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 6424, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 6769, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 7112, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 7454, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 7794, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 8134, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 8472, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 8809, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 9145, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 9480, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 9813, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 10146, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 10477, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 10807, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 11136, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 11463, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 11790, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 12115, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 12440, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 12763, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 13085, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 13406, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 13726, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 14045, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 14363, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 14680, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 14995, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 15310, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 15624, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 15936, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 16248, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 16558, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 16868, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 17176, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 17484, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 17790, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 18096, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 18400, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 18704, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 19006, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 19308, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 19608, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 19908, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 20207, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 20505, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 20801, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 21097, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 21392, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 21686, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 21980, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 22272, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 22563, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 22854, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 23143, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 23432, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 23720, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 24007, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 24293, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 24578, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 24862, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 25146, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 25429, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 25710, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 25991, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 26272, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 26551, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 26829, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 27107, 0, 32;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 27384, 0, 32;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 27660, 0, 32;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 27935, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 28210, 0, 32;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 28483, 0, 32;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 28756, 0, 32;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 29028, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 29300, 0, 32;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 29570, 0, 32;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 29840, 0, 32;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 30109, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 30377, 0, 32;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 30644, 0, 32;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 30911, 0, 32;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 31177, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 31442, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 31707, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 31971, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 32234, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 32496, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 32757, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 33018, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 33278, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 33538, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 33796, 0, 32;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 34054, 0, 32;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 34312, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 34568, 0, 32;
    %ix/load 4, 113, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 34824, 0, 32;
    %ix/load 4, 114, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 35079, 0, 32;
    %ix/load 4, 115, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 35334, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 35588, 0, 32;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 35841, 0, 32;
    %ix/load 4, 118, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 36093, 0, 32;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 36345, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 36596, 0, 32;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 36847, 0, 32;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 37096, 0, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 37346, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 37594, 0, 32;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 37842, 0, 32;
    %ix/load 4, 126, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 38089, 0, 32;
    %ix/load 4, 127, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 38336, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 38582, 0, 32;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 38827, 0, 32;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 39071, 0, 32;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 39315, 0, 32;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 39559, 0, 32;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 39801, 0, 32;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 40044, 0, 32;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 40285, 0, 32;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 40526, 0, 32;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 40766, 0, 32;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 41006, 0, 32;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 41245, 0, 32;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 41483, 0, 32;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 41721, 0, 32;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 41959, 0, 32;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 42195, 0, 32;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 42431, 0, 32;
    %ix/load 4, 145, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 42667, 0, 32;
    %ix/load 4, 146, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 42902, 0, 32;
    %ix/load 4, 147, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 43136, 0, 32;
    %ix/load 4, 148, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 43370, 0, 32;
    %ix/load 4, 149, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 43603, 0, 32;
    %ix/load 4, 150, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 43836, 0, 32;
    %ix/load 4, 151, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 44068, 0, 32;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 44299, 0, 32;
    %ix/load 4, 153, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 44530, 0, 32;
    %ix/load 4, 154, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 44760, 0, 32;
    %ix/load 4, 155, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 44990, 0, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 45219, 0, 32;
    %ix/load 4, 157, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 45448, 0, 32;
    %ix/load 4, 158, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 45676, 0, 32;
    %ix/load 4, 159, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 45904, 0, 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 46131, 0, 32;
    %ix/load 4, 161, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 46357, 0, 32;
    %ix/load 4, 162, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 46583, 0, 32;
    %ix/load 4, 163, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 46808, 0, 32;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 47033, 0, 32;
    %ix/load 4, 165, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 47257, 0, 32;
    %ix/load 4, 166, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 47481, 0, 32;
    %ix/load 4, 167, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 47704, 0, 32;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 47927, 0, 32;
    %ix/load 4, 169, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 48149, 0, 32;
    %ix/load 4, 170, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 48371, 0, 32;
    %ix/load 4, 171, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 48592, 0, 32;
    %ix/load 4, 172, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 48813, 0, 32;
    %ix/load 4, 173, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 49033, 0, 32;
    %ix/load 4, 174, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 49253, 0, 32;
    %ix/load 4, 175, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 49472, 0, 32;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 49690, 0, 32;
    %ix/load 4, 177, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 49909, 0, 32;
    %ix/load 4, 178, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 50126, 0, 32;
    %ix/load 4, 179, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 50343, 0, 32;
    %ix/load 4, 180, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 50560, 0, 32;
    %ix/load 4, 181, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 50776, 0, 32;
    %ix/load 4, 182, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 50992, 0, 32;
    %ix/load 4, 183, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 51207, 0, 32;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 51421, 0, 32;
    %ix/load 4, 185, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 51635, 0, 32;
    %ix/load 4, 186, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 51849, 0, 32;
    %ix/load 4, 187, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 52062, 0, 32;
    %ix/load 4, 188, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 52275, 0, 32;
    %ix/load 4, 189, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 52487, 0, 32;
    %ix/load 4, 190, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 52699, 0, 32;
    %ix/load 4, 191, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 52910, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 53121, 0, 32;
    %ix/load 4, 193, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 53331, 0, 32;
    %ix/load 4, 194, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 53541, 0, 32;
    %ix/load 4, 195, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 53751, 0, 32;
    %ix/load 4, 196, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 53960, 0, 32;
    %ix/load 4, 197, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 54168, 0, 32;
    %ix/load 4, 198, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 54376, 0, 32;
    %ix/load 4, 199, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 54584, 0, 32;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 54791, 0, 32;
    %ix/load 4, 201, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 54998, 0, 32;
    %ix/load 4, 202, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 55204, 0, 32;
    %ix/load 4, 203, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 55410, 0, 32;
    %ix/load 4, 204, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 55615, 0, 32;
    %ix/load 4, 205, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 55820, 0, 32;
    %ix/load 4, 206, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 56024, 0, 32;
    %ix/load 4, 207, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 56228, 0, 32;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 56432, 0, 32;
    %ix/load 4, 209, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 56635, 0, 32;
    %ix/load 4, 210, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 56837, 0, 32;
    %ix/load 4, 211, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 57040, 0, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 57242, 0, 32;
    %ix/load 4, 213, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 57443, 0, 32;
    %ix/load 4, 214, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 57644, 0, 32;
    %ix/load 4, 215, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 57844, 0, 32;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 58044, 0, 32;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 58244, 0, 32;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 58443, 0, 32;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 58642, 0, 32;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 58841, 0, 32;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 59039, 0, 32;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 59236, 0, 32;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 59433, 0, 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 59630, 0, 32;
    %ix/load 4, 225, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 59827, 0, 32;
    %ix/load 4, 226, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 60023, 0, 32;
    %ix/load 4, 227, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 60218, 0, 32;
    %ix/load 4, 228, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 60413, 0, 32;
    %ix/load 4, 229, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 60608, 0, 32;
    %ix/load 4, 230, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 60802, 0, 32;
    %ix/load 4, 231, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 60996, 0, 32;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 61190, 0, 32;
    %ix/load 4, 233, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 61383, 0, 32;
    %ix/load 4, 234, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 61576, 0, 32;
    %ix/load 4, 235, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 61768, 0, 32;
    %ix/load 4, 236, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 61960, 0, 32;
    %ix/load 4, 237, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 62152, 0, 32;
    %ix/load 4, 238, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 62343, 0, 32;
    %ix/load 4, 239, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 62534, 0, 32;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 62724, 0, 32;
    %ix/load 4, 241, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 62914, 0, 32;
    %ix/load 4, 242, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 63104, 0, 32;
    %ix/load 4, 243, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 63293, 0, 32;
    %ix/load 4, 244, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 63482, 0, 32;
    %ix/load 4, 245, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 63671, 0, 32;
    %ix/load 4, 246, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 63859, 0, 32;
    %ix/load 4, 247, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 64047, 0, 32;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 64234, 0, 32;
    %ix/load 4, 249, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 64421, 0, 32;
    %ix/load 4, 250, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 64608, 0, 32;
    %ix/load 4, 251, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 64794, 0, 32;
    %ix/load 4, 252, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 64980, 0, 32;
    %ix/load 4, 253, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 65165, 0, 32;
    %ix/load 4, 254, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %pushi/vec4 65351, 0, 32;
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d682300, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x5fa23d6811f0;
T_31 ;
    %wait E_0x5fa23d681b40;
    %load/vec4 v0x5fa23d682c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %load/vec4 v0x5fa23d682fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0x5fa23d682de0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %load/vec4 v0x5fa23d682660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.12;
T_31.5 ;
    %load/vec4 v0x5fa23d682740_0;
    %load/vec4 v0x5fa23d682820_0;
    %add;
    %store/vec4 v0x5fa23d682ec0_0, 0, 32;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.13, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.14;
T_31.13 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.15, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.16;
T_31.15 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
T_31.16 ;
T_31.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %jmp T_31.12;
T_31.6 ;
    %load/vec4 v0x5fa23d682740_0;
    %load/vec4 v0x5fa23d682820_0;
    %sub;
    %store/vec4 v0x5fa23d682ec0_0, 0, 32;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.17, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.19, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.20;
T_31.19 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
T_31.20 ;
T_31.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %jmp T_31.12;
T_31.7 ;
    %load/vec4 v0x5fa23d682740_0;
    %pad/s 64;
    %load/vec4 v0x5fa23d682820_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5fa23d6824a0_0, 0, 64;
    %load/vec4 v0x5fa23d6824a0_0;
    %parti/s 32, 16, 6;
    %store/vec4 v0x5fa23d682ec0_0, 0, 32;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.21, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.22;
T_31.21 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.23, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.24;
T_31.23 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
T_31.24 ;
T_31.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %jmp T_31.12;
T_31.8 ;
    %load/vec4 v0x5fa23d682820_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.25, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %jmp T_31.26;
T_31.25 ;
    %load/vec4 v0x5fa23d682740_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x5fa23d682820_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x5fa23d681c80_0, 0, 64;
    %load/vec4 v0x5fa23d681c80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5fa23d682ec0_0, 0, 32;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.27, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.28;
T_31.27 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.29, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.30;
T_31.29 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
T_31.30 ;
T_31.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
T_31.26 ;
    %jmp T_31.12;
T_31.9 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.12;
T_31.10 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_31.31, 4;
    %load/vec4 v0x5fa23d682740_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_31.35, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5fa23d682740_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_31.35;
    %jmp/0xz  T_31.33, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.34;
T_31.33 ;
    %load/vec4 v0x5fa23d682740_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_31.36, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.37;
T_31.36 ;
    %load/vec4 v0x5fa23d682740_0;
    %assign/vec4 v0x5fa23d682220_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
T_31.37 ;
T_31.34 ;
    %jmp T_31.32;
T_31.31 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_31.38, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682140_0, 0;
    %load/vec4 v0x5fa23d682220_0;
    %assign/vec4 v0x5fa23d682ec0_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.39;
T_31.38 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_31.40, 4;
    %load/vec4 v0x5fa23d682ec0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_31.44, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5fa23d682140_0;
    %cmpi/u 31, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_31.44;
    %jmp/0xz  T_31.42, 4;
    %pushi/vec4 31, 0, 6;
    %load/vec4 v0x5fa23d682140_0;
    %sub;
    %assign/vec4 v0x5fa23d681f30_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.43;
T_31.42 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5fa23d682ec0_0, 0;
    %load/vec4 v0x5fa23d682140_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5fa23d682140_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
T_31.43 ;
    %jmp T_31.41;
T_31.40 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_31.45, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5fa23d681f30_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x5fa23d682060_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5fa23d681f30_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x5fa23d682d00_0, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.46;
T_31.45 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_31.47, 4;
    %load/vec4 v0x5fa23d682d00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.49, 5;
    %load/vec4 v0x5fa23d682220_0;
    %load/vec4 v0x5fa23d682d00_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5fa23d682580_0, 0;
    %jmp T_31.50;
T_31.49 ;
    %load/vec4 v0x5fa23d682d00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_31.51, 5;
    %load/vec4 v0x5fa23d682220_0;
    %load/vec4 v0x5fa23d682d00_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5fa23d682580_0, 0;
    %jmp T_31.52;
T_31.51 ;
    %load/vec4 v0x5fa23d682220_0;
    %assign/vec4 v0x5fa23d682580_0, 0;
T_31.52 ;
T_31.50 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.48;
T_31.47 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_31.53, 4;
    %load/vec4 v0x5fa23d682580_0;
    %subi 65536, 0, 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_31.55, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d681e50_0, 0;
    %jmp T_31.56;
T_31.55 ;
    %load/vec4 v0x5fa23d682580_0;
    %subi 65536, 0, 32;
    %assign/vec4 v0x5fa23d681e50_0, 0;
T_31.56 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.54;
T_31.53 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_31.57, 4;
    %load/vec4 v0x5fa23d681e50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %assign/vec4 v0x5fa23d6823c0_0, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.58;
T_31.57 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_31.59, 4;
    %load/vec4 v0x5fa23d6823c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d682300, 4;
    %assign/vec4 v0x5fa23d681d60_0, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.60;
T_31.59 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_31.61, 4;
    %load/vec4 v0x5fa23d682060_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5fa23d681d60_0;
    %add;
    %assign/vec4 v0x5fa23d682b60_0, 0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.62;
T_31.61 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_31.63, 4;
    %load/vec4 v0x5fa23d682b60_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.65, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.66;
T_31.65 ;
    %load/vec4 v0x5fa23d682b60_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_31.67, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %jmp T_31.68;
T_31.67 ;
    %load/vec4 v0x5fa23d682b60_0;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
T_31.68 ;
T_31.66 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.64;
T_31.63 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_31.69, 4;
    %load/vec4 v0x5fa23d682820_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_31.73, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5fa23d682740_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_31.73;
    %jmp/0xz  T_31.71, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.72;
T_31.71 ;
    %load/vec4 v0x5fa23d682740_0;
    %load/vec4 v0x5fa23d682820_0;
    %cmp/e;
    %jmp/0xz  T_31.74, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.75;
T_31.74 ;
    %load/vec4 v0x5fa23d682740_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x5fa23d682820_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x5fa23d681c80_0, 0, 64;
    %load/vec4 v0x5fa23d681c80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5fa23d682ec0_0, 0, 32;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
T_31.75 ;
T_31.72 ;
    %jmp T_31.70;
T_31.69 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_31.76, 4;
    %load/vec4 v0x5fa23d682ec0_0;
    %assign/vec4 v0x5fa23d682220_0, 0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.77;
T_31.76 ;
    %load/vec4 v0x5fa23d682de0_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_31.78, 4;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_31.82, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_31.82;
    %jmp/0xz  T_31.80, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.81;
T_31.80 ;
    %load/vec4 v0x5fa23d682ec0_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_31.83, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d682a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d682900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6829c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
    %jmp T_31.84;
T_31.83 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5fa23d682de0_0, 0;
T_31.84 ;
T_31.81 ;
T_31.78 ;
T_31.77 ;
T_31.70 ;
T_31.64 ;
T_31.62 ;
T_31.60 ;
T_31.58 ;
T_31.54 ;
T_31.48 ;
T_31.46 ;
T_31.41 ;
T_31.39 ;
T_31.32 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5fa23d683180;
T_32 ;
    %wait E_0x5fa23d681b40;
    %load/vec4 v0x5fa23d685050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d684720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d6843e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684060_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5fa23d684580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.4, 9;
    %load/vec4 v0x5fa23d684640_0;
    %load/vec4 v0x5fa23d684720_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5fa23d684640_0;
    %assign/vec4 v0x5fa23d684720_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %load/vec4 v0x5fa23d684640_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.11;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %load/vec4 v0x5fa23d684640_0;
    %load/vec4 v0x5fa23d6848e0_0;
    %load/vec4 v0x5fa23d684800_0;
    %store/vec4 v0x5fa23d683ce0_0, 0, 32;
    %store/vec4 v0x5fa23d683dd0_0, 0, 6;
    %store/vec4 v0x5fa23d683c00_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x5fa23d683920;
    %assign/vec4 v0x5fa23d684a80_0, 0;
    %load/vec4 v0x5fa23d684a80_0;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5fa23d684060_0, 0;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %load/vec4 v0x5fa23d684a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.14, 9;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v0x5fa23d684b40_0;
    %assign/vec4 v0x5fa23d6843e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x5fa23d684a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.16;
T_32.15 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
T_32.16 ;
T_32.13 ;
    %jmp T_32.11;
T_32.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %load/vec4 v0x5fa23d684640_0;
    %load/vec4 v0x5fa23d6848e0_0;
    %load/vec4 v0x5fa23d684800_0;
    %store/vec4 v0x5fa23d683ce0_0, 0, 32;
    %store/vec4 v0x5fa23d683dd0_0, 0, 6;
    %store/vec4 v0x5fa23d683c00_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x5fa23d683920;
    %assign/vec4 v0x5fa23d684a80_0, 0;
    %load/vec4 v0x5fa23d684a80_0;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5fa23d684060_0, 0;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %load/vec4 v0x5fa23d684a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.19, 9;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %load/vec4 v0x5fa23d684b40_0;
    %assign/vec4 v0x5fa23d6843e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.18;
T_32.17 ;
    %load/vec4 v0x5fa23d684a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.20, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.21;
T_32.20 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
T_32.21 ;
T_32.18 ;
    %jmp T_32.11;
T_32.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %load/vec4 v0x5fa23d684640_0;
    %load/vec4 v0x5fa23d6848e0_0;
    %load/vec4 v0x5fa23d684800_0;
    %store/vec4 v0x5fa23d683ce0_0, 0, 32;
    %store/vec4 v0x5fa23d683dd0_0, 0, 6;
    %store/vec4 v0x5fa23d683c00_0, 0, 32;
    %callf/vec4 TD_thiele_cpu_tb.dut.mu_core_inst.check_partition_independence, S_0x5fa23d683920;
    %assign/vec4 v0x5fa23d684a80_0, 0;
    %load/vec4 v0x5fa23d684a80_0;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5fa23d684060_0, 0;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %load/vec4 v0x5fa23d684a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.24, 9;
    %load/vec4 v0x5fa23d6841f0_0;
    %load/vec4 v0x5fa23d684b40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_32.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.22, 8;
    %load/vec4 v0x5fa23d684b40_0;
    %assign/vec4 v0x5fa23d6843e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.23;
T_32.22 ;
    %load/vec4 v0x5fa23d684a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.25, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.26;
T_32.25 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
T_32.26 ;
T_32.23 ;
    %jmp T_32.11;
T_32.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %load/vec4 v0x5fa23d684b40_0;
    %assign/vec4 v0x5fa23d6843e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.11;
T_32.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %load/vec4 v0x5fa23d684b40_0;
    %assign/vec4 v0x5fa23d6843e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
T_32.2 ;
    %load/vec4 v0x5fa23d684eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.29, 9;
    %load/vec4 v0x5fa23d684df0_0;
    %and;
T_32.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.27, 8;
    %load/vec4 v0x5fa23d684f70_0;
    %load/vec4 v0x5fa23d6843e0_0;
    %cmp/e;
    %jmp/0xz  T_32.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d684c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %load/vec4 v0x5fa23d684f70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 11 166 "$display", "\316\274-Core: Receipt accepted for instruction %h, cost=%0d", v0x5fa23d684640_0, S<0,vec4,u32> {1 0 0};
    %jmp T_32.31;
T_32.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
    %load/vec4 v0x5fa23d6843e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5fa23d684f70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 11 171 "$display", "\316\274-Core: Receipt DENIED for instruction %h, expected=%0d, got=%0d", v0x5fa23d684640_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_32.31 ;
T_32.27 ;
    %load/vec4 v0x5fa23d684580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6844c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d684130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d6849c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d683fa0_0, 0;
T_32.32 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5fa23d67ce10;
T_33 ;
    %wait E_0x5fa23d67d050;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.2, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.4, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.6, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.8, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.10, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.12, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.13;
T_33.12 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.14, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.15;
T_33.14 ;
    %load/vec4 v0x5fa23d67d1d0_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_33.16, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
    %jmp T_33.17;
T_33.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5fa23d67d0d0_0, 0, 4;
T_33.17 ;
T_33.15 ;
T_33.13 ;
T_33.11 ;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5fa23d67ab90;
T_34 ;
    %wait E_0x5fa23d681b40;
    %load/vec4 v0x5fa23d689a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d685f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d688930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d6874d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fa23d686990_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5fa23d6863e0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5fa23d6882f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5fa23d6867d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d687ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d686ce0_0, 0, 32;
T_34.4 ;
    %load/vec4 v0x5fa23d686ce0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_34.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5fa23d6867d0_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5fa23d686ce0_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689950, 0, 4;
    %load/vec4 v0x5fa23d686ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d686ce0_0, 0, 32;
    %jmp T_34.4;
T_34.5 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_34.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5fa23d6867d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d689810, 0, 4;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
T_34.8 ;
    %load/vec4 v0x5fa23d6867d0_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_34.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5fa23d6867d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d6864a0, 0, 4;
    %load/vec4 v0x5fa23d6867d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d6867d0_0, 0, 32;
    %jmp T_34.8;
T_34.9 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5fa23d689cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.21;
T_34.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.21;
T_34.11 ;
    %load/vec4 v0x5fa23d687c50_0;
    %load/vec4 v0x5fa23d6886c0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5fa23d6890c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.21;
T_34.12 ;
    %load/vec4 v0x5fa23d688460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_34.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_34.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_34.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_34.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_34.26, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_34.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_34.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_34.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_34.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_34.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_34.32, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_34.33, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_34.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_34.35, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_34.36, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_34.37, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_34.38, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.22 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67f300_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67f400_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x5fa23d67ed90;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.23 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67f880_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67fb80_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x5fa23d67f4e0;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.24 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67ebb0_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67ecb0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x5fa23d67e9d0;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.25 ;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.26 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67d8a0_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67d9a0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x5fa23d67d6c0;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.27 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67d520_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67d5e0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x5fa23d67d310;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.28 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67fe40_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67ff40_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x5fa23d67fc60;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.29 ;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.30 ;
    %load/vec4 v0x5fa23d688500_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %jmp/1 T_34.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5fa23d6885e0_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %flag_or 4, 8;
T_34.43;
    %jmp/0xz  T_34.41, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
T_34.41 ;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.31 ;
    %load/vec4 v0x5fa23d688500_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_34.44, 4;
    %load/vec4 v0x5fa23d6863e0_0;
    %pad/u 8;
    %store/vec4 v0x5fa23d67e150_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x5fa23d67da80;
    %join;
    %jmp T_34.45;
T_34.44 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67e150_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x5fa23d67da80;
    %join;
T_34.45 ;
    %jmp T_34.40;
T_34.32 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67e8f0_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67e7f0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pdiscover, S_0x5fa23d67e610;
    %join;
    %jmp T_34.40;
T_34.33 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d6806c0_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d6805c0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_load, S_0x5fa23d6803e0;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.34 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d680200_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d680300_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_add, S_0x5fa23d680020;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.35 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d681010_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d681110_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_swap, S_0x5fa23d680e30;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.36 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d680a80_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d680c20_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_rank, S_0x5fa23d6807a0;
    %join;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.37 ;
    %load/vec4 v0x5fa23d688500_0;
    %store/vec4 v0x5fa23d67e430_0, 0, 8;
    %load/vec4 v0x5fa23d6885e0_0;
    %store/vec4 v0x5fa23d67e530_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_oracle_halts, S_0x5fa23d67e250;
    %join;
    %jmp T_34.40;
T_34.38 ;
    %load/vec4 v0x5fa23d687c50_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fa23d6886c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.40;
T_34.40 ;
    %pop/vec4 1;
    %jmp T_34.21;
T_34.13 ;
    %load/vec4 v0x5fa23d686dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.46, 8;
    %load/vec4 v0x5fa23d687170_0;
    %assign/vec4 v0x5fa23d685f80_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
T_34.46 ;
    %jmp T_34.21;
T_34.14 ;
    %load/vec4 v0x5fa23d6891b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.48, 8;
    %load/vec4 v0x5fa23d6893f0_0;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
T_34.48 ;
    %jmp T_34.21;
T_34.15 ;
    %load/vec4 v0x5fa23d688080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.50, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d688220_0, 0;
    %load/vec4 v0x5fa23d685940_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_34.52, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_34.53, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_34.54, 6;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %load/vec4 v0x5fa23d685a20_0;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.56;
T_34.52 ;
    %load/vec4 v0x5fa23d687fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.57, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.58;
T_34.57 ;
    %load/vec4 v0x5fa23d687310_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5fa23d687c50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5fa23d688150_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 9 452 "$display", "MDLACC size=%0d mdl_cost=%0d mu_acc(before)=%0d mu_acc(after)=%0d", v0x5fa23d6879d0_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5fa23d688150_0;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %load/vec4 v0x5fa23d6874d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d6874d0_0, 0;
    %load/vec4 v0x5fa23d688150_0;
    %assign/vec4 v0x5fa23d689740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d689670_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
T_34.58 ;
    %jmp T_34.56;
T_34.53 ;
    %load/vec4 v0x5fa23d687fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.59, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.60;
T_34.59 ;
    %load/vec4 v0x5fa23d688150_0;
    %assign/vec4 v0x5fa23d686a70_0, 0;
    %load/vec4 v0x5fa23d687c50_0;
    %load/vec4 v0x5fa23d688150_0;
    %add;
    %store/vec4 v0x5fa23d688fe0_0, 0, 32;
    %load/vec4 v0x5fa23d688150_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5fa23d687c50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5fa23d688fe0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 9 477 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5fa23d688fe0_0;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %load/vec4 v0x5fa23d688930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d688930_0, 0;
    %load/vec4 v0x5fa23d688fe0_0;
    %assign/vec4 v0x5fa23d689740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d689670_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
T_34.60 ;
    %jmp T_34.56;
T_34.54 ;
    %load/vec4 v0x5fa23d687fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.61, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
    %jmp T_34.62;
T_34.61 ;
    %load/vec4 v0x5fa23d688150_0;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %pushi/vec4 66, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %vpi_call/w 9 496 "$display", "ORACLE_HALTS invoked - Hyper-Thiele transition" {0 0 0};
T_34.62 ;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.56;
T_34.56 ;
    %pop/vec4 1;
T_34.50 ;
    %jmp T_34.21;
T_34.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5fa23d687d40_0, 0;
    %load/vec4 v0x5fa23d687c50_0;
    %assign/vec4 v0x5fa23d687e10_0, 0;
    %load/vec4 v0x5fa23d686a70_0;
    %assign/vec4 v0x5fa23d687ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d688220_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5fa23d685940_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.21;
T_34.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.21;
T_34.18 ;
    %load/vec4 v0x5fa23d688080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.63, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d688220_0, 0;
    %load/vec4 v0x5fa23d685940_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_34.65, 4;
    %load/vec4 v0x5fa23d687fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.67, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5fa23d686020_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.68;
T_34.67 ;
    %load/vec4 v0x5fa23d686a70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5fa23d687c50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5fa23d688150_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 9 537 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5fa23d688150_0;
    %assign/vec4 v0x5fa23d687c50_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5fa23d686210_0, 0;
    %load/vec4 v0x5fa23d688930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5fa23d688930_0, 0;
    %load/vec4 v0x5fa23d688150_0;
    %assign/vec4 v0x5fa23d689740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d689670_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
T_34.68 ;
    %jmp T_34.66;
T_34.65 ;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %load/vec4 v0x5fa23d685a20_0;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
T_34.66 ;
T_34.63 ;
    %jmp T_34.21;
T_34.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d689670_0, 0;
    %load/vec4 v0x5fa23d688af0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fa23d688af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5fa23d689cc0_0, 0;
    %jmp T_34.21;
T_34.21 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5fa23d5ea300;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa23d68a420_0, 0, 1;
T_35.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5fa23d68a420_0;
    %inv;
    %store/vec4 v0x5fa23d68a420_0, 0, 1;
    %jmp T_35.0;
    %end;
    .thread T_35;
    .scope S_0x5fa23d5ea300;
T_36 ;
    %vpi_func 8 119 "$value$plusargs" 32, "PROGRAM=%s", v0x5fa23d68b600_0 {0 0 0};
    %store/vec4 v0x5fa23d68a820_0, 0, 32;
    %vpi_func 8 120 "$value$plusargs" 32, "DATA=%s", v0x5fa23d68a4f0_0 {0 0 0};
    %store/vec4 v0x5fa23d68a760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
T_36.0 ;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5fa23d68a900_0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %load/vec4 v0x5fa23d68a900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %load/vec4 v0x5fa23d68a820_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %vpi_call/w 8 128 "$display", "Loading PROGRAM=%0s", v0x5fa23d68b600_0 {0 0 0};
    %vpi_call/w 8 129 "$readmemh", v0x5fa23d68b600_0, v0x5fa23d68aad0 {0 0 0};
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 167772160, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 167837952, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 167903744, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 167969536, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 184746240, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 201327360, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 117572608, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 218432512, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 235275264, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 252118272, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 268501504, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 285541376, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 285607168, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 285672960, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 318769152, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 336134144, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68aad0, 4, 0;
T_36.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
T_36.4 ;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_36.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5fa23d68a900_0;
    %store/vec4a v0x5fa23d68a590, 4, 0;
    %load/vec4 v0x5fa23d68a900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
    %jmp T_36.4;
T_36.5 ;
    %load/vec4 v0x5fa23d68a760_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.6, 4;
    %vpi_call/w 8 176 "$display", "Loading DATA=%0s", v0x5fa23d68a4f0_0 {0 0 0};
    %vpi_call/w 8 177 "$readmemh", v0x5fa23d68a4f0_0, v0x5fa23d68a590 {0 0 0};
    %jmp T_36.7;
T_36.6 ;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68a590, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68a590, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68a590, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5fa23d68a590, 4, 0;
T_36.7 ;
    %end;
    .thread T_36;
    .scope S_0x5fa23d5ea300;
T_37 ;
    %wait E_0x5fa23d65fa90;
    %load/vec4 v0x5fa23d68b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x5fa23d68b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5fa23d68b1f0_0;
    %load/vec4 v0x5fa23d68af80_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fa23d68a590, 0, 4;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x5fa23d68af80_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5fa23d68a590, 4;
    %assign/vec4 v0x5fa23d68b120_0, 0;
T_37.3 ;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5fa23d5ea300;
T_38 ;
    %wait E_0x5fa23d65fa90;
    %load/vec4 v0x5fa23d68ade0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x5fa23d68ab70_0;
    %nor/r;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x5fa23d68ad10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d68ab70_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d68ab70_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5fa23d5ea300;
T_39 ;
    %wait E_0x5fa23d65fa90;
    %load/vec4 v0x5fa23d68b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x5fa23d68b6a0_0;
    %nor/r;
    %and;
T_39.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x5fa23d68b910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fa23d68b6a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fa23d68b6a0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5fa23d5ea300;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa23d68b9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa23d68ab70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fa23d68b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d68b120_0, 0, 32;
    %vpi_call/w 8 239 "$dumpfile", "thiele_cpu_tb.vcd" {0 0 0};
    %vpi_call/w 8 240 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fa23d5ea300 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fa23d68b9e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
T_40.0 ;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_40.1, 5;
    %ix/getv/s 4, v0x5fa23d68a900_0;
    %load/vec4a v0x5fa23d68a590, 4;
    %ix/getv/s 4, v0x5fa23d68a900_0;
    %store/vec4a v0x5fa23d6864a0, 4, 0;
    %load/vec4 v0x5fa23d68a900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %fork t_5, S_0x5fa23d5ea300;
    %fork t_6, S_0x5fa23d5ea300;
    %join;
    %join;
    %jmp t_4;
t_5 ;
    %delay 10000000, 0;
    %vpi_call/w 8 255 "$display", "Simulation timed out" {0 0 0};
    %vpi_call/w 8 256 "$finish" {0 0 0};
    %end;
t_6 ;
T_40.2 ;
    %load/vec4 v0x5fa23d689cc0_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_40.4, 4;
    %load/vec4 v0x5fa23d688460_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_40.3, 6;
    %wait E_0x5fa23d67a880;
    %jmp T_40.2;
T_40.3 ;
    %delay 10000, 0;
    %vpi_call/w 8 264 "$display", "Test completed!" {0 0 0};
    %vpi_call/w 8 265 "$display", "Final PC: %h", v0x5fa23d68b530_0 {0 0 0};
    %vpi_call/w 8 266 "$display", "Status: %h", v0x5fa23d68ba80_0 {0 0 0};
    %vpi_call/w 8 267 "$display", "Error: %h", v0x5fa23d68a6a0_0 {0 0 0};
    %vpi_call/w 8 268 "$display", "Cert Addr: %h", v0x5fa23d68a360_0 {0 0 0};
    %vpi_call/w 8 269 "$display", "Partition Ops: %d", v0x5fa23d68b460_0 {0 0 0};
    %vpi_call/w 8 270 "$display", "MDL Ops: %d", v0x5fa23d68aeb0_0 {0 0 0};
    %vpi_call/w 8 271 "$display", "Info Gain: %d", v0x5fa23d68a9e0_0 {0 0 0};
    %vpi_call/w 8 272 "$display", "{" {0 0 0};
    %vpi_call/w 8 273 "$display", "  \042status\042: %d,", v0x5fa23d68ba80_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "  \042partition_ops\042: %d,", v0x5fa23d68b460_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "  \042mdl_ops\042: %d,", v0x5fa23d68aeb0_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "  \042info_gain\042: %d,", v0x5fa23d68a9e0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "  \042mu\042: %d,", v0x5fa23d68b390_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "  \042regs\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
T_40.5 ;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_40.6, 5;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz  T_40.7, 5;
    %vpi_call/w 8 280 "$display", "    %0d,", &A<v0x5fa23d689810, v0x5fa23d68a900_0 > {0 0 0};
    %jmp T_40.8;
T_40.7 ;
    %vpi_call/w 8 281 "$display", "    %0d", &A<v0x5fa23d689810, v0x5fa23d68a900_0 > {0 0 0};
T_40.8 ;
    %load/vec4 v0x5fa23d68a900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
    %jmp T_40.5;
T_40.6 ;
    %vpi_call/w 8 283 "$display", "  ]," {0 0 0};
    %vpi_call/w 8 284 "$display", "  \042mem\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
T_40.9 ;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_40.10, 5;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz  T_40.11, 5;
    %vpi_call/w 8 286 "$display", "    %0d,", &A<v0x5fa23d6864a0, v0x5fa23d68a900_0 > {0 0 0};
    %jmp T_40.12;
T_40.11 ;
    %vpi_call/w 8 287 "$display", "    %0d", &A<v0x5fa23d6864a0, v0x5fa23d68a900_0 > {0 0 0};
T_40.12 ;
    %load/vec4 v0x5fa23d68a900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
    %jmp T_40.9;
T_40.10 ;
    %vpi_call/w 8 289 "$display", "  ]," {0 0 0};
    %vpi_call/w 8 290 "$display", "  \042modules\042: [" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
T_40.13 ;
    %load/vec4 v0x5fa23d68a900_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_40.14, 5;
    %ix/getv/s 4, v0x5fa23d68a900_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_40.15, 4;
    %fork t_8, S_0x5fa23d67a8e0;
    %jmp t_7;
    .scope S_0x5fa23d67a8e0;
t_8 ;
    %vpi_call/w 8 294 "$display", "    {\042id\042: %0d, \042region\042: [", v0x5fa23d68a900_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fa23d67aa90_0, 0, 32;
T_40.17 ;
    %load/vec4 v0x5fa23d67aa90_0;
    %ix/getv/s 4, v0x5fa23d68a900_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %cmp/u;
    %jmp/0xz T_40.18, 5;
    %load/vec4 v0x5fa23d67aa90_0;
    %ix/getv/s 4, v0x5fa23d68a900_0;
    %load/vec4a v0x5fa23d687ab0, 4;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_40.19, 5;
    %load/vec4 v0x5fa23d68a900_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x5fa23d67aa90_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5fa23d689950, 4;
    %vpi_call/w 8 296 "$display", "      %0d,", S<0,vec4,u32> {1 0 0};
    %jmp T_40.20;
T_40.19 ;
    %load/vec4 v0x5fa23d68a900_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x5fa23d67aa90_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5fa23d689950, 4;
    %vpi_call/w 8 297 "$display", "      %0d", S<0,vec4,u32> {1 0 0};
T_40.20 ;
    %load/vec4 v0x5fa23d67aa90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d67aa90_0, 0, 32;
    %jmp T_40.17;
T_40.18 ;
    %vpi_call/w 8 299 "$display", "    ]}," {0 0 0};
    %end;
    .scope S_0x5fa23d5ea300;
t_7 %join;
T_40.15 ;
    %load/vec4 v0x5fa23d68a900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5fa23d68a900_0, 0, 32;
    %jmp T_40.13;
T_40.14 ;
    %vpi_call/w 8 302 "$display", "    {\042id\042: -1, \042region\042: []}" {0 0 0};
    %vpi_call/w 8 303 "$display", "  ]" {0 0 0};
    %vpi_call/w 8 304 "$display", "}" {0 0 0};
    %vpi_call/w 8 305 "$finish" {0 0 0};
    %end;
    .scope S_0x5fa23d5ea300;
t_4 ;
    %end;
    .thread T_40;
    .scope S_0x5fa23d5ea300;
T_41 ;
    %wait E_0x5fa23d65fa90;
    %load/vec4 v0x5fa23d68b9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x5fa23d689cc0_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_41.4, 4;
    %load/vec4 v0x5fa23d688460_0;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %vpi_call/w 8 330 "$display", "CHSH_TRIAL %0d %0d %0d %0d", &PV<v0x5fa23d688500_0, 1, 1>, &PV<v0x5fa23d688500_0, 0, 1>, &PV<v0x5fa23d6885e0_0, 1, 1>, &PV<v0x5fa23d6885e0_0, 0, 1> {0 0 0};
T_41.2 ;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./thielecpu/hardware/generated_opcodes.vh";
    "thielecpu/hardware/lei.v";
    "thielecpu/hardware/mau.v";
    "thielecpu/hardware/mmu.v";
    "thielecpu/hardware/pee.v";
    "thielecpu/hardware/thiele_cpu_tb.v";
    "thielecpu/hardware/thiele_cpu.v";
    "thielecpu/hardware/mu_alu.v";
    "thielecpu/hardware/mu_core.v";
