

================================================================
== Vivado HLS Report for 'data_redir_m'
================================================================
* Date:           Sun Dec 20 18:50:41 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rendering
* Solution:       data_redir_m
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.295|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                    |                       |  Latency  |  Interval | Pipeline|
        |              Instance              |         Module        | min | max | min | max |   Type  |
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_rasterization1_odd_m_fu_70      |rasterization1_odd_m   |    4|    4|    4|    4|   none  |
        |grp_rasterization1_even_s_fu_97     |rasterization1_even_s  |    4|    4|    4|    4|   none  |
        |call_ret_projection_odd_m_fu_124    |projection_odd_m       |    0|    0|    0|    0|   none  |
        |call_ret1_projection_even_m_fu_132  |projection_even_m      |    0|    0|    0|    0|   none  |
        +------------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     82|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      6|     590|   1356|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     62|
|Register         |        -|      -|     250|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     840|   1500|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+-----------------------+---------+-------+-----+-----+
    |              Instance              |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+-----------------------+---------+-------+-----+-----+
    |call_ret1_projection_even_m_fu_132  |projection_even_m      |        0|      0|    0|  169|
    |call_ret_projection_odd_m_fu_124    |projection_odd_m       |        0|      0|    0|  169|
    |grp_rasterization1_even_s_fu_97     |rasterization1_even_s  |        0|      3|  295|  509|
    |grp_rasterization1_odd_m_fu_70      |rasterization1_odd_m   |        0|      3|  295|  509|
    +------------------------------------+-----------------------+---------+-------+-----+-----+
    |Total                               |                       |        0|      6|  590| 1356|
    +------------------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |data_redir_m_in_1_as_fu_224_p2    |     +    |      0|  0|  39|          32|           3|
    |data_redir_m_in_1_lo_1_fu_212_p2  |     +    |      0|  0|  39|          32|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  82|          66|           7|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |Input_1_V_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm          |  44|          9|    1|          9|
    |data_redir_m_in_1  |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  62|         13|   34|         75|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   8|   0|    8|          0|
    |data_redir_m_in_1                             |  32|   0|   32|          0|
    |data_redir_m_in_1_lo_reg_305                  |  32|   0|   32|          0|
    |grp_rasterization1_even_s_fu_97_ap_start_reg  |   1|   0|    1|          0|
    |grp_rasterization1_odd_m_fu_70_ap_start_reg   |   1|   0|    1|          0|
    |reg_140                                       |  32|   0|   32|          0|
    |reg_146                                       |  32|   0|   32|          0|
    |triangle_2ds_1_x0_V_reg_235                   |   8|   0|    8|          0|
    |triangle_2ds_1_x1_V_reg_245                   |   8|   0|    8|          0|
    |triangle_2ds_1_x2_V_reg_255                   |   8|   0|    8|          0|
    |triangle_2ds_1_y0_V_reg_240                   |   8|   0|    8|          0|
    |triangle_2ds_1_y1_V_reg_250                   |   8|   0|    8|          0|
    |triangle_2ds_1_y2_V_reg_260                   |   8|   0|    8|          0|
    |triangle_2ds_1_z_V_reg_265                    |   8|   0|    8|          0|
    |triangle_2ds_2_x0_V_reg_270                   |   8|   0|    8|          0|
    |triangle_2ds_2_x1_V_reg_280                   |   8|   0|    8|          0|
    |triangle_2ds_2_x2_V_reg_290                   |   8|   0|    8|          0|
    |triangle_2ds_2_y0_V_reg_275                   |   8|   0|    8|          0|
    |triangle_2ds_2_y1_V_reg_285                   |   8|   0|    8|          0|
    |triangle_2ds_2_y2_V_reg_295                   |   8|   0|    8|          0|
    |triangle_2ds_2_z_V_reg_300                    |   8|   0|    8|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 250|   0|  250|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | data_redir_m | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | data_redir_m | return value |
|ap_start             |  in |    1| ap_ctrl_hs | data_redir_m | return value |
|ap_done              | out |    1| ap_ctrl_hs | data_redir_m | return value |
|ap_idle              | out |    1| ap_ctrl_hs | data_redir_m | return value |
|ap_ready             | out |    1| ap_ctrl_hs | data_redir_m | return value |
|Input_1_V_V          |  in |   32|    ap_hs   |  Input_1_V_V |    pointer   |
|Input_1_V_V_ap_vld   |  in |    1|    ap_hs   |  Input_1_V_V |    pointer   |
|Input_1_V_V_ap_ack   | out |    1|    ap_hs   |  Input_1_V_V |    pointer   |
|Output_1_V_V         | out |   32|    ap_hs   | Output_1_V_V |    pointer   |
|Output_1_V_V_ap_vld  | out |    1|    ap_hs   | Output_1_V_V |    pointer   |
|Output_1_V_V_ap_ack  |  in |    1|    ap_hs   | Output_1_V_V |    pointer   |
|Output_2_V_V         | out |   32|    ap_hs   | Output_2_V_V |    pointer   |
|Output_2_V_V_ap_vld  | out |    1|    ap_hs   | Output_2_V_V |    pointer   |
|Output_2_V_V_ap_ack  |  in |    1|    ap_hs   | Output_2_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:911]   --->   Operation 9 'read' 'tmp_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:912]   --->   Operation 10 'read' 'tmp_V_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.18>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:913]   --->   Operation 11 'read' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (8.18ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8 } @projection_odd_m(i32 %tmp_V, i32 %tmp_V_9, i32 %tmp_V_10)" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%triangle_2ds_1_x0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 13 'extractvalue' 'triangle_2ds_1_x0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%triangle_2ds_1_y0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 14 'extractvalue' 'triangle_2ds_1_y0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%triangle_2ds_1_x1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 15 'extractvalue' 'triangle_2ds_1_x1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%triangle_2ds_1_y1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 16 'extractvalue' 'triangle_2ds_1_y1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%triangle_2ds_1_x2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 17 'extractvalue' 'triangle_2ds_1_x2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%triangle_2ds_1_y2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 18 'extractvalue' 'triangle_2ds_1_y2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%triangle_2ds_1_z_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [../c_src/sdsoc/rendering.cpp:914]   --->   Operation 19 'extractvalue' 'triangle_2ds_1_z_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V_11 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:930]   --->   Operation 20 'read' 'tmp_V_11' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:931]   --->   Operation 21 'read' 'tmp_V_12' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.18>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_13 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)" [../c_src/sdsoc/rendering.cpp:932]   --->   Operation 22 'read' 'tmp_V_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (8.18ns)   --->   "%call_ret1 = call fastcc { i8, i8, i8, i8, i8, i8, i8 } @projection_even_m(i32 %tmp_V_11, i32 %tmp_V_12, i32 %tmp_V_13)" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 23 'call' 'call_ret1' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%triangle_2ds_2_x0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 0" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 24 'extractvalue' 'triangle_2ds_2_x0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%triangle_2ds_2_y0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 1" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 25 'extractvalue' 'triangle_2ds_2_y0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%triangle_2ds_2_x1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 2" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 26 'extractvalue' 'triangle_2ds_2_x1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%triangle_2ds_2_y1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 3" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 27 'extractvalue' 'triangle_2ds_2_y1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%triangle_2ds_2_x2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 4" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 28 'extractvalue' 'triangle_2ds_2_x2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%triangle_2ds_2_y2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 5" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 29 'extractvalue' 'triangle_2ds_2_y2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%triangle_2ds_2_z_V = extractvalue { i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 6" [../c_src/sdsoc/rendering.cpp:933]   --->   Operation 30 'extractvalue' 'triangle_2ds_2_z_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.29>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%data_redir_m_in_1_lo = load i32* @data_redir_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:907]   --->   Operation 31 'load' 'data_redir_m_in_1_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (2.55ns)   --->   "%data_redir_m_in_1_lo_1 = add nsw i32 %data_redir_m_in_1_lo, 3" [../c_src/sdsoc/rendering.cpp:907]   --->   Operation 32 'add' 'data_redir_m_in_1_lo_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 33 [1/1] (1.76ns)   --->   "store i32 %data_redir_m_in_1_lo_1, i32* @data_redir_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:907]   --->   Operation 33 'store' <Predicate = true> <Delay = 1.76>
ST_7 : Operation 34 [2/2] (8.29ns)   --->   "call fastcc void @rasterization1_odd_m(i8 %triangle_2ds_1_x0_V, i8 %triangle_2ds_1_y0_V, i8 %triangle_2ds_1_x1_V, i8 %triangle_2ds_1_y1_V, i8 %triangle_2ds_1_x2_V, i8 %triangle_2ds_1_y2_V, i8 %triangle_2ds_1_z_V, i32* %Output_1_V_V)" [../c_src/sdsoc/rendering.cpp:920]   --->   Operation 34 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 35 [2/2] (8.29ns)   --->   "call fastcc void @rasterization1_even_(i8 %triangle_2ds_2_x0_V, i8 %triangle_2ds_2_y0_V, i8 %triangle_2ds_2_x1_V, i8 %triangle_2ds_2_y1_V, i8 %triangle_2ds_2_x2_V, i8 %triangle_2ds_2_y2_V, i8 %triangle_2ds_2_z_V, i32* %Output_2_V_V)" [../c_src/sdsoc/rendering.cpp:940]   --->   Operation 35 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.29>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !332"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !336"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_2_V_V), !map !340"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @data_redir_m_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:891]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:892]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_2_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../c_src/sdsoc/rendering.cpp:893]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (8.29ns)   --->   "call fastcc void @rasterization1_odd_m(i8 %triangle_2ds_1_x0_V, i8 %triangle_2ds_1_y0_V, i8 %triangle_2ds_1_x1_V, i8 %triangle_2ds_1_y1_V, i8 %triangle_2ds_1_x2_V, i8 %triangle_2ds_1_y2_V, i8 %triangle_2ds_1_z_V, i32* %Output_1_V_V)" [../c_src/sdsoc/rendering.cpp:920]   --->   Operation 43 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 44 [1/1] (2.55ns)   --->   "%data_redir_m_in_1_as = add nsw i32 %data_redir_m_in_1_lo, 6" [../c_src/sdsoc/rendering.cpp:927]   --->   Operation 44 'add' 'data_redir_m_in_1_as' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (1.76ns)   --->   "store i32 %data_redir_m_in_1_as, i32* @data_redir_m_in_1, align 4" [../c_src/sdsoc/rendering.cpp:927]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 46 [1/2] (8.29ns)   --->   "call fastcc void @rasterization1_even_(i8 %triangle_2ds_2_x0_V, i8 %triangle_2ds_2_y0_V, i8 %triangle_2ds_2_x1_V, i8 %triangle_2ds_2_y1_V, i8 %triangle_2ds_2_x2_V, i8 %triangle_2ds_2_y2_V, i8 %triangle_2ds_2_z_V, i32* %Output_2_V_V)" [../c_src/sdsoc/rendering.cpp:940]   --->   Operation 46 'call' <Predicate = true> <Delay = 8.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [../c_src/sdsoc/rendering.cpp:943]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ Output_2_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ data_redir_m_in_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_redir_m_out_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_index_V_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_1_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_1_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ data_redir_m_out_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_index_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V                  (read         ) [ 001100000]
tmp_V_9                (read         ) [ 000100000]
tmp_V_10               (read         ) [ 000000000]
call_ret               (call         ) [ 000000000]
triangle_2ds_1_x0_V    (extractvalue ) [ 000011111]
triangle_2ds_1_y0_V    (extractvalue ) [ 000011111]
triangle_2ds_1_x1_V    (extractvalue ) [ 000011111]
triangle_2ds_1_y1_V    (extractvalue ) [ 000011111]
triangle_2ds_1_x2_V    (extractvalue ) [ 000011111]
triangle_2ds_1_y2_V    (extractvalue ) [ 000011111]
triangle_2ds_1_z_V     (extractvalue ) [ 000011111]
tmp_V_11               (read         ) [ 000001100]
tmp_V_12               (read         ) [ 000000100]
tmp_V_13               (read         ) [ 000000000]
call_ret1              (call         ) [ 000000000]
triangle_2ds_2_x0_V    (extractvalue ) [ 000000011]
triangle_2ds_2_y0_V    (extractvalue ) [ 000000011]
triangle_2ds_2_x1_V    (extractvalue ) [ 000000011]
triangle_2ds_2_y1_V    (extractvalue ) [ 000000011]
triangle_2ds_2_x2_V    (extractvalue ) [ 000000011]
triangle_2ds_2_y2_V    (extractvalue ) [ 000000011]
triangle_2ds_2_z_V     (extractvalue ) [ 000000011]
data_redir_m_in_1_lo   (load         ) [ 000000001]
data_redir_m_in_1_lo_1 (add          ) [ 000000000]
StgValue_33            (store        ) [ 000000000]
StgValue_36            (specbitsmap  ) [ 000000000]
StgValue_37            (specbitsmap  ) [ 000000000]
StgValue_38            (specbitsmap  ) [ 000000000]
StgValue_39            (spectopmodule) [ 000000000]
StgValue_40            (specinterface) [ 000000000]
StgValue_41            (specinterface) [ 000000000]
StgValue_42            (specinterface) [ 000000000]
StgValue_43            (call         ) [ 000000000]
data_redir_m_in_1_as   (add          ) [ 000000000]
StgValue_45            (store        ) [ 000000000]
StgValue_46            (call         ) [ 000000000]
StgValue_47            (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Output_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_redir_m_in_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_redir_m_in_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_min_V_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_min_V_1_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_min_V_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_redir_m_out_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_redir_m_out_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_index_V_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_index_V_1_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_min_V_1_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_1_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_min_V_1_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="max_min_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="max_min_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="max_min_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_redir_m_out_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_redir_m_out_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max_index_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_index_V_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_min_V_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_min_V_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_hs.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projection_odd_m"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projection_even_m"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization1_odd_m"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rasterization1_even_"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_redir_m_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="grp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 tmp_V_9/2 tmp_V_10/3 tmp_V_11/4 tmp_V_12/5 tmp_V_13/6 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_rasterization1_odd_m_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="4"/>
<pin id="73" dir="0" index="2" bw="8" slack="4"/>
<pin id="74" dir="0" index="3" bw="8" slack="4"/>
<pin id="75" dir="0" index="4" bw="8" slack="4"/>
<pin id="76" dir="0" index="5" bw="8" slack="4"/>
<pin id="77" dir="0" index="6" bw="8" slack="4"/>
<pin id="78" dir="0" index="7" bw="8" slack="4"/>
<pin id="79" dir="0" index="8" bw="32" slack="0"/>
<pin id="80" dir="0" index="9" bw="8" slack="0"/>
<pin id="81" dir="0" index="10" bw="8" slack="0"/>
<pin id="82" dir="0" index="11" bw="8" slack="0"/>
<pin id="83" dir="0" index="12" bw="32" slack="0"/>
<pin id="84" dir="0" index="13" bw="16" slack="0"/>
<pin id="85" dir="0" index="14" bw="8" slack="0"/>
<pin id="86" dir="0" index="15" bw="8" slack="0"/>
<pin id="87" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_rasterization1_even_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="1"/>
<pin id="100" dir="0" index="2" bw="8" slack="1"/>
<pin id="101" dir="0" index="3" bw="8" slack="1"/>
<pin id="102" dir="0" index="4" bw="8" slack="1"/>
<pin id="103" dir="0" index="5" bw="8" slack="1"/>
<pin id="104" dir="0" index="6" bw="8" slack="1"/>
<pin id="105" dir="0" index="7" bw="8" slack="1"/>
<pin id="106" dir="0" index="8" bw="32" slack="0"/>
<pin id="107" dir="0" index="9" bw="8" slack="0"/>
<pin id="108" dir="0" index="10" bw="8" slack="0"/>
<pin id="109" dir="0" index="11" bw="8" slack="0"/>
<pin id="110" dir="0" index="12" bw="32" slack="0"/>
<pin id="111" dir="0" index="13" bw="16" slack="0"/>
<pin id="112" dir="0" index="14" bw="8" slack="0"/>
<pin id="113" dir="0" index="15" bw="8" slack="0"/>
<pin id="114" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="call_ret_projection_odd_m_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="56" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="call_ret1_projection_even_m_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="56" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2"/>
<pin id="135" dir="0" index="2" bw="32" slack="1"/>
<pin id="136" dir="0" index="3" bw="32" slack="0"/>
<pin id="137" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/6 "/>
</bind>
</comp>

<comp id="140" class="1005" name="reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2"/>
<pin id="142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V tmp_V_11 "/>
</bind>
</comp>

<comp id="146" class="1005" name="reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 tmp_V_12 "/>
</bind>
</comp>

<comp id="152" class="1004" name="triangle_2ds_1_x0_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="56" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_1_x0_V/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="triangle_2ds_1_y0_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="56" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_1_y0_V/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="triangle_2ds_1_x1_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="56" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_1_x1_V/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="triangle_2ds_1_y1_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="56" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_1_y1_V/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="triangle_2ds_1_x2_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="56" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_1_x2_V/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="triangle_2ds_1_y2_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="56" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_1_y2_V/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="triangle_2ds_1_z_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="56" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_1_z_V/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="triangle_2ds_2_x0_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="56" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_2_x0_V/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="triangle_2ds_2_y0_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="56" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_2_y0_V/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="triangle_2ds_2_x1_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="56" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_2_x1_V/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="triangle_2ds_2_y1_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="56" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_2_y1_V/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="triangle_2ds_2_x2_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="56" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_2_x2_V/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="triangle_2ds_2_y2_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="56" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_2_y2_V/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="triangle_2ds_2_z_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="56" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="triangle_2ds_2_z_V/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data_redir_m_in_1_lo_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_redir_m_in_1_lo/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="data_redir_m_in_1_lo_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_redir_m_in_1_lo_1/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="StgValue_33_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_redir_m_in_1_as_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_redir_m_in_1_as/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="StgValue_45_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/8 "/>
</bind>
</comp>

<comp id="235" class="1005" name="triangle_2ds_1_x0_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="4"/>
<pin id="237" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="triangle_2ds_1_x0_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="triangle_2ds_1_y0_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="4"/>
<pin id="242" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="triangle_2ds_1_y0_V "/>
</bind>
</comp>

<comp id="245" class="1005" name="triangle_2ds_1_x1_V_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="4"/>
<pin id="247" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="triangle_2ds_1_x1_V "/>
</bind>
</comp>

<comp id="250" class="1005" name="triangle_2ds_1_y1_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="4"/>
<pin id="252" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="triangle_2ds_1_y1_V "/>
</bind>
</comp>

<comp id="255" class="1005" name="triangle_2ds_1_x2_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="4"/>
<pin id="257" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="triangle_2ds_1_x2_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="triangle_2ds_1_y2_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="4"/>
<pin id="262" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="triangle_2ds_1_y2_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="triangle_2ds_1_z_V_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="4"/>
<pin id="267" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="triangle_2ds_1_z_V "/>
</bind>
</comp>

<comp id="270" class="1005" name="triangle_2ds_2_x0_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2ds_2_x0_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="triangle_2ds_2_y0_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2ds_2_y0_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="triangle_2ds_2_x1_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2ds_2_x1_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="triangle_2ds_2_y1_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2ds_2_y1_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="triangle_2ds_2_x2_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="1"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2ds_2_x2_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="triangle_2ds_2_y2_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="1"/>
<pin id="297" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2ds_2_y2_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="triangle_2ds_2_z_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2ds_2_z_V "/>
</bind>
</comp>

<comp id="305" class="1005" name="data_redir_m_in_1_lo_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_redir_m_in_1_lo "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="70" pin=14"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="70" pin=15"/></net>

<net id="115"><net_src comp="46" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="97" pin=8"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="97" pin=9"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="97" pin=10"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="97" pin=11"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="97" pin=12"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="97" pin=13"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="97" pin=14"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="97" pin=15"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="64" pin="2"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="64" pin="2"/><net_sink comp="132" pin=3"/></net>

<net id="143"><net_src comp="64" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="149"><net_src comp="64" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="155"><net_src comp="124" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="124" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="124" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="124" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="124" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="124" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="124" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="132" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="132" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="132" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="132" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="132" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="132" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="132" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="152" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="243"><net_src comp="156" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="248"><net_src comp="160" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="253"><net_src comp="164" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="258"><net_src comp="168" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="70" pin=5"/></net>

<net id="263"><net_src comp="172" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="70" pin=6"/></net>

<net id="268"><net_src comp="176" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="70" pin=7"/></net>

<net id="273"><net_src comp="180" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="278"><net_src comp="184" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="283"><net_src comp="188" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="97" pin=3"/></net>

<net id="288"><net_src comp="192" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="293"><net_src comp="196" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="298"><net_src comp="200" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="97" pin=6"/></net>

<net id="303"><net_src comp="204" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="97" pin=7"/></net>

<net id="308"><net_src comp="208" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="224" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_1_V_V | {7 8 }
	Port: Output_2_V_V | {7 8 }
	Port: data_redir_m_in_1 | {7 8 }
	Port: max_min_V_1_0 | {7 8 }
	Port: max_min_V_1_1 | {7 8 }
	Port: max_min_V_1_2 | {7 8 }
	Port: data_redir_m_out_1 | {7 8 }
	Port: max_index_V_1_0 | {7 8 }
	Port: max_min_V_1_3 | {7 8 }
	Port: max_min_V_1_4 | {7 8 }
	Port: max_min_V_0 | {7 8 }
	Port: max_min_V_1 | {7 8 }
	Port: max_min_V_2 | {7 8 }
	Port: data_redir_m_out_2 | {7 8 }
	Port: max_index_V_0 | {7 8 }
	Port: max_min_V_3 | {7 8 }
	Port: max_min_V_4 | {7 8 }
 - Input state : 
	Port: data_redir_m : Input_1_V_V | {1 2 3 4 5 6 }
	Port: data_redir_m : data_redir_m_in_1 | {7 }
	Port: data_redir_m : max_min_V_1_0 | {7 8 }
	Port: data_redir_m : max_min_V_1_1 | {7 8 }
	Port: data_redir_m : max_min_V_1_2 | {7 8 }
	Port: data_redir_m : data_redir_m_out_1 | {7 8 }
	Port: data_redir_m : max_index_V_1_0 | {7 8 }
	Port: data_redir_m : max_min_V_1_3 | {7 8 }
	Port: data_redir_m : max_min_V_1_4 | {7 8 }
	Port: data_redir_m : max_min_V_0 | {7 8 }
	Port: data_redir_m : max_min_V_1 | {7 8 }
	Port: data_redir_m : max_min_V_2 | {7 8 }
	Port: data_redir_m : data_redir_m_out_2 | {7 8 }
	Port: data_redir_m : max_index_V_0 | {7 8 }
	Port: data_redir_m : max_min_V_3 | {7 8 }
	Port: data_redir_m : max_min_V_4 | {7 8 }
  - Chain level:
	State 1
	State 2
	State 3
		triangle_2ds_1_x0_V : 1
		triangle_2ds_1_y0_V : 1
		triangle_2ds_1_x1_V : 1
		triangle_2ds_1_y1_V : 1
		triangle_2ds_1_x2_V : 1
		triangle_2ds_1_y2_V : 1
		triangle_2ds_1_z_V : 1
	State 4
	State 5
	State 6
		triangle_2ds_2_x0_V : 1
		triangle_2ds_2_y0_V : 1
		triangle_2ds_2_x1_V : 1
		triangle_2ds_2_y1_V : 1
		triangle_2ds_2_x2_V : 1
		triangle_2ds_2_y2_V : 1
		triangle_2ds_2_z_V : 1
	State 7
		data_redir_m_in_1_lo_1 : 1
		StgValue_33 : 2
	State 8
		StgValue_45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |   grp_rasterization1_odd_m_fu_70   |    3    |  2.0014 |   255   |   440   |
|   call   |   grp_rasterization1_even_s_fu_97  |    3    |  2.0014 |   255   |   440   |
|          |  call_ret_projection_odd_m_fu_124  |    0    |    0    |    0    |   205   |
|          | call_ret1_projection_even_m_fu_132 |    0    |    0    |    0    |   205   |
|----------|------------------------------------|---------|---------|---------|---------|
|    add   |    data_redir_m_in_1_lo_1_fu_212   |    0    |    0    |    0    |    39   |
|          |     data_redir_m_in_1_as_fu_224    |    0    |    0    |    0    |    39   |
|----------|------------------------------------|---------|---------|---------|---------|
|   read   |           grp_read_fu_64           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |     triangle_2ds_1_x0_V_fu_152     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_1_y0_V_fu_156     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_1_x1_V_fu_160     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_1_y1_V_fu_164     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_1_x2_V_fu_168     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_1_y2_V_fu_172     |    0    |    0    |    0    |    0    |
|extractvalue|      triangle_2ds_1_z_V_fu_176     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_2_x0_V_fu_180     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_2_y0_V_fu_184     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_2_x1_V_fu_188     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_2_y1_V_fu_192     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_2_x2_V_fu_196     |    0    |    0    |    0    |    0    |
|          |     triangle_2ds_2_y2_V_fu_200     |    0    |    0    |    0    |    0    |
|          |      triangle_2ds_2_z_V_fu_204     |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    6    |  4.0028 |   510   |   1368  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|data_redir_m_in_1_lo_reg_305|   32   |
|           reg_140          |   32   |
|           reg_146          |   32   |
| triangle_2ds_1_x0_V_reg_235|    8   |
| triangle_2ds_1_x1_V_reg_245|    8   |
| triangle_2ds_1_x2_V_reg_255|    8   |
| triangle_2ds_1_y0_V_reg_240|    8   |
| triangle_2ds_1_y1_V_reg_250|    8   |
| triangle_2ds_1_y2_V_reg_260|    8   |
| triangle_2ds_1_z_V_reg_265 |    8   |
| triangle_2ds_2_x0_V_reg_270|    8   |
| triangle_2ds_2_x1_V_reg_280|    8   |
| triangle_2ds_2_x2_V_reg_290|    8   |
| triangle_2ds_2_y0_V_reg_275|    8   |
| triangle_2ds_2_y1_V_reg_285|    8   |
| triangle_2ds_2_y2_V_reg_295|    8   |
| triangle_2ds_2_z_V_reg_300 |    8   |
+----------------------------+--------+
|            Total           |   208  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    4   |   510  |  1368  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   718  |  1368  |
+-----------+--------+--------+--------+--------+
