
STM32_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fce0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001100  0800fe70  0800fe70  0001fe70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010f70  08010f70  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  08010f70  08010f70  00020f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010f78  08010f78  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010f78  08010f78  00020f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010f7c  08010f7c  00020f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08010f80  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e0  2**0
                  CONTENTS
 10 .bss          000051dc  200001e0  200001e0  000301e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200053bc  200053bc  000301e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001e0cd  00000000  00000000  00030253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000043e7  00000000  00000000  0004e320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b20  00000000  00000000  00052708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000153a  00000000  00000000  00054228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025892  00000000  00000000  00055762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f1f1  00000000  00000000  0007aff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000db78c  00000000  00000000  0009a1e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00008618  00000000  00000000  00175974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0017df8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fe58 	.word	0x0800fe58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800fe58 	.word	0x0800fe58

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <comm_init>:

void uart_ack(uint8_t id);

/* Functions */

void comm_init(UART_HandleTypeDef* uart, Instruction* curInstObjRef, CompleteError* cpltErrObjRef) {
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
	instructionId = 0;
 8000f50:	4b1a      	ldr	r3, [pc, #104]	; (8000fbc <comm_init+0x78>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
	ack_tx = 0;
 8000f56:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <comm_init+0x7c>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	701a      	strb	r2, [r3, #0]

	huart3Ptr = uart;
 8000f5c:	4a19      	ldr	r2, [pc, #100]	; (8000fc4 <comm_init+0x80>)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	6013      	str	r3, [r2, #0]
	curInstPtr = curInstObjRef;
 8000f62:	4a19      	ldr	r2, [pc, #100]	; (8000fc8 <comm_init+0x84>)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	6013      	str	r3, [r2, #0]
	cpltErrPtr = cpltErrObjRef;
 8000f68:	4a18      	ldr	r2, [pc, #96]	; (8000fcc <comm_init+0x88>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6013      	str	r3, [r2, #0]

	curInstPtr->id = 0;
 8000f6e:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <comm_init+0x84>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2200      	movs	r2, #0
 8000f74:	701a      	strb	r2, [r3, #0]
	curInstPtr->type = INST_TYPE_UNDEFINED;
 8000f76:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <comm_init+0x84>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	705a      	strb	r2, [r3, #1]
	curInstPtr->val = 0;
 8000f7e:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <comm_init+0x84>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2200      	movs	r2, #0
 8000f84:	805a      	strh	r2, [r3, #2]

	cpltErrPtr->id = 0;
 8000f86:	4b11      	ldr	r3, [pc, #68]	; (8000fcc <comm_init+0x88>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
	cpltErrPtr->type = CPLTERR_TYPE_UNDEFINED;
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	; (8000fcc <comm_init+0x88>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2202      	movs	r2, #2
 8000f94:	705a      	strb	r2, [r3, #1]
	cpltErrPtr->pos_x = 0;
 8000f96:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <comm_init+0x88>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	805a      	strh	r2, [r3, #2]
	cpltErrPtr->pos_y = 0;
 8000f9e:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <comm_init+0x88>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	809a      	strh	r2, [r3, #4]
	cpltErrPtr->finished = 1;
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <comm_init+0x88>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2201      	movs	r2, #1
 8000fac:	719a      	strb	r2, [r3, #6]

	return;
 8000fae:	bf00      	nop
}
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	200001fc 	.word	0x200001fc
 8000fc0:	200001fd 	.word	0x200001fd
 8000fc4:	20000210 	.word	0x20000210
 8000fc8:	20000214 	.word	0x20000214
 8000fcc:	20000218 	.word	0x20000218

08000fd0 <uart_send>:

HAL_StatusTypeDef uart_send() {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
	if (cpltErrPtr->id == 0) {
 8000fd6:	4b48      	ldr	r3, [pc, #288]	; (80010f8 <uart_send+0x128>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <uart_send+0x14>
		return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e084      	b.n	80010ee <uart_send+0x11e>
	}
	if (ack_tx != cpltErrPtr->id - 1) {	// RPI is not expecting CompleteError with this id
 8000fe4:	4b45      	ldr	r3, [pc, #276]	; (80010fc <uart_send+0x12c>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	4b43      	ldr	r3, [pc, #268]	; (80010f8 <uart_send+0x128>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d001      	beq.n	8000ffa <uart_send+0x2a>
		return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e079      	b.n	80010ee <uart_send+0x11e>
	}
	uartbuf[0] = (((0x01 << 1) | (cpltErrPtr->type & 0x01)) << 6) | (uint8_t)((cpltErrPtr->pos_x >> 5) & 0x003F);
 8000ffa:	4b3f      	ldr	r3, [pc, #252]	; (80010f8 <uart_send+0x128>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	785b      	ldrb	r3, [r3, #1]
 8001000:	019b      	lsls	r3, r3, #6
 8001002:	b25b      	sxtb	r3, r3
 8001004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001008:	b25b      	sxtb	r3, r3
 800100a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800100e:	b25a      	sxtb	r2, r3
 8001010:	4b39      	ldr	r3, [pc, #228]	; (80010f8 <uart_send+0x128>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001018:	115b      	asrs	r3, r3, #5
 800101a:	b21b      	sxth	r3, r3
 800101c:	b25b      	sxtb	r3, r3
 800101e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001022:	b25b      	sxtb	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b25b      	sxtb	r3, r3
 8001028:	b2da      	uxtb	r2, r3
 800102a:	4b35      	ldr	r3, [pc, #212]	; (8001100 <uart_send+0x130>)
 800102c:	701a      	strb	r2, [r3, #0]
	uartbuf[1] = (uint8_t)((cpltErrPtr->pos_x & 0x1F) << 3) | (uint8_t)((cpltErrPtr->pos_y >> 8) & 0x0007);
 800102e:	4b32      	ldr	r3, [pc, #200]	; (80010f8 <uart_send+0x128>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001036:	b2db      	uxtb	r3, r3
 8001038:	00db      	lsls	r3, r3, #3
 800103a:	b2db      	uxtb	r3, r3
 800103c:	b25a      	sxtb	r2, r3
 800103e:	4b2e      	ldr	r3, [pc, #184]	; (80010f8 <uart_send+0x128>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001046:	121b      	asrs	r3, r3, #8
 8001048:	b21b      	sxth	r3, r3
 800104a:	b25b      	sxtb	r3, r3
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	b25b      	sxtb	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	b25b      	sxtb	r3, r3
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b29      	ldr	r3, [pc, #164]	; (8001100 <uart_send+0x130>)
 800105a:	705a      	strb	r2, [r3, #1]
	uartbuf[2] = (uint8_t)(cpltErrPtr->pos_y & 0xFF);
 800105c:	4b26      	ldr	r3, [pc, #152]	; (80010f8 <uart_send+0x128>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b26      	ldr	r3, [pc, #152]	; (8001100 <uart_send+0x130>)
 8001068:	709a      	strb	r2, [r3, #2]
	uartbuf[3] = cpltErrPtr->id;
 800106a:	4b23      	ldr	r3, [pc, #140]	; (80010f8 <uart_send+0x128>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	781a      	ldrb	r2, [r3, #0]
 8001070:	4b23      	ldr	r3, [pc, #140]	; (8001100 <uart_send+0x130>)
 8001072:	70da      	strb	r2, [r3, #3]
	while (ack_tx < cpltErrPtr->id) {
 8001074:	e033      	b.n	80010de <uart_send+0x10e>
		while (HAL_UART_Transmit(huart3Ptr, (uint8_t*)uartbuf, 4, UART_ACK_MAX_DELAY) != HAL_OK) {
			osDelay(500);
 8001076:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800107a:	f008 f9f5 	bl	8009468 <osDelay>
		while (HAL_UART_Transmit(huart3Ptr, (uint8_t*)uartbuf, 4, UART_ACK_MAX_DELAY) != HAL_OK) {
 800107e:	4b21      	ldr	r3, [pc, #132]	; (8001104 <uart_send+0x134>)
 8001080:	6818      	ldr	r0, [r3, #0]
 8001082:	f241 3388 	movw	r3, #5000	; 0x1388
 8001086:	2204      	movs	r2, #4
 8001088:	491d      	ldr	r1, [pc, #116]	; (8001100 <uart_send+0x130>)
 800108a:	f007 f8b2 	bl	80081f2 <HAL_UART_Transmit>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1f0      	bne.n	8001076 <uart_send+0xa6>
		}
		// Waiting for ACK
		// Disable ack from rpi
		ack_tx++;
 8001094:	4b19      	ldr	r3, [pc, #100]	; (80010fc <uart_send+0x12c>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	b2da      	uxtb	r2, r3
 800109c:	4b17      	ldr	r3, [pc, #92]	; (80010fc <uart_send+0x12c>)
 800109e:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 10; i++) {
 80010a0:	2300      	movs	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	e018      	b.n	80010d8 <uart_send+0x108>
			if (ack_tx < cpltErrPtr->id) {
 80010a6:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <uart_send+0x128>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	781a      	ldrb	r2, [r3, #0]
 80010ac:	4b13      	ldr	r3, [pc, #76]	; (80010fc <uart_send+0x12c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d904      	bls.n	80010be <uart_send+0xee>
				osDelay(UART_ACK_MAX_DELAY / 10);
 80010b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010b8:	f008 f9d6 	bl	8009468 <osDelay>
 80010bc:	e009      	b.n	80010d2 <uart_send+0x102>
			}
			else if (ack_tx == cpltErrPtr->id) {	// RPI received cpltErr
 80010be:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <uart_send+0x128>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	781a      	ldrb	r2, [r3, #0]
 80010c4:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <uart_send+0x12c>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d100      	bne.n	80010ce <uart_send+0xfe>
				break;
 80010cc:	e007      	b.n	80010de <uart_send+0x10e>
			}
			else {
				return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e00d      	b.n	80010ee <uart_send+0x11e>
		for (int i = 0; i < 10; i++) {
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3301      	adds	r3, #1
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b09      	cmp	r3, #9
 80010dc:	dde3      	ble.n	80010a6 <uart_send+0xd6>
	while (ack_tx < cpltErrPtr->id) {
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <uart_send+0x128>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	781a      	ldrb	r2, [r3, #0]
 80010e4:	4b05      	ldr	r3, [pc, #20]	; (80010fc <uart_send+0x12c>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d8c8      	bhi.n	800107e <uart_send+0xae>
			}
		}
	}
	return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000218 	.word	0x20000218
 80010fc:	200001fd 	.word	0x200001fd
 8001100:	20000200 	.word	0x20000200
 8001104:	20000210 	.word	0x20000210

08001108 <uart_ack>:

void uart_ack(uint8_t id) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
	uartbuf[0] = 0x41;
 8001112:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <uart_ack+0x3c>)
 8001114:	2241      	movs	r2, #65	; 0x41
 8001116:	701a      	strb	r2, [r3, #0]
	uartbuf[1] = 0x43;
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <uart_ack+0x3c>)
 800111a:	2243      	movs	r2, #67	; 0x43
 800111c:	705a      	strb	r2, [r3, #1]
	uartbuf[2] = 0x4B;
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <uart_ack+0x3c>)
 8001120:	224b      	movs	r2, #75	; 0x4b
 8001122:	709a      	strb	r2, [r3, #2]
	uartbuf[3] = id;
 8001124:	4a07      	ldr	r2, [pc, #28]	; (8001144 <uart_ack+0x3c>)
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	70d3      	strb	r3, [r2, #3]
	HAL_UART_Transmit(huart3Ptr, (uint8_t*)uartbuf, 4, UART_ACK_MAX_DELAY);
 800112a:	4b07      	ldr	r3, [pc, #28]	; (8001148 <uart_ack+0x40>)
 800112c:	6818      	ldr	r0, [r3, #0]
 800112e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001132:	2204      	movs	r2, #4
 8001134:	4903      	ldr	r1, [pc, #12]	; (8001144 <uart_ack+0x3c>)
 8001136:	f007 f85c 	bl	80081f2 <HAL_UART_Transmit>
	return;
 800113a:	bf00      	nop
}
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000200 	.word	0x20000200
 8001148:	20000210 	.word	0x20000210

0800114c <uart_receive>:

HAL_StatusTypeDef uart_receive(const uint8_t* buf) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	uint8_t id = buf[3];
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3303      	adds	r3, #3
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	73fb      	strb	r3, [r7, #15]
	if ((buf[0] == 0x41) && (id == ack_tx + 1)) {			// ACK from RPI is in correct order
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b41      	cmp	r3, #65	; 0x41
 8001162:	d115      	bne.n	8001190 <uart_receive+0x44>
 8001164:	7bfa      	ldrb	r2, [r7, #15]
 8001166:	4b2d      	ldr	r3, [pc, #180]	; (800121c <uart_receive+0xd0>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	3301      	adds	r3, #1
 800116c:	429a      	cmp	r2, r3
 800116e:	d10f      	bne.n	8001190 <uart_receive+0x44>
		if ((cpltErrPtr->id == id) && (cpltErrPtr->finished)) {	// Check if the ACK id is replying to CpltErr STM is sending
 8001170:	4b2b      	ldr	r3, [pc, #172]	; (8001220 <uart_receive+0xd4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	7bfa      	ldrb	r2, [r7, #15]
 8001178:	429a      	cmp	r2, r3
 800117a:	d144      	bne.n	8001206 <uart_receive+0xba>
 800117c:	4b28      	ldr	r3, [pc, #160]	; (8001220 <uart_receive+0xd4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	799b      	ldrb	r3, [r3, #6]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d03f      	beq.n	8001206 <uart_receive+0xba>
			ack_tx = id;
 8001186:	4a25      	ldr	r2, [pc, #148]	; (800121c <uart_receive+0xd0>)
 8001188:	7bfb      	ldrb	r3, [r7, #15]
 800118a:	7013      	strb	r3, [r2, #0]
			return HAL_OK;
 800118c:	2300      	movs	r3, #0
 800118e:	e041      	b.n	8001214 <uart_receive+0xc8>
		}
	}
	else if (id == instructionId + 1) {		// Received instruction is correct in order
 8001190:	7bfa      	ldrb	r2, [r7, #15]
 8001192:	4b24      	ldr	r3, [pc, #144]	; (8001224 <uart_receive+0xd8>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	3301      	adds	r3, #1
 8001198:	429a      	cmp	r2, r3
 800119a:	d135      	bne.n	8001208 <uart_receive+0xbc>
		if ((cpltErrPtr->id == instructionId) && (cpltErrPtr->finished)) {	// Current instruction finished
 800119c:	4b20      	ldr	r3, [pc, #128]	; (8001220 <uart_receive+0xd4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	781a      	ldrb	r2, [r3, #0]
 80011a2:	4b20      	ldr	r3, [pc, #128]	; (8001224 <uart_receive+0xd8>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d12e      	bne.n	8001208 <uart_receive+0xbc>
 80011aa:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <uart_receive+0xd4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	799b      	ldrb	r3, [r3, #6]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d029      	beq.n	8001208 <uart_receive+0xbc>
			curInstPtr->id = id;
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <uart_receive+0xdc>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	7bfa      	ldrb	r2, [r7, #15]
 80011ba:	701a      	strb	r2, [r3, #0]
			curInstPtr->type = (buf[0] >> 6) & 0x01;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	099b      	lsrs	r3, r3, #6
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	4b18      	ldr	r3, [pc, #96]	; (8001228 <uart_receive+0xdc>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f002 0201 	and.w	r2, r2, #1
 80011cc:	b2d2      	uxtb	r2, r2
 80011ce:	705a      	strb	r2, [r3, #1]
			curInstPtr->val = ((int16_t)buf[1] << 8) | buf[2];
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3301      	adds	r3, #1
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	b219      	sxth	r1, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3302      	adds	r3, #2
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <uart_receive+0xdc>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	430a      	orrs	r2, r1
 80011e8:	b212      	sxth	r2, r2
 80011ea:	805a      	strh	r2, [r3, #2]
			instructionId++;
 80011ec:	4b0d      	ldr	r3, [pc, #52]	; (8001224 <uart_receive+0xd8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	3301      	adds	r3, #1
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <uart_receive+0xd8>)
 80011f6:	701a      	strb	r2, [r3, #0]
			uart_ack(instructionId);
 80011f8:	4b0a      	ldr	r3, [pc, #40]	; (8001224 <uart_receive+0xd8>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff83 	bl	8001108 <uart_ack>
			return HAL_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	e006      	b.n	8001214 <uart_receive+0xc8>
		if ((cpltErrPtr->id == id) && (cpltErrPtr->finished)) {	// Check if the ACK id is replying to CpltErr STM is sending
 8001206:	bf00      	nop
		}
	}
	uart_ack(instructionId);
 8001208:	4b06      	ldr	r3, [pc, #24]	; (8001224 <uart_receive+0xd8>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff7b 	bl	8001108 <uart_ack>
	return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200001fd 	.word	0x200001fd
 8001220:	20000218 	.word	0x20000218
 8001224:	200001fc 	.word	0x200001fc
 8001228:	20000214 	.word	0x20000214

0800122c <newCpltErr>:

uint8_t getCurInstId() {
	return instructionId;
}

uint8_t newCpltErr(uint8_t id) {
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
	if ((id == instructionId) && (ack_tx == id - 1)) {
 8001236:	4b14      	ldr	r3, [pc, #80]	; (8001288 <newCpltErr+0x5c>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	79fa      	ldrb	r2, [r7, #7]
 800123c:	429a      	cmp	r2, r3
 800123e:	d11c      	bne.n	800127a <newCpltErr+0x4e>
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <newCpltErr+0x60>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	3b01      	subs	r3, #1
 800124a:	429a      	cmp	r2, r3
 800124c:	d115      	bne.n	800127a <newCpltErr+0x4e>
		cpltErrPtr->id = id;
 800124e:	4b10      	ldr	r3, [pc, #64]	; (8001290 <newCpltErr+0x64>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	79fa      	ldrb	r2, [r7, #7]
 8001254:	701a      	strb	r2, [r3, #0]
		cpltErrPtr->type = CPLTERR_TYPE_UNDEFINED;
 8001256:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <newCpltErr+0x64>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2202      	movs	r2, #2
 800125c:	705a      	strb	r2, [r3, #1]
		cpltErrPtr->pos_x = 0;
 800125e:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <newCpltErr+0x64>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2200      	movs	r2, #0
 8001264:	805a      	strh	r2, [r3, #2]
		cpltErrPtr->pos_y = 0;
 8001266:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <newCpltErr+0x64>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2200      	movs	r2, #0
 800126c:	809a      	strh	r2, [r3, #4]
		cpltErrPtr->finished = 0;
 800126e:	4b08      	ldr	r3, [pc, #32]	; (8001290 <newCpltErr+0x64>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2200      	movs	r2, #0
 8001274:	719a      	strb	r2, [r3, #6]
		return 1;
 8001276:	2301      	movs	r3, #1
 8001278:	e000      	b.n	800127c <newCpltErr+0x50>
	}
	return 0;
 800127a:	2300      	movs	r3, #0
}
 800127c:	4618      	mov	r0, r3
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	200001fc 	.word	0x200001fc
 800128c:	200001fd 	.word	0x200001fd
 8001290:	20000218 	.word	0x20000218

08001294 <imu_init>:

/*+++++++++++++++++++++++++++++++++++*/

/*----------------------------------------------------------------*/

uint8_t imu_init(I2C_HandleTypeDef* hi2c_ptr) {
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	hi2c1_ptr = hi2c_ptr;
 800129c:	4a4d      	ldr	r2, [pc, #308]	; (80013d4 <imu_init+0x140>)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6013      	str	r3, [r2, #0]

	// Reset chip
	if (!write_one_byte(0, B0_PWR_MGMT_1, 0x80 | 0x41)) return 1;
 80012a2:	22c1      	movs	r2, #193	; 0xc1
 80012a4:	2106      	movs	r1, #6
 80012a6:	2000      	movs	r0, #0
 80012a8:	f000 f8de 	bl	8001468 <write_one_byte>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <imu_init+0x22>
 80012b2:	2301      	movs	r3, #1
 80012b4:	e089      	b.n	80013ca <imu_init+0x136>

	cur_bank = get_cur_bank();
 80012b6:	f000 f939 	bl	800152c <get_cur_bank>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461a      	mov	r2, r3
 80012be:	4b46      	ldr	r3, [pc, #280]	; (80013d8 <imu_init+0x144>)
 80012c0:	701a      	strb	r2, [r3, #0]

	osDelay(100);
 80012c2:	2064      	movs	r0, #100	; 0x64
 80012c4:	f008 f8d0 	bl	8009468 <osDelay>
	uint8_t who_am_i = read_one_byte(0, 0);
 80012c8:	2100      	movs	r1, #0
 80012ca:	2000      	movs	r0, #0
 80012cc:	f000 f894 	bl	80013f8 <read_one_byte>
 80012d0:	4603      	mov	r3, r0
 80012d2:	73fb      	strb	r3, [r7, #15]
	if (who_am_i != 0xEA) { 	// read WHO_AM_I register, should receive 0xEA
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	2bea      	cmp	r3, #234	; 0xea
 80012d8:	d001      	beq.n	80012de <imu_init+0x4a>
		return 2;
 80012da:	2302      	movs	r3, #2
 80012dc:	e075      	b.n	80013ca <imu_init+0x136>
	}

	// Wake up chip
	if (!write_one_byte(0, B0_PWR_MGMT_1, ~0x40 & 0x41)) return 3;
 80012de:	2201      	movs	r2, #1
 80012e0:	2106      	movs	r1, #6
 80012e2:	2000      	movs	r0, #0
 80012e4:	f000 f8c0 	bl	8001468 <write_one_byte>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <imu_init+0x5e>
 80012ee:	2303      	movs	r3, #3
 80012f0:	e06b      	b.n	80013ca <imu_init+0x136>

	// Enables ODR start-time alignment when any of the following registers is written: GYRO_SMPLRT_DIV,
	// ACCEL_SMPLRT_DIV_1, ACCEL_SMPLRT_DIV_2, I2C_MST_ODR_CONFIG.
	if (!write_one_byte(2, B2_ODR_ALIGN_EN, 0x01)) return 4;
 80012f2:	2201      	movs	r2, #1
 80012f4:	2109      	movs	r1, #9
 80012f6:	2002      	movs	r0, #2
 80012f8:	f000 f8b6 	bl	8001468 <write_one_byte>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d101      	bne.n	8001306 <imu_init+0x72>
 8001302:	2304      	movs	r3, #4
 8001304:	e061      	b.n	80013ca <imu_init+0x136>

	// Set accel low pass filter
	if (!write_one_byte(2, B2_ACCEL_CONFIG, (ACCEL_DLPFCFG_val << 3) | ACCEL_FCHOICE_val)) return 5;
 8001306:	4b35      	ldr	r3, [pc, #212]	; (80013dc <imu_init+0x148>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	00db      	lsls	r3, r3, #3
 800130c:	b25a      	sxtb	r2, r3
 800130e:	4b34      	ldr	r3, [pc, #208]	; (80013e0 <imu_init+0x14c>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b25b      	sxtb	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b25b      	sxtb	r3, r3
 8001318:	b2db      	uxtb	r3, r3
 800131a:	461a      	mov	r2, r3
 800131c:	2114      	movs	r1, #20
 800131e:	2002      	movs	r0, #2
 8001320:	f000 f8a2 	bl	8001468 <write_one_byte>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <imu_init+0x9a>
 800132a:	2305      	movs	r3, #5
 800132c:	e04d      	b.n	80013ca <imu_init+0x136>

	// Set gyro low pass filter and scale
	if (!write_one_byte(2, B2_GYRO_CONFIG_1, (((GYRO_DLPFCFG_val << 2) | GYRO_FS_SEL_val) << 1) | GYRO_FCHOICE_val)) return 6;
 800132e:	4b2d      	ldr	r3, [pc, #180]	; (80013e4 <imu_init+0x150>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	4a2c      	ldr	r2, [pc, #176]	; (80013e8 <imu_init+0x154>)
 8001336:	7812      	ldrb	r2, [r2, #0]
 8001338:	4313      	orrs	r3, r2
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	b25a      	sxtb	r2, r3
 800133e:	4b2b      	ldr	r3, [pc, #172]	; (80013ec <imu_init+0x158>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	b25b      	sxtb	r3, r3
 8001344:	4313      	orrs	r3, r2
 8001346:	b25b      	sxtb	r3, r3
 8001348:	b2db      	uxtb	r3, r3
 800134a:	461a      	mov	r2, r3
 800134c:	2101      	movs	r1, #1
 800134e:	2002      	movs	r0, #2
 8001350:	f000 f88a 	bl	8001468 <write_one_byte>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <imu_init+0xca>
 800135a:	2306      	movs	r3, #6
 800135c:	e035      	b.n	80013ca <imu_init+0x136>

	// Set accel sample rate divider
	if (ACCEL_SMPLRT_DIV_val > 0x0FFF) ACCEL_SMPLRT_DIV_val = 0x0FFF;
 800135e:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <imu_init+0x15c>)
 8001360:	881b      	ldrh	r3, [r3, #0]
 8001362:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001366:	d303      	bcc.n	8001370 <imu_init+0xdc>
 8001368:	4b21      	ldr	r3, [pc, #132]	; (80013f0 <imu_init+0x15c>)
 800136a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800136e:	801a      	strh	r2, [r3, #0]
	if (!write_one_byte(2, B2_ACCEL_SMPLRT_DIV_1, (uint8_t)(ACCEL_SMPLRT_DIV_val >> 8))) return 7;
 8001370:	4b1f      	ldr	r3, [pc, #124]	; (80013f0 <imu_init+0x15c>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	0a1b      	lsrs	r3, r3, #8
 8001376:	b29b      	uxth	r3, r3
 8001378:	b2db      	uxtb	r3, r3
 800137a:	461a      	mov	r2, r3
 800137c:	2110      	movs	r1, #16
 800137e:	2002      	movs	r0, #2
 8001380:	f000 f872 	bl	8001468 <write_one_byte>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <imu_init+0xfa>
 800138a:	2307      	movs	r3, #7
 800138c:	e01d      	b.n	80013ca <imu_init+0x136>
	if (!write_one_byte(2, B2_ACCEL_SMPLRT_DIV_2, (uint8_t)(ACCEL_SMPLRT_DIV_val & 0x00FF))) return 8;
 800138e:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <imu_init+0x15c>)
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	461a      	mov	r2, r3
 8001396:	2111      	movs	r1, #17
 8001398:	2002      	movs	r0, #2
 800139a:	f000 f865 	bl	8001468 <write_one_byte>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d101      	bne.n	80013a8 <imu_init+0x114>
 80013a4:	2308      	movs	r3, #8
 80013a6:	e010      	b.n	80013ca <imu_init+0x136>

	// Set gyro sample rate divider
	if (!write_one_byte(2, B2_GYRO_SMPLRT_DIV, GYRO_SMPLRT_DIV_val)) return 9;
 80013a8:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <imu_init+0x160>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	461a      	mov	r2, r3
 80013ae:	2100      	movs	r1, #0
 80013b0:	2002      	movs	r0, #2
 80013b2:	f000 f859 	bl	8001468 <write_one_byte>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <imu_init+0x12c>
 80013bc:	2309      	movs	r3, #9
 80013be:	e004      	b.n	80013ca <imu_init+0x136>

	// Caliberate accelerometer (eliminate bias)
	accel_caliberate();
 80013c0:	f000 f92a 	bl	8001618 <accel_caliberate>

	// Caliberate gyroscope (eliminate bias)
	gyro_caliberate();
 80013c4:	f000 fa68 	bl	8001898 <gyro_caliberate>

	return 0;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	2000021c 	.word	0x2000021c
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000220 	.word	0x20000220
 80013e0:	20000001 	.word	0x20000001
 80013e4:	20000003 	.word	0x20000003
 80013e8:	20000224 	.word	0x20000224
 80013ec:	20000002 	.word	0x20000002
 80013f0:	20000222 	.word	0x20000222
 80013f4:	20000225 	.word	0x20000225

080013f8 <read_one_byte>:

uint8_t read_one_byte(uint8_t bank, uint8_t regAddr) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	4603      	mov	r3, r0
 8001400:	460a      	mov	r2, r1
 8001402:	71fb      	strb	r3, [r7, #7]
 8001404:	4613      	mov	r3, r2
 8001406:	71bb      	strb	r3, [r7, #6]

	if (!select_bank(bank)) return 0;
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	4618      	mov	r0, r3
 800140c:	f000 f85a 	bl	80014c4 <select_bank>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <read_one_byte+0x22>
 8001416:	2300      	movs	r3, #0
 8001418:	e020      	b.n	800145c <read_one_byte+0x64>
	uint8_t buf[1];

	uint8_t reg = regAddr;
 800141a:	79bb      	ldrb	r3, [r7, #6]
 800141c:	72fb      	strb	r3, [r7, #11]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, &reg, 1, HAL_MAX_DELAY) == HAL_OK) {
 800141e:	4b11      	ldr	r3, [pc, #68]	; (8001464 <read_one_byte+0x6c>)
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	f107 020b 	add.w	r2, r7, #11
 8001426:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2301      	movs	r3, #1
 800142e:	21d0      	movs	r1, #208	; 0xd0
 8001430:	f003 fe5a 	bl	80050e8 <HAL_I2C_Master_Transmit>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d10f      	bne.n	800145a <read_one_byte+0x62>
		if (HAL_I2C_Master_Receive(hi2c1_ptr, IMU_I2C_ADDR, buf, 1, HAL_MAX_DELAY) == HAL_OK) {
 800143a:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <read_one_byte+0x6c>)
 800143c:	6818      	ldr	r0, [r3, #0]
 800143e:	f107 020c 	add.w	r2, r7, #12
 8001442:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2301      	movs	r3, #1
 800144a:	21d0      	movs	r1, #208	; 0xd0
 800144c:	f003 ff4a 	bl	80052e4 <HAL_I2C_Master_Receive>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <read_one_byte+0x62>
			return buf[0];
 8001456:	7b3b      	ldrb	r3, [r7, #12]
 8001458:	e000      	b.n	800145c <read_one_byte+0x64>
		}
	}
	return 0;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3710      	adds	r7, #16
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000021c 	.word	0x2000021c

08001468 <write_one_byte>:

uint8_t write_one_byte(uint8_t bank, uint8_t regAddr, uint8_t data) {
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af02      	add	r7, sp, #8
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
 8001472:	460b      	mov	r3, r1
 8001474:	71bb      	strb	r3, [r7, #6]
 8001476:	4613      	mov	r3, r2
 8001478:	717b      	strb	r3, [r7, #5]

	if (!select_bank(bank)) return 0;
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	4618      	mov	r0, r3
 800147e:	f000 f821 	bl	80014c4 <select_bank>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <write_one_byte+0x24>
 8001488:	2300      	movs	r3, #0
 800148a:	e014      	b.n	80014b6 <write_one_byte+0x4e>
	uint8_t buf[2];
	buf[0] = regAddr;
 800148c:	79bb      	ldrb	r3, [r7, #6]
 800148e:	733b      	strb	r3, [r7, #12]
	buf[1] = data;
 8001490:	797b      	ldrb	r3, [r7, #5]
 8001492:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, buf, 2, HAL_MAX_DELAY) == HAL_OK) {
 8001494:	4b0a      	ldr	r3, [pc, #40]	; (80014c0 <write_one_byte+0x58>)
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	f107 020c 	add.w	r2, r7, #12
 800149c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014a0:	9300      	str	r3, [sp, #0]
 80014a2:	2302      	movs	r3, #2
 80014a4:	21d0      	movs	r1, #208	; 0xd0
 80014a6:	f003 fe1f 	bl	80050e8 <HAL_I2C_Master_Transmit>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <write_one_byte+0x4c>
		return 1;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e000      	b.n	80014b6 <write_one_byte+0x4e>
	}
	return 0;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2000021c 	.word	0x2000021c

080014c4 <select_bank>:

uint8_t select_bank(uint8_t bank) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af02      	add	r7, sp, #8
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]

	if (bank > 3) return 0;
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	d901      	bls.n	80014d8 <select_bank+0x14>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e020      	b.n	800151a <select_bank+0x56>
	if (cur_bank == bank) return 1;
 80014d8:	4b12      	ldr	r3, [pc, #72]	; (8001524 <select_bank+0x60>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	79fa      	ldrb	r2, [r7, #7]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d101      	bne.n	80014e6 <select_bank+0x22>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e019      	b.n	800151a <select_bank+0x56>
	uint8_t buf[2];
	buf[0] = REG_BANK_SEL;
 80014e6:	237f      	movs	r3, #127	; 0x7f
 80014e8:	733b      	strb	r3, [r7, #12]
	buf[1] = bank << 4;
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, buf, 2, HAL_MAX_DELAY) == HAL_OK) {
 80014f2:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <select_bank+0x64>)
 80014f4:	6818      	ldr	r0, [r3, #0]
 80014f6:	f107 020c 	add.w	r2, r7, #12
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014fe:	9300      	str	r3, [sp, #0]
 8001500:	2302      	movs	r3, #2
 8001502:	21d0      	movs	r1, #208	; 0xd0
 8001504:	f003 fdf0 	bl	80050e8 <HAL_I2C_Master_Transmit>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d104      	bne.n	8001518 <select_bank+0x54>
		cur_bank = bank;
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <select_bank+0x60>)
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	7013      	strb	r3, [r2, #0]
		return 1;
 8001514:	2301      	movs	r3, #1
 8001516:	e000      	b.n	800151a <select_bank+0x56>
	}
	return 0;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000000 	.word	0x20000000
 8001528:	2000021c 	.word	0x2000021c

0800152c <get_cur_bank>:

uint8_t get_cur_bank() {
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af02      	add	r7, sp, #8
	uint8_t buf[1];

	uint8_t reg = REG_BANK_SEL;
 8001532:	237f      	movs	r3, #127	; 0x7f
 8001534:	70fb      	strb	r3, [r7, #3]

	if (HAL_I2C_Master_Transmit(hi2c1_ptr, IMU_I2C_ADDR, &reg, 1, HAL_MAX_DELAY) == HAL_OK) {
 8001536:	4b13      	ldr	r3, [pc, #76]	; (8001584 <get_cur_bank+0x58>)
 8001538:	6818      	ldr	r0, [r3, #0]
 800153a:	1cfa      	adds	r2, r7, #3
 800153c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001540:	9300      	str	r3, [sp, #0]
 8001542:	2301      	movs	r3, #1
 8001544:	21d0      	movs	r1, #208	; 0xd0
 8001546:	f003 fdcf 	bl	80050e8 <HAL_I2C_Master_Transmit>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d113      	bne.n	8001578 <get_cur_bank+0x4c>
		if (HAL_I2C_Master_Receive(hi2c1_ptr, IMU_I2C_ADDR, buf, 1, HAL_MAX_DELAY) == HAL_OK) {
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <get_cur_bank+0x58>)
 8001552:	6818      	ldr	r0, [r3, #0]
 8001554:	1d3a      	adds	r2, r7, #4
 8001556:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800155a:	9300      	str	r3, [sp, #0]
 800155c:	2301      	movs	r3, #1
 800155e:	21d0      	movs	r1, #208	; 0xd0
 8001560:	f003 fec0 	bl	80052e4 <HAL_I2C_Master_Receive>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d106      	bne.n	8001578 <get_cur_bank+0x4c>
			return (buf[0] >> 4) & 0x3;
 800156a:	793b      	ldrb	r3, [r7, #4]
 800156c:	091b      	lsrs	r3, r3, #4
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f003 0303 	and.w	r3, r3, #3
 8001574:	b2db      	uxtb	r3, r3
 8001576:	e000      	b.n	800157a <get_cur_bank+0x4e>
		}
	}
	return 4;
 8001578:	2304      	movs	r3, #4
}
 800157a:	4618      	mov	r0, r3
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	2000021c 	.word	0x2000021c

08001588 <read_raw_accel_x>:

int16_t read_raw_accel_x() {
 8001588:	b590      	push	{r4, r7, lr}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_ACCEL_XOUT_H) << 8) | read_one_byte(0, B0_ACCEL_XOUT_L));
 800158e:	212d      	movs	r1, #45	; 0x2d
 8001590:	2000      	movs	r0, #0
 8001592:	f7ff ff31 	bl	80013f8 <read_one_byte>
 8001596:	4603      	mov	r3, r0
 8001598:	021b      	lsls	r3, r3, #8
 800159a:	b21c      	sxth	r4, r3
 800159c:	212e      	movs	r1, #46	; 0x2e
 800159e:	2000      	movs	r0, #0
 80015a0:	f7ff ff2a 	bl	80013f8 <read_one_byte>
 80015a4:	4603      	mov	r3, r0
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	4323      	orrs	r3, r4
 80015aa:	80fb      	strh	r3, [r7, #6]
	return raw;
 80015ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd90      	pop	{r4, r7, pc}

080015b8 <read_raw_accel_y>:
	int16_t raw = read_raw_accel_x();
	float result = ((float)raw / ACCEL_SENSITIVITY_SCALE) * G;
	return result;
}

int16_t read_raw_accel_y() {
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_ACCEL_YOUT_H) << 8) | read_one_byte(0, B0_ACCEL_YOUT_L));
 80015be:	212f      	movs	r1, #47	; 0x2f
 80015c0:	2000      	movs	r0, #0
 80015c2:	f7ff ff19 	bl	80013f8 <read_one_byte>
 80015c6:	4603      	mov	r3, r0
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	b21c      	sxth	r4, r3
 80015cc:	2130      	movs	r1, #48	; 0x30
 80015ce:	2000      	movs	r0, #0
 80015d0:	f7ff ff12 	bl	80013f8 <read_one_byte>
 80015d4:	4603      	mov	r3, r0
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	4323      	orrs	r3, r4
 80015da:	80fb      	strh	r3, [r7, #6]
	return raw;
 80015dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd90      	pop	{r4, r7, pc}

080015e8 <read_raw_accel_z>:
	int16_t raw = read_raw_accel_y();
	float result = ((float)raw / ACCEL_SENSITIVITY_SCALE) * G;
	return result;
}

int16_t read_raw_accel_z() {
 80015e8:	b590      	push	{r4, r7, lr}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_ACCEL_ZOUT_H) << 8) | read_one_byte(0, B0_ACCEL_ZOUT_L));
 80015ee:	2131      	movs	r1, #49	; 0x31
 80015f0:	2000      	movs	r0, #0
 80015f2:	f7ff ff01 	bl	80013f8 <read_one_byte>
 80015f6:	4603      	mov	r3, r0
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b21c      	sxth	r4, r3
 80015fc:	2132      	movs	r1, #50	; 0x32
 80015fe:	2000      	movs	r0, #0
 8001600:	f7ff fefa 	bl	80013f8 <read_one_byte>
 8001604:	4603      	mov	r3, r0
 8001606:	b21b      	sxth	r3, r3
 8001608:	4323      	orrs	r3, r4
 800160a:	80fb      	strh	r3, [r7, #6]
	return raw;
 800160c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001610:	4618      	mov	r0, r3
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	bd90      	pop	{r4, r7, pc}

08001618 <accel_caliberate>:
}

/*
 * Assumption: Device is initialize on flat surface (ax = ay = 0, az = g)
 */
void accel_caliberate() {
 8001618:	b590      	push	{r4, r7, lr}
 800161a:	b089      	sub	sp, #36	; 0x24
 800161c:	af00      	add	r7, sp, #0
	int32_t accel_bias_x = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
	int32_t accel_bias_y = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	61bb      	str	r3, [r7, #24]
	int32_t accel_bias_z = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 100; i++) {
 800162a:	2300      	movs	r3, #0
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	e017      	b.n	8001660 <accel_caliberate+0x48>
		accel_bias_x += read_raw_accel_x();
 8001630:	f7ff ffaa 	bl	8001588 <read_raw_accel_x>
 8001634:	4603      	mov	r3, r0
 8001636:	461a      	mov	r2, r3
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	4413      	add	r3, r2
 800163c:	61fb      	str	r3, [r7, #28]
		accel_bias_y += read_raw_accel_y();
 800163e:	f7ff ffbb 	bl	80015b8 <read_raw_accel_y>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	4413      	add	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
		accel_bias_z += read_raw_accel_z();
 800164c:	f7ff ffcc 	bl	80015e8 <read_raw_accel_z>
 8001650:	4603      	mov	r3, r0
 8001652:	461a      	mov	r2, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	4413      	add	r3, r2
 8001658:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 100; i++) {
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	3301      	adds	r3, #1
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	2b63      	cmp	r3, #99	; 0x63
 8001664:	dde4      	ble.n	8001630 <accel_caliberate+0x18>
	}
	accel_bias_x /= 100;
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	4a57      	ldr	r2, [pc, #348]	; (80017c8 <accel_caliberate+0x1b0>)
 800166a:	fb82 1203 	smull	r1, r2, r2, r3
 800166e:	1152      	asrs	r2, r2, #5
 8001670:	17db      	asrs	r3, r3, #31
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	61fb      	str	r3, [r7, #28]
	accel_bias_y /= 100;
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	4a53      	ldr	r2, [pc, #332]	; (80017c8 <accel_caliberate+0x1b0>)
 800167a:	fb82 1203 	smull	r1, r2, r2, r3
 800167e:	1152      	asrs	r2, r2, #5
 8001680:	17db      	asrs	r3, r3, #31
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	61bb      	str	r3, [r7, #24]
	accel_bias_z /= 100;
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	4a4f      	ldr	r2, [pc, #316]	; (80017c8 <accel_caliberate+0x1b0>)
 800168a:	fb82 1203 	smull	r1, r2, r2, r3
 800168e:	1152      	asrs	r2, r2, #5
 8001690:	17db      	asrs	r3, r3, #31
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	617b      	str	r3, [r7, #20]
	accel_bias_z -= ACCEL_SENSITIVITY_SCALE;
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800169c:	617b      	str	r3, [r7, #20]
	// Measured scale: 16384 lsb/g. Offset scale: 0.98 mg/lsb. Convert by offset = - measurement / 16
	accel_bias_x = -accel_bias_x / 16;
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	425b      	negs	r3, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	da00      	bge.n	80016a8 <accel_caliberate+0x90>
 80016a6:	330f      	adds	r3, #15
 80016a8:	111b      	asrs	r3, r3, #4
 80016aa:	61fb      	str	r3, [r7, #28]
	accel_bias_y = -accel_bias_y / 16;
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	425b      	negs	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	da00      	bge.n	80016b6 <accel_caliberate+0x9e>
 80016b4:	330f      	adds	r3, #15
 80016b6:	111b      	asrs	r3, r3, #4
 80016b8:	61bb      	str	r3, [r7, #24]
	accel_bias_z = -accel_bias_z / 16;
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	425b      	negs	r3, r3
 80016be:	2b00      	cmp	r3, #0
 80016c0:	da00      	bge.n	80016c4 <accel_caliberate+0xac>
 80016c2:	330f      	adds	r3, #15
 80016c4:	111b      	asrs	r3, r3, #4
 80016c6:	617b      	str	r3, [r7, #20]
	// Get the preloaded offset and add with our custom bias
	int16_t accel_offset_x = (int16_t)(read_one_byte(1, B1_XA_OFFS_H) << 8 | read_one_byte(1, B1_XA_OFFS_L)) >> 1;
 80016c8:	2114      	movs	r1, #20
 80016ca:	2001      	movs	r0, #1
 80016cc:	f7ff fe94 	bl	80013f8 <read_one_byte>
 80016d0:	4603      	mov	r3, r0
 80016d2:	021b      	lsls	r3, r3, #8
 80016d4:	b21c      	sxth	r4, r3
 80016d6:	2115      	movs	r1, #21
 80016d8:	2001      	movs	r0, #1
 80016da:	f7ff fe8d 	bl	80013f8 <read_one_byte>
 80016de:	4603      	mov	r3, r0
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4323      	orrs	r3, r4
 80016e4:	b21b      	sxth	r3, r3
 80016e6:	105b      	asrs	r3, r3, #1
 80016e8:	81fb      	strh	r3, [r7, #14]
	int16_t accel_offset_y = (int16_t)(read_one_byte(1, B1_YA_OFFS_H) << 8 | read_one_byte(1, B1_YA_OFFS_L)) >> 1;
 80016ea:	2117      	movs	r1, #23
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff fe83 	bl	80013f8 <read_one_byte>
 80016f2:	4603      	mov	r3, r0
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	b21c      	sxth	r4, r3
 80016f8:	2118      	movs	r1, #24
 80016fa:	2001      	movs	r0, #1
 80016fc:	f7ff fe7c 	bl	80013f8 <read_one_byte>
 8001700:	4603      	mov	r3, r0
 8001702:	b21b      	sxth	r3, r3
 8001704:	4323      	orrs	r3, r4
 8001706:	b21b      	sxth	r3, r3
 8001708:	105b      	asrs	r3, r3, #1
 800170a:	81bb      	strh	r3, [r7, #12]
	int16_t accel_offset_z = (int16_t)(read_one_byte(1, B1_ZA_OFFS_H) << 8 | read_one_byte(1, B1_ZA_OFFS_L)) >> 1;
 800170c:	211a      	movs	r1, #26
 800170e:	2001      	movs	r0, #1
 8001710:	f7ff fe72 	bl	80013f8 <read_one_byte>
 8001714:	4603      	mov	r3, r0
 8001716:	021b      	lsls	r3, r3, #8
 8001718:	b21c      	sxth	r4, r3
 800171a:	211b      	movs	r1, #27
 800171c:	2001      	movs	r0, #1
 800171e:	f7ff fe6b 	bl	80013f8 <read_one_byte>
 8001722:	4603      	mov	r3, r0
 8001724:	b21b      	sxth	r3, r3
 8001726:	4323      	orrs	r3, r4
 8001728:	b21b      	sxth	r3, r3
 800172a:	105b      	asrs	r3, r3, #1
 800172c:	817b      	strh	r3, [r7, #10]

	accel_bias_x += accel_offset_x;
 800172e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001732:	69fa      	ldr	r2, [r7, #28]
 8001734:	4413      	add	r3, r2
 8001736:	61fb      	str	r3, [r7, #28]
	accel_bias_y += accel_offset_y;
 8001738:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4413      	add	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
	accel_bias_z += accel_offset_z;
 8001742:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001746:	697a      	ldr	r2, [r7, #20]
 8001748:	4413      	add	r3, r2
 800174a:	617b      	str	r3, [r7, #20]

	// Separate accel_bias into 2 part: [14:7] and [6:0]
	uint8_t accel_bias_x_h = (uint8_t)(accel_bias_x >> 7);
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	11db      	asrs	r3, r3, #7
 8001750:	727b      	strb	r3, [r7, #9]
	uint8_t accel_bias_x_l = (uint8_t)(accel_bias_x << 1);
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	723b      	strb	r3, [r7, #8]
	uint8_t accel_bias_y_h = (uint8_t)(accel_bias_y >> 7);
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	11db      	asrs	r3, r3, #7
 800175e:	71fb      	strb	r3, [r7, #7]
	uint8_t accel_bias_y_l = (uint8_t)(accel_bias_y << 1);
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	b2db      	uxtb	r3, r3
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	71bb      	strb	r3, [r7, #6]
	uint8_t accel_bias_z_h = (uint8_t)(accel_bias_z >> 7);
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	11db      	asrs	r3, r3, #7
 800176c:	717b      	strb	r3, [r7, #5]
	uint8_t accel_bias_z_l = (uint8_t)(accel_bias_z << 1);
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	b2db      	uxtb	r3, r3
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	713b      	strb	r3, [r7, #4]
	// Write to registers
	write_one_byte(1, B1_XA_OFFS_H, accel_bias_x_h);
 8001776:	7a7b      	ldrb	r3, [r7, #9]
 8001778:	461a      	mov	r2, r3
 800177a:	2114      	movs	r1, #20
 800177c:	2001      	movs	r0, #1
 800177e:	f7ff fe73 	bl	8001468 <write_one_byte>
	write_one_byte(1, B1_XA_OFFS_L, accel_bias_x_l);
 8001782:	7a3b      	ldrb	r3, [r7, #8]
 8001784:	461a      	mov	r2, r3
 8001786:	2115      	movs	r1, #21
 8001788:	2001      	movs	r0, #1
 800178a:	f7ff fe6d 	bl	8001468 <write_one_byte>
	write_one_byte(1, B1_YA_OFFS_H, accel_bias_y_h);
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	461a      	mov	r2, r3
 8001792:	2117      	movs	r1, #23
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff fe67 	bl	8001468 <write_one_byte>
	write_one_byte(1, B1_YA_OFFS_L, accel_bias_y_l);
 800179a:	79bb      	ldrb	r3, [r7, #6]
 800179c:	461a      	mov	r2, r3
 800179e:	2118      	movs	r1, #24
 80017a0:	2001      	movs	r0, #1
 80017a2:	f7ff fe61 	bl	8001468 <write_one_byte>
	write_one_byte(1, B1_ZA_OFFS_H, accel_bias_z_h);
 80017a6:	797b      	ldrb	r3, [r7, #5]
 80017a8:	461a      	mov	r2, r3
 80017aa:	211a      	movs	r1, #26
 80017ac:	2001      	movs	r0, #1
 80017ae:	f7ff fe5b 	bl	8001468 <write_one_byte>
	write_one_byte(1, B1_ZA_OFFS_L, accel_bias_z_l);
 80017b2:	793b      	ldrb	r3, [r7, #4]
 80017b4:	461a      	mov	r2, r3
 80017b6:	211b      	movs	r1, #27
 80017b8:	2001      	movs	r0, #1
 80017ba:	f7ff fe55 	bl	8001468 <write_one_byte>
}
 80017be:	bf00      	nop
 80017c0:	3724      	adds	r7, #36	; 0x24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd90      	pop	{r4, r7, pc}
 80017c6:	bf00      	nop
 80017c8:	51eb851f 	.word	0x51eb851f

080017cc <read_raw_gyro_x>:

int16_t read_raw_gyro_x() {
 80017cc:	b590      	push	{r4, r7, lr}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_GYRO_XOUT_H) << 8) | read_one_byte(0, B0_GYRO_XOUT_L));
 80017d2:	2133      	movs	r1, #51	; 0x33
 80017d4:	2000      	movs	r0, #0
 80017d6:	f7ff fe0f 	bl	80013f8 <read_one_byte>
 80017da:	4603      	mov	r3, r0
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	b21c      	sxth	r4, r3
 80017e0:	2134      	movs	r1, #52	; 0x34
 80017e2:	2000      	movs	r0, #0
 80017e4:	f7ff fe08 	bl	80013f8 <read_one_byte>
 80017e8:	4603      	mov	r3, r0
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4323      	orrs	r3, r4
 80017ee:	80fb      	strh	r3, [r7, #6]
	return raw;
 80017f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd90      	pop	{r4, r7, pc}

080017fc <read_raw_gyro_y>:
	int16_t raw = read_raw_gyro_x();
	float result = (float)raw / GYRO_SENSITIVITY_SCALE;
	return result;
}

int16_t read_raw_gyro_y() {
 80017fc:	b590      	push	{r4, r7, lr}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_GYRO_YOUT_H) << 8) | read_one_byte(0, B0_GYRO_YOUT_L));
 8001802:	2135      	movs	r1, #53	; 0x35
 8001804:	2000      	movs	r0, #0
 8001806:	f7ff fdf7 	bl	80013f8 <read_one_byte>
 800180a:	4603      	mov	r3, r0
 800180c:	021b      	lsls	r3, r3, #8
 800180e:	b21c      	sxth	r4, r3
 8001810:	2136      	movs	r1, #54	; 0x36
 8001812:	2000      	movs	r0, #0
 8001814:	f7ff fdf0 	bl	80013f8 <read_one_byte>
 8001818:	4603      	mov	r3, r0
 800181a:	b21b      	sxth	r3, r3
 800181c:	4323      	orrs	r3, r4
 800181e:	80fb      	strh	r3, [r7, #6]
	return raw;
 8001820:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bd90      	pop	{r4, r7, pc}

0800182c <read_raw_gyro_z>:
	int16_t raw = read_raw_gyro_y();
	float result = (float)raw / GYRO_SENSITIVITY_SCALE;
	return result;
}

int16_t read_raw_gyro_z() {
 800182c:	b590      	push	{r4, r7, lr}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
	int16_t raw = (int16_t)((read_one_byte(0, B0_GYRO_ZOUT_H) << 8) | read_one_byte(0, B0_GYRO_ZOUT_L));
 8001832:	2137      	movs	r1, #55	; 0x37
 8001834:	2000      	movs	r0, #0
 8001836:	f7ff fddf 	bl	80013f8 <read_one_byte>
 800183a:	4603      	mov	r3, r0
 800183c:	021b      	lsls	r3, r3, #8
 800183e:	b21c      	sxth	r4, r3
 8001840:	2138      	movs	r1, #56	; 0x38
 8001842:	2000      	movs	r0, #0
 8001844:	f7ff fdd8 	bl	80013f8 <read_one_byte>
 8001848:	4603      	mov	r3, r0
 800184a:	b21b      	sxth	r3, r3
 800184c:	4323      	orrs	r3, r4
 800184e:	80fb      	strh	r3, [r7, #6]
	return raw;
 8001850:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	bd90      	pop	{r4, r7, pc}

0800185c <read_gyro_z>:

float read_gyro_z() {
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
	int16_t raw = read_raw_gyro_z();
 8001862:	f7ff ffe3 	bl	800182c <read_raw_gyro_z>
 8001866:	4603      	mov	r3, r0
 8001868:	80fb      	strh	r3, [r7, #6]
	float result = (float)raw / GYRO_SENSITIVITY_SCALE;
 800186a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800186e:	ee07 3a90 	vmov	s15, r3
 8001872:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001876:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001894 <read_gyro_z+0x38>
 800187a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187e:	edc7 7a00 	vstr	s15, [r7]
	return result;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	ee07 3a90 	vmov	s15, r3
}
 8001888:	eeb0 0a67 	vmov.f32	s0, s15
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	43030000 	.word	0x43030000

08001898 <gyro_caliberate>:
	gyro->x = read_gyro_x();
	gyro->y = read_gyro_y();
	gyro->z = read_gyro_z();
}

void gyro_caliberate() {
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
	int32_t gyro_bias_x = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
	int32_t gyro_bias_y = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
	int32_t gyro_bias_z = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 100; i++) {
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	e017      	b.n	80018e0 <gyro_caliberate+0x48>
		gyro_bias_x += read_raw_gyro_x();
 80018b0:	f7ff ff8c 	bl	80017cc <read_raw_gyro_x>
 80018b4:	4603      	mov	r3, r0
 80018b6:	461a      	mov	r2, r3
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	4413      	add	r3, r2
 80018bc:	617b      	str	r3, [r7, #20]
		gyro_bias_y += read_raw_gyro_y();
 80018be:	f7ff ff9d 	bl	80017fc <read_raw_gyro_y>
 80018c2:	4603      	mov	r3, r0
 80018c4:	461a      	mov	r2, r3
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	4413      	add	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]
		gyro_bias_z += read_raw_gyro_z();
 80018cc:	f7ff ffae 	bl	800182c <read_raw_gyro_z>
 80018d0:	4603      	mov	r3, r0
 80018d2:	461a      	mov	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4413      	add	r3, r2
 80018d8:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 100; i++) {
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	3301      	adds	r3, #1
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	2b63      	cmp	r3, #99	; 0x63
 80018e4:	dde4      	ble.n	80018b0 <gyro_caliberate+0x18>
	}
	gyro_bias_x /= 100;
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	4a31      	ldr	r2, [pc, #196]	; (80019b0 <gyro_caliberate+0x118>)
 80018ea:	fb82 1203 	smull	r1, r2, r2, r3
 80018ee:	1152      	asrs	r2, r2, #5
 80018f0:	17db      	asrs	r3, r3, #31
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	617b      	str	r3, [r7, #20]
	gyro_bias_y /= 100;
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	4a2d      	ldr	r2, [pc, #180]	; (80019b0 <gyro_caliberate+0x118>)
 80018fa:	fb82 1203 	smull	r1, r2, r2, r3
 80018fe:	1152      	asrs	r2, r2, #5
 8001900:	17db      	asrs	r3, r3, #31
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	613b      	str	r3, [r7, #16]
	gyro_bias_z /= 100;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4a29      	ldr	r2, [pc, #164]	; (80019b0 <gyro_caliberate+0x118>)
 800190a:	fb82 1203 	smull	r1, r2, r2, r3
 800190e:	1152      	asrs	r2, r2, #5
 8001910:	17db      	asrs	r3, r3, #31
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	60fb      	str	r3, [r7, #12]
	// Step size for offset register: 0.0305 dps/LSB; Offset = Measurement / 4;
	gyro_bias_x = -gyro_bias_x / 4;
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	425b      	negs	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	da00      	bge.n	8001920 <gyro_caliberate+0x88>
 800191e:	3303      	adds	r3, #3
 8001920:	109b      	asrs	r3, r3, #2
 8001922:	617b      	str	r3, [r7, #20]
	gyro_bias_y = -gyro_bias_y / 4;
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	425b      	negs	r3, r3
 8001928:	2b00      	cmp	r3, #0
 800192a:	da00      	bge.n	800192e <gyro_caliberate+0x96>
 800192c:	3303      	adds	r3, #3
 800192e:	109b      	asrs	r3, r3, #2
 8001930:	613b      	str	r3, [r7, #16]
	gyro_bias_z = -gyro_bias_z / 4;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	425b      	negs	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	da00      	bge.n	800193c <gyro_caliberate+0xa4>
 800193a:	3303      	adds	r3, #3
 800193c:	109b      	asrs	r3, r3, #2
 800193e:	60fb      	str	r3, [r7, #12]
	/*gyro_bias_x = -gyro_bias_x * 2;
	gyro_bias_y = -gyro_bias_y * 2;
	gyro_bias_z = -gyro_bias_z * 2;*/
	// Separate gyro_bias into 2 parts: [15:8] and [7:0]
	uint8_t gyro_bias_x_h = (uint8_t)(gyro_bias_x >> 8);
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	121b      	asrs	r3, r3, #8
 8001944:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_bias_x_l = (uint8_t)gyro_bias_x;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	71bb      	strb	r3, [r7, #6]
	uint8_t gyro_bias_y_h = (uint8_t)(gyro_bias_y >> 8);
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	121b      	asrs	r3, r3, #8
 800194e:	717b      	strb	r3, [r7, #5]
	uint8_t gyro_bias_y_l = (uint8_t)gyro_bias_y;
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	713b      	strb	r3, [r7, #4]
	uint8_t gyro_bias_z_h = (uint8_t)(gyro_bias_z >> 8);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	121b      	asrs	r3, r3, #8
 8001958:	70fb      	strb	r3, [r7, #3]
	uint8_t gyro_bias_z_l = (uint8_t)gyro_bias_z;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	70bb      	strb	r3, [r7, #2]
	// Write to registers
	write_one_byte(2, B2_XG_OFFS_USRH, gyro_bias_x_h);
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	461a      	mov	r2, r3
 8001962:	2103      	movs	r1, #3
 8001964:	2002      	movs	r0, #2
 8001966:	f7ff fd7f 	bl	8001468 <write_one_byte>
	write_one_byte(2, B2_XG_OFFS_USRL, gyro_bias_x_l);
 800196a:	79bb      	ldrb	r3, [r7, #6]
 800196c:	461a      	mov	r2, r3
 800196e:	2104      	movs	r1, #4
 8001970:	2002      	movs	r0, #2
 8001972:	f7ff fd79 	bl	8001468 <write_one_byte>
	write_one_byte(2, B2_YG_OFFS_USRH, gyro_bias_y_h);
 8001976:	797b      	ldrb	r3, [r7, #5]
 8001978:	461a      	mov	r2, r3
 800197a:	2105      	movs	r1, #5
 800197c:	2002      	movs	r0, #2
 800197e:	f7ff fd73 	bl	8001468 <write_one_byte>
	write_one_byte(2, B2_YG_OFFS_USRL, gyro_bias_y_l);
 8001982:	793b      	ldrb	r3, [r7, #4]
 8001984:	461a      	mov	r2, r3
 8001986:	2106      	movs	r1, #6
 8001988:	2002      	movs	r0, #2
 800198a:	f7ff fd6d 	bl	8001468 <write_one_byte>
	write_one_byte(2, B2_ZG_OFFS_USRH, gyro_bias_z_h);
 800198e:	78fb      	ldrb	r3, [r7, #3]
 8001990:	461a      	mov	r2, r3
 8001992:	2107      	movs	r1, #7
 8001994:	2002      	movs	r0, #2
 8001996:	f7ff fd67 	bl	8001468 <write_one_byte>
	write_one_byte(2, B2_ZG_OFFS_USRL, gyro_bias_z_l);
 800199a:	78bb      	ldrb	r3, [r7, #2]
 800199c:	461a      	mov	r2, r3
 800199e:	2108      	movs	r1, #8
 80019a0:	2002      	movs	r0, #2
 80019a2:	f7ff fd61 	bl	8001468 <write_one_byte>
}
 80019a6:	bf00      	nop
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	51eb851f 	.word	0x51eb851f

080019b4 <calcOri>:

float calcOri(uint32_t* lastSampleTime, float lastSampleOri) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	ed87 0a00 	vstr	s0, [r7]
	float angular_speed = 0;
 80019c0:	f04f 0300 	mov.w	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
	angular_speed += read_gyro_z();
 80019c6:	f7ff ff49 	bl	800185c <read_gyro_z>
 80019ca:	eeb0 7a40 	vmov.f32	s14, s0
 80019ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80019d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019d6:	edc7 7a05 	vstr	s15, [r7, #20]
	if (abs(angular_speed) < MIN_ANG_SPD)
 80019da:	edd7 7a05 	vldr	s15, [r7, #20]
 80019de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e2:	ee17 3a90 	vmov	r3, s15
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	bfb8      	it	lt
 80019ea:	425b      	neglt	r3, r3
 80019ec:	ee07 3a90 	vmov	s15, r3
 80019f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80019f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a00:	d502      	bpl.n	8001a08 <calcOri+0x54>
		angular_speed = 0;
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]
	uint32_t curTime = HAL_GetTick();
 8001a08:	f002 fea0 	bl	800474c <HAL_GetTick>
 8001a0c:	60f8      	str	r0, [r7, #12]
	uint16_t dt = curTime - (*lastSampleTime);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	817b      	strh	r3, [r7, #10]
	*lastSampleTime = curTime;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	601a      	str	r2, [r3, #0]
	float result = lastSampleOri + angular_speed * dt / 1000;
 8001a22:	897b      	ldrh	r3, [r7, #10]
 8001a24:	ee07 3a90 	vmov	s15, r3
 8001a28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a34:	eddf 6a19 	vldr	s13, [pc, #100]	; 8001a9c <calcOri+0xe8>
 8001a38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a3c:	ed97 7a00 	vldr	s14, [r7]
 8001a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a44:	edc7 7a04 	vstr	s15, [r7, #16]
	while (result >= 360)
 8001a48:	e007      	b.n	8001a5a <calcOri+0xa6>
		result -= 360;
 8001a4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a4e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001aa0 <calcOri+0xec>
 8001a52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a56:	edc7 7a04 	vstr	s15, [r7, #16]
	while (result >= 360)
 8001a5a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a5e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001aa0 <calcOri+0xec>
 8001a62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a6a:	daee      	bge.n	8001a4a <calcOri+0x96>
	while (result < 0)
 8001a6c:	e007      	b.n	8001a7e <calcOri+0xca>
		result += 360;
 8001a6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a72:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001aa0 <calcOri+0xec>
 8001a76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a7a:	edc7 7a04 	vstr	s15, [r7, #16]
	while (result < 0)
 8001a7e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8a:	d4f0      	bmi.n	8001a6e <calcOri+0xba>
	return result;
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	ee07 3a90 	vmov	s15, r3
}
 8001a92:	eeb0 0a67 	vmov.f32	s0, s15
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	447a0000 	.word	0x447a0000
 8001aa0:	43b40000 	.word	0x43b40000

08001aa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aa8:	f002 fdea 	bl	8004680 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aac:	f000 f872 	bl	8001b94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab0:	f000 fb70 	bl	8002194 <MX_GPIO_Init>
  MX_TIM8_Init();
 8001ab4:	f000 fa9a 	bl	8001fec <MX_TIM8_Init>
  MX_I2C1_Init();
 8001ab8:	f000 f8ca 	bl	8001c50 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001abc:	f000 f9b8 	bl	8001e30 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001ac0:	f000 fa0a 	bl	8001ed8 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001ac4:	f000 f8f2 	bl	8001cac <MX_TIM1_Init>
  MX_TIM6_Init();
 8001ac8:	f000 fa5a 	bl	8001f80 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8001acc:	f000 fb38 	bl	8002140 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8001ad0:	f002 f90a 	bl	8003ce8 <OLED_Init>
  HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ada:	481c      	ldr	r0, [pc, #112]	; (8001b4c <main+0xa8>)
 8001adc:	f003 f9a6 	bl	8004e2c <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001ae0:	f007 fbe6 	bl	80092b0 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of ori_semaphore */
  ori_semaphoreHandle = osSemaphoreNew(1, 1, &ori_semaphore_attributes);
 8001ae4:	4a1a      	ldr	r2, [pc, #104]	; (8001b50 <main+0xac>)
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f007 fcd8 	bl	800949e <osSemaphoreNew>
 8001aee:	4603      	mov	r3, r0
 8001af0:	4a18      	ldr	r2, [pc, #96]	; (8001b54 <main+0xb0>)
 8001af2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001af4:	4a18      	ldr	r2, [pc, #96]	; (8001b58 <main+0xb4>)
 8001af6:	2100      	movs	r1, #0
 8001af8:	4818      	ldr	r0, [pc, #96]	; (8001b5c <main+0xb8>)
 8001afa:	f007 fc23 	bl	8009344 <osThreadNew>
 8001afe:	4603      	mov	r3, r0
 8001b00:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <main+0xbc>)
 8001b02:	6013      	str	r3, [r2, #0]

  /* creation of motorServo */
  motorServoHandle = osThreadNew(StartMotorServo, NULL, &motorServo_attributes);
 8001b04:	4a17      	ldr	r2, [pc, #92]	; (8001b64 <main+0xc0>)
 8001b06:	2100      	movs	r1, #0
 8001b08:	4817      	ldr	r0, [pc, #92]	; (8001b68 <main+0xc4>)
 8001b0a:	f007 fc1b 	bl	8009344 <osThreadNew>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4a16      	ldr	r2, [pc, #88]	; (8001b6c <main+0xc8>)
 8001b12:	6013      	str	r3, [r2, #0]

  /* creation of imu */
  imuHandle = osThreadNew(StartIMU, NULL, &imu_attributes);
 8001b14:	4a16      	ldr	r2, [pc, #88]	; (8001b70 <main+0xcc>)
 8001b16:	2100      	movs	r1, #0
 8001b18:	4816      	ldr	r0, [pc, #88]	; (8001b74 <main+0xd0>)
 8001b1a:	f007 fc13 	bl	8009344 <osThreadNew>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4a15      	ldr	r2, [pc, #84]	; (8001b78 <main+0xd4>)
 8001b22:	6013      	str	r3, [r2, #0]

  /* creation of ultrasound */
  ultrasoundHandle = osThreadNew(StartUS, NULL, &ultrasound_attributes);
 8001b24:	4a15      	ldr	r2, [pc, #84]	; (8001b7c <main+0xd8>)
 8001b26:	2100      	movs	r1, #0
 8001b28:	4815      	ldr	r0, [pc, #84]	; (8001b80 <main+0xdc>)
 8001b2a:	f007 fc0b 	bl	8009344 <osThreadNew>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <main+0xe0>)
 8001b32:	6013      	str	r3, [r2, #0]

  /* creation of uart */
  uartHandle = osThreadNew(StartUART, NULL, &uart_attributes);
 8001b34:	4a14      	ldr	r2, [pc, #80]	; (8001b88 <main+0xe4>)
 8001b36:	2100      	movs	r1, #0
 8001b38:	4814      	ldr	r0, [pc, #80]	; (8001b8c <main+0xe8>)
 8001b3a:	f007 fc03 	bl	8009344 <osThreadNew>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	4a13      	ldr	r2, [pc, #76]	; (8001b90 <main+0xec>)
 8001b42:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b44:	f007 fbd8 	bl	80092f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <main+0xa4>
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	0800ff98 	.word	0x0800ff98
 8001b54:	2000043c 	.word	0x2000043c
 8001b58:	0800fee4 	.word	0x0800fee4
 8001b5c:	080025b9 	.word	0x080025b9
 8001b60:	20000428 	.word	0x20000428
 8001b64:	0800ff08 	.word	0x0800ff08
 8001b68:	080025cd 	.word	0x080025cd
 8001b6c:	2000042c 	.word	0x2000042c
 8001b70:	0800ff2c 	.word	0x0800ff2c
 8001b74:	080027d9 	.word	0x080027d9
 8001b78:	20000430 	.word	0x20000430
 8001b7c:	0800ff50 	.word	0x0800ff50
 8001b80:	08002825 	.word	0x08002825
 8001b84:	20000434 	.word	0x20000434
 8001b88:	0800ff74 	.word	0x0800ff74
 8001b8c:	08002879 	.word	0x08002879
 8001b90:	20000438 	.word	0x20000438

08001b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b094      	sub	sp, #80	; 0x50
 8001b98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b9a:	f107 0320 	add.w	r3, r7, #32
 8001b9e:	2230      	movs	r2, #48	; 0x30
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f00a ff88 	bl	800cab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ba8:	f107 030c 	add.w	r3, r7, #12
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <SystemClock_Config+0xb4>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc0:	4a21      	ldr	r2, [pc, #132]	; (8001c48 <SystemClock_Config+0xb4>)
 8001bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <SystemClock_Config+0xb4>)
 8001bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	607b      	str	r3, [r7, #4]
 8001bd8:	4b1c      	ldr	r3, [pc, #112]	; (8001c4c <SystemClock_Config+0xb8>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a1b      	ldr	r2, [pc, #108]	; (8001c4c <SystemClock_Config+0xb8>)
 8001bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be2:	6013      	str	r3, [r2, #0]
 8001be4:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <SystemClock_Config+0xb8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bec:	607b      	str	r3, [r7, #4]
 8001bee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bf8:	2310      	movs	r3, #16
 8001bfa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c00:	f107 0320 	add.w	r3, r7, #32
 8001c04:	4618      	mov	r0, r3
 8001c06:	f004 f8e9 	bl	8005ddc <HAL_RCC_OscConfig>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001c10:	f000 fe76 	bl	8002900 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c14:	230f      	movs	r3, #15
 8001c16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f004 fb4c 	bl	80062cc <HAL_RCC_ClockConfig>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001c3a:	f000 fe61 	bl	8002900 <Error_Handler>
  }
}
 8001c3e:	bf00      	nop
 8001c40:	3750      	adds	r7, #80	; 0x50
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	40007000 	.word	0x40007000

08001c50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c56:	4a13      	ldr	r2, [pc, #76]	; (8001ca4 <MX_I2C1_Init+0x54>)
 8001c58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c5c:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <MX_I2C1_Init+0x58>)
 8001c5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c60:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c74:	4b0a      	ldr	r3, [pc, #40]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c80:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c86:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c8c:	4804      	ldr	r0, [pc, #16]	; (8001ca0 <MX_I2C1_Init+0x50>)
 8001c8e:	f003 f8e7 	bl	8004e60 <HAL_I2C_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c98:	f000 fe32 	bl	8002900 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000228 	.word	0x20000228
 8001ca4:	40005400 	.word	0x40005400
 8001ca8:	000186a0 	.word	0x000186a0

08001cac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b09a      	sub	sp, #104	; 0x68
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	609a      	str	r2, [r3, #8]
 8001cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
 8001ce8:	615a      	str	r2, [r3, #20]
 8001cea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	2220      	movs	r2, #32
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f00a fee0 	bl	800cab8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cf8:	4b4b      	ldr	r3, [pc, #300]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001cfa:	4a4c      	ldr	r2, [pc, #304]	; (8001e2c <MX_TIM1_Init+0x180>)
 8001cfc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8001cfe:	4b4a      	ldr	r3, [pc, #296]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d00:	220f      	movs	r2, #15
 8001d02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d04:	4b48      	ldr	r3, [pc, #288]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8001d0a:	4b47      	ldr	r3, [pc, #284]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d0c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001d10:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d12:	4b45      	ldr	r3, [pc, #276]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d18:	4b43      	ldr	r3, [pc, #268]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d1e:	4b42      	ldr	r3, [pc, #264]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d20:	2280      	movs	r2, #128	; 0x80
 8001d22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d24:	4840      	ldr	r0, [pc, #256]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d26:	f004 fcb1 	bl	800668c <HAL_TIM_Base_Init>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001d30:	f000 fde6 	bl	8002900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d38:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d3a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4839      	ldr	r0, [pc, #228]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d42:	f005 fbb9 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001d4c:	f000 fdd8 	bl	8002900 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001d50:	4835      	ldr	r0, [pc, #212]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d52:	f004 fe75 	bl	8006a40 <HAL_TIM_IC_Init>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001d5c:	f000 fdd0 	bl	8002900 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d60:	4831      	ldr	r0, [pc, #196]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d62:	f004 fd4b 	bl	80067fc <HAL_TIM_PWM_Init>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001d6c:	f000 fdc8 	bl	8002900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d70:	2300      	movs	r3, #0
 8001d72:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d74:	2300      	movs	r3, #0
 8001d76:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d78:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	482a      	ldr	r0, [pc, #168]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001d80:	f006 f908 	bl	8007f94 <HAL_TIMEx_MasterConfigSynchronization>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 8001d8a:	f000 fdb9 	bl	8002900 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001d8e:	230a      	movs	r3, #10
 8001d90:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d92:	2301      	movs	r3, #1
 8001d94:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d96:	2300      	movs	r3, #0
 8001d98:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICFilter = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001da2:	2200      	movs	r2, #0
 8001da4:	4619      	mov	r1, r3
 8001da6:	4820      	ldr	r0, [pc, #128]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001da8:	f005 fa28 	bl	80071fc <HAL_TIM_IC_ConfigChannel>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 8001db2:	f000 fda5 	bl	8002900 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db6:	2360      	movs	r3, #96	; 0x60
 8001db8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4814      	ldr	r0, [pc, #80]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001dd8:	f005 faac 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 8001de2:	f000 fd8d 	bl	8002900 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001df6:	2300      	movs	r3, #0
 8001df8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dfa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dfe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	4619      	mov	r1, r3
 8001e08:	4807      	ldr	r0, [pc, #28]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001e0a:	f006 f93f 	bl	800808c <HAL_TIMEx_ConfigBreakDeadTime>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM1_Init+0x16c>
  {
    Error_Handler();
 8001e14:	f000 fd74 	bl	8002900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e18:	4803      	ldr	r0, [pc, #12]	; (8001e28 <MX_TIM1_Init+0x17c>)
 8001e1a:	f002 fa59 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 8001e1e:	bf00      	nop
 8001e20:	3768      	adds	r7, #104	; 0x68
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000027c 	.word	0x2000027c
 8001e2c:	40010000 	.word	0x40010000

08001e30 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08c      	sub	sp, #48	; 0x30
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e36:	f107 030c 	add.w	r3, r7, #12
 8001e3a:	2224      	movs	r2, #36	; 0x24
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f00a fe3a 	bl	800cab8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e44:	1d3b      	adds	r3, r7, #4
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e4c:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001e4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e52:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e54:	4b1f      	ldr	r3, [pc, #124]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5a:	4b1e      	ldr	r3, [pc, #120]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e60:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001e62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e66:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e68:	4b1a      	ldr	r3, [pc, #104]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e6e:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e74:	2303      	movs	r3, #3
 8001e76:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001e78:	2302      	movs	r3, #2
 8001e7a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e80:	2300      	movs	r3, #0
 8001e82:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001e84:	230a      	movs	r3, #10
 8001e86:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e90:	2300      	movs	r3, #0
 8001e92:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001e94:	230a      	movs	r3, #10
 8001e96:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001e98:	f107 030c 	add.w	r3, r7, #12
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	480d      	ldr	r0, [pc, #52]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001ea0:	f004 ff50 	bl	8006d44 <HAL_TIM_Encoder_Init>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001eaa:	f000 fd29 	bl	8002900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4806      	ldr	r0, [pc, #24]	; (8001ed4 <MX_TIM2_Init+0xa4>)
 8001ebc:	f006 f86a 	bl	8007f94 <HAL_TIMEx_MasterConfigSynchronization>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001ec6:	f000 fd1b 	bl	8002900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001eca:	bf00      	nop
 8001ecc:	3730      	adds	r7, #48	; 0x30
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200002c4 	.word	0x200002c4

08001ed8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08c      	sub	sp, #48	; 0x30
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	2224      	movs	r2, #36	; 0x24
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f00a fde6 	bl	800cab8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	1d3b      	adds	r3, r7, #4
 8001eee:	2200      	movs	r2, #0
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ef4:	4b20      	ldr	r3, [pc, #128]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001ef6:	4a21      	ldr	r2, [pc, #132]	; (8001f7c <MX_TIM3_Init+0xa4>)
 8001ef8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001efa:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f00:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f06:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001f08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f0c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0e:	4b1a      	ldr	r3, [pc, #104]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f14:	4b18      	ldr	r3, [pc, #96]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001f1e:	2302      	movs	r3, #2
 8001f20:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f22:	2301      	movs	r3, #1
 8001f24:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001f2a:	230a      	movs	r3, #10
 8001f2c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f32:	2301      	movs	r3, #1
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f36:	2300      	movs	r3, #0
 8001f38:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001f3a:	230a      	movs	r3, #10
 8001f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f3e:	f107 030c 	add.w	r3, r7, #12
 8001f42:	4619      	mov	r1, r3
 8001f44:	480c      	ldr	r0, [pc, #48]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001f46:	f004 fefd 	bl	8006d44 <HAL_TIM_Encoder_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f50:	f000 fcd6 	bl	8002900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f54:	2300      	movs	r3, #0
 8001f56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4805      	ldr	r0, [pc, #20]	; (8001f78 <MX_TIM3_Init+0xa0>)
 8001f62:	f006 f817 	bl	8007f94 <HAL_TIMEx_MasterConfigSynchronization>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001f6c:	f000 fcc8 	bl	8002900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f70:	bf00      	nop
 8001f72:	3730      	adds	r7, #48	; 0x30
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	2000030c 	.word	0x2000030c
 8001f7c:	40000400 	.word	0x40000400

08001f80 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f86:	463b      	mov	r3, r7
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001f8e:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <MX_TIM6_Init+0x64>)
 8001f90:	4a15      	ldr	r2, [pc, #84]	; (8001fe8 <MX_TIM6_Init+0x68>)
 8001f92:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15;
 8001f94:	4b13      	ldr	r3, [pc, #76]	; (8001fe4 <MX_TIM6_Init+0x64>)
 8001f96:	220f      	movs	r2, #15
 8001f98:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9a:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <MX_TIM6_Init+0x64>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001fa0:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <MX_TIM6_Init+0x64>)
 8001fa2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fa6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <MX_TIM6_Init+0x64>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001fae:	480d      	ldr	r0, [pc, #52]	; (8001fe4 <MX_TIM6_Init+0x64>)
 8001fb0:	f004 fb6c 	bl	800668c <HAL_TIM_Base_Init>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001fba:	f000 fca1 	bl	8002900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4806      	ldr	r0, [pc, #24]	; (8001fe4 <MX_TIM6_Init+0x64>)
 8001fcc:	f005 ffe2 	bl	8007f94 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001fd6:	f000 fc93 	bl	8002900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000354 	.word	0x20000354
 8001fe8:	40001000 	.word	0x40001000

08001fec <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b096      	sub	sp, #88	; 0x58
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ff2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	601a      	str	r2, [r3, #0]
 8001ffa:	605a      	str	r2, [r3, #4]
 8001ffc:	609a      	str	r2, [r3, #8]
 8001ffe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002000:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800200a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
 8002018:	611a      	str	r2, [r3, #16]
 800201a:	615a      	str	r2, [r3, #20]
 800201c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	2220      	movs	r2, #32
 8002022:	2100      	movs	r1, #0
 8002024:	4618      	mov	r0, r3
 8002026:	f00a fd47 	bl	800cab8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800202a:	4b43      	ldr	r3, [pc, #268]	; (8002138 <MX_TIM8_Init+0x14c>)
 800202c:	4a43      	ldr	r2, [pc, #268]	; (800213c <MX_TIM8_Init+0x150>)
 800202e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002030:	4b41      	ldr	r3, [pc, #260]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002032:	2200      	movs	r2, #0
 8002034:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002036:	4b40      	ldr	r3, [pc, #256]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002038:	2200      	movs	r2, #0
 800203a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 800203c:	4b3e      	ldr	r3, [pc, #248]	; (8002138 <MX_TIM8_Init+0x14c>)
 800203e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002042:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002044:	4b3c      	ldr	r3, [pc, #240]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002046:	2200      	movs	r2, #0
 8002048:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800204a:	4b3b      	ldr	r3, [pc, #236]	; (8002138 <MX_TIM8_Init+0x14c>)
 800204c:	2200      	movs	r2, #0
 800204e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002050:	4b39      	ldr	r3, [pc, #228]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002052:	2200      	movs	r2, #0
 8002054:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002056:	4838      	ldr	r0, [pc, #224]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002058:	f004 fb18 	bl	800668c <HAL_TIM_Base_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002062:	f000 fc4d 	bl	8002900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002066:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800206c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002070:	4619      	mov	r1, r3
 8002072:	4831      	ldr	r0, [pc, #196]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002074:	f005 fa20 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800207e:	f000 fc3f 	bl	8002900 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002082:	482d      	ldr	r0, [pc, #180]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002084:	f004 fbba 	bl	80067fc <HAL_TIM_PWM_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800208e:	f000 fc37 	bl	8002900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002092:	2300      	movs	r3, #0
 8002094:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002096:	2300      	movs	r3, #0
 8002098:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800209a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800209e:	4619      	mov	r1, r3
 80020a0:	4825      	ldr	r0, [pc, #148]	; (8002138 <MX_TIM8_Init+0x14c>)
 80020a2:	f005 ff77 	bl	8007f94 <HAL_TIMEx_MasterConfigSynchronization>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80020ac:	f000 fc28 	bl	8002900 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020b0:	2360      	movs	r3, #96	; 0x60
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020b8:	2300      	movs	r3, #0
 80020ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020bc:	2300      	movs	r3, #0
 80020be:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020c4:	2300      	movs	r3, #0
 80020c6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020c8:	2300      	movs	r3, #0
 80020ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d0:	2200      	movs	r2, #0
 80020d2:	4619      	mov	r1, r3
 80020d4:	4818      	ldr	r0, [pc, #96]	; (8002138 <MX_TIM8_Init+0x14c>)
 80020d6:	f005 f92d 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80020e0:	f000 fc0e 	bl	8002900 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e8:	2204      	movs	r2, #4
 80020ea:	4619      	mov	r1, r3
 80020ec:	4812      	ldr	r0, [pc, #72]	; (8002138 <MX_TIM8_Init+0x14c>)
 80020ee:	f005 f921 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80020f8:	f000 fc02 	bl	8002900 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020fc:	2300      	movs	r3, #0
 80020fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002100:	2300      	movs	r3, #0
 8002102:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002110:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002114:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002116:	2300      	movs	r3, #0
 8002118:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800211a:	1d3b      	adds	r3, r7, #4
 800211c:	4619      	mov	r1, r3
 800211e:	4806      	ldr	r0, [pc, #24]	; (8002138 <MX_TIM8_Init+0x14c>)
 8002120:	f005 ffb4 	bl	800808c <HAL_TIMEx_ConfigBreakDeadTime>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800212a:	f000 fbe9 	bl	8002900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800212e:	bf00      	nop
 8002130:	3758      	adds	r7, #88	; 0x58
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	2000039c 	.word	0x2000039c
 800213c:	40010400 	.word	0x40010400

08002140 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002144:	4b11      	ldr	r3, [pc, #68]	; (800218c <MX_USART3_UART_Init+0x4c>)
 8002146:	4a12      	ldr	r2, [pc, #72]	; (8002190 <MX_USART3_UART_Init+0x50>)
 8002148:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800214a:	4b10      	ldr	r3, [pc, #64]	; (800218c <MX_USART3_UART_Init+0x4c>)
 800214c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002150:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002152:	4b0e      	ldr	r3, [pc, #56]	; (800218c <MX_USART3_UART_Init+0x4c>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002158:	4b0c      	ldr	r3, [pc, #48]	; (800218c <MX_USART3_UART_Init+0x4c>)
 800215a:	2200      	movs	r2, #0
 800215c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800215e:	4b0b      	ldr	r3, [pc, #44]	; (800218c <MX_USART3_UART_Init+0x4c>)
 8002160:	2200      	movs	r2, #0
 8002162:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002164:	4b09      	ldr	r3, [pc, #36]	; (800218c <MX_USART3_UART_Init+0x4c>)
 8002166:	220c      	movs	r2, #12
 8002168:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800216a:	4b08      	ldr	r3, [pc, #32]	; (800218c <MX_USART3_UART_Init+0x4c>)
 800216c:	2200      	movs	r2, #0
 800216e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002170:	4b06      	ldr	r3, [pc, #24]	; (800218c <MX_USART3_UART_Init+0x4c>)
 8002172:	2200      	movs	r2, #0
 8002174:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002176:	4805      	ldr	r0, [pc, #20]	; (800218c <MX_USART3_UART_Init+0x4c>)
 8002178:	f005 ffee 	bl	8008158 <HAL_UART_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002182:	f000 fbbd 	bl	8002900 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	200003e4 	.word	0x200003e4
 8002190:	40004800 	.word	0x40004800

08002194 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08a      	sub	sp, #40	; 0x28
 8002198:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219a:	f107 0314 	add.w	r3, r7, #20
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	609a      	str	r2, [r3, #8]
 80021a6:	60da      	str	r2, [r3, #12]
 80021a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
 80021ae:	4b3a      	ldr	r3, [pc, #232]	; (8002298 <MX_GPIO_Init+0x104>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a39      	ldr	r2, [pc, #228]	; (8002298 <MX_GPIO_Init+0x104>)
 80021b4:	f043 0310 	orr.w	r3, r3, #16
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b37      	ldr	r3, [pc, #220]	; (8002298 <MX_GPIO_Init+0x104>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	613b      	str	r3, [r7, #16]
 80021c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	4b33      	ldr	r3, [pc, #204]	; (8002298 <MX_GPIO_Init+0x104>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a32      	ldr	r2, [pc, #200]	; (8002298 <MX_GPIO_Init+0x104>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b30      	ldr	r3, [pc, #192]	; (8002298 <MX_GPIO_Init+0x104>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	4b2c      	ldr	r3, [pc, #176]	; (8002298 <MX_GPIO_Init+0x104>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a2b      	ldr	r2, [pc, #172]	; (8002298 <MX_GPIO_Init+0x104>)
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b29      	ldr	r3, [pc, #164]	; (8002298 <MX_GPIO_Init+0x104>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	60bb      	str	r3, [r7, #8]
 80021fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	607b      	str	r3, [r7, #4]
 8002202:	4b25      	ldr	r3, [pc, #148]	; (8002298 <MX_GPIO_Init+0x104>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a24      	ldr	r2, [pc, #144]	; (8002298 <MX_GPIO_Init+0x104>)
 8002208:	f043 0302 	orr.w	r3, r3, #2
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <MX_GPIO_Init+0x104>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	607b      	str	r3, [r7, #4]
 8002218:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800221a:	2200      	movs	r2, #0
 800221c:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8002220:	481e      	ldr	r0, [pc, #120]	; (800229c <MX_GPIO_Init+0x108>)
 8002222:	f002 fe03 	bl	8004e2c <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 8002226:	2200      	movs	r2, #0
 8002228:	213c      	movs	r1, #60	; 0x3c
 800222a:	481d      	ldr	r0, [pc, #116]	; (80022a0 <MX_GPIO_Init+0x10c>)
 800222c:	f002 fdfe 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_RESET);
 8002230:	2200      	movs	r2, #0
 8002232:	2110      	movs	r1, #16
 8002234:	481b      	ldr	r0, [pc, #108]	; (80022a4 <MX_GPIO_Init+0x110>)
 8002236:	f002 fdf9 	bl	8004e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 PE7 PE8
                           LED3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800223a:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 800223e:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002240:	2301      	movs	r3, #1
 8002242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	4812      	ldr	r0, [pc, #72]	; (800229c <MX_GPIO_Init+0x108>)
 8002254:	f002 fc4e 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8002258:	233c      	movs	r3, #60	; 0x3c
 800225a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225c:	2301      	movs	r3, #1
 800225e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002264:	2302      	movs	r3, #2
 8002266:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002268:	f107 0314 	add.w	r3, r7, #20
 800226c:	4619      	mov	r1, r3
 800226e:	480c      	ldr	r0, [pc, #48]	; (80022a0 <MX_GPIO_Init+0x10c>)
 8002270:	f002 fc40 	bl	8004af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : US_TRIG_Pin */
  GPIO_InitStruct.Pin = US_TRIG_Pin;
 8002274:	2310      	movs	r3, #16
 8002276:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002278:	2301      	movs	r3, #1
 800227a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(US_TRIG_GPIO_Port, &GPIO_InitStruct);
 8002284:	f107 0314 	add.w	r3, r7, #20
 8002288:	4619      	mov	r1, r3
 800228a:	4806      	ldr	r0, [pc, #24]	; (80022a4 <MX_GPIO_Init+0x110>)
 800228c:	f002 fc32 	bl	8004af4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002290:	bf00      	nop
 8002292:	3728      	adds	r7, #40	; 0x28
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40023800 	.word	0x40023800
 800229c:	40021000 	.word	0x40021000
 80022a0:	40020000 	.word	0x40020000
 80022a4:	40020400 	.word	0x40020400

080022a8 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80022a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80022ac:	b084      	sub	sp, #16
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {		// Ultrasound Echo
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a7d      	ldr	r2, [pc, #500]	; (80024ac <HAL_TIM_IC_CaptureCallback+0x204>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	f040 80dd 	bne.w	8002476 <HAL_TIM_IC_CaptureCallback+0x1ce>
		if (echo_upEdge > 20000) {
 80022bc:	4b7c      	ldr	r3, [pc, #496]	; (80024b0 <HAL_TIM_IC_CaptureCallback+0x208>)
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	f644 6220 	movw	r2, #20000	; 0x4e20
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d908      	bls.n	80022da <HAL_TIM_IC_CaptureCallback+0x32>
			echo_upEdge = (uint16_t)HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80022c8:	2100      	movs	r1, #0
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f005 f9bc 	bl	8007648 <HAL_TIM_ReadCapturedValue>
 80022d0:	4603      	mov	r3, r0
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	4b76      	ldr	r3, [pc, #472]	; (80024b0 <HAL_TIM_IC_CaptureCallback+0x208>)
 80022d6:	801a      	strh	r2, [r3, #0]
 80022d8:	e0cd      	b.n	8002476 <HAL_TIM_IC_CaptureCallback+0x1ce>
		}
		else {
			echo_downEdge = (uint16_t)HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80022da:	2100      	movs	r1, #0
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f005 f9b3 	bl	8007648 <HAL_TIM_ReadCapturedValue>
 80022e2:	4603      	mov	r3, r0
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	4b73      	ldr	r3, [pc, #460]	; (80024b4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 80022e8:	801a      	strh	r2, [r3, #0]
			if (echo_upEdge > echo_downEdge) {
 80022ea:	4b71      	ldr	r3, [pc, #452]	; (80024b0 <HAL_TIM_IC_CaptureCallback+0x208>)
 80022ec:	881a      	ldrh	r2, [r3, #0]
 80022ee:	4b71      	ldr	r3, [pc, #452]	; (80024b4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d90c      	bls.n	8002310 <HAL_TIM_IC_CaptureCallback+0x68>
				echo = (echo_downEdge + 20000) - echo_upEdge;
 80022f6:	4b6f      	ldr	r3, [pc, #444]	; (80024b4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 80022f8:	881a      	ldrh	r2, [r3, #0]
 80022fa:	4b6d      	ldr	r3, [pc, #436]	; (80024b0 <HAL_TIM_IC_CaptureCallback+0x208>)
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	b29b      	uxth	r3, r3
 8002302:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8002306:	3320      	adds	r3, #32
 8002308:	b29a      	uxth	r2, r3
 800230a:	4b6b      	ldr	r3, [pc, #428]	; (80024b8 <HAL_TIM_IC_CaptureCallback+0x210>)
 800230c:	801a      	strh	r2, [r3, #0]
 800230e:	e007      	b.n	8002320 <HAL_TIM_IC_CaptureCallback+0x78>
			}
			else {
				echo = echo_downEdge - echo_upEdge;
 8002310:	4b68      	ldr	r3, [pc, #416]	; (80024b4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 8002312:	881a      	ldrh	r2, [r3, #0]
 8002314:	4b66      	ldr	r3, [pc, #408]	; (80024b0 <HAL_TIM_IC_CaptureCallback+0x208>)
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	b29a      	uxth	r2, r3
 800231c:	4b66      	ldr	r3, [pc, #408]	; (80024b8 <HAL_TIM_IC_CaptureCallback+0x210>)
 800231e:	801a      	strh	r2, [r3, #0]
			}
			echo_upEdge = 65535;
 8002320:	4b63      	ldr	r3, [pc, #396]	; (80024b0 <HAL_TIM_IC_CaptureCallback+0x208>)
 8002322:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002326:	801a      	strh	r2, [r3, #0]
			echo_downEdge = 65535;
 8002328:	4b62      	ldr	r3, [pc, #392]	; (80024b4 <HAL_TIM_IC_CaptureCallback+0x20c>)
 800232a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800232e:	801a      	strh	r2, [r3, #0]
			if ((echo < MIN_US_ECHO) && (!cpltErr.finished)) {	// If car is not running, don't do anything
 8002330:	4b61      	ldr	r3, [pc, #388]	; (80024b8 <HAL_TIM_IC_CaptureCallback+0x210>)
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002338:	f080 809d 	bcs.w	8002476 <HAL_TIM_IC_CaptureCallback+0x1ce>
 800233c:	4b5f      	ldr	r3, [pc, #380]	; (80024bc <HAL_TIM_IC_CaptureCallback+0x214>)
 800233e:	799b      	ldrb	r3, [r3, #6]
 8002340:	2b00      	cmp	r3, #0
 8002342:	f040 8098 	bne.w	8002476 <HAL_TIM_IC_CaptureCallback+0x1ce>
				if (us_alert == 0) {	// Encounter alert first time, don't do anything
 8002346:	4b5e      	ldr	r3, [pc, #376]	; (80024c0 <HAL_TIM_IC_CaptureCallback+0x218>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d106      	bne.n	800235c <HAL_TIM_IC_CaptureCallback+0xb4>
					us_alert++;
 800234e:	4b5c      	ldr	r3, [pc, #368]	; (80024c0 <HAL_TIM_IC_CaptureCallback+0x218>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	3301      	adds	r3, #1
 8002354:	b2da      	uxtb	r2, r3
 8002356:	4b5a      	ldr	r3, [pc, #360]	; (80024c0 <HAL_TIM_IC_CaptureCallback+0x218>)
 8002358:	701a      	strb	r2, [r3, #0]
					return;
 800235a:	e0a3      	b.n	80024a4 <HAL_TIM_IC_CaptureCallback+0x1fc>
				}
				if ((curInst.type == INST_TYPE_GOSTRAIGHT) && (curInst.val > 0)) {
 800235c:	4b59      	ldr	r3, [pc, #356]	; (80024c4 <HAL_TIM_IC_CaptureCallback+0x21c>)
 800235e:	785b      	ldrb	r3, [r3, #1]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d108      	bne.n	8002376 <HAL_TIM_IC_CaptureCallback+0xce>
 8002364:	4b57      	ldr	r3, [pc, #348]	; (80024c4 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8002366:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800236a:	2b00      	cmp	r3, #0
 800236c:	dd03      	ble.n	8002376 <HAL_TIM_IC_CaptureCallback+0xce>
					mtr_suspend(SUS_STOPPID);
 800236e:	2003      	movs	r0, #3
 8002370:	f000 fcfc 	bl	8002d6c <mtr_suspend>
 8002374:	e07c      	b.n	8002470 <HAL_TIM_IC_CaptureCallback+0x1c8>
				}
				else if (curInst.type == INST_TYPE_TURN) {
 8002376:	4b53      	ldr	r3, [pc, #332]	; (80024c4 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8002378:	785b      	ldrb	r3, [r3, #1]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d175      	bne.n	800246a <HAL_TIM_IC_CaptureCallback+0x1c2>
					if (mtrA.suspend == SUS_OFF) {
 800237e:	4b52      	ldr	r3, [pc, #328]	; (80024c8 <HAL_TIM_IC_CaptureCallback+0x220>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d16d      	bne.n	8002462 <HAL_TIM_IC_CaptureCallback+0x1ba>
						float distchange = (float)SOSBACK_DIST_CNT / CNT_PER_CM;
 8002386:	4b51      	ldr	r3, [pc, #324]	; (80024cc <HAL_TIM_IC_CaptureCallback+0x224>)
 8002388:	60fb      	str	r3, [r7, #12]
						us_distchange_x += distchange * sin((orientation / 180) * PI);
 800238a:	4b51      	ldr	r3, [pc, #324]	; (80024d0 <HAL_TIM_IC_CaptureCallback+0x228>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe f8da 	bl	8000548 <__aeabi_f2d>
 8002394:	4604      	mov	r4, r0
 8002396:	460d      	mov	r5, r1
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f7fe f8d5 	bl	8000548 <__aeabi_f2d>
 800239e:	4680      	mov	r8, r0
 80023a0:	4689      	mov	r9, r1
 80023a2:	4b4c      	ldr	r3, [pc, #304]	; (80024d4 <HAL_TIM_IC_CaptureCallback+0x22c>)
 80023a4:	ed93 7a00 	vldr	s14, [r3]
 80023a8:	eddf 6a4b 	vldr	s13, [pc, #300]	; 80024d8 <HAL_TIM_IC_CaptureCallback+0x230>
 80023ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023b0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80024dc <HAL_TIM_IC_CaptureCallback+0x234>
 80023b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b8:	ee17 0a90 	vmov	r0, s15
 80023bc:	f7fe f8c4 	bl	8000548 <__aeabi_f2d>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	ec43 2b10 	vmov	d0, r2, r3
 80023c8:	f00c fd06 	bl	800edd8 <sin>
 80023cc:	ec53 2b10 	vmov	r2, r3, d0
 80023d0:	4640      	mov	r0, r8
 80023d2:	4649      	mov	r1, r9
 80023d4:	f7fe f910 	bl	80005f8 <__aeabi_dmul>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4620      	mov	r0, r4
 80023de:	4629      	mov	r1, r5
 80023e0:	f7fd ff54 	bl	800028c <__adddf3>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4610      	mov	r0, r2
 80023ea:	4619      	mov	r1, r3
 80023ec:	f7fe fbdc 	bl	8000ba8 <__aeabi_d2f>
 80023f0:	4603      	mov	r3, r0
 80023f2:	4a37      	ldr	r2, [pc, #220]	; (80024d0 <HAL_TIM_IC_CaptureCallback+0x228>)
 80023f4:	6013      	str	r3, [r2, #0]
						us_distchange_y += distchange * cos((orientation / 180) * PI);
 80023f6:	4b3a      	ldr	r3, [pc, #232]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x238>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f8a4 	bl	8000548 <__aeabi_f2d>
 8002400:	4604      	mov	r4, r0
 8002402:	460d      	mov	r5, r1
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f7fe f89f 	bl	8000548 <__aeabi_f2d>
 800240a:	4680      	mov	r8, r0
 800240c:	4689      	mov	r9, r1
 800240e:	4b31      	ldr	r3, [pc, #196]	; (80024d4 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8002410:	ed93 7a00 	vldr	s14, [r3]
 8002414:	eddf 6a30 	vldr	s13, [pc, #192]	; 80024d8 <HAL_TIM_IC_CaptureCallback+0x230>
 8002418:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800241c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80024dc <HAL_TIM_IC_CaptureCallback+0x234>
 8002420:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002424:	ee17 0a90 	vmov	r0, s15
 8002428:	f7fe f88e 	bl	8000548 <__aeabi_f2d>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	ec43 2b10 	vmov	d0, r2, r3
 8002434:	f00c fc7c 	bl	800ed30 <cos>
 8002438:	ec53 2b10 	vmov	r2, r3, d0
 800243c:	4640      	mov	r0, r8
 800243e:	4649      	mov	r1, r9
 8002440:	f7fe f8da 	bl	80005f8 <__aeabi_dmul>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4620      	mov	r0, r4
 800244a:	4629      	mov	r1, r5
 800244c:	f7fd ff1e 	bl	800028c <__adddf3>
 8002450:	4602      	mov	r2, r0
 8002452:	460b      	mov	r3, r1
 8002454:	4610      	mov	r0, r2
 8002456:	4619      	mov	r1, r3
 8002458:	f7fe fba6 	bl	8000ba8 <__aeabi_d2f>
 800245c:	4603      	mov	r3, r0
 800245e:	4a20      	ldr	r2, [pc, #128]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8002460:	6013      	str	r3, [r2, #0]
					}
					mtr_suspend(SUS_BACK);
 8002462:	2002      	movs	r0, #2
 8002464:	f000 fc82 	bl	8002d6c <mtr_suspend>
 8002468:	e002      	b.n	8002470 <HAL_TIM_IC_CaptureCallback+0x1c8>
				}
				else {
					mtr_suspend(SUS_STOP);
 800246a:	2001      	movs	r0, #1
 800246c:	f000 fc7e 	bl	8002d6c <mtr_suspend>
				}
				us_alert = 0;
 8002470:	4b13      	ldr	r3, [pc, #76]	; (80024c0 <HAL_TIM_IC_CaptureCallback+0x218>)
 8002472:	2200      	movs	r2, #0
 8002474:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if (htim == &htim2) {		// Motor A's interrupt
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a1a      	ldr	r2, [pc, #104]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d108      	bne.n	8002490 <HAL_TIM_IC_CaptureCallback+0x1e8>
		mtrAPID.count = -(int16_t)__HAL_TIM_GET_COUNTER(htim);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002484:	b29b      	uxth	r3, r3
 8002486:	425b      	negs	r3, r3
 8002488:	b29b      	uxth	r3, r3
 800248a:	b21a      	sxth	r2, r3
 800248c:	4b16      	ldr	r3, [pc, #88]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x240>)
 800248e:	801a      	strh	r2, [r3, #0]
		//mtrAPID.angle = (int)((mtrAPID.count/2)*360/(PULSE_PER_REV));
	}
	if (htim == &htim3) {		// Motor B's interrupt
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a16      	ldr	r2, [pc, #88]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x244>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d105      	bne.n	80024a4 <HAL_TIM_IC_CaptureCallback+0x1fc>
		mtrBPID.count = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	b21a      	sxth	r2, r3
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <HAL_TIM_IC_CaptureCallback+0x248>)
 80024a2:	801a      	strh	r2, [r3, #0]
		//mtrBPID.angle = (int)((mtrBPID.count/2)*360/(PULSE_PER_REV));
	}
}
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80024ac:	2000027c 	.word	0x2000027c
 80024b0:	20000004 	.word	0x20000004
 80024b4:	20000006 	.word	0x20000006
 80024b8:	2000047c 	.word	0x2000047c
 80024bc:	20000484 	.word	0x20000484
 80024c0:	2000047e 	.word	0x2000047e
 80024c4:	20000480 	.word	0x20000480
 80024c8:	2000048c 	.word	0x2000048c
 80024cc:	c12eb4b4 	.word	0xc12eb4b4
 80024d0:	2000044c 	.word	0x2000044c
 80024d4:	20000440 	.word	0x20000440
 80024d8:	43340000 	.word	0x43340000
 80024dc:	40490fdb 	.word	0x40490fdb
 80024e0:	20000450 	.word	0x20000450
 80024e4:	200002c4 	.word	0x200002c4
 80024e8:	2000049c 	.word	0x2000049c
 80024ec:	2000030c 	.word	0x2000030c
 80024f0:	200004bc 	.word	0x200004bc

080024f4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
	UNUSED(huart);

	//MX_USART3_UART_Init();
	uart_receive((uint8_t*) buf);
 80024fc:	481c      	ldr	r0, [pc, #112]	; (8002570 <HAL_UART_RxCpltCallback+0x7c>)
 80024fe:	f7fe fe25 	bl	800114c <uart_receive>
	//huart->RxState = HAL_UART_STATE_READY;
	HAL_UART_Receive_IT(huart, buf, UART_PACKET_SIZE);
 8002502:	2204      	movs	r2, #4
 8002504:	491a      	ldr	r1, [pc, #104]	; (8002570 <HAL_UART_RxCpltCallback+0x7c>)
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f005 ff05 	bl	8008316 <HAL_UART_Receive_IT>

	OLED_Clear();
 800250c:	f001 fac8 	bl	8003aa0 <OLED_Clear>
	sprintf(oledbuf, "Id: %d", curInst.id);
 8002510:	4b18      	ldr	r3, [pc, #96]	; (8002574 <HAL_UART_RxCpltCallback+0x80>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	461a      	mov	r2, r3
 8002516:	4918      	ldr	r1, [pc, #96]	; (8002578 <HAL_UART_RxCpltCallback+0x84>)
 8002518:	4818      	ldr	r0, [pc, #96]	; (800257c <HAL_UART_RxCpltCallback+0x88>)
 800251a:	f00a f9fd 	bl	800c918 <siprintf>
	OLED_ShowString(10, 15, &oledbuf[0]);
 800251e:	4a17      	ldr	r2, [pc, #92]	; (800257c <HAL_UART_RxCpltCallback+0x88>)
 8002520:	210f      	movs	r1, #15
 8002522:	200a      	movs	r0, #10
 8002524:	f001 fbae 	bl	8003c84 <OLED_ShowString>
	OLED_Refresh_Gram();
 8002528:	f001 fa38 	bl	800399c <OLED_Refresh_Gram>
	sprintf(oledbuf, "Type: %d", curInst.type);
 800252c:	4b11      	ldr	r3, [pc, #68]	; (8002574 <HAL_UART_RxCpltCallback+0x80>)
 800252e:	785b      	ldrb	r3, [r3, #1]
 8002530:	461a      	mov	r2, r3
 8002532:	4913      	ldr	r1, [pc, #76]	; (8002580 <HAL_UART_RxCpltCallback+0x8c>)
 8002534:	4811      	ldr	r0, [pc, #68]	; (800257c <HAL_UART_RxCpltCallback+0x88>)
 8002536:	f00a f9ef 	bl	800c918 <siprintf>
	OLED_ShowString(10, 30, &oledbuf[0]);
 800253a:	4a10      	ldr	r2, [pc, #64]	; (800257c <HAL_UART_RxCpltCallback+0x88>)
 800253c:	211e      	movs	r1, #30
 800253e:	200a      	movs	r0, #10
 8002540:	f001 fba0 	bl	8003c84 <OLED_ShowString>
	OLED_Refresh_Gram();
 8002544:	f001 fa2a 	bl	800399c <OLED_Refresh_Gram>
	sprintf(oledbuf, "Val: %d", curInst.val);
 8002548:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <HAL_UART_RxCpltCallback+0x80>)
 800254a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800254e:	461a      	mov	r2, r3
 8002550:	490c      	ldr	r1, [pc, #48]	; (8002584 <HAL_UART_RxCpltCallback+0x90>)
 8002552:	480a      	ldr	r0, [pc, #40]	; (800257c <HAL_UART_RxCpltCallback+0x88>)
 8002554:	f00a f9e0 	bl	800c918 <siprintf>
	OLED_ShowString(10, 45, &oledbuf[0]);
 8002558:	4a08      	ldr	r2, [pc, #32]	; (800257c <HAL_UART_RxCpltCallback+0x88>)
 800255a:	212d      	movs	r1, #45	; 0x2d
 800255c:	200a      	movs	r0, #10
 800255e:	f001 fb91 	bl	8003c84 <OLED_ShowString>
	OLED_Refresh_Gram();
 8002562:	f001 fa1b 	bl	800399c <OLED_Refresh_Gram>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000468 	.word	0x20000468
 8002574:	20000480 	.word	0x20000480
 8002578:	0800feb0 	.word	0x0800feb0
 800257c:	20000454 	.word	0x20000454
 8002580:	0800feb8 	.word	0x0800feb8
 8002584:	0800fec4 	.word	0x0800fec4

08002588 <Delay_us>:

void Delay_us(uint16_t us) {
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8002592:	4b08      	ldr	r3, [pc, #32]	; (80025b4 <Delay_us+0x2c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2200      	movs	r2, #0
 8002598:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim6) < us);
 800259a:	bf00      	nop
 800259c:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <Delay_us+0x2c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025a2:	88fb      	ldrh	r3, [r7, #6]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d3f9      	bcc.n	800259c <Delay_us+0x14>
	return;
 80025a8:	bf00      	nop
}
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	20000354 	.word	0x20000354

080025b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(10000);
 80025c0:	f242 7010 	movw	r0, #10000	; 0x2710
 80025c4:	f006 ff50 	bl	8009468 <osDelay>
 80025c8:	e7fa      	b.n	80025c0 <StartDefaultTask+0x8>
	...

080025cc <StartMotorServo>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorServo */
void StartMotorServo(void *argument)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08a      	sub	sp, #40	; 0x28
 80025d0:	af06      	add	r7, sp, #24
 80025d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorServo */
	mtr_init(&htim8, &htim2, &htim3, &mtrA, &mtrB, &mtrAPID, &mtrBPID, &backupObj, &orientation, &ori_semaphoreHandle);
 80025d4:	4b6d      	ldr	r3, [pc, #436]	; (800278c <StartMotorServo+0x1c0>)
 80025d6:	9305      	str	r3, [sp, #20]
 80025d8:	4b6d      	ldr	r3, [pc, #436]	; (8002790 <StartMotorServo+0x1c4>)
 80025da:	9304      	str	r3, [sp, #16]
 80025dc:	4b6d      	ldr	r3, [pc, #436]	; (8002794 <StartMotorServo+0x1c8>)
 80025de:	9303      	str	r3, [sp, #12]
 80025e0:	4b6d      	ldr	r3, [pc, #436]	; (8002798 <StartMotorServo+0x1cc>)
 80025e2:	9302      	str	r3, [sp, #8]
 80025e4:	4b6d      	ldr	r3, [pc, #436]	; (800279c <StartMotorServo+0x1d0>)
 80025e6:	9301      	str	r3, [sp, #4]
 80025e8:	4b6d      	ldr	r3, [pc, #436]	; (80027a0 <StartMotorServo+0x1d4>)
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	4b6d      	ldr	r3, [pc, #436]	; (80027a4 <StartMotorServo+0x1d8>)
 80025ee:	4a6e      	ldr	r2, [pc, #440]	; (80027a8 <StartMotorServo+0x1dc>)
 80025f0:	496e      	ldr	r1, [pc, #440]	; (80027ac <StartMotorServo+0x1e0>)
 80025f2:	486f      	ldr	r0, [pc, #444]	; (80027b0 <StartMotorServo+0x1e4>)
 80025f4:	f000 f98a 	bl	800290c <mtr_init>
	servoInit(&htim1);
 80025f8:	486e      	ldr	r0, [pc, #440]	; (80027b4 <StartMotorServo+0x1e8>)
 80025fa:	f001 fc7b 	bl	8003ef4 <servoInit>

	//carTurn(2, 270);
  /* Infinite loop */
  for(;;)
  {
	  if ((cpltErr.id == curInst.id) && (!cpltErr.finished)) {	// If the current instruction is the next one to be executed
 80025fe:	4b6e      	ldr	r3, [pc, #440]	; (80027b8 <StartMotorServo+0x1ec>)
 8002600:	781a      	ldrb	r2, [r3, #0]
 8002602:	4b6e      	ldr	r3, [pc, #440]	; (80027bc <StartMotorServo+0x1f0>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	f040 80b8 	bne.w	800277c <StartMotorServo+0x1b0>
 800260c:	4b6a      	ldr	r3, [pc, #424]	; (80027b8 <StartMotorServo+0x1ec>)
 800260e:	799b      	ldrb	r3, [r3, #6]
 8002610:	2b00      	cmp	r3, #0
 8002612:	f040 80b3 	bne.w	800277c <StartMotorServo+0x1b0>
		  float dist = executeInstruction(&curInst, &cpltErr);
 8002616:	4968      	ldr	r1, [pc, #416]	; (80027b8 <StartMotorServo+0x1ec>)
 8002618:	4868      	ldr	r0, [pc, #416]	; (80027bc <StartMotorServo+0x1f0>)
 800261a:	f001 f927 	bl	800386c <executeInstruction>
 800261e:	ed87 0a03 	vstr	s0, [r7, #12]
		  if ((mtrA.suspend != SUS_OFF) || (mtrB.suspend != SUS_OFF)) {
 8002622:	4b60      	ldr	r3, [pc, #384]	; (80027a4 <StartMotorServo+0x1d8>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d103      	bne.n	8002632 <StartMotorServo+0x66>
 800262a:	4b5d      	ldr	r3, [pc, #372]	; (80027a0 <StartMotorServo+0x1d4>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <StartMotorServo+0x6e>
			  mtr_continue();
 8002632:	f000 fbf1 	bl	8002e18 <mtr_continue>
			  mtr_stop();
 8002636:	f000 fb2d 	bl	8002c94 <mtr_stop>
		  }
		  if (!cpltErr.finished) {	// If instruction did not finish, try again
 800263a:	4b5f      	ldr	r3, [pc, #380]	; (80027b8 <StartMotorServo+0x1ec>)
 800263c:	799b      	ldrb	r3, [r3, #6]
 800263e:	2b00      	cmp	r3, #0
 8002640:	f000 80a1 	beq.w	8002786 <StartMotorServo+0x1ba>
			  continue;
		  }
		  if (dist != 0) {
 8002644:	edd7 7a03 	vldr	s15, [r7, #12]
 8002648:	eef5 7a40 	vcmp.f32	s15, #0.0
 800264c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002650:	d052      	beq.n	80026f8 <StartMotorServo+0x12c>
			  pos_x += dist * (float)sin((orientation / 180) * PI);
 8002652:	4b4f      	ldr	r3, [pc, #316]	; (8002790 <StartMotorServo+0x1c4>)
 8002654:	ed93 7a00 	vldr	s14, [r3]
 8002658:	eddf 6a59 	vldr	s13, [pc, #356]	; 80027c0 <StartMotorServo+0x1f4>
 800265c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002660:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80027c4 <StartMotorServo+0x1f8>
 8002664:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002668:	ee17 0a90 	vmov	r0, s15
 800266c:	f7fd ff6c 	bl	8000548 <__aeabi_f2d>
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	ec43 2b10 	vmov	d0, r2, r3
 8002678:	f00c fbae 	bl	800edd8 <sin>
 800267c:	ec53 2b10 	vmov	r2, r3, d0
 8002680:	4610      	mov	r0, r2
 8002682:	4619      	mov	r1, r3
 8002684:	f7fe fa90 	bl	8000ba8 <__aeabi_d2f>
 8002688:	ee07 0a10 	vmov	s14, r0
 800268c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002690:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002694:	4b4c      	ldr	r3, [pc, #304]	; (80027c8 <StartMotorServo+0x1fc>)
 8002696:	edd3 7a00 	vldr	s15, [r3]
 800269a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800269e:	4b4a      	ldr	r3, [pc, #296]	; (80027c8 <StartMotorServo+0x1fc>)
 80026a0:	edc3 7a00 	vstr	s15, [r3]
			  pos_y += dist * (float)cos((orientation / 180) * PI);
 80026a4:	4b3a      	ldr	r3, [pc, #232]	; (8002790 <StartMotorServo+0x1c4>)
 80026a6:	ed93 7a00 	vldr	s14, [r3]
 80026aa:	eddf 6a45 	vldr	s13, [pc, #276]	; 80027c0 <StartMotorServo+0x1f4>
 80026ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026b2:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80027c4 <StartMotorServo+0x1f8>
 80026b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ba:	ee17 0a90 	vmov	r0, s15
 80026be:	f7fd ff43 	bl	8000548 <__aeabi_f2d>
 80026c2:	4602      	mov	r2, r0
 80026c4:	460b      	mov	r3, r1
 80026c6:	ec43 2b10 	vmov	d0, r2, r3
 80026ca:	f00c fb31 	bl	800ed30 <cos>
 80026ce:	ec53 2b10 	vmov	r2, r3, d0
 80026d2:	4610      	mov	r0, r2
 80026d4:	4619      	mov	r1, r3
 80026d6:	f7fe fa67 	bl	8000ba8 <__aeabi_d2f>
 80026da:	ee07 0a10 	vmov	s14, r0
 80026de:	edd7 7a03 	vldr	s15, [r7, #12]
 80026e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026e6:	4b39      	ldr	r3, [pc, #228]	; (80027cc <StartMotorServo+0x200>)
 80026e8:	edd3 7a00 	vldr	s15, [r3]
 80026ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f0:	4b36      	ldr	r3, [pc, #216]	; (80027cc <StartMotorServo+0x200>)
 80026f2:	edc3 7a00 	vstr	s15, [r3]
 80026f6:	e025      	b.n	8002744 <StartMotorServo+0x178>
		  }
		  else {
			  if (us_distchange_x != 0) {		// When the command is turn and there's US course correction
 80026f8:	4b35      	ldr	r3, [pc, #212]	; (80027d0 <StartMotorServo+0x204>)
 80026fa:	edd3 7a00 	vldr	s15, [r3]
 80026fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002706:	d00a      	beq.n	800271e <StartMotorServo+0x152>
				  pos_x += us_distchange_x;
 8002708:	4b2f      	ldr	r3, [pc, #188]	; (80027c8 <StartMotorServo+0x1fc>)
 800270a:	ed93 7a00 	vldr	s14, [r3]
 800270e:	4b30      	ldr	r3, [pc, #192]	; (80027d0 <StartMotorServo+0x204>)
 8002710:	edd3 7a00 	vldr	s15, [r3]
 8002714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002718:	4b2b      	ldr	r3, [pc, #172]	; (80027c8 <StartMotorServo+0x1fc>)
 800271a:	edc3 7a00 	vstr	s15, [r3]
			  }
			  if (us_distchange_y != 0) {
 800271e:	4b2d      	ldr	r3, [pc, #180]	; (80027d4 <StartMotorServo+0x208>)
 8002720:	edd3 7a00 	vldr	s15, [r3]
 8002724:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800272c:	d00a      	beq.n	8002744 <StartMotorServo+0x178>
				  pos_y += us_distchange_y;
 800272e:	4b27      	ldr	r3, [pc, #156]	; (80027cc <StartMotorServo+0x200>)
 8002730:	ed93 7a00 	vldr	s14, [r3]
 8002734:	4b27      	ldr	r3, [pc, #156]	; (80027d4 <StartMotorServo+0x208>)
 8002736:	edd3 7a00 	vldr	s15, [r3]
 800273a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800273e:	4b23      	ldr	r3, [pc, #140]	; (80027cc <StartMotorServo+0x200>)
 8002740:	edc3 7a00 	vstr	s15, [r3]
			  }
		  }
		  // Reset us_distchange after each instruction run
		  us_distchange_x = 0;
 8002744:	4b22      	ldr	r3, [pc, #136]	; (80027d0 <StartMotorServo+0x204>)
 8002746:	f04f 0200 	mov.w	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
		  us_distchange_y = 0;
 800274c:	4b21      	ldr	r3, [pc, #132]	; (80027d4 <StartMotorServo+0x208>)
 800274e:	f04f 0200 	mov.w	r2, #0
 8002752:	601a      	str	r2, [r3, #0]

		  cpltErr.pos_x = (int16_t)pos_x;
 8002754:	4b1c      	ldr	r3, [pc, #112]	; (80027c8 <StartMotorServo+0x1fc>)
 8002756:	edd3 7a00 	vldr	s15, [r3]
 800275a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800275e:	ee17 3a90 	vmov	r3, s15
 8002762:	b21a      	sxth	r2, r3
 8002764:	4b14      	ldr	r3, [pc, #80]	; (80027b8 <StartMotorServo+0x1ec>)
 8002766:	805a      	strh	r2, [r3, #2]
		  cpltErr.pos_y = (int16_t)pos_y;
 8002768:	4b18      	ldr	r3, [pc, #96]	; (80027cc <StartMotorServo+0x200>)
 800276a:	edd3 7a00 	vldr	s15, [r3]
 800276e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002772:	ee17 3a90 	vmov	r3, s15
 8002776:	b21a      	sxth	r2, r3
 8002778:	4b0f      	ldr	r3, [pc, #60]	; (80027b8 <StartMotorServo+0x1ec>)
 800277a:	809a      	strh	r2, [r3, #4]
	  OLED_Refresh_Gram();
	  sprintf(oledbuf, "Ori = %5.1f", orientation);
	  OLED_ShowString(10, 45, &oledbuf[0]);
	  OLED_Refresh_Gram();
	  */
	  osDelay(500);		// Make sure to give time for UART task to transmit instructions
 800277c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002780:	f006 fe72 	bl	8009468 <osDelay>
 8002784:	e73b      	b.n	80025fe <StartMotorServo+0x32>
			  continue;
 8002786:	bf00      	nop
	  if ((cpltErr.id == curInst.id) && (!cpltErr.finished)) {	// If the current instruction is the next one to be executed
 8002788:	e739      	b.n	80025fe <StartMotorServo+0x32>
 800278a:	bf00      	nop
 800278c:	2000043c 	.word	0x2000043c
 8002790:	20000440 	.word	0x20000440
 8002794:	200004dc 	.word	0x200004dc
 8002798:	200004bc 	.word	0x200004bc
 800279c:	2000049c 	.word	0x2000049c
 80027a0:	20000494 	.word	0x20000494
 80027a4:	2000048c 	.word	0x2000048c
 80027a8:	2000030c 	.word	0x2000030c
 80027ac:	200002c4 	.word	0x200002c4
 80027b0:	2000039c 	.word	0x2000039c
 80027b4:	2000027c 	.word	0x2000027c
 80027b8:	20000484 	.word	0x20000484
 80027bc:	20000480 	.word	0x20000480
 80027c0:	43340000 	.word	0x43340000
 80027c4:	40490fdb 	.word	0x40490fdb
 80027c8:	20000444 	.word	0x20000444
 80027cc:	20000448 	.word	0x20000448
 80027d0:	2000044c 	.word	0x2000044c
 80027d4:	20000450 	.word	0x20000450

080027d8 <StartIMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMU */
void StartIMU(void *argument)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMU */
	uint32_t ori_lastSampleTime = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]
	imu_init(&hi2c1);
 80027e4:	480c      	ldr	r0, [pc, #48]	; (8002818 <StartIMU+0x40>)
 80027e6:	f7fe fd55 	bl	8001294 <imu_init>
  /* Infinite loop */
  for(;;)
  {
	  orientation = calcOri(&ori_lastSampleTime, orientation);
 80027ea:	4b0c      	ldr	r3, [pc, #48]	; (800281c <StartIMU+0x44>)
 80027ec:	edd3 7a00 	vldr	s15, [r3]
 80027f0:	f107 030c 	add.w	r3, r7, #12
 80027f4:	eeb0 0a67 	vmov.f32	s0, s15
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff f8db 	bl	80019b4 <calcOri>
 80027fe:	eef0 7a40 	vmov.f32	s15, s0
 8002802:	4b06      	ldr	r3, [pc, #24]	; (800281c <StartIMU+0x44>)
 8002804:	edc3 7a00 	vstr	s15, [r3]
	  /*OLED_Clear();
	  sprintf(oledbuf, "Ori = %5.1f", orientation);
	  OLED_ShowString(10, 45, &oledbuf[0]);
	  OLED_Refresh_Gram();*/
	  if (cpltErr.finished) {
 8002808:	4b05      	ldr	r3, [pc, #20]	; (8002820 <StartIMU+0x48>)
 800280a:	799b      	ldrb	r3, [r3, #6]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0ec      	beq.n	80027ea <StartIMU+0x12>
		  osDelay(1);
 8002810:	2001      	movs	r0, #1
 8002812:	f006 fe29 	bl	8009468 <osDelay>
	  orientation = calcOri(&ori_lastSampleTime, orientation);
 8002816:	e7e8      	b.n	80027ea <StartIMU+0x12>
 8002818:	20000228 	.word	0x20000228
 800281c:	20000440 	.word	0x20000440
 8002820:	20000484 	.word	0x20000484

08002824 <StartUS>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUS */
void StartUS(void *argument)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUS */
	HAL_TIM_Base_Start(&htim6);
 800282c:	480f      	ldr	r0, [pc, #60]	; (800286c <StartUS+0x48>)
 800282e:	f003 ff7d 	bl	800672c <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8002832:	2100      	movs	r1, #0
 8002834:	480e      	ldr	r0, [pc, #56]	; (8002870 <StartUS+0x4c>)
 8002836:	f004 f95d 	bl	8006af4 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_RESET);
 800283a:	2200      	movs	r2, #0
 800283c:	2110      	movs	r1, #16
 800283e:	480d      	ldr	r0, [pc, #52]	; (8002874 <StartUS+0x50>)
 8002840:	f002 faf4 	bl	8004e2c <HAL_GPIO_WritePin>
	  osDelay(50);
 8002844:	2032      	movs	r0, #50	; 0x32
 8002846:	f006 fe0f 	bl	8009468 <osDelay>
	  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_SET);
 800284a:	2201      	movs	r2, #1
 800284c:	2110      	movs	r1, #16
 800284e:	4809      	ldr	r0, [pc, #36]	; (8002874 <StartUS+0x50>)
 8002850:	f002 faec 	bl	8004e2c <HAL_GPIO_WritePin>
	  Delay_us(10);
 8002854:	200a      	movs	r0, #10
 8002856:	f7ff fe97 	bl	8002588 <Delay_us>
	  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_RESET);
 800285a:	2200      	movs	r2, #0
 800285c:	2110      	movs	r1, #16
 800285e:	4805      	ldr	r0, [pc, #20]	; (8002874 <StartUS+0x50>)
 8002860:	f002 fae4 	bl	8004e2c <HAL_GPIO_WritePin>
	  osDelay(50);
 8002864:	2032      	movs	r0, #50	; 0x32
 8002866:	f006 fdff 	bl	8009468 <osDelay>
	  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_RESET);
 800286a:	e7e6      	b.n	800283a <StartUS+0x16>
 800286c:	20000354 	.word	0x20000354
 8002870:	2000027c 	.word	0x2000027c
 8002874:	40020400 	.word	0x40020400

08002878 <StartUART>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUART */
void StartUART(void *argument)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUART */
	comm_init(&huart3, &curInst, &cpltErr);
 8002880:	4a1a      	ldr	r2, [pc, #104]	; (80028ec <StartUART+0x74>)
 8002882:	491b      	ldr	r1, [pc, #108]	; (80028f0 <StartUART+0x78>)
 8002884:	481b      	ldr	r0, [pc, #108]	; (80028f4 <StartUART+0x7c>)
 8002886:	f7fe fb5d 	bl	8000f44 <comm_init>
	HAL_UART_Receive_IT(&huart3, buf, UART_PACKET_SIZE);
 800288a:	2204      	movs	r2, #4
 800288c:	491a      	ldr	r1, [pc, #104]	; (80028f8 <StartUART+0x80>)
 800288e:	4819      	ldr	r0, [pc, #100]	; (80028f4 <StartUART+0x7c>)
 8002890:	f005 fd41 	bl	8008316 <HAL_UART_Receive_IT>
  /* Infinite loop */
  for(;;)
  {
	  // Initiate new task
	  if ((curInst.id == cpltErr.id + 1) && (cpltErr.finished)) {	// If a new instruction has been received but has not been processed
 8002894:	4b16      	ldr	r3, [pc, #88]	; (80028f0 <StartUART+0x78>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	4b14      	ldr	r3, [pc, #80]	; (80028ec <StartUART+0x74>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	3301      	adds	r3, #1
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d108      	bne.n	80028b6 <StartUART+0x3e>
 80028a4:	4b11      	ldr	r3, [pc, #68]	; (80028ec <StartUART+0x74>)
 80028a6:	799b      	ldrb	r3, [r3, #6]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d004      	beq.n	80028b6 <StartUART+0x3e>
		  if (!newCpltErr(curInst.id)) {
 80028ac:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <StartUART+0x78>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7fe fcbb 	bl	800122c <newCpltErr>

		  }
	  }
	  // Send results
	  if ((curInst.id == cpltErr.id) && (cpltErr.finished)) {
 80028b6:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <StartUART+0x78>)
 80028b8:	781a      	ldrb	r2, [r3, #0]
 80028ba:	4b0c      	ldr	r3, [pc, #48]	; (80028ec <StartUART+0x74>)
 80028bc:	781b      	ldrb	r3, [r3, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d10e      	bne.n	80028e0 <StartUART+0x68>
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <StartUART+0x74>)
 80028c4:	799b      	ldrb	r3, [r3, #6]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00a      	beq.n	80028e0 <StartUART+0x68>
		  if (uart_send() == HAL_OK) {
 80028ca:	f7fe fb81 	bl	8000fd0 <uart_send>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <StartUART+0x68>
			  HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_RESET);
 80028d4:	2200      	movs	r2, #0
 80028d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028da:	4808      	ldr	r0, [pc, #32]	; (80028fc <StartUART+0x84>)
 80028dc:	f002 faa6 	bl	8004e2c <HAL_GPIO_WritePin>
		  }
	  }
	  osDelay(1000);
 80028e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80028e4:	f006 fdc0 	bl	8009468 <osDelay>
	  if ((curInst.id == cpltErr.id + 1) && (cpltErr.finished)) {	// If a new instruction has been received but has not been processed
 80028e8:	e7d4      	b.n	8002894 <StartUART+0x1c>
 80028ea:	bf00      	nop
 80028ec:	20000484 	.word	0x20000484
 80028f0:	20000480 	.word	0x20000480
 80028f4:	200003e4 	.word	0x200003e4
 80028f8:	20000468 	.word	0x20000468
 80028fc:	40021000 	.word	0x40021000

08002900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002904:	b672      	cpsid	i
}
 8002906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002908:	e7fe      	b.n	8002908 <Error_Handler+0x8>
	...

0800290c <mtr_init>:

/* All functions */

void mtr_init(TIM_HandleTypeDef* pwm_htimPtr, TIM_HandleTypeDef* encodeA_htimPtr, TIM_HandleTypeDef* encodeB_htimPtr,
		MotorData* mtrA, MotorData* mtrB, MotorPIDData* mtrAPID, MotorPIDData* mtrBPID, MotorServoStatus* backupObj,
		float* orientation, osSemaphoreId_t* oriSemHandlePtr) {
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
 8002918:	603b      	str	r3, [r7, #0]

	motorA = mtrA;
 800291a:	4a2b      	ldr	r2, [pc, #172]	; (80029c8 <mtr_init+0xbc>)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6013      	str	r3, [r2, #0]
	motorB = mtrB;
 8002920:	4a2a      	ldr	r2, [pc, #168]	; (80029cc <mtr_init+0xc0>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	6013      	str	r3, [r2, #0]
	motorA->suspend = 0;
 8002926:	4b28      	ldr	r3, [pc, #160]	; (80029c8 <mtr_init+0xbc>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2200      	movs	r2, #0
 800292c:	701a      	strb	r2, [r3, #0]
	motorA->suspend = 0;
 800292e:	4b26      	ldr	r3, [pc, #152]	; (80029c8 <mtr_init+0xbc>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2200      	movs	r2, #0
 8002934:	701a      	strb	r2, [r3, #0]

	motorAPID = mtrAPID;
 8002936:	4a26      	ldr	r2, [pc, #152]	; (80029d0 <mtr_init+0xc4>)
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	6013      	str	r3, [r2, #0]
	motorBPID = mtrBPID;
 800293c:	4a25      	ldr	r2, [pc, #148]	; (80029d4 <mtr_init+0xc8>)
 800293e:	6a3b      	ldr	r3, [r7, #32]
 8002940:	6013      	str	r3, [r2, #0]

	backup = backupObj;
 8002942:	4a25      	ldr	r2, [pc, #148]	; (80029d8 <mtr_init+0xcc>)
 8002944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002946:	6013      	str	r3, [r2, #0]
	backup_reset();
 8002948:	f000 f854 	bl	80029f4 <backup_reset>

	ori = orientation;
 800294c:	4a23      	ldr	r2, [pc, #140]	; (80029dc <mtr_init+0xd0>)
 800294e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002950:	6013      	str	r3, [r2, #0]
	ori_semaphoreHandlePtr = oriSemHandlePtr;
 8002952:	4a23      	ldr	r2, [pc, #140]	; (80029e0 <mtr_init+0xd4>)
 8002954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002956:	6013      	str	r3, [r2, #0]

	htim8Ptr = pwm_htimPtr;
 8002958:	4a22      	ldr	r2, [pc, #136]	; (80029e4 <mtr_init+0xd8>)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6013      	str	r3, [r2, #0]
	htim2Ptr = encodeA_htimPtr;
 800295e:	4a22      	ldr	r2, [pc, #136]	; (80029e8 <mtr_init+0xdc>)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	6013      	str	r3, [r2, #0]
	htim3Ptr = encodeB_htimPtr;
 8002964:	4a21      	ldr	r2, [pc, #132]	; (80029ec <mtr_init+0xe0>)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(htim8Ptr, PWMA_TIM_CH);
 800296a:	4b1e      	ldr	r3, [pc, #120]	; (80029e4 <mtr_init+0xd8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2100      	movs	r1, #0
 8002970:	4618      	mov	r0, r3
 8002972:	f003 ff9d 	bl	80068b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim8Ptr, PWMB_TIM_CH);
 8002976:	4b1b      	ldr	r3, [pc, #108]	; (80029e4 <mtr_init+0xd8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2104      	movs	r1, #4
 800297c:	4618      	mov	r0, r3
 800297e:	f003 ff97 	bl	80068b0 <HAL_TIM_PWM_Start>

	HAL_TIM_Encoder_Start_IT(htim2Ptr, TIM_CHANNEL_ALL);	// Note that we only use Channel 1 and 2
 8002982:	4b19      	ldr	r3, [pc, #100]	; (80029e8 <mtr_init+0xdc>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	213c      	movs	r1, #60	; 0x3c
 8002988:	4618      	mov	r0, r3
 800298a:	f004 fa81 	bl	8006e90 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(htim3Ptr, TIM_CHANNEL_ALL);	// Note that we only use Channel 1 and 2
 800298e:	4b17      	ldr	r3, [pc, #92]	; (80029ec <mtr_init+0xe0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	213c      	movs	r1, #60	; 0x3c
 8002994:	4618      	mov	r0, r3
 8002996:	f004 fa7b 	bl	8006e90 <HAL_TIM_Encoder_Start_IT>

	mtrA_init(0, 0, 0, 0, 1);
 800299a:	2201      	movs	r2, #1
 800299c:	eddf 0a14 	vldr	s1, [pc, #80]	; 80029f0 <mtr_init+0xe4>
 80029a0:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80029f0 <mtr_init+0xe4>
 80029a4:	2100      	movs	r1, #0
 80029a6:	2000      	movs	r0, #0
 80029a8:	f000 f842 	bl	8002a30 <mtrA_init>
	mtrB_init(0, 0, 0, 0, 1);
 80029ac:	2201      	movs	r2, #1
 80029ae:	eddf 0a10 	vldr	s1, [pc, #64]	; 80029f0 <mtr_init+0xe4>
 80029b2:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80029f0 <mtr_init+0xe4>
 80029b6:	2100      	movs	r1, #0
 80029b8:	2000      	movs	r0, #0
 80029ba:	f000 f89f 	bl	8002afc <mtrB_init>
}
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	200004e8 	.word	0x200004e8
 80029cc:	200004ec 	.word	0x200004ec
 80029d0:	200004f0 	.word	0x200004f0
 80029d4:	200004f4 	.word	0x200004f4
 80029d8:	200004f8 	.word	0x200004f8
 80029dc:	200004fc 	.word	0x200004fc
 80029e0:	2000050c 	.word	0x2000050c
 80029e4:	20000500 	.word	0x20000500
 80029e8:	20000504 	.word	0x20000504
 80029ec:	20000508 	.word	0x20000508
 80029f0:	00000000 	.word	0x00000000

080029f4 <backup_reset>:

void backup_reset() {
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
	backup->servoDir = STRAIGHT;
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <backup_reset+0x38>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2201      	movs	r2, #1
 80029fe:	701a      	strb	r2, [r3, #0]
	backup->mtrADir = DIR_FWD;
 8002a00:	4b0a      	ldr	r3, [pc, #40]	; (8002a2c <backup_reset+0x38>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2201      	movs	r2, #1
 8002a06:	705a      	strb	r2, [r3, #1]
	backup->mtrAPWM = 0;
 8002a08:	4b08      	ldr	r3, [pc, #32]	; (8002a2c <backup_reset+0x38>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	605a      	str	r2, [r3, #4]
	backup->mtrBDir = DIR_FWD;
 8002a10:	4b06      	ldr	r3, [pc, #24]	; (8002a2c <backup_reset+0x38>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2201      	movs	r2, #1
 8002a16:	709a      	strb	r2, [r3, #2]
	backup->mtrBPWM = 0;
 8002a18:	4b04      	ldr	r3, [pc, #16]	; (8002a2c <backup_reset+0x38>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	609a      	str	r2, [r3, #8]
}
 8002a20:	bf00      	nop
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	200004f8 	.word	0x200004f8

08002a30 <mtrA_init>:

void mtrA_init(int16_t target, int16_t Kp, float Kd, float Ki, uint8_t reset_timer) {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	4603      	mov	r3, r0
 8002a38:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a3c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002a40:	81fb      	strh	r3, [r7, #14]
 8002a42:	460b      	mov	r3, r1
 8002a44:	81bb      	strh	r3, [r7, #12]
 8002a46:	4613      	mov	r3, r2
 8002a48:	70fb      	strb	r3, [r7, #3]

	if (reset_timer)
 8002a4a:	78fb      	ldrb	r3, [r7, #3]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d004      	beq.n	8002a5a <mtrA_init+0x2a>
		__HAL_TIM_SET_COUNTER(htim2Ptr, 0);
 8002a50:	4b27      	ldr	r3, [pc, #156]	; (8002af0 <mtrA_init+0xc0>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2200      	movs	r2, #0
 8002a58:	625a      	str	r2, [r3, #36]	; 0x24

	motorA->dir = DIR_FWD;
 8002a5a:	4b26      	ldr	r3, [pc, #152]	; (8002af4 <mtrA_init+0xc4>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	705a      	strb	r2, [r3, #1]
	motorA->pwmVal = 0;
 8002a62:	4b24      	ldr	r3, [pc, #144]	; (8002af4 <mtrA_init+0xc4>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2200      	movs	r2, #0
 8002a68:	605a      	str	r2, [r3, #4]

	motorAPID->count = -(int16_t)__HAL_TIM_GET_COUNTER(htim2Ptr);       		// Counter (signed value)
 8002a6a:	4b21      	ldr	r3, [pc, #132]	; (8002af0 <mtrA_init+0xc0>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	425b      	negs	r3, r3
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	4b1f      	ldr	r3, [pc, #124]	; (8002af8 <mtrA_init+0xc8>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	b212      	sxth	r2, r2
 8002a7e:	801a      	strh	r2, [r3, #0]
	motorAPID->target = target;
 8002a80:	4b1d      	ldr	r3, [pc, #116]	; (8002af8 <mtrA_init+0xc8>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	89fa      	ldrh	r2, [r7, #14]
 8002a86:	805a      	strh	r2, [r3, #2]
	motorAPID->error = motorAPID->target - motorAPID->count;
 8002a88:	4b1b      	ldr	r3, [pc, #108]	; (8002af8 <mtrA_init+0xc8>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	4b19      	ldr	r3, [pc, #100]	; (8002af8 <mtrA_init+0xc8>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	b29a      	uxth	r2, r3
 8002aa0:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <mtrA_init+0xc8>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	b212      	sxth	r2, r2
 8002aa6:	809a      	strh	r2, [r3, #4]
	motorAPID->error_area = 0;  		// area under error - to calculate I for PI implementation
 8002aa8:	4b13      	ldr	r3, [pc, #76]	; (8002af8 <mtrA_init+0xc8>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2200      	movs	r2, #0
 8002aae:	609a      	str	r2, [r3, #8]
	motorAPID->error_old = 0; 			// to calculate D for PID control
 8002ab0:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <mtrA_init+0xc8>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	60da      	str	r2, [r3, #12]
	motorAPID->millisOld = HAL_GetTick();			// to calculate I and D for PID control
 8002ab8:	f001 fe48 	bl	800474c <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	4b0e      	ldr	r3, [pc, #56]	; (8002af8 <mtrA_init+0xc8>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	611a      	str	r2, [r3, #16]
	motorAPID->Kp = Kp;
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <mtrA_init+0xc8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002acc:	ee07 2a90 	vmov	s15, r2
 8002ad0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ad4:	edc3 7a05 	vstr	s15, [r3, #20]
	motorAPID->Kd = Kd;
 8002ad8:	4b07      	ldr	r3, [pc, #28]	; (8002af8 <mtrA_init+0xc8>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	619a      	str	r2, [r3, #24]
	motorAPID->Ki = Ki;
 8002ae0:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <mtrA_init+0xc8>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	61da      	str	r2, [r3, #28]
}
 8002ae8:	bf00      	nop
 8002aea:	3710      	adds	r7, #16
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	20000504 	.word	0x20000504
 8002af4:	200004e8 	.word	0x200004e8
 8002af8:	200004f0 	.word	0x200004f0

08002afc <mtrB_init>:

void mtrB_init(int16_t target, int16_t Kp, float Kd, float Ki, uint8_t reset_timer) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	ed87 0a02 	vstr	s0, [r7, #8]
 8002b08:	edc7 0a01 	vstr	s1, [r7, #4]
 8002b0c:	81fb      	strh	r3, [r7, #14]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	81bb      	strh	r3, [r7, #12]
 8002b12:	4613      	mov	r3, r2
 8002b14:	70fb      	strb	r3, [r7, #3]

	if (reset_timer)
 8002b16:	78fb      	ldrb	r3, [r7, #3]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d004      	beq.n	8002b26 <mtrB_init+0x2a>
		__HAL_TIM_SET_COUNTER(htim3Ptr, 0);
 8002b1c:	4b26      	ldr	r3, [pc, #152]	; (8002bb8 <mtrB_init+0xbc>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2200      	movs	r2, #0
 8002b24:	625a      	str	r2, [r3, #36]	; 0x24

	motorB->dir = DIR_FWD;
 8002b26:	4b25      	ldr	r3, [pc, #148]	; (8002bbc <mtrB_init+0xc0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	705a      	strb	r2, [r3, #1]
	motorB->pwmVal = 0;
 8002b2e:	4b23      	ldr	r3, [pc, #140]	; (8002bbc <mtrB_init+0xc0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2200      	movs	r2, #0
 8002b34:	605a      	str	r2, [r3, #4]

	motorBPID->count = (int16_t)__HAL_TIM_GET_COUNTER(htim3Ptr);       		// Counter (signed value)
 8002b36:	4b20      	ldr	r3, [pc, #128]	; (8002bb8 <mtrB_init+0xbc>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b3e:	4b20      	ldr	r3, [pc, #128]	; (8002bc0 <mtrB_init+0xc4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	b212      	sxth	r2, r2
 8002b44:	801a      	strh	r2, [r3, #0]
	motorBPID->target = target;
 8002b46:	4b1e      	ldr	r3, [pc, #120]	; (8002bc0 <mtrB_init+0xc4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	89fa      	ldrh	r2, [r7, #14]
 8002b4c:	805a      	strh	r2, [r3, #2]
	motorBPID->error = motorBPID->target - motorBPID->count;
 8002b4e:	4b1c      	ldr	r3, [pc, #112]	; (8002bc0 <mtrB_init+0xc4>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	4b19      	ldr	r3, [pc, #100]	; (8002bc0 <mtrB_init+0xc4>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	4b16      	ldr	r3, [pc, #88]	; (8002bc0 <mtrB_init+0xc4>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	b212      	sxth	r2, r2
 8002b6c:	809a      	strh	r2, [r3, #4]
	motorBPID->error_area = 0;  		// area under error - to calculate I for PI implementation
 8002b6e:	4b14      	ldr	r3, [pc, #80]	; (8002bc0 <mtrB_init+0xc4>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2200      	movs	r2, #0
 8002b74:	609a      	str	r2, [r3, #8]
	motorBPID->error_old = 0; 			// to calculate D for PID control
 8002b76:	4b12      	ldr	r3, [pc, #72]	; (8002bc0 <mtrB_init+0xc4>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	60da      	str	r2, [r3, #12]
	motorBPID->millisOld = HAL_GetTick();			// to calculate I and D for PID control
 8002b7e:	f001 fde5 	bl	800474c <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	4b0e      	ldr	r3, [pc, #56]	; (8002bc0 <mtrB_init+0xc4>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	611a      	str	r2, [r3, #16]
	motorBPID->Kp = Kp;
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	; (8002bc0 <mtrB_init+0xc4>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002b92:	ee07 2a90 	vmov	s15, r2
 8002b96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b9a:	edc3 7a05 	vstr	s15, [r3, #20]
	motorBPID->Kd = Kd;
 8002b9e:	4b08      	ldr	r3, [pc, #32]	; (8002bc0 <mtrB_init+0xc4>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68ba      	ldr	r2, [r7, #8]
 8002ba4:	619a      	str	r2, [r3, #24]
	motorBPID->Ki = Ki;
 8002ba6:	4b06      	ldr	r3, [pc, #24]	; (8002bc0 <mtrB_init+0xc4>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	61da      	str	r2, [r3, #28]
}
 8002bae:	bf00      	nop
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20000508 	.word	0x20000508
 8002bbc:	200004ec 	.word	0x200004ec
 8002bc0:	200004f4 	.word	0x200004f4

08002bc4 <mtrA_mov>:

void mtrA_mov(uint8_t direction, uint16_t speed) {
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	460a      	mov	r2, r1
 8002bce:	71fb      	strb	r3, [r7, #7]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	80bb      	strh	r3, [r7, #4]

	// Backward
	if (direction == DIR_BCK) {
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10a      	bne.n	8002bf0 <mtrA_mov+0x2c>
		MOTOR_AIN1_Clr();
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2108      	movs	r1, #8
 8002bde:	4811      	ldr	r0, [pc, #68]	; (8002c24 <mtrA_mov+0x60>)
 8002be0:	f002 f924 	bl	8004e2c <HAL_GPIO_WritePin>
		MOTOR_AIN2_Set();
 8002be4:	2201      	movs	r2, #1
 8002be6:	2104      	movs	r1, #4
 8002be8:	480e      	ldr	r0, [pc, #56]	; (8002c24 <mtrA_mov+0x60>)
 8002bea:	f002 f91f 	bl	8004e2c <HAL_GPIO_WritePin>
 8002bee:	e009      	b.n	8002c04 <mtrA_mov+0x40>
	}
	// Forward
	else {
		MOTOR_AIN1_Set();
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	2108      	movs	r1, #8
 8002bf4:	480b      	ldr	r0, [pc, #44]	; (8002c24 <mtrA_mov+0x60>)
 8002bf6:	f002 f919 	bl	8004e2c <HAL_GPIO_WritePin>
		MOTOR_AIN2_Clr();
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2104      	movs	r1, #4
 8002bfe:	4809      	ldr	r0, [pc, #36]	; (8002c24 <mtrA_mov+0x60>)
 8002c00:	f002 f914 	bl	8004e2c <HAL_GPIO_WritePin>
	}

	// Set speed
	if (speed > MAX_SPEED) speed = MAX_SPEED;
 8002c04:	88bb      	ldrh	r3, [r7, #4]
 8002c06:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8002c0a:	d302      	bcc.n	8002c12 <mtrA_mov+0x4e>
 8002c0c:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8002c10:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim8Ptr, PWMA_TIM_CH, speed);
 8002c12:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <mtrA_mov+0x64>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	88ba      	ldrh	r2, [r7, #4]
 8002c1a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40020000 	.word	0x40020000
 8002c28:	20000500 	.word	0x20000500

08002c2c <mtrB_mov>:

void mtrB_mov(uint8_t direction, uint16_t speed) {
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	4603      	mov	r3, r0
 8002c34:	460a      	mov	r2, r1
 8002c36:	71fb      	strb	r3, [r7, #7]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	80bb      	strh	r3, [r7, #4]

	// Backward
	if (direction == DIR_BCK) {
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10a      	bne.n	8002c58 <mtrB_mov+0x2c>
		MOTOR_BIN1_Clr();
 8002c42:	2200      	movs	r2, #0
 8002c44:	2110      	movs	r1, #16
 8002c46:	4811      	ldr	r0, [pc, #68]	; (8002c8c <mtrB_mov+0x60>)
 8002c48:	f002 f8f0 	bl	8004e2c <HAL_GPIO_WritePin>
		MOTOR_BIN2_Set();
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	2120      	movs	r1, #32
 8002c50:	480e      	ldr	r0, [pc, #56]	; (8002c8c <mtrB_mov+0x60>)
 8002c52:	f002 f8eb 	bl	8004e2c <HAL_GPIO_WritePin>
 8002c56:	e009      	b.n	8002c6c <mtrB_mov+0x40>
	}
	// Forward
	else {
		MOTOR_BIN1_Set();
 8002c58:	2201      	movs	r2, #1
 8002c5a:	2110      	movs	r1, #16
 8002c5c:	480b      	ldr	r0, [pc, #44]	; (8002c8c <mtrB_mov+0x60>)
 8002c5e:	f002 f8e5 	bl	8004e2c <HAL_GPIO_WritePin>
		MOTOR_BIN2_Clr();
 8002c62:	2200      	movs	r2, #0
 8002c64:	2120      	movs	r1, #32
 8002c66:	4809      	ldr	r0, [pc, #36]	; (8002c8c <mtrB_mov+0x60>)
 8002c68:	f002 f8e0 	bl	8004e2c <HAL_GPIO_WritePin>
	}

	// Set speed
	if (speed > MAX_SPEED) speed = MAX_SPEED;
 8002c6c:	88bb      	ldrh	r3, [r7, #4]
 8002c6e:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8002c72:	d302      	bcc.n	8002c7a <mtrB_mov+0x4e>
 8002c74:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8002c78:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim8Ptr, PWMB_TIM_CH, speed);
 8002c7a:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <mtrB_mov+0x64>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	88ba      	ldrh	r2, [r7, #4]
 8002c82:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002c84:	bf00      	nop
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40020000 	.word	0x40020000
 8002c90:	20000500 	.word	0x20000500

08002c94 <mtr_stop>:

/* Set params and stop both motors */
void mtr_stop() {
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
	motorA->dir = DIR_FWD;
 8002c98:	4b0f      	ldr	r3, [pc, #60]	; (8002cd8 <mtr_stop+0x44>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	705a      	strb	r2, [r3, #1]
	motorA->pwmVal = 0;
 8002ca0:	4b0d      	ldr	r3, [pc, #52]	; (8002cd8 <mtr_stop+0x44>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	605a      	str	r2, [r3, #4]
	motorB->dir = DIR_FWD;
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <mtr_stop+0x48>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2201      	movs	r2, #1
 8002cae:	705a      	strb	r2, [r3, #1]
	motorB->pwmVal = 0;
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <mtr_stop+0x48>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	605a      	str	r2, [r3, #4]
	mtrA_mov(DIR_FWD, 0);
 8002cb8:	2100      	movs	r1, #0
 8002cba:	2001      	movs	r0, #1
 8002cbc:	f7ff ff82 	bl	8002bc4 <mtrA_mov>
	mtrB_mov(DIR_FWD, 0);
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	2001      	movs	r0, #1
 8002cc4:	f7ff ffb2 	bl	8002c2c <mtrB_mov>
	turnServo(STRAIGHT);
 8002cc8:	2001      	movs	r0, #1
 8002cca:	f001 f8ef 	bl	8003eac <turnServo>
	osDelay(100);
 8002cce:	2064      	movs	r0, #100	; 0x64
 8002cd0:	f006 fbca 	bl	8009468 <osDelay>
}
 8002cd4:	bf00      	nop
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200004e8 	.word	0x200004e8
 8002cdc:	200004ec 	.word	0x200004ec

08002ce0 <mtr_mov>:

void mtr_mov(MotorData* motor) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
	if (motor->suspend > 0) {
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d004      	beq.n	8002cfa <mtr_mov+0x1a>
		mtr_stop();
 8002cf0:	f7ff ffd0 	bl	8002c94 <mtr_stop>
		mtr_continue();
 8002cf4:	f000 f890 	bl	8002e18 <mtr_continue>
		return;
 8002cf8:	e01c      	b.n	8002d34 <mtr_mov+0x54>
	}
	if (motor == motorA)  {
 8002cfa:	4b10      	ldr	r3, [pc, #64]	; (8002d3c <mtr_mov+0x5c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d109      	bne.n	8002d18 <mtr_mov+0x38>
		mtrA_mov(motor->dir, motor->pwmVal);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	785a      	ldrb	r2, [r3, #1]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4610      	mov	r0, r2
 8002d12:	f7ff ff57 	bl	8002bc4 <mtrA_mov>
 8002d16:	e00d      	b.n	8002d34 <mtr_mov+0x54>
	}
	else if (motor == motorB) {
 8002d18:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <mtr_mov+0x60>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d108      	bne.n	8002d34 <mtr_mov+0x54>
		mtrB_mov(motor->dir, motor->pwmVal);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	785a      	ldrb	r2, [r3, #1]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4610      	mov	r0, r2
 8002d30:	f7ff ff7c 	bl	8002c2c <mtrB_mov>
	}
}
 8002d34:	3708      	adds	r7, #8
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	200004e8 	.word	0x200004e8
 8002d40:	200004ec 	.word	0x200004ec

08002d44 <mtr_SetParamAndMove>:

void mtr_SetParamAndMove(MotorData* motor, uint8_t param_dir, uint32_t param_pwmVal) {
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	607a      	str	r2, [r7, #4]
 8002d50:	72fb      	strb	r3, [r7, #11]
	motor->dir = param_dir;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	7afa      	ldrb	r2, [r7, #11]
 8002d56:	705a      	strb	r2, [r3, #1]
	motor->pwmVal = param_pwmVal;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	605a      	str	r2, [r3, #4]
	mtr_mov(motor);
 8002d5e:	68f8      	ldr	r0, [r7, #12]
 8002d60:	f7ff ffbe 	bl	8002ce0 <mtr_mov>
}
 8002d64:	bf00      	nop
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <mtr_suspend>:

void mtr_suspend(uint8_t mode) {
 8002d6c:	b590      	push	{r4, r7, lr}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
	if (mode > 3) return;
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d83e      	bhi.n	8002dfa <mtr_suspend+0x8e>
	if ((motorA->suspend != SUS_OFF) || (motorB->suspend != SUS_OFF)) return;	// Suspend is in effect / being resolved
 8002d7c:	4b22      	ldr	r3, [pc, #136]	; (8002e08 <mtr_suspend+0x9c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d13b      	bne.n	8002dfe <mtr_suspend+0x92>
 8002d86:	4b21      	ldr	r3, [pc, #132]	; (8002e0c <mtr_suspend+0xa0>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d136      	bne.n	8002dfe <mtr_suspend+0x92>
	HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_RESET);
 8002d90:	2200      	movs	r2, #0
 8002d92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d96:	481e      	ldr	r0, [pc, #120]	; (8002e10 <mtr_suspend+0xa4>)
 8002d98:	f002 f848 	bl	8004e2c <HAL_GPIO_WritePin>
	motorA->suspend = mode;
 8002d9c:	4b1a      	ldr	r3, [pc, #104]	; (8002e08 <mtr_suspend+0x9c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	79fa      	ldrb	r2, [r7, #7]
 8002da2:	701a      	strb	r2, [r3, #0]
	motorB->suspend = mode;
 8002da4:	4b19      	ldr	r3, [pc, #100]	; (8002e0c <mtr_suspend+0xa0>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	79fa      	ldrb	r2, [r7, #7]
 8002daa:	701a      	strb	r2, [r3, #0]
	if ((mode == SUS_BACK) || (mode == SUS_STOP)) {
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d002      	beq.n	8002db8 <mtr_suspend+0x4c>
 8002db2:	79fb      	ldrb	r3, [r7, #7]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d11d      	bne.n	8002df4 <mtr_suspend+0x88>
		backup->servoDir = getServoDir();
 8002db8:	4b16      	ldr	r3, [pc, #88]	; (8002e14 <mtr_suspend+0xa8>)
 8002dba:	681c      	ldr	r4, [r3, #0]
 8002dbc:	f001 f88e 	bl	8003edc <getServoDir>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	7023      	strb	r3, [r4, #0]
		backup->mtrADir = motorA->dir;
 8002dc4:	4b10      	ldr	r3, [pc, #64]	; (8002e08 <mtr_suspend+0x9c>)
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	4b12      	ldr	r3, [pc, #72]	; (8002e14 <mtr_suspend+0xa8>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	7852      	ldrb	r2, [r2, #1]
 8002dce:	705a      	strb	r2, [r3, #1]
		backup->mtrAPWM = motorA->pwmVal;
 8002dd0:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <mtr_suspend+0x9c>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <mtr_suspend+0xa8>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6852      	ldr	r2, [r2, #4]
 8002dda:	605a      	str	r2, [r3, #4]
		backup->mtrBDir = motorB->dir;
 8002ddc:	4b0b      	ldr	r3, [pc, #44]	; (8002e0c <mtr_suspend+0xa0>)
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	4b0c      	ldr	r3, [pc, #48]	; (8002e14 <mtr_suspend+0xa8>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	7852      	ldrb	r2, [r2, #1]
 8002de6:	709a      	strb	r2, [r3, #2]
		backup->mtrBPWM = motorB->pwmVal;
 8002de8:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <mtr_suspend+0xa0>)
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	4b09      	ldr	r3, [pc, #36]	; (8002e14 <mtr_suspend+0xa8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6852      	ldr	r2, [r2, #4]
 8002df2:	609a      	str	r2, [r3, #8]
	}
	mtr_stop();
 8002df4:	f7ff ff4e 	bl	8002c94 <mtr_stop>
 8002df8:	e002      	b.n	8002e00 <mtr_suspend+0x94>
	if (mode > 3) return;
 8002dfa:	bf00      	nop
 8002dfc:	e000      	b.n	8002e00 <mtr_suspend+0x94>
	if ((motorA->suspend != SUS_OFF) || (motorB->suspend != SUS_OFF)) return;	// Suspend is in effect / being resolved
 8002dfe:	bf00      	nop
}
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd90      	pop	{r4, r7, pc}
 8002e06:	bf00      	nop
 8002e08:	200004e8 	.word	0x200004e8
 8002e0c:	200004ec 	.word	0x200004ec
 8002e10:	40021000 	.word	0x40021000
 8002e14:	200004f8 	.word	0x200004f8

08002e18 <mtr_continue>:

/*
 * Restore movement, is called in mtr_mov() if the suspend status is on
 */
void mtr_continue() {
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
	if (!motorA->suspend) return;	// Not suspended or likely an error
 8002e1c:	4b2f      	ldr	r3, [pc, #188]	; (8002edc <mtr_continue+0xc4>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d058      	beq.n	8002ed8 <mtr_continue+0xc0>

	if ((motorA->suspend == SUS_BACK) || (motorA->suspend == SUS_STOPPID)) {	// Needs SOSBack
 8002e26:	4b2d      	ldr	r3, [pc, #180]	; (8002edc <mtr_continue+0xc4>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d004      	beq.n	8002e3a <mtr_continue+0x22>
 8002e30:	4b2a      	ldr	r3, [pc, #168]	; (8002edc <mtr_continue+0xc4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	2b03      	cmp	r3, #3
 8002e38:	d101      	bne.n	8002e3e <mtr_continue+0x26>
		mtr_SOSBack();
 8002e3a:	f000 f857 	bl	8002eec <mtr_SOSBack>
		//HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_RESET);
	}
	if (motorA->suspend == SUS_STOPPID) {	// Stop PID, do not restore movement
 8002e3e:	4b27      	ldr	r3, [pc, #156]	; (8002edc <mtr_continue+0xc4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	2b03      	cmp	r3, #3
 8002e46:	d102      	bne.n	8002e4e <mtr_continue+0x36>
		stopPID();
 8002e48:	f000 f996 	bl	8003178 <stopPID>
 8002e4c:	e033      	b.n	8002eb6 <mtr_continue+0x9e>
	}
	else {									// Restore movement, in case of SUS_BACK
		turnServo(backup->servoDir);
 8002e4e:	4b24      	ldr	r3, [pc, #144]	; (8002ee0 <mtr_continue+0xc8>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f001 f829 	bl	8003eac <turnServo>
		motorA->dir = backup->mtrADir;
 8002e5a:	4b21      	ldr	r3, [pc, #132]	; (8002ee0 <mtr_continue+0xc8>)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	4b1f      	ldr	r3, [pc, #124]	; (8002edc <mtr_continue+0xc4>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	7852      	ldrb	r2, [r2, #1]
 8002e64:	705a      	strb	r2, [r3, #1]
		motorA->pwmVal = backup->mtrAPWM;
 8002e66:	4b1e      	ldr	r3, [pc, #120]	; (8002ee0 <mtr_continue+0xc8>)
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	4b1c      	ldr	r3, [pc, #112]	; (8002edc <mtr_continue+0xc4>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6852      	ldr	r2, [r2, #4]
 8002e70:	605a      	str	r2, [r3, #4]
		motorB->dir = backup->mtrBDir;
 8002e72:	4b1b      	ldr	r3, [pc, #108]	; (8002ee0 <mtr_continue+0xc8>)
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	4b1b      	ldr	r3, [pc, #108]	; (8002ee4 <mtr_continue+0xcc>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	7892      	ldrb	r2, [r2, #2]
 8002e7c:	705a      	strb	r2, [r3, #1]
		motorB->pwmVal = backup->mtrBPWM;
 8002e7e:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <mtr_continue+0xc8>)
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	4b18      	ldr	r3, [pc, #96]	; (8002ee4 <mtr_continue+0xcc>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6892      	ldr	r2, [r2, #8]
 8002e88:	605a      	str	r2, [r3, #4]
		mtrA_mov(motorA->dir, motorA->pwmVal);
 8002e8a:	4b14      	ldr	r3, [pc, #80]	; (8002edc <mtr_continue+0xc4>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	785a      	ldrb	r2, [r3, #1]
 8002e90:	4b12      	ldr	r3, [pc, #72]	; (8002edc <mtr_continue+0xc4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4610      	mov	r0, r2
 8002e9c:	f7ff fe92 	bl	8002bc4 <mtrA_mov>
		mtrB_mov(motorB->dir, motorB->pwmVal);
 8002ea0:	4b10      	ldr	r3, [pc, #64]	; (8002ee4 <mtr_continue+0xcc>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	785a      	ldrb	r2, [r3, #1]
 8002ea6:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <mtr_continue+0xcc>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4610      	mov	r0, r2
 8002eb2:	f7ff febb 	bl	8002c2c <mtrB_mov>
	}
	backup_reset();
 8002eb6:	f7ff fd9d 	bl	80029f4 <backup_reset>
	motorA->suspend = 0;
 8002eba:	4b08      	ldr	r3, [pc, #32]	; (8002edc <mtr_continue+0xc4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	701a      	strb	r2, [r3, #0]
	motorB->suspend = 0;
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <mtr_continue+0xcc>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOE, LED3_Pin, GPIO_PIN_SET);
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ed0:	4805      	ldr	r0, [pc, #20]	; (8002ee8 <mtr_continue+0xd0>)
 8002ed2:	f001 ffab 	bl	8004e2c <HAL_GPIO_WritePin>
 8002ed6:	e000      	b.n	8002eda <mtr_continue+0xc2>
	if (!motorA->suspend) return;	// Not suspended or likely an error
 8002ed8:	bf00      	nop
}
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	200004e8 	.word	0x200004e8
 8002ee0:	200004f8 	.word	0x200004f8
 8002ee4:	200004ec 	.word	0x200004ec
 8002ee8:	40021000 	.word	0x40021000

08002eec <mtr_SOSBack>:

/* Used in emergency cases when car is too close to obstacles only */
float mtr_SOSBack() {
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
	mtrA_mov(DIR_BCK, 1800);
 8002ef0:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	f7ff fe65 	bl	8002bc4 <mtrA_mov>
	mtrB_mov(DIR_BCK, 1800);
 8002efa:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8002efe:	2000      	movs	r0, #0
 8002f00:	f7ff fe94 	bl	8002c2c <mtrB_mov>
	osDelay(500);
 8002f04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f08:	f006 faae 	bl	8009468 <osDelay>
	mtr_stop();
 8002f0c:	f7ff fec2 	bl	8002c94 <mtr_stop>
	return SOSBACK_DIST_CNT / CNT_PER_CM;
 8002f10:	4b02      	ldr	r3, [pc, #8]	; (8002f1c <mtr_SOSBack+0x30>)
 8002f12:	ee07 3a90 	vmov	s15, r3
}
 8002f16:	eeb0 0a67 	vmov.f32	s0, s15
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	c12eb4b4 	.word	0xc12eb4b4

08002f20 <mtr_mov_cnt>:

void mtr_mov_cnt(int target_A, int target_B) {
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
	mtrA_init((int16_t)target_A, 1.2, 0.05, 0.0001, 1);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	b21b      	sxth	r3, r3
 8002f2e:	2201      	movs	r2, #1
 8002f30:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002fc0 <mtr_mov_cnt+0xa0>
 8002f34:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8002fc4 <mtr_mov_cnt+0xa4>
 8002f38:	2101      	movs	r1, #1
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff fd78 	bl	8002a30 <mtrA_init>
	mtrB_init((int16_t)target_B, 1.2, 0.05, 0.0001, 1);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	b21b      	sxth	r3, r3
 8002f44:	2201      	movs	r2, #1
 8002f46:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8002fc0 <mtr_mov_cnt+0xa0>
 8002f4a:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8002fc4 <mtr_mov_cnt+0xa4>
 8002f4e:	2101      	movs	r1, #1
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff fdd3 	bl	8002afc <mtrB_init>
	while ((abs(motorAPID->error) > MAX_PID_ERR) || (abs(motorBPID->error) > MAX_PID_ERR)) {
 8002f56:	e019      	b.n	8002f8c <mtr_mov_cnt+0x6c>
		PID_Control(motorA, motorAPID);
 8002f58:	4b1b      	ldr	r3, [pc, #108]	; (8002fc8 <mtr_mov_cnt+0xa8>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a1b      	ldr	r2, [pc, #108]	; (8002fcc <mtr_mov_cnt+0xac>)
 8002f5e:	6812      	ldr	r2, [r2, #0]
 8002f60:	4611      	mov	r1, r2
 8002f62:	4618      	mov	r0, r3
 8002f64:	f000 f85c 	bl	8003020 <PID_Control>
		PID_Control(motorB, motorBPID);
 8002f68:	4b19      	ldr	r3, [pc, #100]	; (8002fd0 <mtr_mov_cnt+0xb0>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a19      	ldr	r2, [pc, #100]	; (8002fd4 <mtr_mov_cnt+0xb4>)
 8002f6e:	6812      	ldr	r2, [r2, #0]
 8002f70:	4611      	mov	r1, r2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 f854 	bl	8003020 <PID_Control>
		mtr_mov(motorA);
 8002f78:	4b13      	ldr	r3, [pc, #76]	; (8002fc8 <mtr_mov_cnt+0xa8>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff feaf 	bl	8002ce0 <mtr_mov>
		mtr_mov(motorB);
 8002f82:	4b13      	ldr	r3, [pc, #76]	; (8002fd0 <mtr_mov_cnt+0xb0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff feaa 	bl	8002ce0 <mtr_mov>
	while ((abs(motorAPID->error) > MAX_PID_ERR) || (abs(motorBPID->error) > MAX_PID_ERR)) {
 8002f8c:	4b0f      	ldr	r3, [pc, #60]	; (8002fcc <mtr_mov_cnt+0xac>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	bfb8      	it	lt
 8002f98:	425b      	neglt	r3, r3
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	2b32      	cmp	r3, #50	; 0x32
 8002f9e:	d8db      	bhi.n	8002f58 <mtr_mov_cnt+0x38>
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <mtr_mov_cnt+0xb4>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	bfb8      	it	lt
 8002fac:	425b      	neglt	r3, r3
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	2b32      	cmp	r3, #50	; 0x32
 8002fb2:	d8d1      	bhi.n	8002f58 <mtr_mov_cnt+0x38>
	}
	mtr_stop();
 8002fb4:	f7ff fe6e 	bl	8002c94 <mtr_stop>
}
 8002fb8:	bf00      	nop
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	38d1b717 	.word	0x38d1b717
 8002fc4:	3d4ccccd 	.word	0x3d4ccccd
 8002fc8:	200004e8 	.word	0x200004e8
 8002fcc:	200004f0 	.word	0x200004f0
 8002fd0:	200004ec 	.word	0x200004ec
 8002fd4:	200004f4 	.word	0x200004f4

08002fd8 <mtr_mov_cm>:
	}
	mtr_stop();
}


void mtr_mov_cm(float cm_A, float cm_B) {
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	ed87 0a01 	vstr	s0, [r7, #4]
 8002fe2:	edc7 0a00 	vstr	s1, [r7]
	mtr_mov_cnt((int)(cm_A * CNT_PER_CM), (int)(cm_B * CNT_PER_CM));
 8002fe6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002fea:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800301c <mtr_mov_cm+0x44>
 8002fee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ff2:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8002ff6:	edd7 7a00 	vldr	s15, [r7]
 8002ffa:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800301c <mtr_mov_cm+0x44>
 8002ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003002:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003006:	ee17 1a90 	vmov	r1, s15
 800300a:	ee16 0a90 	vmov	r0, s13
 800300e:	f7ff ff87 	bl	8002f20 <mtr_mov_cnt>
}
 8003012:	bf00      	nop
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	42928831 	.word	0x42928831

08003020 <PID_Control>:

void PID_Control(MotorData* motor, MotorPIDData* motorPID) {
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	6039      	str	r1, [r7, #0]
	  //Control Loop
	if (abs(motorPID->error)>MAX_PID_ERR) { //more than 100  difference
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	bfb8      	it	lt
 8003034:	425b      	neglt	r3, r3
 8003036:	b29b      	uxth	r3, r3
 8003038:	2b32      	cmp	r3, #50	; 0x32
 800303a:	f240 8092 	bls.w	8003162 <PID_Control+0x142>
  	    motorPID->error = motorPID->target - motorPID->count;
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003044:	b29a      	uxth	r2, r3
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	f9b3 3000 	ldrsh.w	r3, [r3]
 800304c:	b29b      	uxth	r3, r3
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	b29b      	uxth	r3, r3
 8003052:	b21a      	sxth	r2, r3
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	809a      	strh	r2, [r3, #4]

  	    if (motorPID->error > 0)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	dd03      	ble.n	800306a <PID_Control+0x4a>
        	motor->dir = DIR_FWD;	// Forward
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	705a      	strb	r2, [r3, #1]
 8003068:	e002      	b.n	8003070 <PID_Control+0x50>
        else
        	motor->dir = DIR_BCK;	// Backward
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	705a      	strb	r2, [r3, #1]

        int32_t millisNow = HAL_GetTick();
 8003070:	f001 fb6c 	bl	800474c <HAL_GetTick>
 8003074:	4603      	mov	r3, r0
 8003076:	617b      	str	r3, [r7, #20]
        int32_t dt = (millisNow - motorPID->millisOld); // time elapsed in millisecond
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	691b      	ldr	r3, [r3, #16]
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	613b      	str	r3, [r7, #16]
        motorPID->millisOld = millisNow; // store the current time for next round
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	611a      	str	r2, [r3, #16]

        motorPID->error_area = motorPID->error_area + motorPID->error * dt; // area under error for Ki
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003092:	4619      	mov	r1, r3
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	fb01 f303 	mul.w	r3, r1, r3
 800309a:	441a      	add	r2, r3
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	609a      	str	r2, [r3, #8]

        int32_t error_change = motorPID->error - motorPID->error_old; // change in error
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80030a6:	461a      	mov	r2, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	60fb      	str	r3, [r7, #12]
        motorPID->error_old = motorPID->error; //store the error for next round
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80030b6:	461a      	mov	r2, r3
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	60da      	str	r2, [r3, #12]
        float error_rate = (float)error_change / dt; // for Kd
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	ee07 3a90 	vmov	s15, r3
 80030c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	ee07 3a90 	vmov	s15, r3
 80030cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030d4:	edc7 7a02 	vstr	s15, [r7, #8]

        motor->pwmVal = abs((int32_t)(motorPID->error * motorPID->Kp + motorPID->error_area * motorPID->Ki + error_rate * motorPID->Kd)) / 2;  // PID
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80030de:	ee07 3a90 	vmov	s15, r3
 80030e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	edd3 7a05 	vldr	s15, [r3, #20]
 80030ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	ee07 3a90 	vmov	s15, r3
 80030f8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	edd3 7a07 	vldr	s15, [r3, #28]
 8003102:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003106:	ee37 7a27 	vadd.f32	s14, s14, s15
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	edd3 6a06 	vldr	s13, [r3, #24]
 8003110:	edd7 7a02 	vldr	s15, [r7, #8]
 8003114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003118:	ee77 7a27 	vadd.f32	s15, s14, s15
 800311c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003120:	ee17 3a90 	vmov	r3, s15
 8003124:	2b00      	cmp	r3, #0
 8003126:	bfb8      	it	lt
 8003128:	425b      	neglt	r3, r3
 800312a:	0fda      	lsrs	r2, r3, #31
 800312c:	4413      	add	r3, r2
 800312e:	105b      	asrs	r3, r3, #1
 8003130:	461a      	mov	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	605a      	str	r2, [r3, #4]
        osDelay(10);
 8003136:	200a      	movs	r0, #10
 8003138:	f006 f996 	bl	8009468 <osDelay>
        if (motor->pwmVal > MAX_SPEED)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8003144:	d303      	bcc.n	800314e <PID_Control+0x12e>
        	motor->pwmVal = MAX_SPEED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800314c:	605a      	str	r2, [r3, #4]
        if (motor->pwmVal < MIN_SPEED)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8003156:	d20a      	bcs.n	800316e <PID_Control+0x14e>
        	motor-> pwmVal = MIN_SPEED;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800315e:	605a      	str	r2, [r3, #4]
	} // if loop
	else {
		motor->dir = DIR_FWD;
		motor->pwmVal = 0;
	}
}
 8003160:	e005      	b.n	800316e <PID_Control+0x14e>
		motor->dir = DIR_FWD;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	705a      	strb	r2, [r3, #1]
		motor->pwmVal = 0;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	605a      	str	r2, [r3, #4]
}
 800316e:	bf00      	nop
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <stopPID>:

void stopPID() {
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
	motorAPID->error = 0;
 800317c:	4b16      	ldr	r3, [pc, #88]	; (80031d8 <stopPID+0x60>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2200      	movs	r2, #0
 8003182:	809a      	strh	r2, [r3, #4]
	motorBPID->error = 0;
 8003184:	4b15      	ldr	r3, [pc, #84]	; (80031dc <stopPID+0x64>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2200      	movs	r2, #0
 800318a:	809a      	strh	r2, [r3, #4]
	motorAPID->target = motorAPID->count;
 800318c:	4b12      	ldr	r3, [pc, #72]	; (80031d8 <stopPID+0x60>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <stopPID+0x60>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003198:	805a      	strh	r2, [r3, #2]
	motorBPID->target = motorBPID->count;
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <stopPID+0x64>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <stopPID+0x64>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80031a6:	805a      	strh	r2, [r3, #2]
	mtr_stop();
 80031a8:	f7ff fd74 	bl	8002c94 <mtr_stop>
	// Also clear backup
	backup->mtrADir = DIR_FWD;
 80031ac:	4b0c      	ldr	r3, [pc, #48]	; (80031e0 <stopPID+0x68>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2201      	movs	r2, #1
 80031b2:	705a      	strb	r2, [r3, #1]
	backup->mtrBDir = DIR_FWD;
 80031b4:	4b0a      	ldr	r3, [pc, #40]	; (80031e0 <stopPID+0x68>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2201      	movs	r2, #1
 80031ba:	709a      	strb	r2, [r3, #2]
	backup->mtrAPWM = 0;
 80031bc:	4b08      	ldr	r3, [pc, #32]	; (80031e0 <stopPID+0x68>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2200      	movs	r2, #0
 80031c2:	605a      	str	r2, [r3, #4]
	backup->mtrBPWM = 0;
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <stopPID+0x68>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2200      	movs	r2, #0
 80031ca:	609a      	str	r2, [r3, #8]
	backup->servoDir = STRAIGHT;
 80031cc:	4b04      	ldr	r3, [pc, #16]	; (80031e0 <stopPID+0x68>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2201      	movs	r2, #1
 80031d2:	701a      	strb	r2, [r3, #0]
}
 80031d4:	bf00      	nop
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	200004f0 	.word	0x200004f0
 80031dc:	200004f4 	.word	0x200004f4
 80031e0:	200004f8 	.word	0x200004f8

080031e4 <turn>:

void turn(float turning_angle) {
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b088      	sub	sp, #32
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	ed87 0a01 	vstr	s0, [r7, #4]
	if (abs(turning_angle) < MAX_ORI_ERR)		// Too small, turn may not be accurate
 80031ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80031f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031f6:	ee17 3a90 	vmov	r3, s15
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	bfb8      	it	lt
 80031fe:	425b      	neglt	r3, r3
 8003200:	ee07 3a90 	vmov	s15, r3
 8003204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003208:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800320c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003214:	f100 814a 	bmi.w	80034ac <turn+0x2c8>
		return;
	if ((turning_angle < 0) || (turning_angle >= 360))	// Invalid turning angle
 8003218:	edd7 7a01 	vldr	s15, [r7, #4]
 800321c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003224:	f100 8144 	bmi.w	80034b0 <turn+0x2cc>
 8003228:	edd7 7a01 	vldr	s15, [r7, #4]
 800322c:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 80034b8 <turn+0x2d4>
 8003230:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003238:	f280 813a 	bge.w	80034b0 <turn+0x2cc>
		return;

	float target_ori = (*ori) + turning_angle;
 800323c:	4b9f      	ldr	r3, [pc, #636]	; (80034bc <turn+0x2d8>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	edd3 7a00 	vldr	s15, [r3]
 8003244:	ed97 7a01 	vldr	s14, [r7, #4]
 8003248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800324c:	edc7 7a07 	vstr	s15, [r7, #28]
	while (target_ori >= 360) target_ori -= 360;
 8003250:	e007      	b.n	8003262 <turn+0x7e>
 8003252:	edd7 7a07 	vldr	s15, [r7, #28]
 8003256:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80034b8 <turn+0x2d4>
 800325a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800325e:	edc7 7a07 	vstr	s15, [r7, #28]
 8003262:	edd7 7a07 	vldr	s15, [r7, #28]
 8003266:	ed9f 7a94 	vldr	s14, [pc, #592]	; 80034b8 <turn+0x2d4>
 800326a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800326e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003272:	daee      	bge.n	8003252 <turn+0x6e>
	while (target_ori < 0) target_ori += 360;
 8003274:	e007      	b.n	8003286 <turn+0xa2>
 8003276:	edd7 7a07 	vldr	s15, [r7, #28]
 800327a:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 80034b8 <turn+0x2d4>
 800327e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003282:	edc7 7a07 	vstr	s15, [r7, #28]
 8003286:	edd7 7a07 	vldr	s15, [r7, #28]
 800328a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800328e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003292:	d4f0      	bmi.n	8003276 <turn+0x92>

	uint8_t near_0 = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	76fb      	strb	r3, [r7, #27]
	if ((target_ori < MAX_ORI_ERR) || (target_ori > 360 - MAX_ORI_ERR)) {
 8003298:	edd7 7a07 	vldr	s15, [r7, #28]
 800329c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80032a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a8:	d408      	bmi.n	80032bc <turn+0xd8>
 80032aa:	edd7 7a07 	vldr	s15, [r7, #28]
 80032ae:	ed9f 7a84 	vldr	s14, [pc, #528]	; 80034c0 <turn+0x2dc>
 80032b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ba:	dd01      	ble.n	80032c0 <turn+0xdc>
		near_0 = 1;
 80032bc:	2301      	movs	r3, #1
 80032be:	76fb      	strb	r3, [r7, #27]
	}

	uint8_t mtr_dir = 1;	// 0: stop, 1: fwd, 2: bck
 80032c0:	2301      	movs	r3, #1
 80032c2:	76bb      	strb	r3, [r7, #26]

	while (mtr_dir) {
 80032c4:	e0eb      	b.n	800349e <turn+0x2ba>
		if (turning_angle <= 180) {	// Turn left
 80032c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80032ca:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 80034c4 <turn+0x2e0>
 80032ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d6:	d82e      	bhi.n	8003336 <turn+0x152>
			if (mtr_dir == 1) {
 80032d8:	7ebb      	ldrb	r3, [r7, #26]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d115      	bne.n	800330a <turn+0x126>
				turnServo(LEFT);
 80032de:	2000      	movs	r0, #0
 80032e0:	f000 fde4 	bl	8003eac <turnServo>
				mtr_SetParamAndMove(motorA, DIR_FWD, 1500);
 80032e4:	4b78      	ldr	r3, [pc, #480]	; (80034c8 <turn+0x2e4>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80032ec:	2101      	movs	r1, #1
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff fd28 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_FWD, 1500);
 80032f4:	4b75      	ldr	r3, [pc, #468]	; (80034cc <turn+0x2e8>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80032fc:	2101      	movs	r1, #1
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff fd20 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_dir = 2;
 8003304:	2302      	movs	r3, #2
 8003306:	76bb      	strb	r3, [r7, #26]
 8003308:	e043      	b.n	8003392 <turn+0x1ae>
			}
			else {
				turnServo(RIGHT);
 800330a:	2002      	movs	r0, #2
 800330c:	f000 fdce 	bl	8003eac <turnServo>
				mtr_SetParamAndMove(motorA, DIR_BCK, 1500);
 8003310:	4b6d      	ldr	r3, [pc, #436]	; (80034c8 <turn+0x2e4>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003318:	2100      	movs	r1, #0
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff fd12 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_BCK, 1500);
 8003320:	4b6a      	ldr	r3, [pc, #424]	; (80034cc <turn+0x2e8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003328:	2100      	movs	r1, #0
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff fd0a 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_dir = 1;
 8003330:	2301      	movs	r3, #1
 8003332:	76bb      	strb	r3, [r7, #26]
 8003334:	e02d      	b.n	8003392 <turn+0x1ae>
			}
		}
		else {						// Turn right
			if (mtr_dir == 1) {
 8003336:	7ebb      	ldrb	r3, [r7, #26]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d115      	bne.n	8003368 <turn+0x184>
				turnServo(RIGHT);
 800333c:	2002      	movs	r0, #2
 800333e:	f000 fdb5 	bl	8003eac <turnServo>
				mtr_SetParamAndMove(motorA, DIR_FWD, 1500);
 8003342:	4b61      	ldr	r3, [pc, #388]	; (80034c8 <turn+0x2e4>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800334a:	2101      	movs	r1, #1
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff fcf9 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_FWD, 1500);
 8003352:	4b5e      	ldr	r3, [pc, #376]	; (80034cc <turn+0x2e8>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800335a:	2101      	movs	r1, #1
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff fcf1 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_dir = 2;
 8003362:	2302      	movs	r3, #2
 8003364:	76bb      	strb	r3, [r7, #26]
 8003366:	e014      	b.n	8003392 <turn+0x1ae>
			}
			else {
				turnServo(LEFT);
 8003368:	2000      	movs	r0, #0
 800336a:	f000 fd9f 	bl	8003eac <turnServo>
				mtr_SetParamAndMove(motorA, DIR_BCK, 1500);
 800336e:	4b56      	ldr	r3, [pc, #344]	; (80034c8 <turn+0x2e4>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003376:	2100      	movs	r1, #0
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff fce3 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_SetParamAndMove(motorB, DIR_BCK, 1500);
 800337e:	4b53      	ldr	r3, [pc, #332]	; (80034cc <turn+0x2e8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003386:	2100      	movs	r1, #0
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff fcdb 	bl	8002d44 <mtr_SetParamAndMove>
				mtr_dir = 1;
 800338e:	2301      	movs	r3, #1
 8003390:	76bb      	strb	r3, [r7, #26]
			}
		}

		// Poll orientation value and break if needed
		if (!near_0) {
 8003392:	7efb      	ldrb	r3, [r7, #27]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d129      	bne.n	80033ec <turn+0x208>
			for (int i = 0; i < 250; i++) {
 8003398:	2300      	movs	r3, #0
 800339a:	617b      	str	r3, [r7, #20]
 800339c:	e022      	b.n	80033e4 <turn+0x200>
				if (abs((*ori) - target_ori) < MAX_ORI_ERR) {
 800339e:	4b47      	ldr	r3, [pc, #284]	; (80034bc <turn+0x2d8>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	ed93 7a00 	vldr	s14, [r3]
 80033a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80033aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033b2:	ee17 3a90 	vmov	r3, s15
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	bfb8      	it	lt
 80033ba:	425b      	neglt	r3, r3
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033c4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80033c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d0:	d502      	bpl.n	80033d8 <turn+0x1f4>
					mtr_dir = 0;
 80033d2:	2300      	movs	r3, #0
 80033d4:	76bb      	strb	r3, [r7, #26]
					break;
 80033d6:	e060      	b.n	800349a <turn+0x2b6>
				}
				osDelay(2);
 80033d8:	2002      	movs	r0, #2
 80033da:	f006 f845 	bl	8009468 <osDelay>
			for (int i = 0; i < 250; i++) {
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	3301      	adds	r3, #1
 80033e2:	617b      	str	r3, [r7, #20]
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	2bf9      	cmp	r3, #249	; 0xf9
 80033e8:	ddd9      	ble.n	800339e <turn+0x1ba>
 80033ea:	e056      	b.n	800349a <turn+0x2b6>
			}
		}
		else {
			float bound_lo, bound_hi;
			if (target_ori > 350) {
 80033ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80033f0:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80034d0 <turn+0x2ec>
 80033f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fc:	dd14      	ble.n	8003428 <turn+0x244>
				bound_lo = target_ori - MAX_ORI_ERR;
 80033fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8003402:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003406:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800340a:	edc7 7a04 	vstr	s15, [r7, #16]
				bound_hi = target_ori + MAX_ORI_ERR - 360;
 800340e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003412:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003416:	ee77 7a87 	vadd.f32	s15, s15, s14
 800341a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80034b8 <turn+0x2d4>
 800341e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003422:	edc7 7a03 	vstr	s15, [r7, #12]
 8003426:	e013      	b.n	8003450 <turn+0x26c>
			}
			else {
				bound_lo = target_ori - MAX_ORI_ERR + 360;
 8003428:	edd7 7a07 	vldr	s15, [r7, #28]
 800342c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003430:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003434:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80034b8 <turn+0x2d4>
 8003438:	ee77 7a87 	vadd.f32	s15, s15, s14
 800343c:	edc7 7a04 	vstr	s15, [r7, #16]
				bound_hi = target_ori + MAX_ORI_ERR;
 8003440:	edd7 7a07 	vldr	s15, [r7, #28]
 8003444:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003448:	ee77 7a87 	vadd.f32	s15, s15, s14
 800344c:	edc7 7a03 	vstr	s15, [r7, #12]
			}
			for (int i = 0; i < 250; i++) {
 8003450:	2300      	movs	r3, #0
 8003452:	60bb      	str	r3, [r7, #8]
 8003454:	e01e      	b.n	8003494 <turn+0x2b0>
				if (((*ori) > bound_lo) || ((*ori) < bound_hi)) {
 8003456:	4b19      	ldr	r3, [pc, #100]	; (80034bc <turn+0x2d8>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	edd3 7a00 	vldr	s15, [r3]
 800345e:	ed97 7a04 	vldr	s14, [r7, #16]
 8003462:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800346a:	d40a      	bmi.n	8003482 <turn+0x29e>
 800346c:	4b13      	ldr	r3, [pc, #76]	; (80034bc <turn+0x2d8>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	edd3 7a00 	vldr	s15, [r3]
 8003474:	ed97 7a03 	vldr	s14, [r7, #12]
 8003478:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800347c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003480:	dd02      	ble.n	8003488 <turn+0x2a4>
					mtr_dir = 0;
 8003482:	2300      	movs	r3, #0
 8003484:	76bb      	strb	r3, [r7, #26]
					break;
 8003486:	e008      	b.n	800349a <turn+0x2b6>
				}
				osDelay(2);
 8003488:	2002      	movs	r0, #2
 800348a:	f005 ffed 	bl	8009468 <osDelay>
			for (int i = 0; i < 250; i++) {
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	3301      	adds	r3, #1
 8003492:	60bb      	str	r3, [r7, #8]
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	2bf9      	cmp	r3, #249	; 0xf9
 8003498:	dddd      	ble.n	8003456 <turn+0x272>
			}
		}
		mtr_stop();
 800349a:	f7ff fbfb 	bl	8002c94 <mtr_stop>
	while (mtr_dir) {
 800349e:	7ebb      	ldrb	r3, [r7, #26]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f47f af10 	bne.w	80032c6 <turn+0xe2>
	}
	mtr_stop();
 80034a6:	f7ff fbf5 	bl	8002c94 <mtr_stop>
 80034aa:	e002      	b.n	80034b2 <turn+0x2ce>
		return;
 80034ac:	bf00      	nop
 80034ae:	e000      	b.n	80034b2 <turn+0x2ce>
		return;
 80034b0:	bf00      	nop
}
 80034b2:	3720      	adds	r7, #32
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	43b40000 	.word	0x43b40000
 80034bc:	200004fc 	.word	0x200004fc
 80034c0:	43b34000 	.word	0x43b34000
 80034c4:	43340000 	.word	0x43340000
 80034c8:	200004e8 	.word	0x200004e8
 80034cc:	200004ec 	.word	0x200004ec
 80034d0:	43af0000 	.word	0x43af0000

080034d4 <carTurn>:
/*
 * mtr_dir = { 0: stop, 1: fwd, 2: bck }
 * turning_angle only accept 90 (left) or 270 (right)
 */
void carTurn(uint8_t mtr_dir, float turning_angle) {
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	ed87 0a00 	vstr	s0, [r7]
 80034e0:	71fb      	strb	r3, [r7, #7]
	// Check validity of parameters
	if ((mtr_dir < 1) || (mtr_dir > 2))
 80034e2:	79fb      	ldrb	r3, [r7, #7]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 81ba 	beq.w	800385e <carTurn+0x38a>
 80034ea:	79fb      	ldrb	r3, [r7, #7]
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	f200 81b6 	bhi.w	800385e <carTurn+0x38a>
		return;
	if ((turning_angle != 90) && (turning_angle != 270))
 80034f2:	edd7 7a00 	vldr	s15, [r7]
 80034f6:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8003808 <carTurn+0x334>
 80034fa:	eef4 7a47 	vcmp.f32	s15, s14
 80034fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003502:	d009      	beq.n	8003518 <carTurn+0x44>
 8003504:	edd7 7a00 	vldr	s15, [r7]
 8003508:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 800380c <carTurn+0x338>
 800350c:	eef4 7a47 	vcmp.f32	s15, s14
 8003510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003514:	f040 81a5 	bne.w	8003862 <carTurn+0x38e>
		return;

	// Calculate target orientation
	float target_ori = (*ori) + turning_angle;
 8003518:	4bbd      	ldr	r3, [pc, #756]	; (8003810 <carTurn+0x33c>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	edd3 7a00 	vldr	s15, [r3]
 8003520:	ed97 7a00 	vldr	s14, [r7]
 8003524:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003528:	edc7 7a05 	vstr	s15, [r7, #20]
	while (target_ori >= 360) target_ori -= 360;
 800352c:	e007      	b.n	800353e <carTurn+0x6a>
 800352e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003532:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 8003814 <carTurn+0x340>
 8003536:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800353a:	edc7 7a05 	vstr	s15, [r7, #20]
 800353e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003542:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8003814 <carTurn+0x340>
 8003546:	eef4 7ac7 	vcmpe.f32	s15, s14
 800354a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354e:	daee      	bge.n	800352e <carTurn+0x5a>
	while (target_ori < 0) target_ori += 360;
 8003550:	e007      	b.n	8003562 <carTurn+0x8e>
 8003552:	edd7 7a05 	vldr	s15, [r7, #20]
 8003556:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 8003814 <carTurn+0x340>
 800355a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800355e:	edc7 7a05 	vstr	s15, [r7, #20]
 8003562:	edd7 7a05 	vldr	s15, [r7, #20]
 8003566:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800356a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356e:	d4f0      	bmi.n	8003552 <carTurn+0x7e>

	// Adjustments for near 0 degree target orientation
	uint8_t near_0 = 0;
 8003570:	2300      	movs	r3, #0
 8003572:	74fb      	strb	r3, [r7, #19]
	float bound_lo, bound_hi;
	if ((target_ori < MAX_ORI_ERR) || (target_ori > 360 - MAX_ORI_ERR)) {
 8003574:	edd7 7a05 	vldr	s15, [r7, #20]
 8003578:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800357c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003584:	d408      	bmi.n	8003598 <carTurn+0xc4>
 8003586:	edd7 7a05 	vldr	s15, [r7, #20]
 800358a:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8003818 <carTurn+0x344>
 800358e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003596:	dd33      	ble.n	8003600 <carTurn+0x12c>
		near_0 = 1;
 8003598:	2301      	movs	r3, #1
 800359a:	74fb      	strb	r3, [r7, #19]
		if (target_ori > 350) {
 800359c:	edd7 7a05 	vldr	s15, [r7, #20]
 80035a0:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 800381c <carTurn+0x348>
 80035a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ac:	dd14      	ble.n	80035d8 <carTurn+0x104>
			bound_lo = target_ori - MAX_ORI_ERR;
 80035ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80035b2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80035b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035ba:	edc7 7a03 	vstr	s15, [r7, #12]
			bound_hi = target_ori + MAX_ORI_ERR - 360;
 80035be:	edd7 7a05 	vldr	s15, [r7, #20]
 80035c2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80035c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035ca:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8003814 <carTurn+0x340>
 80035ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035d2:	edc7 7a02 	vstr	s15, [r7, #8]
 80035d6:	e013      	b.n	8003600 <carTurn+0x12c>
		}
		else {
			bound_lo = target_ori - MAX_ORI_ERR + 360;
 80035d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80035dc:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80035e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035e4:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8003814 <carTurn+0x340>
 80035e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035ec:	edc7 7a03 	vstr	s15, [r7, #12]
			bound_hi = target_ori + MAX_ORI_ERR;
 80035f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80035f4:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80035f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035fc:	edc7 7a02 	vstr	s15, [r7, #8]
		}
	}

	// Pre-turning adjustments
	if ((turning_angle == 90) && (mtr_dir == 1)) {
 8003600:	edd7 7a00 	vldr	s15, [r7]
 8003604:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8003808 <carTurn+0x334>
 8003608:	eef4 7a47 	vcmp.f32	s15, s14
 800360c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003610:	d109      	bne.n	8003626 <carTurn+0x152>
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d106      	bne.n	8003626 <carTurn+0x152>
		mtr_mov_cm(5.0, 5.0);
 8003618:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 800361c:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8003620:	f7ff fcda 	bl	8002fd8 <mtr_mov_cm>
 8003624:	e037      	b.n	8003696 <carTurn+0x1c2>
	}
	else if ((turning_angle == 270) && (mtr_dir == 1)) {
 8003626:	edd7 7a00 	vldr	s15, [r7]
 800362a:	ed9f 7a78 	vldr	s14, [pc, #480]	; 800380c <carTurn+0x338>
 800362e:	eef4 7a47 	vcmp.f32	s15, s14
 8003632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003636:	d109      	bne.n	800364c <carTurn+0x178>
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d106      	bne.n	800364c <carTurn+0x178>
		mtr_mov_cm(9.0, 9.0);
 800363e:	eef2 0a02 	vmov.f32	s1, #34	; 0x41100000  9.0
 8003642:	eeb2 0a02 	vmov.f32	s0, #34	; 0x41100000  9.0
 8003646:	f7ff fcc7 	bl	8002fd8 <mtr_mov_cm>
 800364a:	e024      	b.n	8003696 <carTurn+0x1c2>
	}
	else if ((turning_angle == 270) && (mtr_dir == 2)) {
 800364c:	edd7 7a00 	vldr	s15, [r7]
 8003650:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 800380c <carTurn+0x338>
 8003654:	eef4 7a47 	vcmp.f32	s15, s14
 8003658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365c:	d109      	bne.n	8003672 <carTurn+0x19e>
 800365e:	79fb      	ldrb	r3, [r7, #7]
 8003660:	2b02      	cmp	r3, #2
 8003662:	d106      	bne.n	8003672 <carTurn+0x19e>
		mtr_mov_cm(11.5, 11.5);
 8003664:	eef2 0a07 	vmov.f32	s1, #39	; 0x41380000  11.5
 8003668:	eeb2 0a07 	vmov.f32	s0, #39	; 0x41380000  11.5
 800366c:	f7ff fcb4 	bl	8002fd8 <mtr_mov_cm>
 8003670:	e011      	b.n	8003696 <carTurn+0x1c2>
	}
	else if ((turning_angle == 90) && (mtr_dir == 2)) {
 8003672:	edd7 7a00 	vldr	s15, [r7]
 8003676:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003808 <carTurn+0x334>
 800367a:	eef4 7a47 	vcmp.f32	s15, s14
 800367e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003682:	d108      	bne.n	8003696 <carTurn+0x1c2>
 8003684:	79fb      	ldrb	r3, [r7, #7]
 8003686:	2b02      	cmp	r3, #2
 8003688:	d105      	bne.n	8003696 <carTurn+0x1c2>
		mtr_mov_cm(10.5, 10.5);
 800368a:	eef2 0a05 	vmov.f32	s1, #37	; 0x41280000  10.5
 800368e:	eeb2 0a05 	vmov.f32	s0, #37	; 0x41280000  10.5
 8003692:	f7ff fca1 	bl	8002fd8 <mtr_mov_cm>
	}
	mtr_stop();
 8003696:	f7ff fafd 	bl	8002c94 <mtr_stop>

	// Start servo and motor in turn direction
	if (((turning_angle == 90) && (mtr_dir == 1)) ||
 800369a:	edd7 7a00 	vldr	s15, [r7]
 800369e:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8003808 <carTurn+0x334>
 80036a2:	eef4 7a47 	vcmp.f32	s15, s14
 80036a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036aa:	d102      	bne.n	80036b2 <carTurn+0x1de>
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d00b      	beq.n	80036ca <carTurn+0x1f6>
 80036b2:	edd7 7a00 	vldr	s15, [r7]
 80036b6:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800380c <carTurn+0x338>
 80036ba:	eef4 7a47 	vcmp.f32	s15, s14
 80036be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c2:	d106      	bne.n	80036d2 <carTurn+0x1fe>
		((turning_angle == 270) && (mtr_dir == 2))) {
 80036c4:	79fb      	ldrb	r3, [r7, #7]
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d103      	bne.n	80036d2 <carTurn+0x1fe>
		turnServo(LEFT);
 80036ca:	2000      	movs	r0, #0
 80036cc:	f000 fbee 	bl	8003eac <turnServo>
 80036d0:	e002      	b.n	80036d8 <carTurn+0x204>
	}
	else {
		turnServo(RIGHT);
 80036d2:	2002      	movs	r0, #2
 80036d4:	f000 fbea 	bl	8003eac <turnServo>
	}
	if (mtr_dir == 1) {
 80036d8:	79fb      	ldrb	r3, [r7, #7]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d110      	bne.n	8003700 <carTurn+0x22c>
		mtr_SetParamAndMove(motorA, DIR_FWD, 1800);
 80036de:	4b50      	ldr	r3, [pc, #320]	; (8003820 <carTurn+0x34c>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80036e6:	2101      	movs	r1, #1
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff fb2b 	bl	8002d44 <mtr_SetParamAndMove>
		mtr_SetParamAndMove(motorB, DIR_FWD, 1800);
 80036ee:	4b4d      	ldr	r3, [pc, #308]	; (8003824 <carTurn+0x350>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80036f6:	2101      	movs	r1, #1
 80036f8:	4618      	mov	r0, r3
 80036fa:	f7ff fb23 	bl	8002d44 <mtr_SetParamAndMove>
 80036fe:	e00f      	b.n	8003720 <carTurn+0x24c>
	}
	else {
		mtr_SetParamAndMove(motorA, DIR_BCK, 2000);
 8003700:	4b47      	ldr	r3, [pc, #284]	; (8003820 <carTurn+0x34c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003708:	2100      	movs	r1, #0
 800370a:	4618      	mov	r0, r3
 800370c:	f7ff fb1a 	bl	8002d44 <mtr_SetParamAndMove>
		mtr_SetParamAndMove(motorB, DIR_BCK, 2000);
 8003710:	4b44      	ldr	r3, [pc, #272]	; (8003824 <carTurn+0x350>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003718:	2100      	movs	r1, #0
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff fb12 	bl	8002d44 <mtr_SetParamAndMove>
	}

	// Polling orientation and break when target reached
	while (1) {
		if (!near_0) {
 8003720:	7cfb      	ldrb	r3, [r7, #19]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d11a      	bne.n	800375c <carTurn+0x288>
			if (abs((*ori) - target_ori) < MAX_ORI_ERR) {
 8003726:	4b3a      	ldr	r3, [pc, #232]	; (8003810 <carTurn+0x33c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	ed93 7a00 	vldr	s14, [r3]
 800372e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003732:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800373a:	ee17 3a90 	vmov	r3, s15
 800373e:	2b00      	cmp	r3, #0
 8003740:	bfb8      	it	lt
 8003742:	425b      	neglt	r3, r3
 8003744:	ee07 3a90 	vmov	s15, r3
 8003748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800374c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003750:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003758:	d41a      	bmi.n	8003790 <carTurn+0x2bc>
 800375a:	e015      	b.n	8003788 <carTurn+0x2b4>
				break;
			}
		}
		else {
			if (((*ori) > bound_lo) || ((*ori) < bound_hi)) {
 800375c:	4b2c      	ldr	r3, [pc, #176]	; (8003810 <carTurn+0x33c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	edd3 7a00 	vldr	s15, [r3]
 8003764:	ed97 7a03 	vldr	s14, [r7, #12]
 8003768:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800376c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003770:	d40f      	bmi.n	8003792 <carTurn+0x2be>
 8003772:	4b27      	ldr	r3, [pc, #156]	; (8003810 <carTurn+0x33c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	edd3 7a00 	vldr	s15, [r3]
 800377a:	ed97 7a02 	vldr	s14, [r7, #8]
 800377e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003786:	dc04      	bgt.n	8003792 <carTurn+0x2be>
				break;
			}
		}
		osDelay(2);
 8003788:	2002      	movs	r0, #2
 800378a:	f005 fe6d 	bl	8009468 <osDelay>
		if (!near_0) {
 800378e:	e7c7      	b.n	8003720 <carTurn+0x24c>
				break;
 8003790:	bf00      	nop
	}
	mtr_stop();
 8003792:	f7ff fa7f 	bl	8002c94 <mtr_stop>

	// Post-turning adjustments
	if ((turning_angle == 90) && (mtr_dir == 1)) {
 8003796:	edd7 7a00 	vldr	s15, [r7]
 800379a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8003808 <carTurn+0x334>
 800379e:	eef4 7a47 	vcmp.f32	s15, s14
 80037a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a6:	d109      	bne.n	80037bc <carTurn+0x2e8>
 80037a8:	79fb      	ldrb	r3, [r7, #7]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d106      	bne.n	80037bc <carTurn+0x2e8>
		mtr_mov_cm(-12.2, -12.2);
 80037ae:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8003828 <carTurn+0x354>
 80037b2:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8003828 <carTurn+0x354>
 80037b6:	f7ff fc0f 	bl	8002fd8 <mtr_mov_cm>
 80037ba:	e053      	b.n	8003864 <carTurn+0x390>
	}
	else if ((turning_angle == 270) && (mtr_dir == 1)) {
 80037bc:	edd7 7a00 	vldr	s15, [r7]
 80037c0:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800380c <carTurn+0x338>
 80037c4:	eef4 7a47 	vcmp.f32	s15, s14
 80037c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037cc:	d109      	bne.n	80037e2 <carTurn+0x30e>
 80037ce:	79fb      	ldrb	r3, [r7, #7]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d106      	bne.n	80037e2 <carTurn+0x30e>
		mtr_mov_cm(-9.3, -9.3);
 80037d4:	eddf 0a15 	vldr	s1, [pc, #84]	; 800382c <carTurn+0x358>
 80037d8:	ed9f 0a14 	vldr	s0, [pc, #80]	; 800382c <carTurn+0x358>
 80037dc:	f7ff fbfc 	bl	8002fd8 <mtr_mov_cm>
 80037e0:	e040      	b.n	8003864 <carTurn+0x390>
	}
	else if ((turning_angle == 270) && (mtr_dir == 2)) {
 80037e2:	edd7 7a00 	vldr	s15, [r7]
 80037e6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800380c <carTurn+0x338>
 80037ea:	eef4 7a47 	vcmp.f32	s15, s14
 80037ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f2:	d121      	bne.n	8003838 <carTurn+0x364>
 80037f4:	79fb      	ldrb	r3, [r7, #7]
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d11e      	bne.n	8003838 <carTurn+0x364>
		mtr_mov_cm(-6.0, -6.0);
 80037fa:	eef9 0a08 	vmov.f32	s1, #152	; 0xc0c00000 -6.0
 80037fe:	eeb9 0a08 	vmov.f32	s0, #152	; 0xc0c00000 -6.0
 8003802:	f7ff fbe9 	bl	8002fd8 <mtr_mov_cm>
 8003806:	e02d      	b.n	8003864 <carTurn+0x390>
 8003808:	42b40000 	.word	0x42b40000
 800380c:	43870000 	.word	0x43870000
 8003810:	200004fc 	.word	0x200004fc
 8003814:	43b40000 	.word	0x43b40000
 8003818:	43b34000 	.word	0x43b34000
 800381c:	43af0000 	.word	0x43af0000
 8003820:	200004e8 	.word	0x200004e8
 8003824:	200004ec 	.word	0x200004ec
 8003828:	c1433333 	.word	0xc1433333
 800382c:	c114cccd 	.word	0xc114cccd
 8003830:	42b40000 	.word	0x42b40000
 8003834:	c1033333 	.word	0xc1033333
	}
	else if ((turning_angle == 90) && (mtr_dir == 2)) {
 8003838:	edd7 7a00 	vldr	s15, [r7]
 800383c:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 8003830 <carTurn+0x35c>
 8003840:	eef4 7a47 	vcmp.f32	s15, s14
 8003844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003848:	d10c      	bne.n	8003864 <carTurn+0x390>
 800384a:	79fb      	ldrb	r3, [r7, #7]
 800384c:	2b02      	cmp	r3, #2
 800384e:	d109      	bne.n	8003864 <carTurn+0x390>
		mtr_mov_cm(-8.2, -8.2);
 8003850:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8003834 <carTurn+0x360>
 8003854:	ed1f 0a09 	vldr	s0, [pc, #-36]	; 8003834 <carTurn+0x360>
 8003858:	f7ff fbbe 	bl	8002fd8 <mtr_mov_cm>
 800385c:	e002      	b.n	8003864 <carTurn+0x390>
		return;
 800385e:	bf00      	nop
 8003860:	e000      	b.n	8003864 <carTurn+0x390>
		return;
 8003862:	bf00      	nop
	}
}
 8003864:	3718      	adds	r7, #24
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop

0800386c <executeInstruction>:

/*
 * @brief Run instruction inst
 * @retval Distance moved in cm (linear). If execute turn, always return 0 even if SOSBack is called.
 */
float executeInstruction(Instruction* inst, CompleteError* cpltErr) {
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
	float retval;
	if (inst->type == INST_TYPE_GOSTRAIGHT) {
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	785b      	ldrb	r3, [r3, #1]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d12c      	bne.n	80038d8 <executeInstruction+0x6c>
		mtr_mov_cm((float)inst->val, (float)inst->val);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003884:	ee07 3a90 	vmov	s15, r3
 8003888:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003892:	ee07 3a10 	vmov	s14, r3
 8003896:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800389a:	eef0 0a47 	vmov.f32	s1, s14
 800389e:	eeb0 0a67 	vmov.f32	s0, s15
 80038a2:	f7ff fb99 	bl	8002fd8 <mtr_mov_cm>
		retval = ((float)(motorAPID->count + motorBPID->count) / 2) / CNT_PER_CM;
 80038a6:	4b39      	ldr	r3, [pc, #228]	; (800398c <executeInstruction+0x120>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038ae:	461a      	mov	r2, r3
 80038b0:	4b37      	ldr	r3, [pc, #220]	; (8003990 <executeInstruction+0x124>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038b8:	4413      	add	r3, r2
 80038ba:	ee07 3a90 	vmov	s15, r3
 80038be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038c2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80038c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80038ca:	eddf 6a32 	vldr	s13, [pc, #200]	; 8003994 <executeInstruction+0x128>
 80038ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038d2:	edc7 7a03 	vstr	s15, [r7, #12]
 80038d6:	e046      	b.n	8003966 <executeInstruction+0xfa>
	}
	else if (inst->type == INST_TYPE_TURN) {
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	785b      	ldrb	r3, [r3, #1]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d13f      	bne.n	8003960 <executeInstruction+0xf4>
		float turning_angle = (float)inst->val;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80038e6:	ee07 3a90 	vmov	s15, r3
 80038ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038ee:	edc7 7a02 	vstr	s15, [r7, #8]
		if ((turning_angle >= 0) && (turning_angle < 360)) {
 80038f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80038f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fe:	db0d      	blt.n	800391c <executeInstruction+0xb0>
 8003900:	edd7 7a02 	vldr	s15, [r7, #8]
 8003904:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8003998 <executeInstruction+0x12c>
 8003908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800390c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003910:	d504      	bpl.n	800391c <executeInstruction+0xb0>
			turn(turning_angle);
 8003912:	ed97 0a02 	vldr	s0, [r7, #8]
 8003916:	f7ff fc65 	bl	80031e4 <turn>
 800391a:	e01d      	b.n	8003958 <executeInstruction+0xec>
		}
		else if (turning_angle < 0) {
 800391c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003920:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003928:	d50b      	bpl.n	8003942 <executeInstruction+0xd6>
			carTurn(2, turning_angle + 360);
 800392a:	edd7 7a02 	vldr	s15, [r7, #8]
 800392e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003998 <executeInstruction+0x12c>
 8003932:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003936:	eeb0 0a67 	vmov.f32	s0, s15
 800393a:	2002      	movs	r0, #2
 800393c:	f7ff fdca 	bl	80034d4 <carTurn>
 8003940:	e00a      	b.n	8003958 <executeInstruction+0xec>
		}
		else {
			carTurn(1, turning_angle - 360);
 8003942:	edd7 7a02 	vldr	s15, [r7, #8]
 8003946:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003998 <executeInstruction+0x12c>
 800394a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800394e:	eeb0 0a67 	vmov.f32	s0, s15
 8003952:	2001      	movs	r0, #1
 8003954:	f7ff fdbe 	bl	80034d4 <carTurn>
		}
		retval = 0;
 8003958:	f04f 0300 	mov.w	r3, #0
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	e002      	b.n	8003966 <executeInstruction+0xfa>
	}
	else {
		return 0;
 8003960:	f04f 0300 	mov.w	r3, #0
 8003964:	e00a      	b.n	800397c <executeInstruction+0x110>
	}
	cpltErr->finished = 1;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2201      	movs	r2, #1
 800396a:	719a      	strb	r2, [r3, #6]
	if (cpltErr->type == CPLTERR_TYPE_UNDEFINED) {
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	785b      	ldrb	r3, [r3, #1]
 8003970:	2b02      	cmp	r3, #2
 8003972:	d102      	bne.n	800397a <executeInstruction+0x10e>
		cpltErr->type = CPLTERR_TYPE_CPLT;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2200      	movs	r2, #0
 8003978:	705a      	strb	r2, [r3, #1]
	}
	return retval;
 800397a:	68fb      	ldr	r3, [r7, #12]
}
 800397c:	ee07 3a90 	vmov	s15, r3
 8003980:	eeb0 0a67 	vmov.f32	s0, s15
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	200004f0 	.word	0x200004f0
 8003990:	200004f4 	.word	0x200004f4
 8003994:	42928831 	.word	0x42928831
 8003998:	43b40000 	.word	0x43b40000

0800399c <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80039a2:	2300      	movs	r3, #0
 80039a4:	71fb      	strb	r3, [r7, #7]
 80039a6:	e026      	b.n	80039f6 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	3b50      	subs	r3, #80	; 0x50
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2100      	movs	r1, #0
 80039b0:	4618      	mov	r0, r3
 80039b2:	f000 f82b 	bl	8003a0c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80039b6:	2100      	movs	r1, #0
 80039b8:	2000      	movs	r0, #0
 80039ba:	f000 f827 	bl	8003a0c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80039be:	2100      	movs	r1, #0
 80039c0:	2010      	movs	r0, #16
 80039c2:	f000 f823 	bl	8003a0c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80039c6:	2300      	movs	r3, #0
 80039c8:	71bb      	strb	r3, [r7, #6]
 80039ca:	e00d      	b.n	80039e8 <OLED_Refresh_Gram+0x4c>
 80039cc:	79ba      	ldrb	r2, [r7, #6]
 80039ce:	79fb      	ldrb	r3, [r7, #7]
 80039d0:	490d      	ldr	r1, [pc, #52]	; (8003a08 <OLED_Refresh_Gram+0x6c>)
 80039d2:	00d2      	lsls	r2, r2, #3
 80039d4:	440a      	add	r2, r1
 80039d6:	4413      	add	r3, r2
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2101      	movs	r1, #1
 80039dc:	4618      	mov	r0, r3
 80039de:	f000 f815 	bl	8003a0c <OLED_WR_Byte>
 80039e2:	79bb      	ldrb	r3, [r7, #6]
 80039e4:	3301      	adds	r3, #1
 80039e6:	71bb      	strb	r3, [r7, #6]
 80039e8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	daed      	bge.n	80039cc <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80039f0:	79fb      	ldrb	r3, [r7, #7]
 80039f2:	3301      	adds	r3, #1
 80039f4:	71fb      	strb	r3, [r7, #7]
 80039f6:	79fb      	ldrb	r3, [r7, #7]
 80039f8:	2b07      	cmp	r3, #7
 80039fa:	d9d5      	bls.n	80039a8 <OLED_Refresh_Gram+0xc>
	}   
}
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	20000510 	.word	0x20000510

08003a0c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	460a      	mov	r2, r1
 8003a16:	71fb      	strb	r3, [r7, #7]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8003a1c:	79bb      	ldrb	r3, [r7, #6]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d006      	beq.n	8003a30 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8003a22:	2201      	movs	r2, #1
 8003a24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a28:	481c      	ldr	r0, [pc, #112]	; (8003a9c <OLED_WR_Byte+0x90>)
 8003a2a:	f001 f9ff 	bl	8004e2c <HAL_GPIO_WritePin>
 8003a2e:	e005      	b.n	8003a3c <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8003a30:	2200      	movs	r2, #0
 8003a32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a36:	4819      	ldr	r0, [pc, #100]	; (8003a9c <OLED_WR_Byte+0x90>)
 8003a38:	f001 f9f8 	bl	8004e2c <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	73fb      	strb	r3, [r7, #15]
 8003a40:	e01e      	b.n	8003a80 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 8003a42:	2200      	movs	r2, #0
 8003a44:	2120      	movs	r1, #32
 8003a46:	4815      	ldr	r0, [pc, #84]	; (8003a9c <OLED_WR_Byte+0x90>)
 8003a48:	f001 f9f0 	bl	8004e2c <HAL_GPIO_WritePin>
		if(dat&0x80)
 8003a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	da05      	bge.n	8003a60 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 8003a54:	2201      	movs	r2, #1
 8003a56:	2140      	movs	r1, #64	; 0x40
 8003a58:	4810      	ldr	r0, [pc, #64]	; (8003a9c <OLED_WR_Byte+0x90>)
 8003a5a:	f001 f9e7 	bl	8004e2c <HAL_GPIO_WritePin>
 8003a5e:	e004      	b.n	8003a6a <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 8003a60:	2200      	movs	r2, #0
 8003a62:	2140      	movs	r1, #64	; 0x40
 8003a64:	480d      	ldr	r0, [pc, #52]	; (8003a9c <OLED_WR_Byte+0x90>)
 8003a66:	f001 f9e1 	bl	8004e2c <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	2120      	movs	r1, #32
 8003a6e:	480b      	ldr	r0, [pc, #44]	; (8003a9c <OLED_WR_Byte+0x90>)
 8003a70:	f001 f9dc 	bl	8004e2c <HAL_GPIO_WritePin>
		dat<<=1;   
 8003a74:	79fb      	ldrb	r3, [r7, #7]
 8003a76:	005b      	lsls	r3, r3, #1
 8003a78:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	73fb      	strb	r3, [r7, #15]
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
 8003a82:	2b07      	cmp	r3, #7
 8003a84:	d9dd      	bls.n	8003a42 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8003a86:	2201      	movs	r2, #1
 8003a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a8c:	4803      	ldr	r0, [pc, #12]	; (8003a9c <OLED_WR_Byte+0x90>)
 8003a8e:	f001 f9cd 	bl	8004e2c <HAL_GPIO_WritePin>
} 
 8003a92:	bf00      	nop
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	40021000 	.word	0x40021000

08003aa0 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	71fb      	strb	r3, [r7, #7]
 8003aaa:	e014      	b.n	8003ad6 <OLED_Clear+0x36>
 8003aac:	2300      	movs	r3, #0
 8003aae:	71bb      	strb	r3, [r7, #6]
 8003ab0:	e00a      	b.n	8003ac8 <OLED_Clear+0x28>
 8003ab2:	79ba      	ldrb	r2, [r7, #6]
 8003ab4:	79fb      	ldrb	r3, [r7, #7]
 8003ab6:	490c      	ldr	r1, [pc, #48]	; (8003ae8 <OLED_Clear+0x48>)
 8003ab8:	00d2      	lsls	r2, r2, #3
 8003aba:	440a      	add	r2, r1
 8003abc:	4413      	add	r3, r2
 8003abe:	2200      	movs	r2, #0
 8003ac0:	701a      	strb	r2, [r3, #0]
 8003ac2:	79bb      	ldrb	r3, [r7, #6]
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	71bb      	strb	r3, [r7, #6]
 8003ac8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	daf0      	bge.n	8003ab2 <OLED_Clear+0x12>
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	71fb      	strb	r3, [r7, #7]
 8003ad6:	79fb      	ldrb	r3, [r7, #7]
 8003ad8:	2b07      	cmp	r3, #7
 8003ada:	d9e7      	bls.n	8003aac <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8003adc:	f7ff ff5e 	bl	800399c <OLED_Refresh_Gram>
}
 8003ae0:	bf00      	nop
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	20000510 	.word	0x20000510

08003aec <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	4603      	mov	r3, r0
 8003af4:	71fb      	strb	r3, [r7, #7]
 8003af6:	460b      	mov	r3, r1
 8003af8:	71bb      	strb	r3, [r7, #6]
 8003afa:	4613      	mov	r3, r2
 8003afc:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8003afe:	2300      	movs	r3, #0
 8003b00:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	db41      	blt.n	8003b8e <OLED_DrawPoint+0xa2>
 8003b0a:	79bb      	ldrb	r3, [r7, #6]
 8003b0c:	2b3f      	cmp	r3, #63	; 0x3f
 8003b0e:	d83e      	bhi.n	8003b8e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8003b10:	79bb      	ldrb	r3, [r7, #6]
 8003b12:	08db      	lsrs	r3, r3, #3
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	f1c3 0307 	rsb	r3, r3, #7
 8003b1a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8003b1c:	79bb      	ldrb	r3, [r7, #6]
 8003b1e:	f003 0307 	and.w	r3, r3, #7
 8003b22:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8003b24:	7b7b      	ldrb	r3, [r7, #13]
 8003b26:	f1c3 0307 	rsb	r3, r3, #7
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8003b32:	797b      	ldrb	r3, [r7, #5]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d012      	beq.n	8003b5e <OLED_DrawPoint+0x72>
 8003b38:	79fa      	ldrb	r2, [r7, #7]
 8003b3a:	7bbb      	ldrb	r3, [r7, #14]
 8003b3c:	4917      	ldr	r1, [pc, #92]	; (8003b9c <OLED_DrawPoint+0xb0>)
 8003b3e:	00d2      	lsls	r2, r2, #3
 8003b40:	440a      	add	r2, r1
 8003b42:	4413      	add	r3, r2
 8003b44:	7818      	ldrb	r0, [r3, #0]
 8003b46:	79fa      	ldrb	r2, [r7, #7]
 8003b48:	7bbb      	ldrb	r3, [r7, #14]
 8003b4a:	7bf9      	ldrb	r1, [r7, #15]
 8003b4c:	4301      	orrs	r1, r0
 8003b4e:	b2c8      	uxtb	r0, r1
 8003b50:	4912      	ldr	r1, [pc, #72]	; (8003b9c <OLED_DrawPoint+0xb0>)
 8003b52:	00d2      	lsls	r2, r2, #3
 8003b54:	440a      	add	r2, r1
 8003b56:	4413      	add	r3, r2
 8003b58:	4602      	mov	r2, r0
 8003b5a:	701a      	strb	r2, [r3, #0]
 8003b5c:	e018      	b.n	8003b90 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8003b5e:	79fa      	ldrb	r2, [r7, #7]
 8003b60:	7bbb      	ldrb	r3, [r7, #14]
 8003b62:	490e      	ldr	r1, [pc, #56]	; (8003b9c <OLED_DrawPoint+0xb0>)
 8003b64:	00d2      	lsls	r2, r2, #3
 8003b66:	440a      	add	r2, r1
 8003b68:	4413      	add	r3, r2
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	b25a      	sxtb	r2, r3
 8003b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b72:	43db      	mvns	r3, r3
 8003b74:	b25b      	sxtb	r3, r3
 8003b76:	4013      	ands	r3, r2
 8003b78:	b259      	sxtb	r1, r3
 8003b7a:	79fa      	ldrb	r2, [r7, #7]
 8003b7c:	7bbb      	ldrb	r3, [r7, #14]
 8003b7e:	b2c8      	uxtb	r0, r1
 8003b80:	4906      	ldr	r1, [pc, #24]	; (8003b9c <OLED_DrawPoint+0xb0>)
 8003b82:	00d2      	lsls	r2, r2, #3
 8003b84:	440a      	add	r2, r1
 8003b86:	4413      	add	r3, r2
 8003b88:	4602      	mov	r2, r0
 8003b8a:	701a      	strb	r2, [r3, #0]
 8003b8c:	e000      	b.n	8003b90 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8003b8e:	bf00      	nop
}
 8003b90:	3714      	adds	r7, #20
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	20000510 	.word	0x20000510

08003ba0 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8003ba0:	b590      	push	{r4, r7, lr}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4604      	mov	r4, r0
 8003ba8:	4608      	mov	r0, r1
 8003baa:	4611      	mov	r1, r2
 8003bac:	461a      	mov	r2, r3
 8003bae:	4623      	mov	r3, r4
 8003bb0:	71fb      	strb	r3, [r7, #7]
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	71bb      	strb	r3, [r7, #6]
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	717b      	strb	r3, [r7, #5]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8003bbe:	79bb      	ldrb	r3, [r7, #6]
 8003bc0:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8003bc2:	797b      	ldrb	r3, [r7, #5]
 8003bc4:	3b20      	subs	r3, #32
 8003bc6:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8003bc8:	2300      	movs	r3, #0
 8003bca:	73bb      	strb	r3, [r7, #14]
 8003bcc:	e04d      	b.n	8003c6a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8003bce:	793b      	ldrb	r3, [r7, #4]
 8003bd0:	2b0c      	cmp	r3, #12
 8003bd2:	d10b      	bne.n	8003bec <OLED_ShowChar+0x4c>
 8003bd4:	797a      	ldrb	r2, [r7, #5]
 8003bd6:	7bb9      	ldrb	r1, [r7, #14]
 8003bd8:	4828      	ldr	r0, [pc, #160]	; (8003c7c <OLED_ShowChar+0xdc>)
 8003bda:	4613      	mov	r3, r2
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	4413      	add	r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4403      	add	r3, r0
 8003be4:	440b      	add	r3, r1
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	73fb      	strb	r3, [r7, #15]
 8003bea:	e007      	b.n	8003bfc <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8003bec:	797a      	ldrb	r2, [r7, #5]
 8003bee:	7bbb      	ldrb	r3, [r7, #14]
 8003bf0:	4923      	ldr	r1, [pc, #140]	; (8003c80 <OLED_ShowChar+0xe0>)
 8003bf2:	0112      	lsls	r2, r2, #4
 8003bf4:	440a      	add	r2, r1
 8003bf6:	4413      	add	r3, r2
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	737b      	strb	r3, [r7, #13]
 8003c00:	e02d      	b.n	8003c5e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8003c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	da07      	bge.n	8003c1a <OLED_ShowChar+0x7a>
 8003c0a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003c0e:	79b9      	ldrb	r1, [r7, #6]
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7ff ff6a 	bl	8003aec <OLED_DrawPoint>
 8003c18:	e00c      	b.n	8003c34 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8003c1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	bf0c      	ite	eq
 8003c22:	2301      	moveq	r3, #1
 8003c24:	2300      	movne	r3, #0
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	461a      	mov	r2, r3
 8003c2a:	79b9      	ldrb	r1, [r7, #6]
 8003c2c:	79fb      	ldrb	r3, [r7, #7]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7ff ff5c 	bl	8003aec <OLED_DrawPoint>
			temp<<=1;
 8003c34:	7bfb      	ldrb	r3, [r7, #15]
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
			y++;
 8003c3a:	79bb      	ldrb	r3, [r7, #6]
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8003c40:	79ba      	ldrb	r2, [r7, #6]
 8003c42:	7b3b      	ldrb	r3, [r7, #12]
 8003c44:	1ad2      	subs	r2, r2, r3
 8003c46:	793b      	ldrb	r3, [r7, #4]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d105      	bne.n	8003c58 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8003c4c:	7b3b      	ldrb	r3, [r7, #12]
 8003c4e:	71bb      	strb	r3, [r7, #6]
				x++;
 8003c50:	79fb      	ldrb	r3, [r7, #7]
 8003c52:	3301      	adds	r3, #1
 8003c54:	71fb      	strb	r3, [r7, #7]
				break;
 8003c56:	e005      	b.n	8003c64 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8003c58:	7b7b      	ldrb	r3, [r7, #13]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	737b      	strb	r3, [r7, #13]
 8003c5e:	7b7b      	ldrb	r3, [r7, #13]
 8003c60:	2b07      	cmp	r3, #7
 8003c62:	d9ce      	bls.n	8003c02 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8003c64:	7bbb      	ldrb	r3, [r7, #14]
 8003c66:	3301      	adds	r3, #1
 8003c68:	73bb      	strb	r3, [r7, #14]
 8003c6a:	7bba      	ldrb	r2, [r7, #14]
 8003c6c:	793b      	ldrb	r3, [r7, #4]
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d3ad      	bcc.n	8003bce <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8003c72:	bf00      	nop
 8003c74:	bf00      	nop
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd90      	pop	{r4, r7, pc}
 8003c7c:	0800ffa8 	.word	0x0800ffa8
 8003c80:	0801041c 	.word	0x0801041c

08003c84 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	603a      	str	r2, [r7, #0]
 8003c8e:	71fb      	strb	r3, [r7, #7]
 8003c90:	460b      	mov	r3, r1
 8003c92:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8003c94:	e01f      	b.n	8003cd6 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8003c96:	79fb      	ldrb	r3, [r7, #7]
 8003c98:	2b7a      	cmp	r3, #122	; 0x7a
 8003c9a:	d904      	bls.n	8003ca6 <OLED_ShowString+0x22>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	71fb      	strb	r3, [r7, #7]
 8003ca0:	79bb      	ldrb	r3, [r7, #6]
 8003ca2:	3310      	adds	r3, #16
 8003ca4:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8003ca6:	79bb      	ldrb	r3, [r7, #6]
 8003ca8:	2b3a      	cmp	r3, #58	; 0x3a
 8003caa:	d905      	bls.n	8003cb8 <OLED_ShowString+0x34>
 8003cac:	2300      	movs	r3, #0
 8003cae:	71fb      	strb	r3, [r7, #7]
 8003cb0:	79fb      	ldrb	r3, [r7, #7]
 8003cb2:	71bb      	strb	r3, [r7, #6]
 8003cb4:	f7ff fef4 	bl	8003aa0 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	781a      	ldrb	r2, [r3, #0]
 8003cbc:	79b9      	ldrb	r1, [r7, #6]
 8003cbe:	79f8      	ldrb	r0, [r7, #7]
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	230c      	movs	r3, #12
 8003cc6:	f7ff ff6b 	bl	8003ba0 <OLED_ShowChar>
        x+=8;
 8003cca:	79fb      	ldrb	r3, [r7, #7]
 8003ccc:	3308      	adds	r3, #8
 8003cce:	71fb      	strb	r3, [r7, #7]
        p++;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1db      	bne.n	8003c96 <OLED_ShowString+0x12>
    }  
}	 
 8003cde:	bf00      	nop
 8003ce0:	bf00      	nop
 8003ce2:	3708      	adds	r7, #8
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <OLED_Init>:

void OLED_Init(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8003cec:	f002 f84e 	bl	8005d8c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8003cf0:	4b41      	ldr	r3, [pc, #260]	; (8003df8 <OLED_Init+0x110>)
 8003cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf4:	4a40      	ldr	r2, [pc, #256]	; (8003df8 <OLED_Init+0x110>)
 8003cf6:	f023 0301 	bic.w	r3, r3, #1
 8003cfa:	6713      	str	r3, [r2, #112]	; 0x70
 8003cfc:	4b3e      	ldr	r3, [pc, #248]	; (8003df8 <OLED_Init+0x110>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d00:	4a3d      	ldr	r2, [pc, #244]	; (8003df8 <OLED_Init+0x110>)
 8003d02:	f023 0304 	bic.w	r3, r3, #4
 8003d06:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8003d08:	f002 f854 	bl	8005db4 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	2180      	movs	r1, #128	; 0x80
 8003d10:	483a      	ldr	r0, [pc, #232]	; (8003dfc <OLED_Init+0x114>)
 8003d12:	f001 f88b 	bl	8004e2c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003d16:	2064      	movs	r0, #100	; 0x64
 8003d18:	f000 fd24 	bl	8004764 <HAL_Delay>
	OLED_RST_Set();
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	2180      	movs	r1, #128	; 0x80
 8003d20:	4836      	ldr	r0, [pc, #216]	; (8003dfc <OLED_Init+0x114>)
 8003d22:	f001 f883 	bl	8004e2c <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8003d26:	2100      	movs	r1, #0
 8003d28:	20ae      	movs	r0, #174	; 0xae
 8003d2a:	f7ff fe6f 	bl	8003a0c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8003d2e:	2100      	movs	r1, #0
 8003d30:	20d5      	movs	r0, #213	; 0xd5
 8003d32:	f7ff fe6b 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8003d36:	2100      	movs	r1, #0
 8003d38:	2050      	movs	r0, #80	; 0x50
 8003d3a:	f7ff fe67 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8003d3e:	2100      	movs	r1, #0
 8003d40:	20a8      	movs	r0, #168	; 0xa8
 8003d42:	f7ff fe63 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8003d46:	2100      	movs	r1, #0
 8003d48:	203f      	movs	r0, #63	; 0x3f
 8003d4a:	f7ff fe5f 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8003d4e:	2100      	movs	r1, #0
 8003d50:	20d3      	movs	r0, #211	; 0xd3
 8003d52:	f7ff fe5b 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8003d56:	2100      	movs	r1, #0
 8003d58:	2000      	movs	r0, #0
 8003d5a:	f7ff fe57 	bl	8003a0c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8003d5e:	2100      	movs	r1, #0
 8003d60:	2040      	movs	r0, #64	; 0x40
 8003d62:	f7ff fe53 	bl	8003a0c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8003d66:	2100      	movs	r1, #0
 8003d68:	208d      	movs	r0, #141	; 0x8d
 8003d6a:	f7ff fe4f 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8003d6e:	2100      	movs	r1, #0
 8003d70:	2014      	movs	r0, #20
 8003d72:	f7ff fe4b 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8003d76:	2100      	movs	r1, #0
 8003d78:	2020      	movs	r0, #32
 8003d7a:	f7ff fe47 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8003d7e:	2100      	movs	r1, #0
 8003d80:	2002      	movs	r0, #2
 8003d82:	f7ff fe43 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8003d86:	2100      	movs	r1, #0
 8003d88:	20a1      	movs	r0, #161	; 0xa1
 8003d8a:	f7ff fe3f 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8003d8e:	2100      	movs	r1, #0
 8003d90:	20c0      	movs	r0, #192	; 0xc0
 8003d92:	f7ff fe3b 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8003d96:	2100      	movs	r1, #0
 8003d98:	20da      	movs	r0, #218	; 0xda
 8003d9a:	f7ff fe37 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8003d9e:	2100      	movs	r1, #0
 8003da0:	2012      	movs	r0, #18
 8003da2:	f7ff fe33 	bl	8003a0c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8003da6:	2100      	movs	r1, #0
 8003da8:	2081      	movs	r0, #129	; 0x81
 8003daa:	f7ff fe2f 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8003dae:	2100      	movs	r1, #0
 8003db0:	20ef      	movs	r0, #239	; 0xef
 8003db2:	f7ff fe2b 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8003db6:	2100      	movs	r1, #0
 8003db8:	20d9      	movs	r0, #217	; 0xd9
 8003dba:	f7ff fe27 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8003dbe:	2100      	movs	r1, #0
 8003dc0:	20f1      	movs	r0, #241	; 0xf1
 8003dc2:	f7ff fe23 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	20db      	movs	r0, #219	; 0xdb
 8003dca:	f7ff fe1f 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8003dce:	2100      	movs	r1, #0
 8003dd0:	2030      	movs	r0, #48	; 0x30
 8003dd2:	f7ff fe1b 	bl	8003a0c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8003dd6:	2100      	movs	r1, #0
 8003dd8:	20a4      	movs	r0, #164	; 0xa4
 8003dda:	f7ff fe17 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8003dde:	2100      	movs	r1, #0
 8003de0:	20a6      	movs	r0, #166	; 0xa6
 8003de2:	f7ff fe13 	bl	8003a0c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8003de6:	2100      	movs	r1, #0
 8003de8:	20af      	movs	r0, #175	; 0xaf
 8003dea:	f7ff fe0f 	bl	8003a0c <OLED_WR_Byte>
	OLED_Clear(); 
 8003dee:	f7ff fe57 	bl	8003aa0 <OLED_Clear>
}
 8003df2:	bf00      	nop
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40023800 	.word	0x40023800
 8003dfc:	40021000 	.word	0x40021000

08003e00 <turnLeft>:
#include "cmsis_os.h"

uint8_t cur_direction; // 0 as left, 1 as straight, 2 as right
TIM_HandleTypeDef* htim1Ptr;

void turnLeft(){
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
	htim1Ptr->Instance->CCR4=1000;
 8003e04:	4b07      	ldr	r3, [pc, #28]	; (8003e24 <turnLeft+0x24>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e0e:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(500);
 8003e10:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e14:	f005 fb28 	bl	8009468 <osDelay>
	cur_direction = LEFT;
 8003e18:	4b03      	ldr	r3, [pc, #12]	; (8003e28 <turnLeft+0x28>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	701a      	strb	r2, [r3, #0]
}
 8003e1e:	bf00      	nop
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	20000914 	.word	0x20000914
 8003e28:	20000910 	.word	0x20000910

08003e2c <turnRight>:
void turnRight(){
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
	htim1Ptr->Instance->CCR4=2200;
 8003e30:	4b07      	ldr	r3, [pc, #28]	; (8003e50 <turnRight+0x24>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f640 0298 	movw	r2, #2200	; 0x898
 8003e3a:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(500);
 8003e3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e40:	f005 fb12 	bl	8009468 <osDelay>
	cur_direction = RIGHT;
 8003e44:	4b03      	ldr	r3, [pc, #12]	; (8003e54 <turnRight+0x28>)
 8003e46:	2202      	movs	r2, #2
 8003e48:	701a      	strb	r2, [r3, #0]
}
 8003e4a:	bf00      	nop
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	20000914 	.word	0x20000914
 8003e54:	20000910 	.word	0x20000910

08003e58 <turnStraight>:
void turnStraight(){
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
	if(cur_direction == LEFT){
 8003e5c:	4b11      	ldr	r3, [pc, #68]	; (8003ea4 <turnStraight+0x4c>)
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10a      	bne.n	8003e7a <turnStraight+0x22>
		htim1Ptr->Instance->CCR4=1548;
 8003e64:	4b10      	ldr	r3, [pc, #64]	; (8003ea8 <turnStraight+0x50>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f240 620c 	movw	r2, #1548	; 0x60c
 8003e6e:	641a      	str	r2, [r3, #64]	; 0x40
		osDelay(500);
 8003e70:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e74:	f005 faf8 	bl	8009468 <osDelay>
 8003e78:	e00d      	b.n	8003e96 <turnStraight+0x3e>
	}else if(cur_direction == RIGHT){
 8003e7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ea4 <turnStraight+0x4c>)
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d10d      	bne.n	8003e9e <turnStraight+0x46>
		htim1Ptr->Instance->CCR4=1457;
 8003e82:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <turnStraight+0x50>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f240 52b1 	movw	r2, #1457	; 0x5b1
 8003e8c:	641a      	str	r2, [r3, #64]	; 0x40
		osDelay(500);
 8003e8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e92:	f005 fae9 	bl	8009468 <osDelay>
	}else{
		return;
	}
	cur_direction = STRAIGHT;
 8003e96:	4b03      	ldr	r3, [pc, #12]	; (8003ea4 <turnStraight+0x4c>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	701a      	strb	r2, [r3, #0]
 8003e9c:	e000      	b.n	8003ea0 <turnStraight+0x48>
		return;
 8003e9e:	bf00      	nop
}
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	20000910 	.word	0x20000910
 8003ea8:	20000914 	.word	0x20000914

08003eac <turnServo>:
void turnServo(uint8_t target){
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	71fb      	strb	r3, [r7, #7]
	if(target == LEFT){
 8003eb6:	79fb      	ldrb	r3, [r7, #7]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <turnServo+0x16>
		turnLeft();
 8003ebc:	f7ff ffa0 	bl	8003e00 <turnLeft>
	}else if(target == STRAIGHT){
		turnStraight();
	}else{
		turnRight();
	}
}
 8003ec0:	e007      	b.n	8003ed2 <turnServo+0x26>
	}else if(target == STRAIGHT){
 8003ec2:	79fb      	ldrb	r3, [r7, #7]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d102      	bne.n	8003ece <turnServo+0x22>
		turnStraight();
 8003ec8:	f7ff ffc6 	bl	8003e58 <turnStraight>
}
 8003ecc:	e001      	b.n	8003ed2 <turnServo+0x26>
		turnRight();
 8003ece:	f7ff ffad 	bl	8003e2c <turnRight>
}
 8003ed2:	bf00      	nop
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
	...

08003edc <getServoDir>:
uint8_t getServoDir() {
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
	return cur_direction;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	; (8003ef0 <getServoDir+0x14>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20000910 	.word	0x20000910

08003ef4 <servoInit>:
void servoInit(TIM_HandleTypeDef* htim){
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
	htim1Ptr = htim;
 8003efc:	4a15      	ldr	r2, [pc, #84]	; (8003f54 <servoInit+0x60>)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(htim, TIM_CHANNEL_4);
 8003f02:	210c      	movs	r1, #12
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f002 fcd3 	bl	80068b0 <HAL_TIM_PWM_Start>
	cur_direction = 1;
 8003f0a:	4b13      	ldr	r3, [pc, #76]	; (8003f58 <servoInit+0x64>)
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	701a      	strb	r2, [r3, #0]
	htim1Ptr->Instance->CCR4=2200;
 8003f10:	4b10      	ldr	r3, [pc, #64]	; (8003f54 <servoInit+0x60>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f640 0298 	movw	r2, #2200	; 0x898
 8003f1a:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(700);
 8003f1c:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8003f20:	f005 faa2 	bl	8009468 <osDelay>
	htim1Ptr->Instance->CCR4=1000;
 8003f24:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <servoInit+0x60>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003f2e:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(700);
 8003f30:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8003f34:	f005 fa98 	bl	8009468 <osDelay>
	htim1Ptr->Instance->CCR4=1548;
 8003f38:	4b06      	ldr	r3, [pc, #24]	; (8003f54 <servoInit+0x60>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f240 620c 	movw	r2, #1548	; 0x60c
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(700);
 8003f44:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8003f48:	f005 fa8e 	bl	8009468 <osDelay>

}
 8003f4c:	bf00      	nop
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20000914 	.word	0x20000914
 8003f58:	20000910 	.word	0x20000910

08003f5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	607b      	str	r3, [r7, #4]
 8003f66:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <HAL_MspInit+0x54>)
 8003f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6a:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <HAL_MspInit+0x54>)
 8003f6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f70:	6453      	str	r3, [r2, #68]	; 0x44
 8003f72:	4b0f      	ldr	r3, [pc, #60]	; (8003fb0 <HAL_MspInit+0x54>)
 8003f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f7a:	607b      	str	r3, [r7, #4]
 8003f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	603b      	str	r3, [r7, #0]
 8003f82:	4b0b      	ldr	r3, [pc, #44]	; (8003fb0 <HAL_MspInit+0x54>)
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	4a0a      	ldr	r2, [pc, #40]	; (8003fb0 <HAL_MspInit+0x54>)
 8003f88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f8e:	4b08      	ldr	r3, [pc, #32]	; (8003fb0 <HAL_MspInit+0x54>)
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f96:	603b      	str	r3, [r7, #0]
 8003f98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	210f      	movs	r1, #15
 8003f9e:	f06f 0001 	mvn.w	r0, #1
 8003fa2:	f000 fcde 	bl	8004962 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40023800 	.word	0x40023800

08003fb4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08a      	sub	sp, #40	; 0x28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fbc:	f107 0314 	add.w	r3, r7, #20
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
 8003fc6:	609a      	str	r2, [r3, #8]
 8003fc8:	60da      	str	r2, [r3, #12]
 8003fca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a19      	ldr	r2, [pc, #100]	; (8004038 <HAL_I2C_MspInit+0x84>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d12c      	bne.n	8004030 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	613b      	str	r3, [r7, #16]
 8003fda:	4b18      	ldr	r3, [pc, #96]	; (800403c <HAL_I2C_MspInit+0x88>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fde:	4a17      	ldr	r2, [pc, #92]	; (800403c <HAL_I2C_MspInit+0x88>)
 8003fe0:	f043 0302 	orr.w	r3, r3, #2
 8003fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fe6:	4b15      	ldr	r3, [pc, #84]	; (800403c <HAL_I2C_MspInit+0x88>)
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	613b      	str	r3, [r7, #16]
 8003ff0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_SCL_Pin|IMU_SDA_Pin;
 8003ff2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ff8:	2312      	movs	r3, #18
 8003ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004000:	2303      	movs	r3, #3
 8004002:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004004:	2304      	movs	r3, #4
 8004006:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004008:	f107 0314 	add.w	r3, r7, #20
 800400c:	4619      	mov	r1, r3
 800400e:	480c      	ldr	r0, [pc, #48]	; (8004040 <HAL_I2C_MspInit+0x8c>)
 8004010:	f000 fd70 	bl	8004af4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004014:	2300      	movs	r3, #0
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	4b08      	ldr	r3, [pc, #32]	; (800403c <HAL_I2C_MspInit+0x88>)
 800401a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401c:	4a07      	ldr	r2, [pc, #28]	; (800403c <HAL_I2C_MspInit+0x88>)
 800401e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004022:	6413      	str	r3, [r2, #64]	; 0x40
 8004024:	4b05      	ldr	r3, [pc, #20]	; (800403c <HAL_I2C_MspInit+0x88>)
 8004026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004028:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800402c:	60fb      	str	r3, [r7, #12]
 800402e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004030:	bf00      	nop
 8004032:	3728      	adds	r7, #40	; 0x28
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	40005400 	.word	0x40005400
 800403c:	40023800 	.word	0x40023800
 8004040:	40020400 	.word	0x40020400

08004044 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08c      	sub	sp, #48	; 0x30
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800404c:	f107 031c 	add.w	r3, r7, #28
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
 8004054:	605a      	str	r2, [r3, #4]
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	60da      	str	r2, [r3, #12]
 800405a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a40      	ldr	r2, [pc, #256]	; (8004164 <HAL_TIM_Base_MspInit+0x120>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d135      	bne.n	80040d2 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	61bb      	str	r3, [r7, #24]
 800406a:	4b3f      	ldr	r3, [pc, #252]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 800406c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800406e:	4a3e      	ldr	r2, [pc, #248]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 8004070:	f043 0301 	orr.w	r3, r3, #1
 8004074:	6453      	str	r3, [r2, #68]	; 0x44
 8004076:	4b3c      	ldr	r3, [pc, #240]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 8004078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	61bb      	str	r3, [r7, #24]
 8004080:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	4b38      	ldr	r3, [pc, #224]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 8004088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408a:	4a37      	ldr	r2, [pc, #220]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 800408c:	f043 0310 	orr.w	r3, r3, #16
 8004090:	6313      	str	r3, [r2, #48]	; 0x30
 8004092:	4b35      	ldr	r3, [pc, #212]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 8004094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004096:	f003 0310 	and.w	r3, r3, #16
 800409a:	617b      	str	r3, [r7, #20]
 800409c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = US_ECHO_Pin;
 800409e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a4:	2302      	movs	r3, #2
 80040a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a8:	2300      	movs	r3, #0
 80040aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ac:	2300      	movs	r3, #0
 80040ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80040b0:	2301      	movs	r3, #1
 80040b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(US_ECHO_GPIO_Port, &GPIO_InitStruct);
 80040b4:	f107 031c 	add.w	r3, r7, #28
 80040b8:	4619      	mov	r1, r3
 80040ba:	482c      	ldr	r0, [pc, #176]	; (800416c <HAL_TIM_Base_MspInit+0x128>)
 80040bc:	f000 fd1a 	bl	8004af4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80040c0:	2200      	movs	r2, #0
 80040c2:	2105      	movs	r1, #5
 80040c4:	201b      	movs	r0, #27
 80040c6:	f000 fc4c 	bl	8004962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80040ca:	201b      	movs	r0, #27
 80040cc:	f000 fc65 	bl	800499a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80040d0:	e044      	b.n	800415c <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM6)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a26      	ldr	r2, [pc, #152]	; (8004170 <HAL_TIM_Base_MspInit+0x12c>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d10e      	bne.n	80040fa <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80040dc:	2300      	movs	r3, #0
 80040de:	613b      	str	r3, [r7, #16]
 80040e0:	4b21      	ldr	r3, [pc, #132]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 80040e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e4:	4a20      	ldr	r2, [pc, #128]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 80040e6:	f043 0310 	orr.w	r3, r3, #16
 80040ea:	6413      	str	r3, [r2, #64]	; 0x40
 80040ec:	4b1e      	ldr	r3, [pc, #120]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 80040ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f0:	f003 0310 	and.w	r3, r3, #16
 80040f4:	613b      	str	r3, [r7, #16]
 80040f6:	693b      	ldr	r3, [r7, #16]
}
 80040f8:	e030      	b.n	800415c <HAL_TIM_Base_MspInit+0x118>
  else if(htim_base->Instance==TIM8)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a1d      	ldr	r2, [pc, #116]	; (8004174 <HAL_TIM_Base_MspInit+0x130>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d12b      	bne.n	800415c <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004104:	2300      	movs	r3, #0
 8004106:	60fb      	str	r3, [r7, #12]
 8004108:	4b17      	ldr	r3, [pc, #92]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 800410a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410c:	4a16      	ldr	r2, [pc, #88]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 800410e:	f043 0302 	orr.w	r3, r3, #2
 8004112:	6453      	str	r3, [r2, #68]	; 0x44
 8004114:	4b14      	ldr	r3, [pc, #80]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 8004116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004120:	2300      	movs	r3, #0
 8004122:	60bb      	str	r3, [r7, #8]
 8004124:	4b10      	ldr	r3, [pc, #64]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 8004126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004128:	4a0f      	ldr	r2, [pc, #60]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 800412a:	f043 0304 	orr.w	r3, r3, #4
 800412e:	6313      	str	r3, [r2, #48]	; 0x30
 8004130:	4b0d      	ldr	r3, [pc, #52]	; (8004168 <HAL_TIM_Base_MspInit+0x124>)
 8004132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004134:	f003 0304 	and.w	r3, r3, #4
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 800413c:	23c0      	movs	r3, #192	; 0xc0
 800413e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004140:	2302      	movs	r3, #2
 8004142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004144:	2300      	movs	r3, #0
 8004146:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004148:	2300      	movs	r3, #0
 800414a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800414c:	2303      	movs	r3, #3
 800414e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004150:	f107 031c 	add.w	r3, r7, #28
 8004154:	4619      	mov	r1, r3
 8004156:	4808      	ldr	r0, [pc, #32]	; (8004178 <HAL_TIM_Base_MspInit+0x134>)
 8004158:	f000 fccc 	bl	8004af4 <HAL_GPIO_Init>
}
 800415c:	bf00      	nop
 800415e:	3730      	adds	r7, #48	; 0x30
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40010000 	.word	0x40010000
 8004168:	40023800 	.word	0x40023800
 800416c:	40021000 	.word	0x40021000
 8004170:	40001000 	.word	0x40001000
 8004174:	40010400 	.word	0x40010400
 8004178:	40020800 	.word	0x40020800

0800417c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b08c      	sub	sp, #48	; 0x30
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004184:	f107 031c 	add.w	r3, r7, #28
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	605a      	str	r2, [r3, #4]
 800418e:	609a      	str	r2, [r3, #8]
 8004190:	60da      	str	r2, [r3, #12]
 8004192:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800419c:	d153      	bne.n	8004246 <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800419e:	2300      	movs	r3, #0
 80041a0:	61bb      	str	r3, [r7, #24]
 80041a2:	4b47      	ldr	r3, [pc, #284]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	4a46      	ldr	r2, [pc, #280]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6413      	str	r3, [r2, #64]	; 0x40
 80041ae:	4b44      	ldr	r3, [pc, #272]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	61bb      	str	r3, [r7, #24]
 80041b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	4b40      	ldr	r3, [pc, #256]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c2:	4a3f      	ldr	r2, [pc, #252]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041c4:	f043 0301 	orr.w	r3, r3, #1
 80041c8:	6313      	str	r3, [r2, #48]	; 0x30
 80041ca:	4b3d      	ldr	r3, [pc, #244]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d6:	2300      	movs	r3, #0
 80041d8:	613b      	str	r3, [r7, #16]
 80041da:	4b39      	ldr	r3, [pc, #228]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041de:	4a38      	ldr	r2, [pc, #224]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041e0:	f043 0302 	orr.w	r3, r3, #2
 80041e4:	6313      	str	r3, [r2, #48]	; 0x30
 80041e6:	4b36      	ldr	r3, [pc, #216]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	613b      	str	r3, [r7, #16]
 80041f0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80041f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041f8:	2302      	movs	r3, #2
 80041fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fc:	2300      	movs	r3, #0
 80041fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004200:	2300      	movs	r3, #0
 8004202:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004204:	2301      	movs	r3, #1
 8004206:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004208:	f107 031c 	add.w	r3, r7, #28
 800420c:	4619      	mov	r1, r3
 800420e:	482d      	ldr	r0, [pc, #180]	; (80042c4 <HAL_TIM_Encoder_MspInit+0x148>)
 8004210:	f000 fc70 	bl	8004af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004214:	2308      	movs	r3, #8
 8004216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004218:	2302      	movs	r3, #2
 800421a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800421c:	2300      	movs	r3, #0
 800421e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004220:	2300      	movs	r3, #0
 8004222:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004224:	2301      	movs	r3, #1
 8004226:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004228:	f107 031c 	add.w	r3, r7, #28
 800422c:	4619      	mov	r1, r3
 800422e:	4826      	ldr	r0, [pc, #152]	; (80042c8 <HAL_TIM_Encoder_MspInit+0x14c>)
 8004230:	f000 fc60 	bl	8004af4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8004234:	2200      	movs	r2, #0
 8004236:	2105      	movs	r1, #5
 8004238:	201c      	movs	r0, #28
 800423a:	f000 fb92 	bl	8004962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800423e:	201c      	movs	r0, #28
 8004240:	f000 fbab 	bl	800499a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004244:	e038      	b.n	80042b8 <HAL_TIM_Encoder_MspInit+0x13c>
  else if(htim_encoder->Instance==TIM3)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a20      	ldr	r2, [pc, #128]	; (80042cc <HAL_TIM_Encoder_MspInit+0x150>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d133      	bne.n	80042b8 <HAL_TIM_Encoder_MspInit+0x13c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004250:	2300      	movs	r3, #0
 8004252:	60fb      	str	r3, [r7, #12]
 8004254:	4b1a      	ldr	r3, [pc, #104]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 8004256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004258:	4a19      	ldr	r2, [pc, #100]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 800425a:	f043 0302 	orr.w	r3, r3, #2
 800425e:	6413      	str	r3, [r2, #64]	; 0x40
 8004260:	4b17      	ldr	r3, [pc, #92]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 8004262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	60fb      	str	r3, [r7, #12]
 800426a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426c:	2300      	movs	r3, #0
 800426e:	60bb      	str	r3, [r7, #8]
 8004270:	4b13      	ldr	r3, [pc, #76]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 8004272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004274:	4a12      	ldr	r2, [pc, #72]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 8004276:	f043 0301 	orr.w	r3, r3, #1
 800427a:	6313      	str	r3, [r2, #48]	; 0x30
 800427c:	4b10      	ldr	r3, [pc, #64]	; (80042c0 <HAL_TIM_Encoder_MspInit+0x144>)
 800427e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	60bb      	str	r3, [r7, #8]
 8004286:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004288:	23c0      	movs	r3, #192	; 0xc0
 800428a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428c:	2302      	movs	r3, #2
 800428e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004290:	2300      	movs	r3, #0
 8004292:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004294:	2300      	movs	r3, #0
 8004296:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004298:	2302      	movs	r3, #2
 800429a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800429c:	f107 031c 	add.w	r3, r7, #28
 80042a0:	4619      	mov	r1, r3
 80042a2:	4808      	ldr	r0, [pc, #32]	; (80042c4 <HAL_TIM_Encoder_MspInit+0x148>)
 80042a4:	f000 fc26 	bl	8004af4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80042a8:	2200      	movs	r2, #0
 80042aa:	2105      	movs	r1, #5
 80042ac:	201d      	movs	r0, #29
 80042ae:	f000 fb58 	bl	8004962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80042b2:	201d      	movs	r0, #29
 80042b4:	f000 fb71 	bl	800499a <HAL_NVIC_EnableIRQ>
}
 80042b8:	bf00      	nop
 80042ba:	3730      	adds	r7, #48	; 0x30
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	40023800 	.word	0x40023800
 80042c4:	40020000 	.word	0x40020000
 80042c8:	40020400 	.word	0x40020400
 80042cc:	40000400 	.word	0x40000400

080042d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d8:	f107 030c 	add.w	r3, r7, #12
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	60da      	str	r2, [r3, #12]
 80042e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a12      	ldr	r2, [pc, #72]	; (8004338 <HAL_TIM_MspPostInit+0x68>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d11e      	bne.n	8004330 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	4b11      	ldr	r3, [pc, #68]	; (800433c <HAL_TIM_MspPostInit+0x6c>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fa:	4a10      	ldr	r2, [pc, #64]	; (800433c <HAL_TIM_MspPostInit+0x6c>)
 80042fc:	f043 0310 	orr.w	r3, r3, #16
 8004300:	6313      	str	r3, [r2, #48]	; 0x30
 8004302:	4b0e      	ldr	r3, [pc, #56]	; (800433c <HAL_TIM_MspPostInit+0x6c>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800430e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004312:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004314:	2302      	movs	r3, #2
 8004316:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004318:	2300      	movs	r3, #0
 800431a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431c:	2300      	movs	r3, #0
 800431e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004320:	2301      	movs	r3, #1
 8004322:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004324:	f107 030c 	add.w	r3, r7, #12
 8004328:	4619      	mov	r1, r3
 800432a:	4805      	ldr	r0, [pc, #20]	; (8004340 <HAL_TIM_MspPostInit+0x70>)
 800432c:	f000 fbe2 	bl	8004af4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004330:	bf00      	nop
 8004332:	3720      	adds	r7, #32
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40010000 	.word	0x40010000
 800433c:	40023800 	.word	0x40023800
 8004340:	40021000 	.word	0x40021000

08004344 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b08a      	sub	sp, #40	; 0x28
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800434c:	f107 0314 	add.w	r3, r7, #20
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	605a      	str	r2, [r3, #4]
 8004356:	609a      	str	r2, [r3, #8]
 8004358:	60da      	str	r2, [r3, #12]
 800435a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a1d      	ldr	r2, [pc, #116]	; (80043d8 <HAL_UART_MspInit+0x94>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d134      	bne.n	80043d0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	613b      	str	r3, [r7, #16]
 800436a:	4b1c      	ldr	r3, [pc, #112]	; (80043dc <HAL_UART_MspInit+0x98>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	4a1b      	ldr	r2, [pc, #108]	; (80043dc <HAL_UART_MspInit+0x98>)
 8004370:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004374:	6413      	str	r3, [r2, #64]	; 0x40
 8004376:	4b19      	ldr	r3, [pc, #100]	; (80043dc <HAL_UART_MspInit+0x98>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800437e:	613b      	str	r3, [r7, #16]
 8004380:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004382:	2300      	movs	r3, #0
 8004384:	60fb      	str	r3, [r7, #12]
 8004386:	4b15      	ldr	r3, [pc, #84]	; (80043dc <HAL_UART_MspInit+0x98>)
 8004388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438a:	4a14      	ldr	r2, [pc, #80]	; (80043dc <HAL_UART_MspInit+0x98>)
 800438c:	f043 0304 	orr.w	r3, r3, #4
 8004390:	6313      	str	r3, [r2, #48]	; 0x30
 8004392:	4b12      	ldr	r3, [pc, #72]	; (80043dc <HAL_UART_MspInit+0x98>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004396:	f003 0304 	and.w	r3, r3, #4
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800439e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80043a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a4:	2302      	movs	r3, #2
 80043a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a8:	2300      	movs	r3, #0
 80043aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ac:	2303      	movs	r3, #3
 80043ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80043b0:	2307      	movs	r3, #7
 80043b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043b4:	f107 0314 	add.w	r3, r7, #20
 80043b8:	4619      	mov	r1, r3
 80043ba:	4809      	ldr	r0, [pc, #36]	; (80043e0 <HAL_UART_MspInit+0x9c>)
 80043bc:	f000 fb9a 	bl	8004af4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80043c0:	2200      	movs	r2, #0
 80043c2:	2105      	movs	r1, #5
 80043c4:	2027      	movs	r0, #39	; 0x27
 80043c6:	f000 facc 	bl	8004962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80043ca:	2027      	movs	r0, #39	; 0x27
 80043cc:	f000 fae5 	bl	800499a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80043d0:	bf00      	nop
 80043d2:	3728      	adds	r7, #40	; 0x28
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	40004800 	.word	0x40004800
 80043dc:	40023800 	.word	0x40023800
 80043e0:	40020800 	.word	0x40020800

080043e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043e4:	b480      	push	{r7}
 80043e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80043e8:	e7fe      	b.n	80043e8 <NMI_Handler+0x4>

080043ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043ea:	b480      	push	{r7}
 80043ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043ee:	e7fe      	b.n	80043ee <HardFault_Handler+0x4>

080043f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043f4:	e7fe      	b.n	80043f4 <MemManage_Handler+0x4>

080043f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043f6:	b480      	push	{r7}
 80043f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043fa:	e7fe      	b.n	80043fa <BusFault_Handler+0x4>

080043fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004400:	e7fe      	b.n	8004400 <UsageFault_Handler+0x4>

08004402 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004402:	b480      	push	{r7}
 8004404:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004406:	bf00      	nop
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004414:	f000 f986 	bl	8004724 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004418:	f006 fdae 	bl	800af78 <xTaskGetSchedulerState>
 800441c:	4603      	mov	r3, r0
 800441e:	2b01      	cmp	r3, #1
 8004420:	d001      	beq.n	8004426 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004422:	f007 fb99 	bl	800bb58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004426:	bf00      	nop
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004430:	4802      	ldr	r0, [pc, #8]	; (800443c <TIM1_CC_IRQHandler+0x10>)
 8004432:	f002 fddb 	bl	8006fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004436:	bf00      	nop
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	2000027c 	.word	0x2000027c

08004440 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004444:	4802      	ldr	r0, [pc, #8]	; (8004450 <TIM2_IRQHandler+0x10>)
 8004446:	f002 fdd1 	bl	8006fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800444a:	bf00      	nop
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	200002c4 	.word	0x200002c4

08004454 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004458:	4802      	ldr	r0, [pc, #8]	; (8004464 <TIM3_IRQHandler+0x10>)
 800445a:	f002 fdc7 	bl	8006fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800445e:	bf00      	nop
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	2000030c 	.word	0x2000030c

08004468 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800446c:	4802      	ldr	r0, [pc, #8]	; (8004478 <USART3_IRQHandler+0x10>)
 800446e:	f003 ff83 	bl	8008378 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004472:	bf00      	nop
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	200003e4 	.word	0x200003e4

0800447c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800447c:	b480      	push	{r7}
 800447e:	af00      	add	r7, sp, #0
  return 1;
 8004480:	2301      	movs	r3, #1
}
 8004482:	4618      	mov	r0, r3
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <_kill>:

int _kill(int pid, int sig)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004496:	f008 fb1b 	bl	800cad0 <__errno>
 800449a:	4603      	mov	r3, r0
 800449c:	2216      	movs	r2, #22
 800449e:	601a      	str	r2, [r3, #0]
  return -1;
 80044a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <_exit>:

void _exit (int status)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80044b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f7ff ffe7 	bl	800448c <_kill>
  while (1) {}    /* Make sure we hang here */
 80044be:	e7fe      	b.n	80044be <_exit+0x12>

080044c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b086      	sub	sp, #24
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	60b9      	str	r1, [r7, #8]
 80044ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044cc:	2300      	movs	r3, #0
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	e00a      	b.n	80044e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80044d2:	f3af 8000 	nop.w
 80044d6:	4601      	mov	r1, r0
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	1c5a      	adds	r2, r3, #1
 80044dc:	60ba      	str	r2, [r7, #8]
 80044de:	b2ca      	uxtb	r2, r1
 80044e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	3301      	adds	r3, #1
 80044e6:	617b      	str	r3, [r7, #20]
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	dbf0      	blt.n	80044d2 <_read+0x12>
  }

  return len;
 80044f0:	687b      	ldr	r3, [r7, #4]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3718      	adds	r7, #24
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b086      	sub	sp, #24
 80044fe:	af00      	add	r7, sp, #0
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004506:	2300      	movs	r3, #0
 8004508:	617b      	str	r3, [r7, #20]
 800450a:	e009      	b.n	8004520 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	1c5a      	adds	r2, r3, #1
 8004510:	60ba      	str	r2, [r7, #8]
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	4618      	mov	r0, r3
 8004516:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	3301      	adds	r3, #1
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	429a      	cmp	r2, r3
 8004526:	dbf1      	blt.n	800450c <_write+0x12>
  }
  return len;
 8004528:	687b      	ldr	r3, [r7, #4]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3718      	adds	r7, #24
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <_close>:

int _close(int file)
{
 8004532:	b480      	push	{r7}
 8004534:	b083      	sub	sp, #12
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800453a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800453e:	4618      	mov	r0, r3
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800454a:	b480      	push	{r7}
 800454c:	b083      	sub	sp, #12
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
 8004552:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800455a:	605a      	str	r2, [r3, #4]
  return 0;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <_isatty>:

int _isatty(int file)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004572:	2301      	movs	r3, #1
}
 8004574:	4618      	mov	r0, r3
 8004576:	370c      	adds	r7, #12
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
	...

0800459c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80045a4:	4a14      	ldr	r2, [pc, #80]	; (80045f8 <_sbrk+0x5c>)
 80045a6:	4b15      	ldr	r3, [pc, #84]	; (80045fc <_sbrk+0x60>)
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80045b0:	4b13      	ldr	r3, [pc, #76]	; (8004600 <_sbrk+0x64>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d102      	bne.n	80045be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80045b8:	4b11      	ldr	r3, [pc, #68]	; (8004600 <_sbrk+0x64>)
 80045ba:	4a12      	ldr	r2, [pc, #72]	; (8004604 <_sbrk+0x68>)
 80045bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80045be:	4b10      	ldr	r3, [pc, #64]	; (8004600 <_sbrk+0x64>)
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4413      	add	r3, r2
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d207      	bcs.n	80045dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80045cc:	f008 fa80 	bl	800cad0 <__errno>
 80045d0:	4603      	mov	r3, r0
 80045d2:	220c      	movs	r2, #12
 80045d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80045d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80045da:	e009      	b.n	80045f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80045dc:	4b08      	ldr	r3, [pc, #32]	; (8004600 <_sbrk+0x64>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80045e2:	4b07      	ldr	r3, [pc, #28]	; (8004600 <_sbrk+0x64>)
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4413      	add	r3, r2
 80045ea:	4a05      	ldr	r2, [pc, #20]	; (8004600 <_sbrk+0x64>)
 80045ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045ee:	68fb      	ldr	r3, [r7, #12]
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	20020000 	.word	0x20020000
 80045fc:	00000400 	.word	0x00000400
 8004600:	20000918 	.word	0x20000918
 8004604:	200053c0 	.word	0x200053c0

08004608 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800460c:	4b06      	ldr	r3, [pc, #24]	; (8004628 <SystemInit+0x20>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004612:	4a05      	ldr	r2, [pc, #20]	; (8004628 <SystemInit+0x20>)
 8004614:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004618:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800461c:	bf00      	nop
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	e000ed00 	.word	0xe000ed00

0800462c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800462c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004664 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004630:	480d      	ldr	r0, [pc, #52]	; (8004668 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004632:	490e      	ldr	r1, [pc, #56]	; (800466c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004634:	4a0e      	ldr	r2, [pc, #56]	; (8004670 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004636:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004638:	e002      	b.n	8004640 <LoopCopyDataInit>

0800463a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800463a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800463c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800463e:	3304      	adds	r3, #4

08004640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004644:	d3f9      	bcc.n	800463a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004646:	4a0b      	ldr	r2, [pc, #44]	; (8004674 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004648:	4c0b      	ldr	r4, [pc, #44]	; (8004678 <LoopFillZerobss+0x26>)
  movs r3, #0
 800464a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800464c:	e001      	b.n	8004652 <LoopFillZerobss>

0800464e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800464e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004650:	3204      	adds	r2, #4

08004652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004654:	d3fb      	bcc.n	800464e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004656:	f7ff ffd7 	bl	8004608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800465a:	f008 fa3f 	bl	800cadc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800465e:	f7fd fa21 	bl	8001aa4 <main>
  bx  lr    
 8004662:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004664:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800466c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8004670:	08010f80 	.word	0x08010f80
  ldr r2, =_sbss
 8004674:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004678:	200053bc 	.word	0x200053bc

0800467c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800467c:	e7fe      	b.n	800467c <ADC_IRQHandler>
	...

08004680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004684:	4b0e      	ldr	r3, [pc, #56]	; (80046c0 <HAL_Init+0x40>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a0d      	ldr	r2, [pc, #52]	; (80046c0 <HAL_Init+0x40>)
 800468a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800468e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004690:	4b0b      	ldr	r3, [pc, #44]	; (80046c0 <HAL_Init+0x40>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a0a      	ldr	r2, [pc, #40]	; (80046c0 <HAL_Init+0x40>)
 8004696:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800469a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800469c:	4b08      	ldr	r3, [pc, #32]	; (80046c0 <HAL_Init+0x40>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a07      	ldr	r2, [pc, #28]	; (80046c0 <HAL_Init+0x40>)
 80046a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046a8:	2003      	movs	r0, #3
 80046aa:	f000 f94f 	bl	800494c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046ae:	200f      	movs	r0, #15
 80046b0:	f000 f808 	bl	80046c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046b4:	f7ff fc52 	bl	8003f5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40023c00 	.word	0x40023c00

080046c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80046cc:	4b12      	ldr	r3, [pc, #72]	; (8004718 <HAL_InitTick+0x54>)
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	4b12      	ldr	r3, [pc, #72]	; (800471c <HAL_InitTick+0x58>)
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	4619      	mov	r1, r3
 80046d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046da:	fbb3 f3f1 	udiv	r3, r3, r1
 80046de:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 f967 	bl	80049b6 <HAL_SYSTICK_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e00e      	b.n	8004710 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2b0f      	cmp	r3, #15
 80046f6:	d80a      	bhi.n	800470e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046f8:	2200      	movs	r2, #0
 80046fa:	6879      	ldr	r1, [r7, #4]
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004700:	f000 f92f 	bl	8004962 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004704:	4a06      	ldr	r2, [pc, #24]	; (8004720 <HAL_InitTick+0x5c>)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
 800470c:	e000      	b.n	8004710 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
}
 8004710:	4618      	mov	r0, r3
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	20000008 	.word	0x20000008
 800471c:	20000010 	.word	0x20000010
 8004720:	2000000c 	.word	0x2000000c

08004724 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004724:	b480      	push	{r7}
 8004726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004728:	4b06      	ldr	r3, [pc, #24]	; (8004744 <HAL_IncTick+0x20>)
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	461a      	mov	r2, r3
 800472e:	4b06      	ldr	r3, [pc, #24]	; (8004748 <HAL_IncTick+0x24>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4413      	add	r3, r2
 8004734:	4a04      	ldr	r2, [pc, #16]	; (8004748 <HAL_IncTick+0x24>)
 8004736:	6013      	str	r3, [r2, #0]
}
 8004738:	bf00      	nop
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	20000010 	.word	0x20000010
 8004748:	2000091c 	.word	0x2000091c

0800474c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
  return uwTick;
 8004750:	4b03      	ldr	r3, [pc, #12]	; (8004760 <HAL_GetTick+0x14>)
 8004752:	681b      	ldr	r3, [r3, #0]
}
 8004754:	4618      	mov	r0, r3
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	2000091c 	.word	0x2000091c

08004764 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800476c:	f7ff ffee 	bl	800474c <HAL_GetTick>
 8004770:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800477c:	d005      	beq.n	800478a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800477e:	4b0a      	ldr	r3, [pc, #40]	; (80047a8 <HAL_Delay+0x44>)
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	461a      	mov	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4413      	add	r3, r2
 8004788:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800478a:	bf00      	nop
 800478c:	f7ff ffde 	bl	800474c <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	429a      	cmp	r2, r3
 800479a:	d8f7      	bhi.n	800478c <HAL_Delay+0x28>
  {
  }
}
 800479c:	bf00      	nop
 800479e:	bf00      	nop
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000010 	.word	0x20000010

080047ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f003 0307 	and.w	r3, r3, #7
 80047ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047bc:	4b0c      	ldr	r3, [pc, #48]	; (80047f0 <__NVIC_SetPriorityGrouping+0x44>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047c8:	4013      	ands	r3, r2
 80047ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047de:	4a04      	ldr	r2, [pc, #16]	; (80047f0 <__NVIC_SetPriorityGrouping+0x44>)
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	60d3      	str	r3, [r2, #12]
}
 80047e4:	bf00      	nop
 80047e6:	3714      	adds	r7, #20
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	e000ed00 	.word	0xe000ed00

080047f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047f8:	4b04      	ldr	r3, [pc, #16]	; (800480c <__NVIC_GetPriorityGrouping+0x18>)
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	0a1b      	lsrs	r3, r3, #8
 80047fe:	f003 0307 	and.w	r3, r3, #7
}
 8004802:	4618      	mov	r0, r3
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	e000ed00 	.word	0xe000ed00

08004810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	4603      	mov	r3, r0
 8004818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800481a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481e:	2b00      	cmp	r3, #0
 8004820:	db0b      	blt.n	800483a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004822:	79fb      	ldrb	r3, [r7, #7]
 8004824:	f003 021f 	and.w	r2, r3, #31
 8004828:	4907      	ldr	r1, [pc, #28]	; (8004848 <__NVIC_EnableIRQ+0x38>)
 800482a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800482e:	095b      	lsrs	r3, r3, #5
 8004830:	2001      	movs	r0, #1
 8004832:	fa00 f202 	lsl.w	r2, r0, r2
 8004836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	e000e100 	.word	0xe000e100

0800484c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	4603      	mov	r3, r0
 8004854:	6039      	str	r1, [r7, #0]
 8004856:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485c:	2b00      	cmp	r3, #0
 800485e:	db0a      	blt.n	8004876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	b2da      	uxtb	r2, r3
 8004864:	490c      	ldr	r1, [pc, #48]	; (8004898 <__NVIC_SetPriority+0x4c>)
 8004866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486a:	0112      	lsls	r2, r2, #4
 800486c:	b2d2      	uxtb	r2, r2
 800486e:	440b      	add	r3, r1
 8004870:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004874:	e00a      	b.n	800488c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	b2da      	uxtb	r2, r3
 800487a:	4908      	ldr	r1, [pc, #32]	; (800489c <__NVIC_SetPriority+0x50>)
 800487c:	79fb      	ldrb	r3, [r7, #7]
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	3b04      	subs	r3, #4
 8004884:	0112      	lsls	r2, r2, #4
 8004886:	b2d2      	uxtb	r2, r2
 8004888:	440b      	add	r3, r1
 800488a:	761a      	strb	r2, [r3, #24]
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	e000e100 	.word	0xe000e100
 800489c:	e000ed00 	.word	0xe000ed00

080048a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b089      	sub	sp, #36	; 0x24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f003 0307 	and.w	r3, r3, #7
 80048b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	f1c3 0307 	rsb	r3, r3, #7
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	bf28      	it	cs
 80048be:	2304      	movcs	r3, #4
 80048c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	3304      	adds	r3, #4
 80048c6:	2b06      	cmp	r3, #6
 80048c8:	d902      	bls.n	80048d0 <NVIC_EncodePriority+0x30>
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	3b03      	subs	r3, #3
 80048ce:	e000      	b.n	80048d2 <NVIC_EncodePriority+0x32>
 80048d0:	2300      	movs	r3, #0
 80048d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	fa02 f303 	lsl.w	r3, r2, r3
 80048de:	43da      	mvns	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	401a      	ands	r2, r3
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	fa01 f303 	lsl.w	r3, r1, r3
 80048f2:	43d9      	mvns	r1, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048f8:	4313      	orrs	r3, r2
         );
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3724      	adds	r7, #36	; 0x24
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
	...

08004908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b082      	sub	sp, #8
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3b01      	subs	r3, #1
 8004914:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004918:	d301      	bcc.n	800491e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800491a:	2301      	movs	r3, #1
 800491c:	e00f      	b.n	800493e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800491e:	4a0a      	ldr	r2, [pc, #40]	; (8004948 <SysTick_Config+0x40>)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3b01      	subs	r3, #1
 8004924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004926:	210f      	movs	r1, #15
 8004928:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800492c:	f7ff ff8e 	bl	800484c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004930:	4b05      	ldr	r3, [pc, #20]	; (8004948 <SysTick_Config+0x40>)
 8004932:	2200      	movs	r2, #0
 8004934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004936:	4b04      	ldr	r3, [pc, #16]	; (8004948 <SysTick_Config+0x40>)
 8004938:	2207      	movs	r2, #7
 800493a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	e000e010 	.word	0xe000e010

0800494c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7ff ff29 	bl	80047ac <__NVIC_SetPriorityGrouping>
}
 800495a:	bf00      	nop
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004962:	b580      	push	{r7, lr}
 8004964:	b086      	sub	sp, #24
 8004966:	af00      	add	r7, sp, #0
 8004968:	4603      	mov	r3, r0
 800496a:	60b9      	str	r1, [r7, #8]
 800496c:	607a      	str	r2, [r7, #4]
 800496e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004970:	2300      	movs	r3, #0
 8004972:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004974:	f7ff ff3e 	bl	80047f4 <__NVIC_GetPriorityGrouping>
 8004978:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	68b9      	ldr	r1, [r7, #8]
 800497e:	6978      	ldr	r0, [r7, #20]
 8004980:	f7ff ff8e 	bl	80048a0 <NVIC_EncodePriority>
 8004984:	4602      	mov	r2, r0
 8004986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800498a:	4611      	mov	r1, r2
 800498c:	4618      	mov	r0, r3
 800498e:	f7ff ff5d 	bl	800484c <__NVIC_SetPriority>
}
 8004992:	bf00      	nop
 8004994:	3718      	adds	r7, #24
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b082      	sub	sp, #8
 800499e:	af00      	add	r7, sp, #0
 80049a0:	4603      	mov	r3, r0
 80049a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a8:	4618      	mov	r0, r3
 80049aa:	f7ff ff31 	bl	8004810 <__NVIC_EnableIRQ>
}
 80049ae:	bf00      	nop
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}

080049b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b082      	sub	sp, #8
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f7ff ffa2 	bl	8004908 <SysTick_Config>
 80049c4:	4603      	mov	r3, r0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3708      	adds	r7, #8
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b084      	sub	sp, #16
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049da:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80049dc:	f7ff feb6 	bl	800474c <HAL_GetTick>
 80049e0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d008      	beq.n	8004a00 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2280      	movs	r2, #128	; 0x80
 80049f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e052      	b.n	8004aa6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f022 0216 	bic.w	r2, r2, #22
 8004a0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695a      	ldr	r2, [r3, #20]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a1e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d103      	bne.n	8004a30 <HAL_DMA_Abort+0x62>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d007      	beq.n	8004a40 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0208 	bic.w	r2, r2, #8
 8004a3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0201 	bic.w	r2, r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a50:	e013      	b.n	8004a7a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a52:	f7ff fe7b 	bl	800474c <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b05      	cmp	r3, #5
 8004a5e:	d90c      	bls.n	8004a7a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2220      	movs	r2, #32
 8004a64:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2203      	movs	r2, #3
 8004a6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e015      	b.n	8004aa6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0301 	and.w	r3, r3, #1
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1e4      	bne.n	8004a52 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a8c:	223f      	movs	r2, #63	; 0x3f
 8004a8e:	409a      	lsls	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d004      	beq.n	8004acc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2280      	movs	r2, #128	; 0x80
 8004ac6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e00c      	b.n	8004ae6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2205      	movs	r2, #5
 8004ad0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
	...

08004af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b089      	sub	sp, #36	; 0x24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b06:	2300      	movs	r3, #0
 8004b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	e16b      	b.n	8004de8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b10:	2201      	movs	r2, #1
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	fa02 f303 	lsl.w	r3, r2, r3
 8004b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	4013      	ands	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b24:	693a      	ldr	r2, [r7, #16]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	f040 815a 	bne.w	8004de2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d005      	beq.n	8004b46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d130      	bne.n	8004ba8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	2203      	movs	r2, #3
 8004b52:	fa02 f303 	lsl.w	r3, r2, r3
 8004b56:	43db      	mvns	r3, r3
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	68da      	ldr	r2, [r3, #12]
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	43db      	mvns	r3, r3
 8004b86:	69ba      	ldr	r2, [r7, #24]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	091b      	lsrs	r3, r3, #4
 8004b92:	f003 0201 	and.w	r2, r3, #1
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d017      	beq.n	8004be4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	2203      	movs	r2, #3
 8004bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc4:	43db      	mvns	r3, r3
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	005b      	lsls	r3, r3, #1
 8004bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 0303 	and.w	r3, r3, #3
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d123      	bne.n	8004c38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	08da      	lsrs	r2, r3, #3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	3208      	adds	r2, #8
 8004bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	f003 0307 	and.w	r3, r3, #7
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	220f      	movs	r2, #15
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	43db      	mvns	r3, r3
 8004c0e:	69ba      	ldr	r2, [r7, #24]
 8004c10:	4013      	ands	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	691a      	ldr	r2, [r3, #16]
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f003 0307 	and.w	r3, r3, #7
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	fa02 f303 	lsl.w	r3, r2, r3
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	08da      	lsrs	r2, r3, #3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	3208      	adds	r2, #8
 8004c32:	69b9      	ldr	r1, [r7, #24]
 8004c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	005b      	lsls	r3, r3, #1
 8004c42:	2203      	movs	r2, #3
 8004c44:	fa02 f303 	lsl.w	r3, r2, r3
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f003 0203 	and.w	r2, r3, #3
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69ba      	ldr	r2, [r7, #24]
 8004c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 80b4 	beq.w	8004de2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	4b60      	ldr	r3, [pc, #384]	; (8004e00 <HAL_GPIO_Init+0x30c>)
 8004c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c82:	4a5f      	ldr	r2, [pc, #380]	; (8004e00 <HAL_GPIO_Init+0x30c>)
 8004c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c88:	6453      	str	r3, [r2, #68]	; 0x44
 8004c8a:	4b5d      	ldr	r3, [pc, #372]	; (8004e00 <HAL_GPIO_Init+0x30c>)
 8004c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c96:	4a5b      	ldr	r2, [pc, #364]	; (8004e04 <HAL_GPIO_Init+0x310>)
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	089b      	lsrs	r3, r3, #2
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	f003 0303 	and.w	r3, r3, #3
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	220f      	movs	r2, #15
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a52      	ldr	r2, [pc, #328]	; (8004e08 <HAL_GPIO_Init+0x314>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d02b      	beq.n	8004d1a <HAL_GPIO_Init+0x226>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a51      	ldr	r2, [pc, #324]	; (8004e0c <HAL_GPIO_Init+0x318>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d025      	beq.n	8004d16 <HAL_GPIO_Init+0x222>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a50      	ldr	r2, [pc, #320]	; (8004e10 <HAL_GPIO_Init+0x31c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d01f      	beq.n	8004d12 <HAL_GPIO_Init+0x21e>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a4f      	ldr	r2, [pc, #316]	; (8004e14 <HAL_GPIO_Init+0x320>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d019      	beq.n	8004d0e <HAL_GPIO_Init+0x21a>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a4e      	ldr	r2, [pc, #312]	; (8004e18 <HAL_GPIO_Init+0x324>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d013      	beq.n	8004d0a <HAL_GPIO_Init+0x216>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a4d      	ldr	r2, [pc, #308]	; (8004e1c <HAL_GPIO_Init+0x328>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d00d      	beq.n	8004d06 <HAL_GPIO_Init+0x212>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a4c      	ldr	r2, [pc, #304]	; (8004e20 <HAL_GPIO_Init+0x32c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d007      	beq.n	8004d02 <HAL_GPIO_Init+0x20e>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a4b      	ldr	r2, [pc, #300]	; (8004e24 <HAL_GPIO_Init+0x330>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d101      	bne.n	8004cfe <HAL_GPIO_Init+0x20a>
 8004cfa:	2307      	movs	r3, #7
 8004cfc:	e00e      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004cfe:	2308      	movs	r3, #8
 8004d00:	e00c      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d02:	2306      	movs	r3, #6
 8004d04:	e00a      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d06:	2305      	movs	r3, #5
 8004d08:	e008      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d0a:	2304      	movs	r3, #4
 8004d0c:	e006      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e004      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d12:	2302      	movs	r3, #2
 8004d14:	e002      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d16:	2301      	movs	r3, #1
 8004d18:	e000      	b.n	8004d1c <HAL_GPIO_Init+0x228>
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	69fa      	ldr	r2, [r7, #28]
 8004d1e:	f002 0203 	and.w	r2, r2, #3
 8004d22:	0092      	lsls	r2, r2, #2
 8004d24:	4093      	lsls	r3, r2
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d2c:	4935      	ldr	r1, [pc, #212]	; (8004e04 <HAL_GPIO_Init+0x310>)
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	089b      	lsrs	r3, r3, #2
 8004d32:	3302      	adds	r3, #2
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d3a:	4b3b      	ldr	r3, [pc, #236]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	43db      	mvns	r3, r3
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	4013      	ands	r3, r2
 8004d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d5e:	4a32      	ldr	r2, [pc, #200]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d64:	4b30      	ldr	r3, [pc, #192]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	43db      	mvns	r3, r3
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	4013      	ands	r3, r2
 8004d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d88:	4a27      	ldr	r2, [pc, #156]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d8e:	4b26      	ldr	r3, [pc, #152]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	43db      	mvns	r3, r3
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004daa:	69ba      	ldr	r2, [r7, #24]
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004db2:	4a1d      	ldr	r2, [pc, #116]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004db8:	4b1b      	ldr	r3, [pc, #108]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	43db      	mvns	r3, r3
 8004dc2:	69ba      	ldr	r2, [r7, #24]
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d003      	beq.n	8004ddc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ddc:	4a12      	ldr	r2, [pc, #72]	; (8004e28 <HAL_GPIO_Init+0x334>)
 8004dde:	69bb      	ldr	r3, [r7, #24]
 8004de0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	3301      	adds	r3, #1
 8004de6:	61fb      	str	r3, [r7, #28]
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	2b0f      	cmp	r3, #15
 8004dec:	f67f ae90 	bls.w	8004b10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004df0:	bf00      	nop
 8004df2:	bf00      	nop
 8004df4:	3724      	adds	r7, #36	; 0x24
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	40023800 	.word	0x40023800
 8004e04:	40013800 	.word	0x40013800
 8004e08:	40020000 	.word	0x40020000
 8004e0c:	40020400 	.word	0x40020400
 8004e10:	40020800 	.word	0x40020800
 8004e14:	40020c00 	.word	0x40020c00
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	40021400 	.word	0x40021400
 8004e20:	40021800 	.word	0x40021800
 8004e24:	40021c00 	.word	0x40021c00
 8004e28:	40013c00 	.word	0x40013c00

08004e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	460b      	mov	r3, r1
 8004e36:	807b      	strh	r3, [r7, #2]
 8004e38:	4613      	mov	r3, r2
 8004e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e3c:	787b      	ldrb	r3, [r7, #1]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e42:	887a      	ldrh	r2, [r7, #2]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e48:	e003      	b.n	8004e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e4a:	887b      	ldrh	r3, [r7, #2]
 8004e4c:	041a      	lsls	r2, r3, #16
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	619a      	str	r2, [r3, #24]
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
	...

08004e60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d101      	bne.n	8004e72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e12b      	b.n	80050ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d106      	bne.n	8004e8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7ff f894 	bl	8003fb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2224      	movs	r2, #36	; 0x24
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0201 	bic.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004eb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ec2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ec4:	f001 fbba 	bl	800663c <HAL_RCC_GetPCLK1Freq>
 8004ec8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	4a81      	ldr	r2, [pc, #516]	; (80050d4 <HAL_I2C_Init+0x274>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d807      	bhi.n	8004ee4 <HAL_I2C_Init+0x84>
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4a80      	ldr	r2, [pc, #512]	; (80050d8 <HAL_I2C_Init+0x278>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	bf94      	ite	ls
 8004edc:	2301      	movls	r3, #1
 8004ede:	2300      	movhi	r3, #0
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	e006      	b.n	8004ef2 <HAL_I2C_Init+0x92>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4a7d      	ldr	r2, [pc, #500]	; (80050dc <HAL_I2C_Init+0x27c>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	bf94      	ite	ls
 8004eec:	2301      	movls	r3, #1
 8004eee:	2300      	movhi	r3, #0
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e0e7      	b.n	80050ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4a78      	ldr	r2, [pc, #480]	; (80050e0 <HAL_I2C_Init+0x280>)
 8004efe:	fba2 2303 	umull	r2, r3, r2, r3
 8004f02:	0c9b      	lsrs	r3, r3, #18
 8004f04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6a1b      	ldr	r3, [r3, #32]
 8004f20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	4a6a      	ldr	r2, [pc, #424]	; (80050d4 <HAL_I2C_Init+0x274>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d802      	bhi.n	8004f34 <HAL_I2C_Init+0xd4>
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	3301      	adds	r3, #1
 8004f32:	e009      	b.n	8004f48 <HAL_I2C_Init+0xe8>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004f3a:	fb02 f303 	mul.w	r3, r2, r3
 8004f3e:	4a69      	ldr	r2, [pc, #420]	; (80050e4 <HAL_I2C_Init+0x284>)
 8004f40:	fba2 2303 	umull	r2, r3, r2, r3
 8004f44:	099b      	lsrs	r3, r3, #6
 8004f46:	3301      	adds	r3, #1
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6812      	ldr	r2, [r2, #0]
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004f5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	495c      	ldr	r1, [pc, #368]	; (80050d4 <HAL_I2C_Init+0x274>)
 8004f64:	428b      	cmp	r3, r1
 8004f66:	d819      	bhi.n	8004f9c <HAL_I2C_Init+0x13c>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	1e59      	subs	r1, r3, #1
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f76:	1c59      	adds	r1, r3, #1
 8004f78:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004f7c:	400b      	ands	r3, r1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00a      	beq.n	8004f98 <HAL_I2C_Init+0x138>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	1e59      	subs	r1, r3, #1
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f90:	3301      	adds	r3, #1
 8004f92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f96:	e051      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	e04f      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d111      	bne.n	8004fc8 <HAL_I2C_Init+0x168>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	1e58      	subs	r0, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6859      	ldr	r1, [r3, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	440b      	add	r3, r1
 8004fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	bf0c      	ite	eq
 8004fc0:	2301      	moveq	r3, #1
 8004fc2:	2300      	movne	r3, #0
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	e012      	b.n	8004fee <HAL_I2C_Init+0x18e>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	1e58      	subs	r0, r3, #1
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6859      	ldr	r1, [r3, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	440b      	add	r3, r1
 8004fd6:	0099      	lsls	r1, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fde:	3301      	adds	r3, #1
 8004fe0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	bf0c      	ite	eq
 8004fe8:	2301      	moveq	r3, #1
 8004fea:	2300      	movne	r3, #0
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d001      	beq.n	8004ff6 <HAL_I2C_Init+0x196>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e022      	b.n	800503c <HAL_I2C_Init+0x1dc>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10e      	bne.n	800501c <HAL_I2C_Init+0x1bc>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	1e58      	subs	r0, r3, #1
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6859      	ldr	r1, [r3, #4]
 8005006:	460b      	mov	r3, r1
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	440b      	add	r3, r1
 800500c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005010:	3301      	adds	r3, #1
 8005012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005016:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800501a:	e00f      	b.n	800503c <HAL_I2C_Init+0x1dc>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	1e58      	subs	r0, r3, #1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6859      	ldr	r1, [r3, #4]
 8005024:	460b      	mov	r3, r1
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	440b      	add	r3, r1
 800502a:	0099      	lsls	r1, r3, #2
 800502c:	440b      	add	r3, r1
 800502e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005032:	3301      	adds	r3, #1
 8005034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005038:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	6809      	ldr	r1, [r1, #0]
 8005040:	4313      	orrs	r3, r2
 8005042:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69da      	ldr	r2, [r3, #28]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	431a      	orrs	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800506a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6911      	ldr	r1, [r2, #16]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	68d2      	ldr	r2, [r2, #12]
 8005076:	4311      	orrs	r1, r2
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	430b      	orrs	r3, r1
 800507e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695a      	ldr	r2, [r3, #20]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f042 0201 	orr.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2220      	movs	r2, #32
 80050b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	000186a0 	.word	0x000186a0
 80050d8:	001e847f 	.word	0x001e847f
 80050dc:	003d08ff 	.word	0x003d08ff
 80050e0:	431bde83 	.word	0x431bde83
 80050e4:	10624dd3 	.word	0x10624dd3

080050e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	607a      	str	r2, [r7, #4]
 80050f2:	461a      	mov	r2, r3
 80050f4:	460b      	mov	r3, r1
 80050f6:	817b      	strh	r3, [r7, #10]
 80050f8:	4613      	mov	r3, r2
 80050fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050fc:	f7ff fb26 	bl	800474c <HAL_GetTick>
 8005100:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b20      	cmp	r3, #32
 800510c:	f040 80e0 	bne.w	80052d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	9300      	str	r3, [sp, #0]
 8005114:	2319      	movs	r3, #25
 8005116:	2201      	movs	r2, #1
 8005118:	4970      	ldr	r1, [pc, #448]	; (80052dc <HAL_I2C_Master_Transmit+0x1f4>)
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	f000 fc58 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005126:	2302      	movs	r3, #2
 8005128:	e0d3      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005130:	2b01      	cmp	r3, #1
 8005132:	d101      	bne.n	8005138 <HAL_I2C_Master_Transmit+0x50>
 8005134:	2302      	movs	r3, #2
 8005136:	e0cc      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b01      	cmp	r3, #1
 800514c:	d007      	beq.n	800515e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f042 0201 	orr.w	r2, r2, #1
 800515c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800516c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2221      	movs	r2, #33	; 0x21
 8005172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2210      	movs	r2, #16
 800517a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	893a      	ldrh	r2, [r7, #8]
 800518e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	4a50      	ldr	r2, [pc, #320]	; (80052e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800519e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80051a0:	8979      	ldrh	r1, [r7, #10]
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	6a3a      	ldr	r2, [r7, #32]
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f000 fac2 	bl	8005730 <I2C_MasterRequestWrite>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e08d      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b6:	2300      	movs	r3, #0
 80051b8:	613b      	str	r3, [r7, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	613b      	str	r3, [r7, #16]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	613b      	str	r3, [r7, #16]
 80051ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80051cc:	e066      	b.n	800529c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ce:	697a      	ldr	r2, [r7, #20]
 80051d0:	6a39      	ldr	r1, [r7, #32]
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f000 fcd2 	bl	8005b7c <I2C_WaitOnTXEFlagUntilTimeout>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00d      	beq.n	80051fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d107      	bne.n	80051f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e06b      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	781a      	ldrb	r2, [r3, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	1c5a      	adds	r2, r3, #1
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005214:	b29b      	uxth	r3, r3
 8005216:	3b01      	subs	r3, #1
 8005218:	b29a      	uxth	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	695b      	ldr	r3, [r3, #20]
 8005230:	f003 0304 	and.w	r3, r3, #4
 8005234:	2b04      	cmp	r3, #4
 8005236:	d11b      	bne.n	8005270 <HAL_I2C_Master_Transmit+0x188>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800523c:	2b00      	cmp	r3, #0
 800523e:	d017      	beq.n	8005270 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	781a      	ldrb	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525a:	b29b      	uxth	r3, r3
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	6a39      	ldr	r1, [r7, #32]
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fcc2 	bl	8005bfe <I2C_WaitOnBTFFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00d      	beq.n	800529c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005284:	2b04      	cmp	r3, #4
 8005286:	d107      	bne.n	8005298 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005296:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005298:	2301      	movs	r3, #1
 800529a:	e01a      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d194      	bne.n	80051ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2220      	movs	r2, #32
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80052cc:	2300      	movs	r3, #0
 80052ce:	e000      	b.n	80052d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80052d0:	2302      	movs	r3, #2
  }
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3718      	adds	r7, #24
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
 80052da:	bf00      	nop
 80052dc:	00100002 	.word	0x00100002
 80052e0:	ffff0000 	.word	0xffff0000

080052e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08c      	sub	sp, #48	; 0x30
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	607a      	str	r2, [r7, #4]
 80052ee:	461a      	mov	r2, r3
 80052f0:	460b      	mov	r3, r1
 80052f2:	817b      	strh	r3, [r7, #10]
 80052f4:	4613      	mov	r3, r2
 80052f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052f8:	f7ff fa28 	bl	800474c <HAL_GetTick>
 80052fc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b20      	cmp	r3, #32
 8005308:	f040 820b 	bne.w	8005722 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530e:	9300      	str	r3, [sp, #0]
 8005310:	2319      	movs	r3, #25
 8005312:	2201      	movs	r2, #1
 8005314:	497c      	ldr	r1, [pc, #496]	; (8005508 <HAL_I2C_Master_Receive+0x224>)
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f000 fb5a 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005322:	2302      	movs	r3, #2
 8005324:	e1fe      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800532c:	2b01      	cmp	r3, #1
 800532e:	d101      	bne.n	8005334 <HAL_I2C_Master_Receive+0x50>
 8005330:	2302      	movs	r3, #2
 8005332:	e1f7      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b01      	cmp	r3, #1
 8005348:	d007      	beq.n	800535a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f042 0201 	orr.w	r2, r2, #1
 8005358:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005368:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2222      	movs	r2, #34	; 0x22
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2210      	movs	r2, #16
 8005376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	687a      	ldr	r2, [r7, #4]
 8005384:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	893a      	ldrh	r2, [r7, #8]
 800538a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005390:	b29a      	uxth	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	4a5c      	ldr	r2, [pc, #368]	; (800550c <HAL_I2C_Master_Receive+0x228>)
 800539a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800539c:	8979      	ldrh	r1, [r7, #10]
 800539e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 fa46 	bl	8005834 <I2C_MasterRequestRead>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d001      	beq.n	80053b2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e1b8      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d113      	bne.n	80053e2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053ba:	2300      	movs	r3, #0
 80053bc:	623b      	str	r3, [r7, #32]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	623b      	str	r3, [r7, #32]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	623b      	str	r3, [r7, #32]
 80053ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	e18c      	b.n	80056fc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d11b      	bne.n	8005422 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053fa:	2300      	movs	r3, #0
 80053fc:	61fb      	str	r3, [r7, #28]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	695b      	ldr	r3, [r3, #20]
 8005404:	61fb      	str	r3, [r7, #28]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	61fb      	str	r3, [r7, #28]
 800540e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	e16c      	b.n	80056fc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005426:	2b02      	cmp	r3, #2
 8005428:	d11b      	bne.n	8005462 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005438:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005448:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800544a:	2300      	movs	r3, #0
 800544c:	61bb      	str	r3, [r7, #24]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	61bb      	str	r3, [r7, #24]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	699b      	ldr	r3, [r3, #24]
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	e14c      	b.n	80056fc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005470:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	695b      	ldr	r3, [r3, #20]
 800547c:	617b      	str	r3, [r7, #20]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	617b      	str	r3, [r7, #20]
 8005486:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005488:	e138      	b.n	80056fc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800548e:	2b03      	cmp	r3, #3
 8005490:	f200 80f1 	bhi.w	8005676 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005498:	2b01      	cmp	r3, #1
 800549a:	d123      	bne.n	80054e4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800549c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800549e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054a0:	68f8      	ldr	r0, [r7, #12]
 80054a2:	f000 fbed 	bl	8005c80 <I2C_WaitOnRXNEFlagUntilTimeout>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d001      	beq.n	80054b0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e139      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	691a      	ldr	r2, [r3, #16]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ba:	b2d2      	uxtb	r2, r2
 80054bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c2:	1c5a      	adds	r2, r3, #1
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054cc:	3b01      	subs	r3, #1
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	3b01      	subs	r3, #1
 80054dc:	b29a      	uxth	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054e2:	e10b      	b.n	80056fc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d14e      	bne.n	800558a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ee:	9300      	str	r3, [sp, #0]
 80054f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054f2:	2200      	movs	r2, #0
 80054f4:	4906      	ldr	r1, [pc, #24]	; (8005510 <HAL_I2C_Master_Receive+0x22c>)
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f000 fa6a 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d008      	beq.n	8005514 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e10e      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
 8005506:	bf00      	nop
 8005508:	00100002 	.word	0x00100002
 800550c:	ffff0000 	.word	0xffff0000
 8005510:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005522:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	691a      	ldr	r2, [r3, #16]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552e:	b2d2      	uxtb	r2, r2
 8005530:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	1c5a      	adds	r2, r3, #1
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005540:	3b01      	subs	r3, #1
 8005542:	b29a      	uxth	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800554c:	b29b      	uxth	r3, r3
 800554e:	3b01      	subs	r3, #1
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005572:	3b01      	subs	r3, #1
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800557e:	b29b      	uxth	r3, r3
 8005580:	3b01      	subs	r3, #1
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005588:	e0b8      	b.n	80056fc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800558a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005590:	2200      	movs	r2, #0
 8005592:	4966      	ldr	r1, [pc, #408]	; (800572c <HAL_I2C_Master_Receive+0x448>)
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f000 fa1b 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d001      	beq.n	80055a4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e0bf      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	691a      	ldr	r2, [r3, #16]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055c6:	1c5a      	adds	r2, r3, #1
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d0:	3b01      	subs	r3, #1
 80055d2:	b29a      	uxth	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055dc:	b29b      	uxth	r3, r3
 80055de:	3b01      	subs	r3, #1
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055ec:	2200      	movs	r2, #0
 80055ee:	494f      	ldr	r1, [pc, #316]	; (800572c <HAL_I2C_Master_Receive+0x448>)
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 f9ed 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e091      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800560e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	691a      	ldr	r2, [r3, #16]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800561a:	b2d2      	uxtb	r2, r2
 800561c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005622:	1c5a      	adds	r2, r3, #1
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800562c:	3b01      	subs	r3, #1
 800562e:	b29a      	uxth	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005638:	b29b      	uxth	r3, r3
 800563a:	3b01      	subs	r3, #1
 800563c:	b29a      	uxth	r2, r3
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	691a      	ldr	r2, [r3, #16]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564c:	b2d2      	uxtb	r2, r2
 800564e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800565e:	3b01      	subs	r3, #1
 8005660:	b29a      	uxth	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566a:	b29b      	uxth	r3, r3
 800566c:	3b01      	subs	r3, #1
 800566e:	b29a      	uxth	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005674:	e042      	b.n	80056fc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005678:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800567a:	68f8      	ldr	r0, [r7, #12]
 800567c:	f000 fb00 	bl	8005c80 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d001      	beq.n	800568a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e04c      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005694:	b2d2      	uxtb	r2, r2
 8005696:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569c:	1c5a      	adds	r2, r3, #1
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056a6:	3b01      	subs	r3, #1
 80056a8:	b29a      	uxth	r2, r3
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f003 0304 	and.w	r3, r3, #4
 80056c6:	2b04      	cmp	r3, #4
 80056c8:	d118      	bne.n	80056fc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	691a      	ldr	r2, [r3, #16]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e6:	3b01      	subs	r3, #1
 80056e8:	b29a      	uxth	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	3b01      	subs	r3, #1
 80056f6:	b29a      	uxth	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005700:	2b00      	cmp	r3, #0
 8005702:	f47f aec2 	bne.w	800548a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2220      	movs	r2, #32
 800570a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800571e:	2300      	movs	r3, #0
 8005720:	e000      	b.n	8005724 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005722:	2302      	movs	r3, #2
  }
}
 8005724:	4618      	mov	r0, r3
 8005726:	3728      	adds	r7, #40	; 0x28
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}
 800572c:	00010004 	.word	0x00010004

08005730 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b088      	sub	sp, #32
 8005734:	af02      	add	r7, sp, #8
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	607a      	str	r2, [r7, #4]
 800573a:	603b      	str	r3, [r7, #0]
 800573c:	460b      	mov	r3, r1
 800573e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005744:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2b08      	cmp	r3, #8
 800574a:	d006      	beq.n	800575a <I2C_MasterRequestWrite+0x2a>
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d003      	beq.n	800575a <I2C_MasterRequestWrite+0x2a>
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005758:	d108      	bne.n	800576c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	e00b      	b.n	8005784 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005770:	2b12      	cmp	r3, #18
 8005772:	d107      	bne.n	8005784 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005782:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f000 f91d 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00d      	beq.n	80057b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057aa:	d103      	bne.n	80057b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e035      	b.n	8005824 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057c0:	d108      	bne.n	80057d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80057c2:	897b      	ldrh	r3, [r7, #10]
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	461a      	mov	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057d0:	611a      	str	r2, [r3, #16]
 80057d2:	e01b      	b.n	800580c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80057d4:	897b      	ldrh	r3, [r7, #10]
 80057d6:	11db      	asrs	r3, r3, #7
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	f003 0306 	and.w	r3, r3, #6
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	f063 030f 	orn	r3, r3, #15
 80057e4:	b2da      	uxtb	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	490e      	ldr	r1, [pc, #56]	; (800582c <I2C_MasterRequestWrite+0xfc>)
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f000 f943 	bl	8005a7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d001      	beq.n	8005802 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e010      	b.n	8005824 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005802:	897b      	ldrh	r3, [r7, #10]
 8005804:	b2da      	uxtb	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	4907      	ldr	r1, [pc, #28]	; (8005830 <I2C_MasterRequestWrite+0x100>)
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 f933 	bl	8005a7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e000      	b.n	8005824 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3718      	adds	r7, #24
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	00010008 	.word	0x00010008
 8005830:	00010002 	.word	0x00010002

08005834 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af02      	add	r7, sp, #8
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	607a      	str	r2, [r7, #4]
 800583e:	603b      	str	r3, [r7, #0]
 8005840:	460b      	mov	r3, r1
 8005842:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005848:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005858:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2b08      	cmp	r3, #8
 800585e:	d006      	beq.n	800586e <I2C_MasterRequestRead+0x3a>
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	2b01      	cmp	r3, #1
 8005864:	d003      	beq.n	800586e <I2C_MasterRequestRead+0x3a>
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800586c:	d108      	bne.n	8005880 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800587c:	601a      	str	r2, [r3, #0]
 800587e:	e00b      	b.n	8005898 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005884:	2b11      	cmp	r3, #17
 8005886:	d107      	bne.n	8005898 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005896:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f000 f893 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d00d      	beq.n	80058cc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058be:	d103      	bne.n	80058c8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e079      	b.n	80059c0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058d4:	d108      	bne.n	80058e8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80058d6:	897b      	ldrh	r3, [r7, #10]
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	f043 0301 	orr.w	r3, r3, #1
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	611a      	str	r2, [r3, #16]
 80058e6:	e05f      	b.n	80059a8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80058e8:	897b      	ldrh	r3, [r7, #10]
 80058ea:	11db      	asrs	r3, r3, #7
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	f003 0306 	and.w	r3, r3, #6
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	f063 030f 	orn	r3, r3, #15
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	4930      	ldr	r1, [pc, #192]	; (80059c8 <I2C_MasterRequestRead+0x194>)
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 f8b9 	bl	8005a7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d001      	beq.n	8005916 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e054      	b.n	80059c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005916:	897b      	ldrh	r3, [r7, #10]
 8005918:	b2da      	uxtb	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	4929      	ldr	r1, [pc, #164]	; (80059cc <I2C_MasterRequestRead+0x198>)
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 f8a9 	bl	8005a7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e044      	b.n	80059c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005936:	2300      	movs	r3, #0
 8005938:	613b      	str	r3, [r7, #16]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	613b      	str	r3, [r7, #16]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	613b      	str	r3, [r7, #16]
 800594a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800595a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 f831 	bl	80059d0 <I2C_WaitOnFlagUntilTimeout>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d00d      	beq.n	8005990 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800597e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005982:	d103      	bne.n	800598c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f44f 7200 	mov.w	r2, #512	; 0x200
 800598a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e017      	b.n	80059c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005990:	897b      	ldrh	r3, [r7, #10]
 8005992:	11db      	asrs	r3, r3, #7
 8005994:	b2db      	uxtb	r3, r3
 8005996:	f003 0306 	and.w	r3, r3, #6
 800599a:	b2db      	uxtb	r3, r3
 800599c:	f063 030e 	orn	r3, r3, #14
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	4907      	ldr	r1, [pc, #28]	; (80059cc <I2C_MasterRequestRead+0x198>)
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 f865 	bl	8005a7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e000      	b.n	80059c0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3718      	adds	r7, #24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	00010008 	.word	0x00010008
 80059cc:	00010002 	.word	0x00010002

080059d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	603b      	str	r3, [r7, #0]
 80059dc:	4613      	mov	r3, r2
 80059de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059e0:	e025      	b.n	8005a2e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059e8:	d021      	beq.n	8005a2e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ea:	f7fe feaf 	bl	800474c <HAL_GetTick>
 80059ee:	4602      	mov	r2, r0
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	683a      	ldr	r2, [r7, #0]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d302      	bcc.n	8005a00 <I2C_WaitOnFlagUntilTimeout+0x30>
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d116      	bne.n	8005a2e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1a:	f043 0220 	orr.w	r2, r3, #32
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e023      	b.n	8005a76 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	0c1b      	lsrs	r3, r3, #16
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d10d      	bne.n	8005a54 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	43da      	mvns	r2, r3
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	4013      	ands	r3, r2
 8005a44:	b29b      	uxth	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bf0c      	ite	eq
 8005a4a:	2301      	moveq	r3, #1
 8005a4c:	2300      	movne	r3, #0
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	461a      	mov	r2, r3
 8005a52:	e00c      	b.n	8005a6e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	43da      	mvns	r2, r3
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	4013      	ands	r3, r2
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	bf0c      	ite	eq
 8005a66:	2301      	moveq	r3, #1
 8005a68:	2300      	movne	r3, #0
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	79fb      	ldrb	r3, [r7, #7]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d0b6      	beq.n	80059e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b084      	sub	sp, #16
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	60f8      	str	r0, [r7, #12]
 8005a86:	60b9      	str	r1, [r7, #8]
 8005a88:	607a      	str	r2, [r7, #4]
 8005a8a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a8c:	e051      	b.n	8005b32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a9c:	d123      	bne.n	8005ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ab6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2200      	movs	r2, #0
 8005abc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	f043 0204 	orr.w	r2, r3, #4
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e046      	b.n	8005b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005aec:	d021      	beq.n	8005b32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aee:	f7fe fe2d 	bl	800474c <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d302      	bcc.n	8005b04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d116      	bne.n	8005b32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	f043 0220 	orr.w	r2, r3, #32
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e020      	b.n	8005b74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	0c1b      	lsrs	r3, r3, #16
 8005b36:	b2db      	uxtb	r3, r3
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d10c      	bne.n	8005b56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	695b      	ldr	r3, [r3, #20]
 8005b42:	43da      	mvns	r2, r3
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	4013      	ands	r3, r2
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	bf14      	ite	ne
 8005b4e:	2301      	movne	r3, #1
 8005b50:	2300      	moveq	r3, #0
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	e00b      	b.n	8005b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	43da      	mvns	r2, r3
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	4013      	ands	r3, r2
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	bf14      	ite	ne
 8005b68:	2301      	movne	r3, #1
 8005b6a:	2300      	moveq	r3, #0
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d18d      	bne.n	8005a8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b88:	e02d      	b.n	8005be6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f000 f8ce 	bl	8005d2c <I2C_IsAcknowledgeFailed>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d001      	beq.n	8005b9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e02d      	b.n	8005bf6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ba0:	d021      	beq.n	8005be6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ba2:	f7fe fdd3 	bl	800474c <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	68ba      	ldr	r2, [r7, #8]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d302      	bcc.n	8005bb8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d116      	bne.n	8005be6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2220      	movs	r2, #32
 8005bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd2:	f043 0220 	orr.w	r2, r3, #32
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e007      	b.n	8005bf6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bf0:	2b80      	cmp	r3, #128	; 0x80
 8005bf2:	d1ca      	bne.n	8005b8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}

08005bfe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b084      	sub	sp, #16
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	60f8      	str	r0, [r7, #12]
 8005c06:	60b9      	str	r1, [r7, #8]
 8005c08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c0a:	e02d      	b.n	8005c68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	f000 f88d 	bl	8005d2c <I2C_IsAcknowledgeFailed>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d001      	beq.n	8005c1c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e02d      	b.n	8005c78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c22:	d021      	beq.n	8005c68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c24:	f7fe fd92 	bl	800474c <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d302      	bcc.n	8005c3a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d116      	bne.n	8005c68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2220      	movs	r2, #32
 8005c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c54:	f043 0220 	orr.w	r2, r3, #32
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e007      	b.n	8005c78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	f003 0304 	and.w	r3, r3, #4
 8005c72:	2b04      	cmp	r3, #4
 8005c74:	d1ca      	bne.n	8005c0c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3710      	adds	r7, #16
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c8c:	e042      	b.n	8005d14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	f003 0310 	and.w	r3, r3, #16
 8005c98:	2b10      	cmp	r3, #16
 8005c9a:	d119      	bne.n	8005cd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0210 	mvn.w	r2, #16
 8005ca4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2220      	movs	r2, #32
 8005cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e029      	b.n	8005d24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cd0:	f7fe fd3c 	bl	800474c <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d302      	bcc.n	8005ce6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d116      	bne.n	8005d14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d00:	f043 0220 	orr.w	r2, r3, #32
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e007      	b.n	8005d24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d1e:	2b40      	cmp	r3, #64	; 0x40
 8005d20:	d1b5      	bne.n	8005c8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005d22:	2300      	movs	r3, #0
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3710      	adds	r7, #16
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}

08005d2c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d42:	d11b      	bne.n	8005d7c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005d4c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d68:	f043 0204 	orr.w	r2, r3, #4
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e000      	b.n	8005d7e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	370c      	adds	r7, #12
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
	...

08005d8c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005d92:	4b06      	ldr	r3, [pc, #24]	; (8005dac <HAL_PWR_EnableBkUpAccess+0x20>)
 8005d94:	2201      	movs	r2, #1
 8005d96:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005d98:	4b05      	ldr	r3, [pc, #20]	; (8005db0 <HAL_PWR_EnableBkUpAccess+0x24>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005d9e:	687b      	ldr	r3, [r7, #4]
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	420e0020 	.word	0x420e0020
 8005db0:	40007000 	.word	0x40007000

08005db4 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8005dba:	4b06      	ldr	r3, [pc, #24]	; (8005dd4 <HAL_PWR_DisableBkUpAccess+0x20>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005dc0:	4b05      	ldr	r3, [pc, #20]	; (8005dd8 <HAL_PWR_DisableBkUpAccess+0x24>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005dc6:	687b      	ldr	r3, [r7, #4]
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	420e0020 	.word	0x420e0020
 8005dd8:	40007000 	.word	0x40007000

08005ddc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e267      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d075      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dfa:	4b88      	ldr	r3, [pc, #544]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f003 030c 	and.w	r3, r3, #12
 8005e02:	2b04      	cmp	r3, #4
 8005e04:	d00c      	beq.n	8005e20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e06:	4b85      	ldr	r3, [pc, #532]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005e0e:	2b08      	cmp	r3, #8
 8005e10:	d112      	bne.n	8005e38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e12:	4b82      	ldr	r3, [pc, #520]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e1e:	d10b      	bne.n	8005e38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e20:	4b7e      	ldr	r3, [pc, #504]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d05b      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x108>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d157      	bne.n	8005ee4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e242      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e40:	d106      	bne.n	8005e50 <HAL_RCC_OscConfig+0x74>
 8005e42:	4b76      	ldr	r3, [pc, #472]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a75      	ldr	r2, [pc, #468]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e4c:	6013      	str	r3, [r2, #0]
 8005e4e:	e01d      	b.n	8005e8c <HAL_RCC_OscConfig+0xb0>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e58:	d10c      	bne.n	8005e74 <HAL_RCC_OscConfig+0x98>
 8005e5a:	4b70      	ldr	r3, [pc, #448]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a6f      	ldr	r2, [pc, #444]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	4b6d      	ldr	r3, [pc, #436]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a6c      	ldr	r2, [pc, #432]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e70:	6013      	str	r3, [r2, #0]
 8005e72:	e00b      	b.n	8005e8c <HAL_RCC_OscConfig+0xb0>
 8005e74:	4b69      	ldr	r3, [pc, #420]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a68      	ldr	r2, [pc, #416]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	4b66      	ldr	r3, [pc, #408]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a65      	ldr	r2, [pc, #404]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005e86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d013      	beq.n	8005ebc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e94:	f7fe fc5a 	bl	800474c <HAL_GetTick>
 8005e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e9a:	e008      	b.n	8005eae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e9c:	f7fe fc56 	bl	800474c <HAL_GetTick>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	1ad3      	subs	r3, r2, r3
 8005ea6:	2b64      	cmp	r3, #100	; 0x64
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e207      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eae:	4b5b      	ldr	r3, [pc, #364]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d0f0      	beq.n	8005e9c <HAL_RCC_OscConfig+0xc0>
 8005eba:	e014      	b.n	8005ee6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ebc:	f7fe fc46 	bl	800474c <HAL_GetTick>
 8005ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ec2:	e008      	b.n	8005ed6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ec4:	f7fe fc42 	bl	800474c <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	2b64      	cmp	r3, #100	; 0x64
 8005ed0:	d901      	bls.n	8005ed6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e1f3      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ed6:	4b51      	ldr	r3, [pc, #324]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1f0      	bne.n	8005ec4 <HAL_RCC_OscConfig+0xe8>
 8005ee2:	e000      	b.n	8005ee6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f003 0302 	and.w	r3, r3, #2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d063      	beq.n	8005fba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ef2:	4b4a      	ldr	r3, [pc, #296]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f003 030c 	and.w	r3, r3, #12
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00b      	beq.n	8005f16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005efe:	4b47      	ldr	r3, [pc, #284]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005f06:	2b08      	cmp	r3, #8
 8005f08:	d11c      	bne.n	8005f44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f0a:	4b44      	ldr	r3, [pc, #272]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d116      	bne.n	8005f44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f16:	4b41      	ldr	r3, [pc, #260]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d005      	beq.n	8005f2e <HAL_RCC_OscConfig+0x152>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d001      	beq.n	8005f2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e1c7      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f2e:	4b3b      	ldr	r3, [pc, #236]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	4937      	ldr	r1, [pc, #220]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f42:	e03a      	b.n	8005fba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d020      	beq.n	8005f8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f4c:	4b34      	ldr	r3, [pc, #208]	; (8006020 <HAL_RCC_OscConfig+0x244>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f52:	f7fe fbfb 	bl	800474c <HAL_GetTick>
 8005f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f58:	e008      	b.n	8005f6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f5a:	f7fe fbf7 	bl	800474c <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d901      	bls.n	8005f6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e1a8      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f6c:	4b2b      	ldr	r3, [pc, #172]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0302 	and.w	r3, r3, #2
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0f0      	beq.n	8005f5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f78:	4b28      	ldr	r3, [pc, #160]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	4925      	ldr	r1, [pc, #148]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	600b      	str	r3, [r1, #0]
 8005f8c:	e015      	b.n	8005fba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f8e:	4b24      	ldr	r3, [pc, #144]	; (8006020 <HAL_RCC_OscConfig+0x244>)
 8005f90:	2200      	movs	r2, #0
 8005f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f94:	f7fe fbda 	bl	800474c <HAL_GetTick>
 8005f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f9a:	e008      	b.n	8005fae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f9c:	f7fe fbd6 	bl	800474c <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d901      	bls.n	8005fae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e187      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fae:	4b1b      	ldr	r3, [pc, #108]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1f0      	bne.n	8005f9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0308 	and.w	r3, r3, #8
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d036      	beq.n	8006034 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d016      	beq.n	8005ffc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fce:	4b15      	ldr	r3, [pc, #84]	; (8006024 <HAL_RCC_OscConfig+0x248>)
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd4:	f7fe fbba 	bl	800474c <HAL_GetTick>
 8005fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fda:	e008      	b.n	8005fee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fdc:	f7fe fbb6 	bl	800474c <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e167      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fee:	4b0b      	ldr	r3, [pc, #44]	; (800601c <HAL_RCC_OscConfig+0x240>)
 8005ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d0f0      	beq.n	8005fdc <HAL_RCC_OscConfig+0x200>
 8005ffa:	e01b      	b.n	8006034 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ffc:	4b09      	ldr	r3, [pc, #36]	; (8006024 <HAL_RCC_OscConfig+0x248>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006002:	f7fe fba3 	bl	800474c <HAL_GetTick>
 8006006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006008:	e00e      	b.n	8006028 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800600a:	f7fe fb9f 	bl	800474c <HAL_GetTick>
 800600e:	4602      	mov	r2, r0
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	1ad3      	subs	r3, r2, r3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d907      	bls.n	8006028 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e150      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
 800601c:	40023800 	.word	0x40023800
 8006020:	42470000 	.word	0x42470000
 8006024:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006028:	4b88      	ldr	r3, [pc, #544]	; (800624c <HAL_RCC_OscConfig+0x470>)
 800602a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1ea      	bne.n	800600a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 8097 	beq.w	8006170 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006042:	2300      	movs	r3, #0
 8006044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006046:	4b81      	ldr	r3, [pc, #516]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10f      	bne.n	8006072 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006052:	2300      	movs	r3, #0
 8006054:	60bb      	str	r3, [r7, #8]
 8006056:	4b7d      	ldr	r3, [pc, #500]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605a:	4a7c      	ldr	r2, [pc, #496]	; (800624c <HAL_RCC_OscConfig+0x470>)
 800605c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006060:	6413      	str	r3, [r2, #64]	; 0x40
 8006062:	4b7a      	ldr	r3, [pc, #488]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800606a:	60bb      	str	r3, [r7, #8]
 800606c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800606e:	2301      	movs	r3, #1
 8006070:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006072:	4b77      	ldr	r3, [pc, #476]	; (8006250 <HAL_RCC_OscConfig+0x474>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800607a:	2b00      	cmp	r3, #0
 800607c:	d118      	bne.n	80060b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800607e:	4b74      	ldr	r3, [pc, #464]	; (8006250 <HAL_RCC_OscConfig+0x474>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a73      	ldr	r2, [pc, #460]	; (8006250 <HAL_RCC_OscConfig+0x474>)
 8006084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800608a:	f7fe fb5f 	bl	800474c <HAL_GetTick>
 800608e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006090:	e008      	b.n	80060a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006092:	f7fe fb5b 	bl	800474c <HAL_GetTick>
 8006096:	4602      	mov	r2, r0
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	2b02      	cmp	r3, #2
 800609e:	d901      	bls.n	80060a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80060a0:	2303      	movs	r3, #3
 80060a2:	e10c      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a4:	4b6a      	ldr	r3, [pc, #424]	; (8006250 <HAL_RCC_OscConfig+0x474>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d0f0      	beq.n	8006092 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d106      	bne.n	80060c6 <HAL_RCC_OscConfig+0x2ea>
 80060b8:	4b64      	ldr	r3, [pc, #400]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060bc:	4a63      	ldr	r2, [pc, #396]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	6713      	str	r3, [r2, #112]	; 0x70
 80060c4:	e01c      	b.n	8006100 <HAL_RCC_OscConfig+0x324>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	2b05      	cmp	r3, #5
 80060cc:	d10c      	bne.n	80060e8 <HAL_RCC_OscConfig+0x30c>
 80060ce:	4b5f      	ldr	r3, [pc, #380]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060d2:	4a5e      	ldr	r2, [pc, #376]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060d4:	f043 0304 	orr.w	r3, r3, #4
 80060d8:	6713      	str	r3, [r2, #112]	; 0x70
 80060da:	4b5c      	ldr	r3, [pc, #368]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060de:	4a5b      	ldr	r2, [pc, #364]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060e0:	f043 0301 	orr.w	r3, r3, #1
 80060e4:	6713      	str	r3, [r2, #112]	; 0x70
 80060e6:	e00b      	b.n	8006100 <HAL_RCC_OscConfig+0x324>
 80060e8:	4b58      	ldr	r3, [pc, #352]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ec:	4a57      	ldr	r2, [pc, #348]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060ee:	f023 0301 	bic.w	r3, r3, #1
 80060f2:	6713      	str	r3, [r2, #112]	; 0x70
 80060f4:	4b55      	ldr	r3, [pc, #340]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f8:	4a54      	ldr	r2, [pc, #336]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80060fa:	f023 0304 	bic.w	r3, r3, #4
 80060fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d015      	beq.n	8006134 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006108:	f7fe fb20 	bl	800474c <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800610e:	e00a      	b.n	8006126 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006110:	f7fe fb1c 	bl	800474c <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	f241 3288 	movw	r2, #5000	; 0x1388
 800611e:	4293      	cmp	r3, r2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e0cb      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006126:	4b49      	ldr	r3, [pc, #292]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800612a:	f003 0302 	and.w	r3, r3, #2
 800612e:	2b00      	cmp	r3, #0
 8006130:	d0ee      	beq.n	8006110 <HAL_RCC_OscConfig+0x334>
 8006132:	e014      	b.n	800615e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006134:	f7fe fb0a 	bl	800474c <HAL_GetTick>
 8006138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800613a:	e00a      	b.n	8006152 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800613c:	f7fe fb06 	bl	800474c <HAL_GetTick>
 8006140:	4602      	mov	r2, r0
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	f241 3288 	movw	r2, #5000	; 0x1388
 800614a:	4293      	cmp	r3, r2
 800614c:	d901      	bls.n	8006152 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e0b5      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006152:	4b3e      	ldr	r3, [pc, #248]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1ee      	bne.n	800613c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800615e:	7dfb      	ldrb	r3, [r7, #23]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d105      	bne.n	8006170 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006164:	4b39      	ldr	r3, [pc, #228]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006168:	4a38      	ldr	r2, [pc, #224]	; (800624c <HAL_RCC_OscConfig+0x470>)
 800616a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800616e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	699b      	ldr	r3, [r3, #24]
 8006174:	2b00      	cmp	r3, #0
 8006176:	f000 80a1 	beq.w	80062bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800617a:	4b34      	ldr	r3, [pc, #208]	; (800624c <HAL_RCC_OscConfig+0x470>)
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f003 030c 	and.w	r3, r3, #12
 8006182:	2b08      	cmp	r3, #8
 8006184:	d05c      	beq.n	8006240 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	2b02      	cmp	r3, #2
 800618c:	d141      	bne.n	8006212 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800618e:	4b31      	ldr	r3, [pc, #196]	; (8006254 <HAL_RCC_OscConfig+0x478>)
 8006190:	2200      	movs	r2, #0
 8006192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006194:	f7fe fada 	bl	800474c <HAL_GetTick>
 8006198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800619a:	e008      	b.n	80061ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800619c:	f7fe fad6 	bl	800474c <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	1ad3      	subs	r3, r2, r3
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	d901      	bls.n	80061ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061aa:	2303      	movs	r3, #3
 80061ac:	e087      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061ae:	4b27      	ldr	r3, [pc, #156]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1f0      	bne.n	800619c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	69da      	ldr	r2, [r3, #28]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a1b      	ldr	r3, [r3, #32]
 80061c2:	431a      	orrs	r2, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	019b      	lsls	r3, r3, #6
 80061ca:	431a      	orrs	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d0:	085b      	lsrs	r3, r3, #1
 80061d2:	3b01      	subs	r3, #1
 80061d4:	041b      	lsls	r3, r3, #16
 80061d6:	431a      	orrs	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061dc:	061b      	lsls	r3, r3, #24
 80061de:	491b      	ldr	r1, [pc, #108]	; (800624c <HAL_RCC_OscConfig+0x470>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061e4:	4b1b      	ldr	r3, [pc, #108]	; (8006254 <HAL_RCC_OscConfig+0x478>)
 80061e6:	2201      	movs	r2, #1
 80061e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ea:	f7fe faaf 	bl	800474c <HAL_GetTick>
 80061ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061f0:	e008      	b.n	8006204 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061f2:	f7fe faab 	bl	800474c <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d901      	bls.n	8006204 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e05c      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006204:	4b11      	ldr	r3, [pc, #68]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d0f0      	beq.n	80061f2 <HAL_RCC_OscConfig+0x416>
 8006210:	e054      	b.n	80062bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006212:	4b10      	ldr	r3, [pc, #64]	; (8006254 <HAL_RCC_OscConfig+0x478>)
 8006214:	2200      	movs	r2, #0
 8006216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006218:	f7fe fa98 	bl	800474c <HAL_GetTick>
 800621c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800621e:	e008      	b.n	8006232 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006220:	f7fe fa94 	bl	800474c <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d901      	bls.n	8006232 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e045      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006232:	4b06      	ldr	r3, [pc, #24]	; (800624c <HAL_RCC_OscConfig+0x470>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1f0      	bne.n	8006220 <HAL_RCC_OscConfig+0x444>
 800623e:	e03d      	b.n	80062bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d107      	bne.n	8006258 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e038      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
 800624c:	40023800 	.word	0x40023800
 8006250:	40007000 	.word	0x40007000
 8006254:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006258:	4b1b      	ldr	r3, [pc, #108]	; (80062c8 <HAL_RCC_OscConfig+0x4ec>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d028      	beq.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006270:	429a      	cmp	r2, r3
 8006272:	d121      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800627e:	429a      	cmp	r2, r3
 8006280:	d11a      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006282:	68fa      	ldr	r2, [r7, #12]
 8006284:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006288:	4013      	ands	r3, r2
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800628e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006290:	4293      	cmp	r3, r2
 8006292:	d111      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800629e:	085b      	lsrs	r3, r3, #1
 80062a0:	3b01      	subs	r3, #1
 80062a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062a4:	429a      	cmp	r2, r3
 80062a6:	d107      	bne.n	80062b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d001      	beq.n	80062bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e000      	b.n	80062be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	40023800 	.word	0x40023800

080062cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e0cc      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062e0:	4b68      	ldr	r3, [pc, #416]	; (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0307 	and.w	r3, r3, #7
 80062e8:	683a      	ldr	r2, [r7, #0]
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d90c      	bls.n	8006308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ee:	4b65      	ldr	r3, [pc, #404]	; (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80062f0:	683a      	ldr	r2, [r7, #0]
 80062f2:	b2d2      	uxtb	r2, r2
 80062f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062f6:	4b63      	ldr	r3, [pc, #396]	; (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0307 	and.w	r3, r3, #7
 80062fe:	683a      	ldr	r2, [r7, #0]
 8006300:	429a      	cmp	r2, r3
 8006302:	d001      	beq.n	8006308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e0b8      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0302 	and.w	r3, r3, #2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d020      	beq.n	8006356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006320:	4b59      	ldr	r3, [pc, #356]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	4a58      	ldr	r2, [pc, #352]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006326:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800632a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	2b00      	cmp	r3, #0
 8006336:	d005      	beq.n	8006344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006338:	4b53      	ldr	r3, [pc, #332]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	4a52      	ldr	r2, [pc, #328]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800633e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006344:	4b50      	ldr	r3, [pc, #320]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	494d      	ldr	r1, [pc, #308]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006352:	4313      	orrs	r3, r2
 8006354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	d044      	beq.n	80063ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d107      	bne.n	800637a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636a:	4b47      	ldr	r3, [pc, #284]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d119      	bne.n	80063aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	e07f      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	2b02      	cmp	r3, #2
 8006380:	d003      	beq.n	800638a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006386:	2b03      	cmp	r3, #3
 8006388:	d107      	bne.n	800639a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800638a:	4b3f      	ldr	r3, [pc, #252]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d109      	bne.n	80063aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e06f      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800639a:	4b3b      	ldr	r3, [pc, #236]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e067      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063aa:	4b37      	ldr	r3, [pc, #220]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f023 0203 	bic.w	r2, r3, #3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	4934      	ldr	r1, [pc, #208]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063bc:	f7fe f9c6 	bl	800474c <HAL_GetTick>
 80063c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063c2:	e00a      	b.n	80063da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063c4:	f7fe f9c2 	bl	800474c <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d901      	bls.n	80063da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	e04f      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063da:	4b2b      	ldr	r3, [pc, #172]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	f003 020c 	and.w	r2, r3, #12
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d1eb      	bne.n	80063c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063ec:	4b25      	ldr	r3, [pc, #148]	; (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 0307 	and.w	r3, r3, #7
 80063f4:	683a      	ldr	r2, [r7, #0]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d20c      	bcs.n	8006414 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063fa:	4b22      	ldr	r3, [pc, #136]	; (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006402:	4b20      	ldr	r3, [pc, #128]	; (8006484 <HAL_RCC_ClockConfig+0x1b8>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0307 	and.w	r3, r3, #7
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	429a      	cmp	r2, r3
 800640e:	d001      	beq.n	8006414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e032      	b.n	800647a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0304 	and.w	r3, r3, #4
 800641c:	2b00      	cmp	r3, #0
 800641e:	d008      	beq.n	8006432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006420:	4b19      	ldr	r3, [pc, #100]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	68db      	ldr	r3, [r3, #12]
 800642c:	4916      	ldr	r1, [pc, #88]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800642e:	4313      	orrs	r3, r2
 8006430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0308 	and.w	r3, r3, #8
 800643a:	2b00      	cmp	r3, #0
 800643c:	d009      	beq.n	8006452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800643e:	4b12      	ldr	r3, [pc, #72]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	00db      	lsls	r3, r3, #3
 800644c:	490e      	ldr	r1, [pc, #56]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800644e:	4313      	orrs	r3, r2
 8006450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006452:	f000 f821 	bl	8006498 <HAL_RCC_GetSysClockFreq>
 8006456:	4602      	mov	r2, r0
 8006458:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <HAL_RCC_ClockConfig+0x1bc>)
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	091b      	lsrs	r3, r3, #4
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	490a      	ldr	r1, [pc, #40]	; (800648c <HAL_RCC_ClockConfig+0x1c0>)
 8006464:	5ccb      	ldrb	r3, [r1, r3]
 8006466:	fa22 f303 	lsr.w	r3, r2, r3
 800646a:	4a09      	ldr	r2, [pc, #36]	; (8006490 <HAL_RCC_ClockConfig+0x1c4>)
 800646c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800646e:	4b09      	ldr	r3, [pc, #36]	; (8006494 <HAL_RCC_ClockConfig+0x1c8>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4618      	mov	r0, r3
 8006474:	f7fe f926 	bl	80046c4 <HAL_InitTick>

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	40023c00 	.word	0x40023c00
 8006488:	40023800 	.word	0x40023800
 800648c:	08010a0c 	.word	0x08010a0c
 8006490:	20000008 	.word	0x20000008
 8006494:	2000000c 	.word	0x2000000c

08006498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800649c:	b090      	sub	sp, #64	; 0x40
 800649e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80064a0:	2300      	movs	r3, #0
 80064a2:	637b      	str	r3, [r7, #52]	; 0x34
 80064a4:	2300      	movs	r3, #0
 80064a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064a8:	2300      	movs	r3, #0
 80064aa:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80064ac:	2300      	movs	r3, #0
 80064ae:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064b0:	4b59      	ldr	r3, [pc, #356]	; (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	f003 030c 	and.w	r3, r3, #12
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	d00d      	beq.n	80064d8 <HAL_RCC_GetSysClockFreq+0x40>
 80064bc:	2b08      	cmp	r3, #8
 80064be:	f200 80a1 	bhi.w	8006604 <HAL_RCC_GetSysClockFreq+0x16c>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d002      	beq.n	80064cc <HAL_RCC_GetSysClockFreq+0x34>
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d003      	beq.n	80064d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80064ca:	e09b      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064cc:	4b53      	ldr	r3, [pc, #332]	; (800661c <HAL_RCC_GetSysClockFreq+0x184>)
 80064ce:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80064d0:	e09b      	b.n	800660a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064d2:	4b53      	ldr	r3, [pc, #332]	; (8006620 <HAL_RCC_GetSysClockFreq+0x188>)
 80064d4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80064d6:	e098      	b.n	800660a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064d8:	4b4f      	ldr	r3, [pc, #316]	; (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064e0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064e2:	4b4d      	ldr	r3, [pc, #308]	; (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d028      	beq.n	8006540 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ee:	4b4a      	ldr	r3, [pc, #296]	; (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	099b      	lsrs	r3, r3, #6
 80064f4:	2200      	movs	r2, #0
 80064f6:	623b      	str	r3, [r7, #32]
 80064f8:	627a      	str	r2, [r7, #36]	; 0x24
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006500:	2100      	movs	r1, #0
 8006502:	4b47      	ldr	r3, [pc, #284]	; (8006620 <HAL_RCC_GetSysClockFreq+0x188>)
 8006504:	fb03 f201 	mul.w	r2, r3, r1
 8006508:	2300      	movs	r3, #0
 800650a:	fb00 f303 	mul.w	r3, r0, r3
 800650e:	4413      	add	r3, r2
 8006510:	4a43      	ldr	r2, [pc, #268]	; (8006620 <HAL_RCC_GetSysClockFreq+0x188>)
 8006512:	fba0 1202 	umull	r1, r2, r0, r2
 8006516:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006518:	460a      	mov	r2, r1
 800651a:	62ba      	str	r2, [r7, #40]	; 0x28
 800651c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800651e:	4413      	add	r3, r2
 8006520:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006524:	2200      	movs	r2, #0
 8006526:	61bb      	str	r3, [r7, #24]
 8006528:	61fa      	str	r2, [r7, #28]
 800652a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800652e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006532:	f7fa fb89 	bl	8000c48 <__aeabi_uldivmod>
 8006536:	4602      	mov	r2, r0
 8006538:	460b      	mov	r3, r1
 800653a:	4613      	mov	r3, r2
 800653c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800653e:	e053      	b.n	80065e8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006540:	4b35      	ldr	r3, [pc, #212]	; (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	099b      	lsrs	r3, r3, #6
 8006546:	2200      	movs	r2, #0
 8006548:	613b      	str	r3, [r7, #16]
 800654a:	617a      	str	r2, [r7, #20]
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006552:	f04f 0b00 	mov.w	fp, #0
 8006556:	4652      	mov	r2, sl
 8006558:	465b      	mov	r3, fp
 800655a:	f04f 0000 	mov.w	r0, #0
 800655e:	f04f 0100 	mov.w	r1, #0
 8006562:	0159      	lsls	r1, r3, #5
 8006564:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006568:	0150      	lsls	r0, r2, #5
 800656a:	4602      	mov	r2, r0
 800656c:	460b      	mov	r3, r1
 800656e:	ebb2 080a 	subs.w	r8, r2, sl
 8006572:	eb63 090b 	sbc.w	r9, r3, fp
 8006576:	f04f 0200 	mov.w	r2, #0
 800657a:	f04f 0300 	mov.w	r3, #0
 800657e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006582:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006586:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800658a:	ebb2 0408 	subs.w	r4, r2, r8
 800658e:	eb63 0509 	sbc.w	r5, r3, r9
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	00eb      	lsls	r3, r5, #3
 800659c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065a0:	00e2      	lsls	r2, r4, #3
 80065a2:	4614      	mov	r4, r2
 80065a4:	461d      	mov	r5, r3
 80065a6:	eb14 030a 	adds.w	r3, r4, sl
 80065aa:	603b      	str	r3, [r7, #0]
 80065ac:	eb45 030b 	adc.w	r3, r5, fp
 80065b0:	607b      	str	r3, [r7, #4]
 80065b2:	f04f 0200 	mov.w	r2, #0
 80065b6:	f04f 0300 	mov.w	r3, #0
 80065ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80065be:	4629      	mov	r1, r5
 80065c0:	028b      	lsls	r3, r1, #10
 80065c2:	4621      	mov	r1, r4
 80065c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065c8:	4621      	mov	r1, r4
 80065ca:	028a      	lsls	r2, r1, #10
 80065cc:	4610      	mov	r0, r2
 80065ce:	4619      	mov	r1, r3
 80065d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d2:	2200      	movs	r2, #0
 80065d4:	60bb      	str	r3, [r7, #8]
 80065d6:	60fa      	str	r2, [r7, #12]
 80065d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80065dc:	f7fa fb34 	bl	8000c48 <__aeabi_uldivmod>
 80065e0:	4602      	mov	r2, r0
 80065e2:	460b      	mov	r3, r1
 80065e4:	4613      	mov	r3, r2
 80065e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065e8:	4b0b      	ldr	r3, [pc, #44]	; (8006618 <HAL_RCC_GetSysClockFreq+0x180>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	0c1b      	lsrs	r3, r3, #16
 80065ee:	f003 0303 	and.w	r3, r3, #3
 80065f2:	3301      	adds	r3, #1
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80065f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006600:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006602:	e002      	b.n	800660a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006604:	4b05      	ldr	r3, [pc, #20]	; (800661c <HAL_RCC_GetSysClockFreq+0x184>)
 8006606:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006608:	bf00      	nop
    }
  }
  return sysclockfreq;
 800660a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800660c:	4618      	mov	r0, r3
 800660e:	3740      	adds	r7, #64	; 0x40
 8006610:	46bd      	mov	sp, r7
 8006612:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006616:	bf00      	nop
 8006618:	40023800 	.word	0x40023800
 800661c:	00f42400 	.word	0x00f42400
 8006620:	017d7840 	.word	0x017d7840

08006624 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006624:	b480      	push	{r7}
 8006626:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006628:	4b03      	ldr	r3, [pc, #12]	; (8006638 <HAL_RCC_GetHCLKFreq+0x14>)
 800662a:	681b      	ldr	r3, [r3, #0]
}
 800662c:	4618      	mov	r0, r3
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	20000008 	.word	0x20000008

0800663c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006640:	f7ff fff0 	bl	8006624 <HAL_RCC_GetHCLKFreq>
 8006644:	4602      	mov	r2, r0
 8006646:	4b05      	ldr	r3, [pc, #20]	; (800665c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	0a9b      	lsrs	r3, r3, #10
 800664c:	f003 0307 	and.w	r3, r3, #7
 8006650:	4903      	ldr	r1, [pc, #12]	; (8006660 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006652:	5ccb      	ldrb	r3, [r1, r3]
 8006654:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006658:	4618      	mov	r0, r3
 800665a:	bd80      	pop	{r7, pc}
 800665c:	40023800 	.word	0x40023800
 8006660:	08010a1c 	.word	0x08010a1c

08006664 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006668:	f7ff ffdc 	bl	8006624 <HAL_RCC_GetHCLKFreq>
 800666c:	4602      	mov	r2, r0
 800666e:	4b05      	ldr	r3, [pc, #20]	; (8006684 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	0b5b      	lsrs	r3, r3, #13
 8006674:	f003 0307 	and.w	r3, r3, #7
 8006678:	4903      	ldr	r1, [pc, #12]	; (8006688 <HAL_RCC_GetPCLK2Freq+0x24>)
 800667a:	5ccb      	ldrb	r3, [r1, r3]
 800667c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006680:	4618      	mov	r0, r3
 8006682:	bd80      	pop	{r7, pc}
 8006684:	40023800 	.word	0x40023800
 8006688:	08010a1c 	.word	0x08010a1c

0800668c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b082      	sub	sp, #8
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d101      	bne.n	800669e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e041      	b.n	8006722 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d106      	bne.n	80066b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f7fd fcc6 	bl	8004044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2202      	movs	r2, #2
 80066bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3304      	adds	r3, #4
 80066c8:	4619      	mov	r1, r3
 80066ca:	4610      	mov	r0, r2
 80066cc:	f001 f828 	bl	8007720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2201      	movs	r2, #1
 8006704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2201      	movs	r2, #1
 800670c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3708      	adds	r7, #8
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
	...

0800672c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800673a:	b2db      	uxtb	r3, r3
 800673c:	2b01      	cmp	r3, #1
 800673e:	d001      	beq.n	8006744 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e046      	b.n	80067d2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2202      	movs	r2, #2
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a23      	ldr	r2, [pc, #140]	; (80067e0 <HAL_TIM_Base_Start+0xb4>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d022      	beq.n	800679c <HAL_TIM_Base_Start+0x70>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800675e:	d01d      	beq.n	800679c <HAL_TIM_Base_Start+0x70>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a1f      	ldr	r2, [pc, #124]	; (80067e4 <HAL_TIM_Base_Start+0xb8>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d018      	beq.n	800679c <HAL_TIM_Base_Start+0x70>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a1e      	ldr	r2, [pc, #120]	; (80067e8 <HAL_TIM_Base_Start+0xbc>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d013      	beq.n	800679c <HAL_TIM_Base_Start+0x70>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a1c      	ldr	r2, [pc, #112]	; (80067ec <HAL_TIM_Base_Start+0xc0>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d00e      	beq.n	800679c <HAL_TIM_Base_Start+0x70>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1b      	ldr	r2, [pc, #108]	; (80067f0 <HAL_TIM_Base_Start+0xc4>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d009      	beq.n	800679c <HAL_TIM_Base_Start+0x70>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a19      	ldr	r2, [pc, #100]	; (80067f4 <HAL_TIM_Base_Start+0xc8>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d004      	beq.n	800679c <HAL_TIM_Base_Start+0x70>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a18      	ldr	r2, [pc, #96]	; (80067f8 <HAL_TIM_Base_Start+0xcc>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d111      	bne.n	80067c0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 0307 	and.w	r3, r3, #7
 80067a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2b06      	cmp	r3, #6
 80067ac:	d010      	beq.n	80067d0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f042 0201 	orr.w	r2, r2, #1
 80067bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067be:	e007      	b.n	80067d0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f042 0201 	orr.w	r2, r2, #1
 80067ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3714      	adds	r7, #20
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	40010000 	.word	0x40010000
 80067e4:	40000400 	.word	0x40000400
 80067e8:	40000800 	.word	0x40000800
 80067ec:	40000c00 	.word	0x40000c00
 80067f0:	40010400 	.word	0x40010400
 80067f4:	40014000 	.word	0x40014000
 80067f8:	40001800 	.word	0x40001800

080067fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e041      	b.n	8006892 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b00      	cmp	r3, #0
 8006818:	d106      	bne.n	8006828 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2200      	movs	r2, #0
 800681e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f839 	bl	800689a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	3304      	adds	r3, #4
 8006838:	4619      	mov	r1, r3
 800683a:	4610      	mov	r0, r2
 800683c:	f000 ff70 	bl	8007720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800689a:	b480      	push	{r7}
 800689c:	b083      	sub	sp, #12
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80068a2:	bf00      	nop
 80068a4:	370c      	adds	r7, #12
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr
	...

080068b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d109      	bne.n	80068d4 <HAL_TIM_PWM_Start+0x24>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	bf14      	ite	ne
 80068cc:	2301      	movne	r3, #1
 80068ce:	2300      	moveq	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	e022      	b.n	800691a <HAL_TIM_PWM_Start+0x6a>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	d109      	bne.n	80068ee <HAL_TIM_PWM_Start+0x3e>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	bf14      	ite	ne
 80068e6:	2301      	movne	r3, #1
 80068e8:	2300      	moveq	r3, #0
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	e015      	b.n	800691a <HAL_TIM_PWM_Start+0x6a>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2b08      	cmp	r3, #8
 80068f2:	d109      	bne.n	8006908 <HAL_TIM_PWM_Start+0x58>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	bf14      	ite	ne
 8006900:	2301      	movne	r3, #1
 8006902:	2300      	moveq	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	e008      	b.n	800691a <HAL_TIM_PWM_Start+0x6a>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b01      	cmp	r3, #1
 8006912:	bf14      	ite	ne
 8006914:	2301      	movne	r3, #1
 8006916:	2300      	moveq	r3, #0
 8006918:	b2db      	uxtb	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d001      	beq.n	8006922 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e07c      	b.n	8006a1c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d104      	bne.n	8006932 <HAL_TIM_PWM_Start+0x82>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2202      	movs	r2, #2
 800692c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006930:	e013      	b.n	800695a <HAL_TIM_PWM_Start+0xaa>
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	2b04      	cmp	r3, #4
 8006936:	d104      	bne.n	8006942 <HAL_TIM_PWM_Start+0x92>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2202      	movs	r2, #2
 800693c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006940:	e00b      	b.n	800695a <HAL_TIM_PWM_Start+0xaa>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b08      	cmp	r3, #8
 8006946:	d104      	bne.n	8006952 <HAL_TIM_PWM_Start+0xa2>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006950:	e003      	b.n	800695a <HAL_TIM_PWM_Start+0xaa>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2202      	movs	r2, #2
 8006956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	2201      	movs	r2, #1
 8006960:	6839      	ldr	r1, [r7, #0]
 8006962:	4618      	mov	r0, r3
 8006964:	f001 faf0 	bl	8007f48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a2d      	ldr	r2, [pc, #180]	; (8006a24 <HAL_TIM_PWM_Start+0x174>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d004      	beq.n	800697c <HAL_TIM_PWM_Start+0xcc>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a2c      	ldr	r2, [pc, #176]	; (8006a28 <HAL_TIM_PWM_Start+0x178>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d101      	bne.n	8006980 <HAL_TIM_PWM_Start+0xd0>
 800697c:	2301      	movs	r3, #1
 800697e:	e000      	b.n	8006982 <HAL_TIM_PWM_Start+0xd2>
 8006980:	2300      	movs	r3, #0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d007      	beq.n	8006996 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006994:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a22      	ldr	r2, [pc, #136]	; (8006a24 <HAL_TIM_PWM_Start+0x174>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d022      	beq.n	80069e6 <HAL_TIM_PWM_Start+0x136>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069a8:	d01d      	beq.n	80069e6 <HAL_TIM_PWM_Start+0x136>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a1f      	ldr	r2, [pc, #124]	; (8006a2c <HAL_TIM_PWM_Start+0x17c>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d018      	beq.n	80069e6 <HAL_TIM_PWM_Start+0x136>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a1d      	ldr	r2, [pc, #116]	; (8006a30 <HAL_TIM_PWM_Start+0x180>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d013      	beq.n	80069e6 <HAL_TIM_PWM_Start+0x136>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a1c      	ldr	r2, [pc, #112]	; (8006a34 <HAL_TIM_PWM_Start+0x184>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d00e      	beq.n	80069e6 <HAL_TIM_PWM_Start+0x136>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a16      	ldr	r2, [pc, #88]	; (8006a28 <HAL_TIM_PWM_Start+0x178>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d009      	beq.n	80069e6 <HAL_TIM_PWM_Start+0x136>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a18      	ldr	r2, [pc, #96]	; (8006a38 <HAL_TIM_PWM_Start+0x188>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d004      	beq.n	80069e6 <HAL_TIM_PWM_Start+0x136>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a16      	ldr	r2, [pc, #88]	; (8006a3c <HAL_TIM_PWM_Start+0x18c>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d111      	bne.n	8006a0a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f003 0307 	and.w	r3, r3, #7
 80069f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2b06      	cmp	r3, #6
 80069f6:	d010      	beq.n	8006a1a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f042 0201 	orr.w	r2, r2, #1
 8006a06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a08:	e007      	b.n	8006a1a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681a      	ldr	r2, [r3, #0]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f042 0201 	orr.w	r2, r2, #1
 8006a18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3710      	adds	r7, #16
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	40010000 	.word	0x40010000
 8006a28:	40010400 	.word	0x40010400
 8006a2c:	40000400 	.word	0x40000400
 8006a30:	40000800 	.word	0x40000800
 8006a34:	40000c00 	.word	0x40000c00
 8006a38:	40014000 	.word	0x40014000
 8006a3c:	40001800 	.word	0x40001800

08006a40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e041      	b.n	8006ad6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d106      	bne.n	8006a6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 f839 	bl	8006ade <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2202      	movs	r2, #2
 8006a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	f000 fe4e 	bl	8007720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b083      	sub	sp, #12
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006ae6:	bf00      	nop
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr
	...

08006af4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006afe:	2300      	movs	r3, #0
 8006b00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d104      	bne.n	8006b12 <HAL_TIM_IC_Start_IT+0x1e>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	e013      	b.n	8006b3a <HAL_TIM_IC_Start_IT+0x46>
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	2b04      	cmp	r3, #4
 8006b16:	d104      	bne.n	8006b22 <HAL_TIM_IC_Start_IT+0x2e>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	e00b      	b.n	8006b3a <HAL_TIM_IC_Start_IT+0x46>
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	2b08      	cmp	r3, #8
 8006b26:	d104      	bne.n	8006b32 <HAL_TIM_IC_Start_IT+0x3e>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	e003      	b.n	8006b3a <HAL_TIM_IC_Start_IT+0x46>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d104      	bne.n	8006b4c <HAL_TIM_IC_Start_IT+0x58>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	e013      	b.n	8006b74 <HAL_TIM_IC_Start_IT+0x80>
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	2b04      	cmp	r3, #4
 8006b50:	d104      	bne.n	8006b5c <HAL_TIM_IC_Start_IT+0x68>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	e00b      	b.n	8006b74 <HAL_TIM_IC_Start_IT+0x80>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b08      	cmp	r3, #8
 8006b60:	d104      	bne.n	8006b6c <HAL_TIM_IC_Start_IT+0x78>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	e003      	b.n	8006b74 <HAL_TIM_IC_Start_IT+0x80>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b76:	7bbb      	ldrb	r3, [r7, #14]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d102      	bne.n	8006b82 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b7c:	7b7b      	ldrb	r3, [r7, #13]
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d001      	beq.n	8006b86 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e0cc      	b.n	8006d20 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d104      	bne.n	8006b96 <HAL_TIM_IC_Start_IT+0xa2>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2202      	movs	r2, #2
 8006b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b94:	e013      	b.n	8006bbe <HAL_TIM_IC_Start_IT+0xca>
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	2b04      	cmp	r3, #4
 8006b9a:	d104      	bne.n	8006ba6 <HAL_TIM_IC_Start_IT+0xb2>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2202      	movs	r2, #2
 8006ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ba4:	e00b      	b.n	8006bbe <HAL_TIM_IC_Start_IT+0xca>
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	2b08      	cmp	r3, #8
 8006baa:	d104      	bne.n	8006bb6 <HAL_TIM_IC_Start_IT+0xc2>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2202      	movs	r2, #2
 8006bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bb4:	e003      	b.n	8006bbe <HAL_TIM_IC_Start_IT+0xca>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2202      	movs	r2, #2
 8006bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d104      	bne.n	8006bce <HAL_TIM_IC_Start_IT+0xda>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2202      	movs	r2, #2
 8006bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006bcc:	e013      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x102>
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b04      	cmp	r3, #4
 8006bd2:	d104      	bne.n	8006bde <HAL_TIM_IC_Start_IT+0xea>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2202      	movs	r2, #2
 8006bd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bdc:	e00b      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x102>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	2b08      	cmp	r3, #8
 8006be2:	d104      	bne.n	8006bee <HAL_TIM_IC_Start_IT+0xfa>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2202      	movs	r2, #2
 8006be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bec:	e003      	b.n	8006bf6 <HAL_TIM_IC_Start_IT+0x102>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2202      	movs	r2, #2
 8006bf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	2b0c      	cmp	r3, #12
 8006bfa:	d841      	bhi.n	8006c80 <HAL_TIM_IC_Start_IT+0x18c>
 8006bfc:	a201      	add	r2, pc, #4	; (adr r2, 8006c04 <HAL_TIM_IC_Start_IT+0x110>)
 8006bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c02:	bf00      	nop
 8006c04:	08006c39 	.word	0x08006c39
 8006c08:	08006c81 	.word	0x08006c81
 8006c0c:	08006c81 	.word	0x08006c81
 8006c10:	08006c81 	.word	0x08006c81
 8006c14:	08006c4b 	.word	0x08006c4b
 8006c18:	08006c81 	.word	0x08006c81
 8006c1c:	08006c81 	.word	0x08006c81
 8006c20:	08006c81 	.word	0x08006c81
 8006c24:	08006c5d 	.word	0x08006c5d
 8006c28:	08006c81 	.word	0x08006c81
 8006c2c:	08006c81 	.word	0x08006c81
 8006c30:	08006c81 	.word	0x08006c81
 8006c34:	08006c6f 	.word	0x08006c6f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68da      	ldr	r2, [r3, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f042 0202 	orr.w	r2, r2, #2
 8006c46:	60da      	str	r2, [r3, #12]
      break;
 8006c48:	e01d      	b.n	8006c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68da      	ldr	r2, [r3, #12]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f042 0204 	orr.w	r2, r2, #4
 8006c58:	60da      	str	r2, [r3, #12]
      break;
 8006c5a:	e014      	b.n	8006c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f042 0208 	orr.w	r2, r2, #8
 8006c6a:	60da      	str	r2, [r3, #12]
      break;
 8006c6c:	e00b      	b.n	8006c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f042 0210 	orr.w	r2, r2, #16
 8006c7c:	60da      	str	r2, [r3, #12]
      break;
 8006c7e:	e002      	b.n	8006c86 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	73fb      	strb	r3, [r7, #15]
      break;
 8006c84:	bf00      	nop
  }

  if (status == HAL_OK)
 8006c86:	7bfb      	ldrb	r3, [r7, #15]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d148      	bne.n	8006d1e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2201      	movs	r2, #1
 8006c92:	6839      	ldr	r1, [r7, #0]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f001 f957 	bl	8007f48 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a22      	ldr	r2, [pc, #136]	; (8006d28 <HAL_TIM_IC_Start_IT+0x234>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d022      	beq.n	8006cea <HAL_TIM_IC_Start_IT+0x1f6>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cac:	d01d      	beq.n	8006cea <HAL_TIM_IC_Start_IT+0x1f6>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a1e      	ldr	r2, [pc, #120]	; (8006d2c <HAL_TIM_IC_Start_IT+0x238>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d018      	beq.n	8006cea <HAL_TIM_IC_Start_IT+0x1f6>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a1c      	ldr	r2, [pc, #112]	; (8006d30 <HAL_TIM_IC_Start_IT+0x23c>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d013      	beq.n	8006cea <HAL_TIM_IC_Start_IT+0x1f6>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a1b      	ldr	r2, [pc, #108]	; (8006d34 <HAL_TIM_IC_Start_IT+0x240>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d00e      	beq.n	8006cea <HAL_TIM_IC_Start_IT+0x1f6>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a19      	ldr	r2, [pc, #100]	; (8006d38 <HAL_TIM_IC_Start_IT+0x244>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d009      	beq.n	8006cea <HAL_TIM_IC_Start_IT+0x1f6>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a18      	ldr	r2, [pc, #96]	; (8006d3c <HAL_TIM_IC_Start_IT+0x248>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d004      	beq.n	8006cea <HAL_TIM_IC_Start_IT+0x1f6>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a16      	ldr	r2, [pc, #88]	; (8006d40 <HAL_TIM_IC_Start_IT+0x24c>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d111      	bne.n	8006d0e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	f003 0307 	and.w	r3, r3, #7
 8006cf4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b06      	cmp	r3, #6
 8006cfa:	d010      	beq.n	8006d1e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0201 	orr.w	r2, r2, #1
 8006d0a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d0c:	e007      	b.n	8006d1e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681a      	ldr	r2, [r3, #0]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f042 0201 	orr.w	r2, r2, #1
 8006d1c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3710      	adds	r7, #16
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	40010000 	.word	0x40010000
 8006d2c:	40000400 	.word	0x40000400
 8006d30:	40000800 	.word	0x40000800
 8006d34:	40000c00 	.word	0x40000c00
 8006d38:	40010400 	.word	0x40010400
 8006d3c:	40014000 	.word	0x40014000
 8006d40:	40001800 	.word	0x40001800

08006d44 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e097      	b.n	8006e88 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d106      	bne.n	8006d72 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f7fd fa05 	bl	800417c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2202      	movs	r2, #2
 8006d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6812      	ldr	r2, [r2, #0]
 8006d84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d88:	f023 0307 	bic.w	r3, r3, #7
 8006d8c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	3304      	adds	r3, #4
 8006d96:	4619      	mov	r1, r3
 8006d98:	4610      	mov	r0, r2
 8006d9a:	f000 fcc1 	bl	8007720 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	6a1b      	ldr	r3, [r3, #32]
 8006db4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dc6:	f023 0303 	bic.w	r3, r3, #3
 8006dca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	021b      	lsls	r3, r3, #8
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	693a      	ldr	r2, [r7, #16]
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006de4:	f023 030c 	bic.w	r3, r3, #12
 8006de8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006df0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006df4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	68da      	ldr	r2, [r3, #12]
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	69db      	ldr	r3, [r3, #28]
 8006dfe:	021b      	lsls	r3, r3, #8
 8006e00:	4313      	orrs	r3, r2
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	4313      	orrs	r3, r2
 8006e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	691b      	ldr	r3, [r3, #16]
 8006e0c:	011a      	lsls	r2, r3, #4
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	6a1b      	ldr	r3, [r3, #32]
 8006e12:	031b      	lsls	r3, r3, #12
 8006e14:	4313      	orrs	r3, r2
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006e22:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006e2a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	695b      	ldr	r3, [r3, #20]
 8006e34:	011b      	lsls	r3, r3, #4
 8006e36:	4313      	orrs	r3, r2
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2201      	movs	r2, #1
 8006e72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2201      	movs	r2, #1
 8006e82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3718      	adds	r7, #24
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ea0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ea8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006eb0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006eb8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d110      	bne.n	8006ee2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ec0:	7bfb      	ldrb	r3, [r7, #15]
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d102      	bne.n	8006ecc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ec6:	7b7b      	ldrb	r3, [r7, #13]
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d001      	beq.n	8006ed0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e089      	b.n	8006fe4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ee0:	e031      	b.n	8006f46 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	d110      	bne.n	8006f0a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ee8:	7bbb      	ldrb	r3, [r7, #14]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d102      	bne.n	8006ef4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006eee:	7b3b      	ldrb	r3, [r7, #12]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d001      	beq.n	8006ef8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e075      	b.n	8006fe4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2202      	movs	r2, #2
 8006efc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2202      	movs	r2, #2
 8006f04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f08:	e01d      	b.n	8006f46 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f0a:	7bfb      	ldrb	r3, [r7, #15]
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d108      	bne.n	8006f22 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f10:	7bbb      	ldrb	r3, [r7, #14]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d105      	bne.n	8006f22 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f16:	7b7b      	ldrb	r3, [r7, #13]
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d102      	bne.n	8006f22 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f1c:	7b3b      	ldrb	r3, [r7, #12]
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d001      	beq.n	8006f26 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e05e      	b.n	8006fe4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2202      	movs	r2, #2
 8006f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2202      	movs	r2, #2
 8006f32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2202      	movs	r2, #2
 8006f3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2202      	movs	r2, #2
 8006f42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d003      	beq.n	8006f54 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	2b04      	cmp	r3, #4
 8006f50:	d010      	beq.n	8006f74 <HAL_TIM_Encoder_Start_IT+0xe4>
 8006f52:	e01f      	b.n	8006f94 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	2100      	movs	r1, #0
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f000 fff3 	bl	8007f48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68da      	ldr	r2, [r3, #12]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f042 0202 	orr.w	r2, r2, #2
 8006f70:	60da      	str	r2, [r3, #12]
      break;
 8006f72:	e02e      	b.n	8006fd2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	2104      	movs	r1, #4
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f000 ffe3 	bl	8007f48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	68da      	ldr	r2, [r3, #12]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f042 0204 	orr.w	r2, r2, #4
 8006f90:	60da      	str	r2, [r3, #12]
      break;
 8006f92:	e01e      	b.n	8006fd2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	2100      	movs	r1, #0
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 ffd3 	bl	8007f48 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	2104      	movs	r1, #4
 8006faa:	4618      	mov	r0, r3
 8006fac:	f000 ffcc 	bl	8007f48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	68da      	ldr	r2, [r3, #12]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f042 0202 	orr.w	r2, r2, #2
 8006fbe:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68da      	ldr	r2, [r3, #12]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f042 0204 	orr.w	r2, r2, #4
 8006fce:	60da      	str	r2, [r3, #12]
      break;
 8006fd0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f042 0201 	orr.w	r2, r2, #1
 8006fe0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d122      	bne.n	8007048 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f003 0302 	and.w	r3, r3, #2
 800700c:	2b02      	cmp	r3, #2
 800700e:	d11b      	bne.n	8007048 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f06f 0202 	mvn.w	r2, #2
 8007018:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2201      	movs	r2, #1
 800701e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	f003 0303 	and.w	r3, r3, #3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d003      	beq.n	8007036 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f7fb f93a 	bl	80022a8 <HAL_TIM_IC_CaptureCallback>
 8007034:	e005      	b.n	8007042 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 fb54 	bl	80076e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fb5b 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	f003 0304 	and.w	r3, r3, #4
 8007052:	2b04      	cmp	r3, #4
 8007054:	d122      	bne.n	800709c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	f003 0304 	and.w	r3, r3, #4
 8007060:	2b04      	cmp	r3, #4
 8007062:	d11b      	bne.n	800709c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f06f 0204 	mvn.w	r2, #4
 800706c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2202      	movs	r2, #2
 8007072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	699b      	ldr	r3, [r3, #24]
 800707a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800707e:	2b00      	cmp	r3, #0
 8007080:	d003      	beq.n	800708a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f7fb f910 	bl	80022a8 <HAL_TIM_IC_CaptureCallback>
 8007088:	e005      	b.n	8007096 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 fb2a 	bl	80076e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 fb31 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	f003 0308 	and.w	r3, r3, #8
 80070a6:	2b08      	cmp	r3, #8
 80070a8:	d122      	bne.n	80070f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f003 0308 	and.w	r3, r3, #8
 80070b4:	2b08      	cmp	r3, #8
 80070b6:	d11b      	bne.n	80070f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f06f 0208 	mvn.w	r2, #8
 80070c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2204      	movs	r2, #4
 80070c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	69db      	ldr	r3, [r3, #28]
 80070ce:	f003 0303 	and.w	r3, r3, #3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d003      	beq.n	80070de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7fb f8e6 	bl	80022a8 <HAL_TIM_IC_CaptureCallback>
 80070dc:	e005      	b.n	80070ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 fb00 	bl	80076e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fb07 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	f003 0310 	and.w	r3, r3, #16
 80070fa:	2b10      	cmp	r3, #16
 80070fc:	d122      	bne.n	8007144 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	68db      	ldr	r3, [r3, #12]
 8007104:	f003 0310 	and.w	r3, r3, #16
 8007108:	2b10      	cmp	r3, #16
 800710a:	d11b      	bne.n	8007144 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f06f 0210 	mvn.w	r2, #16
 8007114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2208      	movs	r2, #8
 800711a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	69db      	ldr	r3, [r3, #28]
 8007122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007126:	2b00      	cmp	r3, #0
 8007128:	d003      	beq.n	8007132 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f7fb f8bc 	bl	80022a8 <HAL_TIM_IC_CaptureCallback>
 8007130:	e005      	b.n	800713e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 fad6 	bl	80076e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 fadd 	bl	80076f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	691b      	ldr	r3, [r3, #16]
 800714a:	f003 0301 	and.w	r3, r3, #1
 800714e:	2b01      	cmp	r3, #1
 8007150:	d10e      	bne.n	8007170 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	68db      	ldr	r3, [r3, #12]
 8007158:	f003 0301 	and.w	r3, r3, #1
 800715c:	2b01      	cmp	r3, #1
 800715e:	d107      	bne.n	8007170 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f06f 0201 	mvn.w	r2, #1
 8007168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 fab0 	bl	80076d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800717a:	2b80      	cmp	r3, #128	; 0x80
 800717c:	d10e      	bne.n	800719c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007188:	2b80      	cmp	r3, #128	; 0x80
 800718a:	d107      	bne.n	800719c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 ffd4 	bl	8008144 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a6:	2b40      	cmp	r3, #64	; 0x40
 80071a8:	d10e      	bne.n	80071c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071b4:	2b40      	cmp	r3, #64	; 0x40
 80071b6:	d107      	bne.n	80071c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80071c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 faa2 	bl	800770c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	f003 0320 	and.w	r3, r3, #32
 80071d2:	2b20      	cmp	r3, #32
 80071d4:	d10e      	bne.n	80071f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	f003 0320 	and.w	r3, r3, #32
 80071e0:	2b20      	cmp	r3, #32
 80071e2:	d107      	bne.n	80071f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f06f 0220 	mvn.w	r2, #32
 80071ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 ff9e 	bl	8008130 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071f4:	bf00      	nop
 80071f6:	3708      	adds	r7, #8
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b086      	sub	sp, #24
 8007200:	af00      	add	r7, sp, #0
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	60b9      	str	r1, [r7, #8]
 8007206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007208:	2300      	movs	r3, #0
 800720a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007212:	2b01      	cmp	r3, #1
 8007214:	d101      	bne.n	800721a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007216:	2302      	movs	r3, #2
 8007218:	e088      	b.n	800732c <HAL_TIM_IC_ConfigChannel+0x130>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d11b      	bne.n	8007260 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6818      	ldr	r0, [r3, #0]
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	6819      	ldr	r1, [r3, #0]
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	685a      	ldr	r2, [r3, #4]
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f000 fcc2 	bl	8007bc0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	699a      	ldr	r2, [r3, #24]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 020c 	bic.w	r2, r2, #12
 800724a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	6999      	ldr	r1, [r3, #24]
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	689a      	ldr	r2, [r3, #8]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	430a      	orrs	r2, r1
 800725c:	619a      	str	r2, [r3, #24]
 800725e:	e060      	b.n	8007322 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2b04      	cmp	r3, #4
 8007264:	d11c      	bne.n	80072a0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6818      	ldr	r0, [r3, #0]
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	6819      	ldr	r1, [r3, #0]
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	f000 fd46 	bl	8007d06 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	699a      	ldr	r2, [r3, #24]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007288:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	6999      	ldr	r1, [r3, #24]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	021a      	lsls	r2, r3, #8
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	430a      	orrs	r2, r1
 800729c:	619a      	str	r2, [r3, #24]
 800729e:	e040      	b.n	8007322 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2b08      	cmp	r3, #8
 80072a4:	d11b      	bne.n	80072de <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6818      	ldr	r0, [r3, #0]
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	6819      	ldr	r1, [r3, #0]
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	f000 fd93 	bl	8007de0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	69da      	ldr	r2, [r3, #28]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f022 020c 	bic.w	r2, r2, #12
 80072c8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	69d9      	ldr	r1, [r3, #28]
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	689a      	ldr	r2, [r3, #8]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	430a      	orrs	r2, r1
 80072da:	61da      	str	r2, [r3, #28]
 80072dc:	e021      	b.n	8007322 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2b0c      	cmp	r3, #12
 80072e2:	d11c      	bne.n	800731e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6818      	ldr	r0, [r3, #0]
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	6819      	ldr	r1, [r3, #0]
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	685a      	ldr	r2, [r3, #4]
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	f000 fdb0 	bl	8007e58 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	69da      	ldr	r2, [r3, #28]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007306:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	69d9      	ldr	r1, [r3, #28]
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	021a      	lsls	r2, r3, #8
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	430a      	orrs	r2, r1
 800731a:	61da      	str	r2, [r3, #28]
 800731c:	e001      	b.n	8007322 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800732a:	7dfb      	ldrb	r3, [r7, #23]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007340:	2300      	movs	r3, #0
 8007342:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800734a:	2b01      	cmp	r3, #1
 800734c:	d101      	bne.n	8007352 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800734e:	2302      	movs	r3, #2
 8007350:	e0ae      	b.n	80074b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b0c      	cmp	r3, #12
 800735e:	f200 809f 	bhi.w	80074a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007362:	a201      	add	r2, pc, #4	; (adr r2, 8007368 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007368:	0800739d 	.word	0x0800739d
 800736c:	080074a1 	.word	0x080074a1
 8007370:	080074a1 	.word	0x080074a1
 8007374:	080074a1 	.word	0x080074a1
 8007378:	080073dd 	.word	0x080073dd
 800737c:	080074a1 	.word	0x080074a1
 8007380:	080074a1 	.word	0x080074a1
 8007384:	080074a1 	.word	0x080074a1
 8007388:	0800741f 	.word	0x0800741f
 800738c:	080074a1 	.word	0x080074a1
 8007390:	080074a1 	.word	0x080074a1
 8007394:	080074a1 	.word	0x080074a1
 8007398:	0800745f 	.word	0x0800745f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68b9      	ldr	r1, [r7, #8]
 80073a2:	4618      	mov	r0, r3
 80073a4:	f000 fa5c 	bl	8007860 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699a      	ldr	r2, [r3, #24]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f042 0208 	orr.w	r2, r2, #8
 80073b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0204 	bic.w	r2, r2, #4
 80073c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6999      	ldr	r1, [r3, #24]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	691a      	ldr	r2, [r3, #16]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	619a      	str	r2, [r3, #24]
      break;
 80073da:	e064      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68b9      	ldr	r1, [r7, #8]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 faac 	bl	8007940 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	699a      	ldr	r2, [r3, #24]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6999      	ldr	r1, [r3, #24]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	021a      	lsls	r2, r3, #8
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	619a      	str	r2, [r3, #24]
      break;
 800741c:	e043      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68b9      	ldr	r1, [r7, #8]
 8007424:	4618      	mov	r0, r3
 8007426:	f000 fb01 	bl	8007a2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69da      	ldr	r2, [r3, #28]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f042 0208 	orr.w	r2, r2, #8
 8007438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69da      	ldr	r2, [r3, #28]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f022 0204 	bic.w	r2, r2, #4
 8007448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	69d9      	ldr	r1, [r3, #28]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	691a      	ldr	r2, [r3, #16]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	430a      	orrs	r2, r1
 800745a:	61da      	str	r2, [r3, #28]
      break;
 800745c:	e023      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68b9      	ldr	r1, [r7, #8]
 8007464:	4618      	mov	r0, r3
 8007466:	f000 fb55 	bl	8007b14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	69da      	ldr	r2, [r3, #28]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	69da      	ldr	r2, [r3, #28]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	69d9      	ldr	r1, [r3, #28]
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	021a      	lsls	r2, r3, #8
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	430a      	orrs	r2, r1
 800749c:	61da      	str	r2, [r3, #28]
      break;
 800749e:	e002      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	75fb      	strb	r3, [r7, #23]
      break;
 80074a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3718      	adds	r7, #24
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074c2:	2300      	movs	r3, #0
 80074c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d101      	bne.n	80074d4 <HAL_TIM_ConfigClockSource+0x1c>
 80074d0:	2302      	movs	r3, #2
 80074d2:	e0b4      	b.n	800763e <HAL_TIM_ConfigClockSource+0x186>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80074f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800750c:	d03e      	beq.n	800758c <HAL_TIM_ConfigClockSource+0xd4>
 800750e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007512:	f200 8087 	bhi.w	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800751a:	f000 8086 	beq.w	800762a <HAL_TIM_ConfigClockSource+0x172>
 800751e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007522:	d87f      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007524:	2b70      	cmp	r3, #112	; 0x70
 8007526:	d01a      	beq.n	800755e <HAL_TIM_ConfigClockSource+0xa6>
 8007528:	2b70      	cmp	r3, #112	; 0x70
 800752a:	d87b      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800752c:	2b60      	cmp	r3, #96	; 0x60
 800752e:	d050      	beq.n	80075d2 <HAL_TIM_ConfigClockSource+0x11a>
 8007530:	2b60      	cmp	r3, #96	; 0x60
 8007532:	d877      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007534:	2b50      	cmp	r3, #80	; 0x50
 8007536:	d03c      	beq.n	80075b2 <HAL_TIM_ConfigClockSource+0xfa>
 8007538:	2b50      	cmp	r3, #80	; 0x50
 800753a:	d873      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800753c:	2b40      	cmp	r3, #64	; 0x40
 800753e:	d058      	beq.n	80075f2 <HAL_TIM_ConfigClockSource+0x13a>
 8007540:	2b40      	cmp	r3, #64	; 0x40
 8007542:	d86f      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007544:	2b30      	cmp	r3, #48	; 0x30
 8007546:	d064      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007548:	2b30      	cmp	r3, #48	; 0x30
 800754a:	d86b      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800754c:	2b20      	cmp	r3, #32
 800754e:	d060      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007550:	2b20      	cmp	r3, #32
 8007552:	d867      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007554:	2b00      	cmp	r3, #0
 8007556:	d05c      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007558:	2b10      	cmp	r3, #16
 800755a:	d05a      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 800755c:	e062      	b.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6818      	ldr	r0, [r3, #0]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	6899      	ldr	r1, [r3, #8]
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	685a      	ldr	r2, [r3, #4]
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f000 fccb 	bl	8007f08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007580:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	609a      	str	r2, [r3, #8]
      break;
 800758a:	e04f      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6818      	ldr	r0, [r3, #0]
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	6899      	ldr	r1, [r3, #8]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	f000 fcb4 	bl	8007f08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689a      	ldr	r2, [r3, #8]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075ae:	609a      	str	r2, [r3, #8]
      break;
 80075b0:	e03c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6818      	ldr	r0, [r3, #0]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	6859      	ldr	r1, [r3, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	461a      	mov	r2, r3
 80075c0:	f000 fb72 	bl	8007ca8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2150      	movs	r1, #80	; 0x50
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 fc81 	bl	8007ed2 <TIM_ITRx_SetConfig>
      break;
 80075d0:	e02c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6818      	ldr	r0, [r3, #0]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	6859      	ldr	r1, [r3, #4]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	461a      	mov	r2, r3
 80075e0:	f000 fbce 	bl	8007d80 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2160      	movs	r1, #96	; 0x60
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 fc71 	bl	8007ed2 <TIM_ITRx_SetConfig>
      break;
 80075f0:	e01c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6818      	ldr	r0, [r3, #0]
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	6859      	ldr	r1, [r3, #4]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	461a      	mov	r2, r3
 8007600:	f000 fb52 	bl	8007ca8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2140      	movs	r1, #64	; 0x40
 800760a:	4618      	mov	r0, r3
 800760c:	f000 fc61 	bl	8007ed2 <TIM_ITRx_SetConfig>
      break;
 8007610:	e00c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4619      	mov	r1, r3
 800761c:	4610      	mov	r0, r2
 800761e:	f000 fc58 	bl	8007ed2 <TIM_ITRx_SetConfig>
      break;
 8007622:	e003      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	73fb      	strb	r3, [r7, #15]
      break;
 8007628:	e000      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800762a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800763c:	7bfb      	ldrb	r3, [r7, #15]
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
	...

08007648 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007648:	b480      	push	{r7}
 800764a:	b085      	sub	sp, #20
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007652:	2300      	movs	r3, #0
 8007654:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	2b0c      	cmp	r3, #12
 800765a:	d831      	bhi.n	80076c0 <HAL_TIM_ReadCapturedValue+0x78>
 800765c:	a201      	add	r2, pc, #4	; (adr r2, 8007664 <HAL_TIM_ReadCapturedValue+0x1c>)
 800765e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007662:	bf00      	nop
 8007664:	08007699 	.word	0x08007699
 8007668:	080076c1 	.word	0x080076c1
 800766c:	080076c1 	.word	0x080076c1
 8007670:	080076c1 	.word	0x080076c1
 8007674:	080076a3 	.word	0x080076a3
 8007678:	080076c1 	.word	0x080076c1
 800767c:	080076c1 	.word	0x080076c1
 8007680:	080076c1 	.word	0x080076c1
 8007684:	080076ad 	.word	0x080076ad
 8007688:	080076c1 	.word	0x080076c1
 800768c:	080076c1 	.word	0x080076c1
 8007690:	080076c1 	.word	0x080076c1
 8007694:	080076b7 	.word	0x080076b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800769e:	60fb      	str	r3, [r7, #12]

      break;
 80076a0:	e00f      	b.n	80076c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a8:	60fb      	str	r3, [r7, #12]

      break;
 80076aa:	e00a      	b.n	80076c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076b2:	60fb      	str	r3, [r7, #12]

      break;
 80076b4:	e005      	b.n	80076c2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076bc:	60fb      	str	r3, [r7, #12]

      break;
 80076be:	e000      	b.n	80076c2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80076c0:	bf00      	nop
  }

  return tmpreg;
 80076c2:	68fb      	ldr	r3, [r7, #12]
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3714      	adds	r7, #20
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr

080076d0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076ec:	bf00      	nop
 80076ee:	370c      	adds	r7, #12
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007700:	bf00      	nop
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007714:	bf00      	nop
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771e:	4770      	bx	lr

08007720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a40      	ldr	r2, [pc, #256]	; (8007834 <TIM_Base_SetConfig+0x114>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d013      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800773e:	d00f      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a3d      	ldr	r2, [pc, #244]	; (8007838 <TIM_Base_SetConfig+0x118>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d00b      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a3c      	ldr	r2, [pc, #240]	; (800783c <TIM_Base_SetConfig+0x11c>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d007      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a3b      	ldr	r2, [pc, #236]	; (8007840 <TIM_Base_SetConfig+0x120>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d003      	beq.n	8007760 <TIM_Base_SetConfig+0x40>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	4a3a      	ldr	r2, [pc, #232]	; (8007844 <TIM_Base_SetConfig+0x124>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d108      	bne.n	8007772 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007766:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	4313      	orrs	r3, r2
 8007770:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a2f      	ldr	r2, [pc, #188]	; (8007834 <TIM_Base_SetConfig+0x114>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d02b      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007780:	d027      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a2c      	ldr	r2, [pc, #176]	; (8007838 <TIM_Base_SetConfig+0x118>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d023      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a2b      	ldr	r2, [pc, #172]	; (800783c <TIM_Base_SetConfig+0x11c>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d01f      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a2a      	ldr	r2, [pc, #168]	; (8007840 <TIM_Base_SetConfig+0x120>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d01b      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a29      	ldr	r2, [pc, #164]	; (8007844 <TIM_Base_SetConfig+0x124>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d017      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a28      	ldr	r2, [pc, #160]	; (8007848 <TIM_Base_SetConfig+0x128>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d013      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a27      	ldr	r2, [pc, #156]	; (800784c <TIM_Base_SetConfig+0x12c>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d00f      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a26      	ldr	r2, [pc, #152]	; (8007850 <TIM_Base_SetConfig+0x130>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d00b      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	4a25      	ldr	r2, [pc, #148]	; (8007854 <TIM_Base_SetConfig+0x134>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d007      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	4a24      	ldr	r2, [pc, #144]	; (8007858 <TIM_Base_SetConfig+0x138>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d003      	beq.n	80077d2 <TIM_Base_SetConfig+0xb2>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a23      	ldr	r2, [pc, #140]	; (800785c <TIM_Base_SetConfig+0x13c>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d108      	bne.n	80077e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	695b      	ldr	r3, [r3, #20]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	689a      	ldr	r2, [r3, #8]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	681a      	ldr	r2, [r3, #0]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a0a      	ldr	r2, [pc, #40]	; (8007834 <TIM_Base_SetConfig+0x114>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d003      	beq.n	8007818 <TIM_Base_SetConfig+0xf8>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a0c      	ldr	r2, [pc, #48]	; (8007844 <TIM_Base_SetConfig+0x124>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d103      	bne.n	8007820 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	691a      	ldr	r2, [r3, #16]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2201      	movs	r2, #1
 8007824:	615a      	str	r2, [r3, #20]
}
 8007826:	bf00      	nop
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	40010000 	.word	0x40010000
 8007838:	40000400 	.word	0x40000400
 800783c:	40000800 	.word	0x40000800
 8007840:	40000c00 	.word	0x40000c00
 8007844:	40010400 	.word	0x40010400
 8007848:	40014000 	.word	0x40014000
 800784c:	40014400 	.word	0x40014400
 8007850:	40014800 	.word	0x40014800
 8007854:	40001800 	.word	0x40001800
 8007858:	40001c00 	.word	0x40001c00
 800785c:	40002000 	.word	0x40002000

08007860 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007860:	b480      	push	{r7}
 8007862:	b087      	sub	sp, #28
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6a1b      	ldr	r3, [r3, #32]
 800786e:	f023 0201 	bic.w	r2, r3, #1
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a1b      	ldr	r3, [r3, #32]
 800787a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800788e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0303 	bic.w	r3, r3, #3
 8007896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	f023 0302 	bic.w	r3, r3, #2
 80078a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a20      	ldr	r2, [pc, #128]	; (8007938 <TIM_OC1_SetConfig+0xd8>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d003      	beq.n	80078c4 <TIM_OC1_SetConfig+0x64>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a1f      	ldr	r2, [pc, #124]	; (800793c <TIM_OC1_SetConfig+0xdc>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d10c      	bne.n	80078de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	f023 0308 	bic.w	r3, r3, #8
 80078ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	697a      	ldr	r2, [r7, #20]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f023 0304 	bic.w	r3, r3, #4
 80078dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a15      	ldr	r2, [pc, #84]	; (8007938 <TIM_OC1_SetConfig+0xd8>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d003      	beq.n	80078ee <TIM_OC1_SetConfig+0x8e>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a14      	ldr	r2, [pc, #80]	; (800793c <TIM_OC1_SetConfig+0xdc>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d111      	bne.n	8007912 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	4313      	orrs	r3, r2
 8007906:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	699b      	ldr	r3, [r3, #24]
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	4313      	orrs	r3, r2
 8007910:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685a      	ldr	r2, [r3, #4]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	621a      	str	r2, [r3, #32]
}
 800792c:	bf00      	nop
 800792e:	371c      	adds	r7, #28
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	40010000 	.word	0x40010000
 800793c:	40010400 	.word	0x40010400

08007940 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	f023 0210 	bic.w	r2, r3, #16
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800796e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007976:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	021b      	lsls	r3, r3, #8
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	4313      	orrs	r3, r2
 8007982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	f023 0320 	bic.w	r3, r3, #32
 800798a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	011b      	lsls	r3, r3, #4
 8007992:	697a      	ldr	r2, [r7, #20]
 8007994:	4313      	orrs	r3, r2
 8007996:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	4a22      	ldr	r2, [pc, #136]	; (8007a24 <TIM_OC2_SetConfig+0xe4>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d003      	beq.n	80079a8 <TIM_OC2_SetConfig+0x68>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	4a21      	ldr	r2, [pc, #132]	; (8007a28 <TIM_OC2_SetConfig+0xe8>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d10d      	bne.n	80079c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	68db      	ldr	r3, [r3, #12]
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a17      	ldr	r2, [pc, #92]	; (8007a24 <TIM_OC2_SetConfig+0xe4>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d003      	beq.n	80079d4 <TIM_OC2_SetConfig+0x94>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a16      	ldr	r2, [pc, #88]	; (8007a28 <TIM_OC2_SetConfig+0xe8>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d113      	bne.n	80079fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80079e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	695b      	ldr	r3, [r3, #20]
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	693a      	ldr	r2, [r7, #16]
 80079ec:	4313      	orrs	r3, r2
 80079ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	699b      	ldr	r3, [r3, #24]
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	693a      	ldr	r2, [r7, #16]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	693a      	ldr	r2, [r7, #16]
 8007a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	697a      	ldr	r2, [r7, #20]
 8007a14:	621a      	str	r2, [r3, #32]
}
 8007a16:	bf00      	nop
 8007a18:	371c      	adds	r7, #28
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
 8007a22:	bf00      	nop
 8007a24:	40010000 	.word	0x40010000
 8007a28:	40010400 	.word	0x40010400

08007a2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f023 0303 	bic.w	r3, r3, #3
 8007a62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	021b      	lsls	r3, r3, #8
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a21      	ldr	r2, [pc, #132]	; (8007b0c <TIM_OC3_SetConfig+0xe0>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d003      	beq.n	8007a92 <TIM_OC3_SetConfig+0x66>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a20      	ldr	r2, [pc, #128]	; (8007b10 <TIM_OC3_SetConfig+0xe4>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d10d      	bne.n	8007aae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	021b      	lsls	r3, r3, #8
 8007aa0:	697a      	ldr	r2, [r7, #20]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007aac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a16      	ldr	r2, [pc, #88]	; (8007b0c <TIM_OC3_SetConfig+0xe0>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d003      	beq.n	8007abe <TIM_OC3_SetConfig+0x92>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a15      	ldr	r2, [pc, #84]	; (8007b10 <TIM_OC3_SetConfig+0xe4>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d113      	bne.n	8007ae6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	695b      	ldr	r3, [r3, #20]
 8007ad2:	011b      	lsls	r3, r3, #4
 8007ad4:	693a      	ldr	r2, [r7, #16]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	699b      	ldr	r3, [r3, #24]
 8007ade:	011b      	lsls	r3, r3, #4
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	685a      	ldr	r2, [r3, #4]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	621a      	str	r2, [r3, #32]
}
 8007b00:	bf00      	nop
 8007b02:	371c      	adds	r7, #28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0a:	4770      	bx	lr
 8007b0c:	40010000 	.word	0x40010000
 8007b10:	40010400 	.word	0x40010400

08007b14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b087      	sub	sp, #28
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a1b      	ldr	r3, [r3, #32]
 8007b22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	69db      	ldr	r3, [r3, #28]
 8007b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	021b      	lsls	r3, r3, #8
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	4313      	orrs	r3, r2
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	031b      	lsls	r3, r3, #12
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	4a12      	ldr	r2, [pc, #72]	; (8007bb8 <TIM_OC4_SetConfig+0xa4>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d003      	beq.n	8007b7c <TIM_OC4_SetConfig+0x68>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	4a11      	ldr	r2, [pc, #68]	; (8007bbc <TIM_OC4_SetConfig+0xa8>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d109      	bne.n	8007b90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	695b      	ldr	r3, [r3, #20]
 8007b88:	019b      	lsls	r3, r3, #6
 8007b8a:	697a      	ldr	r2, [r7, #20]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	697a      	ldr	r2, [r7, #20]
 8007b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	68fa      	ldr	r2, [r7, #12]
 8007b9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	693a      	ldr	r2, [r7, #16]
 8007ba8:	621a      	str	r2, [r3, #32]
}
 8007baa:	bf00      	nop
 8007bac:	371c      	adds	r7, #28
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb4:	4770      	bx	lr
 8007bb6:	bf00      	nop
 8007bb8:	40010000 	.word	0x40010000
 8007bbc:	40010400 	.word	0x40010400

08007bc0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
 8007bcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	f023 0201 	bic.w	r2, r3, #1
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6a1b      	ldr	r3, [r3, #32]
 8007be4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	4a28      	ldr	r2, [pc, #160]	; (8007c8c <TIM_TI1_SetConfig+0xcc>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d01b      	beq.n	8007c26 <TIM_TI1_SetConfig+0x66>
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf4:	d017      	beq.n	8007c26 <TIM_TI1_SetConfig+0x66>
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	4a25      	ldr	r2, [pc, #148]	; (8007c90 <TIM_TI1_SetConfig+0xd0>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d013      	beq.n	8007c26 <TIM_TI1_SetConfig+0x66>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	4a24      	ldr	r2, [pc, #144]	; (8007c94 <TIM_TI1_SetConfig+0xd4>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d00f      	beq.n	8007c26 <TIM_TI1_SetConfig+0x66>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	4a23      	ldr	r2, [pc, #140]	; (8007c98 <TIM_TI1_SetConfig+0xd8>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d00b      	beq.n	8007c26 <TIM_TI1_SetConfig+0x66>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	4a22      	ldr	r2, [pc, #136]	; (8007c9c <TIM_TI1_SetConfig+0xdc>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d007      	beq.n	8007c26 <TIM_TI1_SetConfig+0x66>
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	4a21      	ldr	r2, [pc, #132]	; (8007ca0 <TIM_TI1_SetConfig+0xe0>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d003      	beq.n	8007c26 <TIM_TI1_SetConfig+0x66>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	4a20      	ldr	r2, [pc, #128]	; (8007ca4 <TIM_TI1_SetConfig+0xe4>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d101      	bne.n	8007c2a <TIM_TI1_SetConfig+0x6a>
 8007c26:	2301      	movs	r3, #1
 8007c28:	e000      	b.n	8007c2c <TIM_TI1_SetConfig+0x6c>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d008      	beq.n	8007c42 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f023 0303 	bic.w	r3, r3, #3
 8007c36:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	617b      	str	r3, [r7, #20]
 8007c40:	e003      	b.n	8007c4a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f043 0301 	orr.w	r3, r3, #1
 8007c48:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c50:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	011b      	lsls	r3, r3, #4
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	697a      	ldr	r2, [r7, #20]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	f023 030a 	bic.w	r3, r3, #10
 8007c64:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f003 030a 	and.w	r3, r3, #10
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	621a      	str	r2, [r3, #32]
}
 8007c7e:	bf00      	nop
 8007c80:	371c      	adds	r7, #28
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr
 8007c8a:	bf00      	nop
 8007c8c:	40010000 	.word	0x40010000
 8007c90:	40000400 	.word	0x40000400
 8007c94:	40000800 	.word	0x40000800
 8007c98:	40000c00 	.word	0x40000c00
 8007c9c:	40010400 	.word	0x40010400
 8007ca0:	40014000 	.word	0x40014000
 8007ca4:	40001800 	.word	0x40001800

08007ca8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b087      	sub	sp, #28
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6a1b      	ldr	r3, [r3, #32]
 8007cb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	6a1b      	ldr	r3, [r3, #32]
 8007cbe:	f023 0201 	bic.w	r2, r3, #1
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	699b      	ldr	r3, [r3, #24]
 8007cca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	011b      	lsls	r3, r3, #4
 8007cd8:	693a      	ldr	r2, [r7, #16]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f023 030a 	bic.w	r3, r3, #10
 8007ce4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ce6:	697a      	ldr	r2, [r7, #20]
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	4313      	orrs	r3, r2
 8007cec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	697a      	ldr	r2, [r7, #20]
 8007cf8:	621a      	str	r2, [r3, #32]
}
 8007cfa:	bf00      	nop
 8007cfc:	371c      	adds	r7, #28
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr

08007d06 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d06:	b480      	push	{r7}
 8007d08:	b087      	sub	sp, #28
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	60f8      	str	r0, [r7, #12]
 8007d0e:	60b9      	str	r1, [r7, #8]
 8007d10:	607a      	str	r2, [r7, #4]
 8007d12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a1b      	ldr	r3, [r3, #32]
 8007d18:	f023 0210 	bic.w	r2, r3, #16
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	699b      	ldr	r3, [r3, #24]
 8007d24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	021b      	lsls	r3, r3, #8
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	031b      	lsls	r3, r3, #12
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	697a      	ldr	r2, [r7, #20]
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d58:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	011b      	lsls	r3, r3, #4
 8007d5e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	621a      	str	r2, [r3, #32]
}
 8007d74:	bf00      	nop
 8007d76:	371c      	adds	r7, #28
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b087      	sub	sp, #28
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	60f8      	str	r0, [r7, #12]
 8007d88:	60b9      	str	r1, [r7, #8]
 8007d8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a1b      	ldr	r3, [r3, #32]
 8007d90:	f023 0210 	bic.w	r2, r3, #16
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	699b      	ldr	r3, [r3, #24]
 8007d9c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
 8007da2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007daa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	031b      	lsls	r3, r3, #12
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007dbc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	011b      	lsls	r3, r3, #4
 8007dc2:	693a      	ldr	r2, [r7, #16]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	697a      	ldr	r2, [r7, #20]
 8007dcc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	693a      	ldr	r2, [r7, #16]
 8007dd2:	621a      	str	r2, [r3, #32]
}
 8007dd4:	bf00      	nop
 8007dd6:	371c      	adds	r7, #28
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b087      	sub	sp, #28
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
 8007dec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	6a1b      	ldr	r3, [r3, #32]
 8007df2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	69db      	ldr	r3, [r3, #28]
 8007dfe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6a1b      	ldr	r3, [r3, #32]
 8007e04:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	f023 0303 	bic.w	r3, r3, #3
 8007e0c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007e0e:	697a      	ldr	r2, [r7, #20]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e1c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	011b      	lsls	r3, r3, #4
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	697a      	ldr	r2, [r7, #20]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007e30:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	021b      	lsls	r3, r3, #8
 8007e36:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007e3a:	693a      	ldr	r2, [r7, #16]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	621a      	str	r2, [r3, #32]
}
 8007e4c:	bf00      	nop
 8007e4e:	371c      	adds	r7, #28
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b087      	sub	sp, #28
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
 8007e64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6a1b      	ldr	r3, [r3, #32]
 8007e6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6a1b      	ldr	r3, [r3, #32]
 8007e7c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e84:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e96:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	031b      	lsls	r3, r3, #12
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007eaa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	031b      	lsls	r3, r3, #12
 8007eb0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	697a      	ldr	r2, [r7, #20]
 8007ebe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	621a      	str	r2, [r3, #32]
}
 8007ec6:	bf00      	nop
 8007ec8:	371c      	adds	r7, #28
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b085      	sub	sp, #20
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
 8007eda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ee8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007eea:	683a      	ldr	r2, [r7, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	f043 0307 	orr.w	r3, r3, #7
 8007ef4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	609a      	str	r2, [r3, #8]
}
 8007efc:	bf00      	nop
 8007efe:	3714      	adds	r7, #20
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b087      	sub	sp, #28
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
 8007f14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	021a      	lsls	r2, r3, #8
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	431a      	orrs	r2, r3
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	697a      	ldr	r2, [r7, #20]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	609a      	str	r2, [r3, #8]
}
 8007f3c:	bf00      	nop
 8007f3e:	371c      	adds	r7, #28
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b087      	sub	sp, #28
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	f003 031f 	and.w	r3, r3, #31
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	6a1a      	ldr	r2, [r3, #32]
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	43db      	mvns	r3, r3
 8007f6a:	401a      	ands	r2, r3
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6a1a      	ldr	r2, [r3, #32]
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	f003 031f 	and.w	r3, r3, #31
 8007f7a:	6879      	ldr	r1, [r7, #4]
 8007f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8007f80:	431a      	orrs	r2, r3
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	621a      	str	r2, [r3, #32]
}
 8007f86:	bf00      	nop
 8007f88:	371c      	adds	r7, #28
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
	...

08007f94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b085      	sub	sp, #20
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d101      	bne.n	8007fac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fa8:	2302      	movs	r3, #2
 8007faa:	e05a      	b.n	8008062 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2202      	movs	r2, #2
 8007fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68fa      	ldr	r2, [r7, #12]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a21      	ldr	r2, [pc, #132]	; (8008070 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d022      	beq.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ff8:	d01d      	beq.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a1d      	ldr	r2, [pc, #116]	; (8008074 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d018      	beq.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a1b      	ldr	r2, [pc, #108]	; (8008078 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d013      	beq.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a1a      	ldr	r2, [pc, #104]	; (800807c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d00e      	beq.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a18      	ldr	r2, [pc, #96]	; (8008080 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d009      	beq.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a17      	ldr	r2, [pc, #92]	; (8008084 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d004      	beq.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a15      	ldr	r2, [pc, #84]	; (8008088 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d10c      	bne.n	8008050 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800803c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	4313      	orrs	r3, r2
 8008046:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	68ba      	ldr	r2, [r7, #8]
 800804e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008060:	2300      	movs	r3, #0
}
 8008062:	4618      	mov	r0, r3
 8008064:	3714      	adds	r7, #20
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	40010000 	.word	0x40010000
 8008074:	40000400 	.word	0x40000400
 8008078:	40000800 	.word	0x40000800
 800807c:	40000c00 	.word	0x40000c00
 8008080:	40010400 	.word	0x40010400
 8008084:	40014000 	.word	0x40014000
 8008088:	40001800 	.word	0x40001800

0800808c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800808c:	b480      	push	{r7}
 800808e:	b085      	sub	sp, #20
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008096:	2300      	movs	r3, #0
 8008098:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d101      	bne.n	80080a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80080a4:	2302      	movs	r3, #2
 80080a6:	e03d      	b.n	8008124 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4313      	orrs	r3, r2
 80080e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	691b      	ldr	r3, [r3, #16]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	695b      	ldr	r3, [r3, #20]
 8008100:	4313      	orrs	r3, r2
 8008102:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	69db      	ldr	r3, [r3, #28]
 800810e:	4313      	orrs	r3, r2
 8008110:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	68fa      	ldr	r2, [r7, #12]
 8008118:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3714      	adds	r7, #20
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e03f      	b.n	80081ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d106      	bne.n	8008184 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f7fc f8e0 	bl	8004344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2224      	movs	r2, #36	; 0x24
 8008188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	68da      	ldr	r2, [r3, #12]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800819a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f000 fddf 	bl	8008d60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	691a      	ldr	r2, [r3, #16]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	695a      	ldr	r2, [r3, #20]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80081c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68da      	ldr	r2, [r3, #12]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80081d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2200      	movs	r2, #0
 80081d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2220      	movs	r2, #32
 80081dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2220      	movs	r2, #32
 80081e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3708      	adds	r7, #8
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b08a      	sub	sp, #40	; 0x28
 80081f6:	af02      	add	r7, sp, #8
 80081f8:	60f8      	str	r0, [r7, #12]
 80081fa:	60b9      	str	r1, [r7, #8]
 80081fc:	603b      	str	r3, [r7, #0]
 80081fe:	4613      	mov	r3, r2
 8008200:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008202:	2300      	movs	r3, #0
 8008204:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800820c:	b2db      	uxtb	r3, r3
 800820e:	2b20      	cmp	r3, #32
 8008210:	d17c      	bne.n	800830c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d002      	beq.n	800821e <HAL_UART_Transmit+0x2c>
 8008218:	88fb      	ldrh	r3, [r7, #6]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d101      	bne.n	8008222 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e075      	b.n	800830e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008228:	2b01      	cmp	r3, #1
 800822a:	d101      	bne.n	8008230 <HAL_UART_Transmit+0x3e>
 800822c:	2302      	movs	r3, #2
 800822e:	e06e      	b.n	800830e <HAL_UART_Transmit+0x11c>
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2221      	movs	r2, #33	; 0x21
 8008242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008246:	f7fc fa81 	bl	800474c <HAL_GetTick>
 800824a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	88fa      	ldrh	r2, [r7, #6]
 8008250:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	88fa      	ldrh	r2, [r7, #6]
 8008256:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008260:	d108      	bne.n	8008274 <HAL_UART_Transmit+0x82>
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d104      	bne.n	8008274 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800826a:	2300      	movs	r3, #0
 800826c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	61bb      	str	r3, [r7, #24]
 8008272:	e003      	b.n	800827c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008274:	68bb      	ldr	r3, [r7, #8]
 8008276:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008278:	2300      	movs	r3, #0
 800827a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2200      	movs	r2, #0
 8008280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008284:	e02a      	b.n	80082dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	2200      	movs	r2, #0
 800828e:	2180      	movs	r1, #128	; 0x80
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 fb1f 	bl	80088d4 <UART_WaitOnFlagUntilTimeout>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e036      	b.n	800830e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d10b      	bne.n	80082be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	881b      	ldrh	r3, [r3, #0]
 80082aa:	461a      	mov	r2, r3
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	3302      	adds	r3, #2
 80082ba:	61bb      	str	r3, [r7, #24]
 80082bc:	e007      	b.n	80082ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	781a      	ldrb	r2, [r3, #0]
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	3301      	adds	r3, #1
 80082cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	3b01      	subs	r3, #1
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1cf      	bne.n	8008286 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	2200      	movs	r2, #0
 80082ee:	2140      	movs	r1, #64	; 0x40
 80082f0:	68f8      	ldr	r0, [r7, #12]
 80082f2:	f000 faef 	bl	80088d4 <UART_WaitOnFlagUntilTimeout>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d001      	beq.n	8008300 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80082fc:	2303      	movs	r3, #3
 80082fe:	e006      	b.n	800830e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2220      	movs	r2, #32
 8008304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008308:	2300      	movs	r3, #0
 800830a:	e000      	b.n	800830e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800830c:	2302      	movs	r3, #2
  }
}
 800830e:	4618      	mov	r0, r3
 8008310:	3720      	adds	r7, #32
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b084      	sub	sp, #16
 800831a:	af00      	add	r7, sp, #0
 800831c:	60f8      	str	r0, [r7, #12]
 800831e:	60b9      	str	r1, [r7, #8]
 8008320:	4613      	mov	r3, r2
 8008322:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800832a:	b2db      	uxtb	r3, r3
 800832c:	2b20      	cmp	r3, #32
 800832e:	d11d      	bne.n	800836c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d002      	beq.n	800833c <HAL_UART_Receive_IT+0x26>
 8008336:	88fb      	ldrh	r3, [r7, #6]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d101      	bne.n	8008340 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800833c:	2301      	movs	r3, #1
 800833e:	e016      	b.n	800836e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008346:	2b01      	cmp	r3, #1
 8008348:	d101      	bne.n	800834e <HAL_UART_Receive_IT+0x38>
 800834a:	2302      	movs	r3, #2
 800834c:	e00f      	b.n	800836e <HAL_UART_Receive_IT+0x58>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2201      	movs	r2, #1
 8008352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800835c:	88fb      	ldrh	r3, [r7, #6]
 800835e:	461a      	mov	r2, r3
 8008360:	68b9      	ldr	r1, [r7, #8]
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	f000 fb24 	bl	80089b0 <UART_Start_Receive_IT>
 8008368:	4603      	mov	r3, r0
 800836a:	e000      	b.n	800836e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800836c:	2302      	movs	r3, #2
  }
}
 800836e:	4618      	mov	r0, r3
 8008370:	3710      	adds	r7, #16
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
	...

08008378 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b0ba      	sub	sp, #232	; 0xe8
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	695b      	ldr	r3, [r3, #20]
 800839a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800839e:	2300      	movs	r3, #0
 80083a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80083a4:	2300      	movs	r3, #0
 80083a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80083aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ae:	f003 030f 	and.w	r3, r3, #15
 80083b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80083b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d10f      	bne.n	80083de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80083be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083c2:	f003 0320 	and.w	r3, r3, #32
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d009      	beq.n	80083de <HAL_UART_IRQHandler+0x66>
 80083ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083ce:	f003 0320 	and.w	r3, r3, #32
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d003      	beq.n	80083de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 fc07 	bl	8008bea <UART_Receive_IT>
      return;
 80083dc:	e256      	b.n	800888c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80083de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 80de 	beq.w	80085a4 <HAL_UART_IRQHandler+0x22c>
 80083e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083ec:	f003 0301 	and.w	r3, r3, #1
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d106      	bne.n	8008402 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80083f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083f8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 80d1 	beq.w	80085a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008406:	f003 0301 	and.w	r3, r3, #1
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00b      	beq.n	8008426 <HAL_UART_IRQHandler+0xae>
 800840e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008412:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008416:	2b00      	cmp	r3, #0
 8008418:	d005      	beq.n	8008426 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841e:	f043 0201 	orr.w	r2, r3, #1
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00b      	beq.n	800844a <HAL_UART_IRQHandler+0xd2>
 8008432:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b00      	cmp	r3, #0
 800843c:	d005      	beq.n	800844a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008442:	f043 0202 	orr.w	r2, r3, #2
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800844a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800844e:	f003 0302 	and.w	r3, r3, #2
 8008452:	2b00      	cmp	r3, #0
 8008454:	d00b      	beq.n	800846e <HAL_UART_IRQHandler+0xf6>
 8008456:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800845a:	f003 0301 	and.w	r3, r3, #1
 800845e:	2b00      	cmp	r3, #0
 8008460:	d005      	beq.n	800846e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008466:	f043 0204 	orr.w	r2, r3, #4
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800846e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008472:	f003 0308 	and.w	r3, r3, #8
 8008476:	2b00      	cmp	r3, #0
 8008478:	d011      	beq.n	800849e <HAL_UART_IRQHandler+0x126>
 800847a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800847e:	f003 0320 	and.w	r3, r3, #32
 8008482:	2b00      	cmp	r3, #0
 8008484:	d105      	bne.n	8008492 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008486:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d005      	beq.n	800849e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008496:	f043 0208 	orr.w	r2, r3, #8
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f000 81ed 	beq.w	8008882 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ac:	f003 0320 	and.w	r3, r3, #32
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d008      	beq.n	80084c6 <HAL_UART_IRQHandler+0x14e>
 80084b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084b8:	f003 0320 	and.w	r3, r3, #32
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d002      	beq.n	80084c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 fb92 	bl	8008bea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	695b      	ldr	r3, [r3, #20]
 80084cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d0:	2b40      	cmp	r3, #64	; 0x40
 80084d2:	bf0c      	ite	eq
 80084d4:	2301      	moveq	r3, #1
 80084d6:	2300      	movne	r3, #0
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e2:	f003 0308 	and.w	r3, r3, #8
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d103      	bne.n	80084f2 <HAL_UART_IRQHandler+0x17a>
 80084ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d04f      	beq.n	8008592 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 fa9a 	bl	8008a2c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	695b      	ldr	r3, [r3, #20]
 80084fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008502:	2b40      	cmp	r3, #64	; 0x40
 8008504:	d141      	bne.n	800858a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3314      	adds	r3, #20
 800850c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008510:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008514:	e853 3f00 	ldrex	r3, [r3]
 8008518:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800851c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008520:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008524:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3314      	adds	r3, #20
 800852e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008532:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008536:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800853e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008542:	e841 2300 	strex	r3, r2, [r1]
 8008546:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800854a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1d9      	bne.n	8008506 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008556:	2b00      	cmp	r3, #0
 8008558:	d013      	beq.n	8008582 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855e:	4a7d      	ldr	r2, [pc, #500]	; (8008754 <HAL_UART_IRQHandler+0x3dc>)
 8008560:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008566:	4618      	mov	r0, r3
 8008568:	f7fc faa1 	bl	8004aae <HAL_DMA_Abort_IT>
 800856c:	4603      	mov	r3, r0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d016      	beq.n	80085a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800857c:	4610      	mov	r0, r2
 800857e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008580:	e00e      	b.n	80085a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 f990 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008588:	e00a      	b.n	80085a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 f98c 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008590:	e006      	b.n	80085a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 f988 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800859e:	e170      	b.n	8008882 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085a0:	bf00      	nop
    return;
 80085a2:	e16e      	b.n	8008882 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	f040 814a 	bne.w	8008842 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80085ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085b2:	f003 0310 	and.w	r3, r3, #16
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	f000 8143 	beq.w	8008842 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80085bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085c0:	f003 0310 	and.w	r3, r3, #16
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	f000 813c 	beq.w	8008842 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085ca:	2300      	movs	r3, #0
 80085cc:	60bb      	str	r3, [r7, #8]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	60bb      	str	r3, [r7, #8]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	60bb      	str	r3, [r7, #8]
 80085de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	695b      	ldr	r3, [r3, #20]
 80085e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085ea:	2b40      	cmp	r3, #64	; 0x40
 80085ec:	f040 80b4 	bne.w	8008758 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 8140 	beq.w	8008886 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800860a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800860e:	429a      	cmp	r2, r3
 8008610:	f080 8139 	bcs.w	8008886 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800861a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008626:	f000 8088 	beq.w	800873a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	330c      	adds	r3, #12
 8008630:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008634:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008638:	e853 3f00 	ldrex	r3, [r3]
 800863c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008640:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008644:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008648:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	330c      	adds	r3, #12
 8008652:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008656:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800865a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008662:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008666:	e841 2300 	strex	r3, r2, [r1]
 800866a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800866e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1d9      	bne.n	800862a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3314      	adds	r3, #20
 800867c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008680:	e853 3f00 	ldrex	r3, [r3]
 8008684:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008686:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008688:	f023 0301 	bic.w	r3, r3, #1
 800868c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3314      	adds	r3, #20
 8008696:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800869a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800869e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80086a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80086a6:	e841 2300 	strex	r3, r2, [r1]
 80086aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80086ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1e1      	bne.n	8008676 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	3314      	adds	r3, #20
 80086b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80086bc:	e853 3f00 	ldrex	r3, [r3]
 80086c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80086c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80086c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	3314      	adds	r3, #20
 80086d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80086d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80086d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80086dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80086de:	e841 2300 	strex	r3, r2, [r1]
 80086e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80086e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d1e3      	bne.n	80086b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2220      	movs	r2, #32
 80086ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	330c      	adds	r3, #12
 80086fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008700:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008702:	e853 3f00 	ldrex	r3, [r3]
 8008706:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008708:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800870a:	f023 0310 	bic.w	r3, r3, #16
 800870e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	330c      	adds	r3, #12
 8008718:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800871c:	65ba      	str	r2, [r7, #88]	; 0x58
 800871e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008720:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008722:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008724:	e841 2300 	strex	r3, r2, [r1]
 8008728:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800872a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800872c:	2b00      	cmp	r3, #0
 800872e:	d1e3      	bne.n	80086f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008734:	4618      	mov	r0, r3
 8008736:	f7fc f94a 	bl	80049ce <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008742:	b29b      	uxth	r3, r3
 8008744:	1ad3      	subs	r3, r2, r3
 8008746:	b29b      	uxth	r3, r3
 8008748:	4619      	mov	r1, r3
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 f8b6 	bl	80088bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008750:	e099      	b.n	8008886 <HAL_UART_IRQHandler+0x50e>
 8008752:	bf00      	nop
 8008754:	08008af3 	.word	0x08008af3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008760:	b29b      	uxth	r3, r3
 8008762:	1ad3      	subs	r3, r2, r3
 8008764:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800876c:	b29b      	uxth	r3, r3
 800876e:	2b00      	cmp	r3, #0
 8008770:	f000 808b 	beq.w	800888a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008774:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008778:	2b00      	cmp	r3, #0
 800877a:	f000 8086 	beq.w	800888a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	330c      	adds	r3, #12
 8008784:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800878e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008790:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008794:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	330c      	adds	r3, #12
 800879e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80087a2:	647a      	str	r2, [r7, #68]	; 0x44
 80087a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80087a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087aa:	e841 2300 	strex	r3, r2, [r1]
 80087ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80087b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d1e3      	bne.n	800877e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3314      	adds	r3, #20
 80087bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	623b      	str	r3, [r7, #32]
   return(result);
 80087c6:	6a3b      	ldr	r3, [r7, #32]
 80087c8:	f023 0301 	bic.w	r3, r3, #1
 80087cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	3314      	adds	r3, #20
 80087d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80087da:	633a      	str	r2, [r7, #48]	; 0x30
 80087dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e3      	bne.n	80087b6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2220      	movs	r2, #32
 80087f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	330c      	adds	r3, #12
 8008802:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	e853 3f00 	ldrex	r3, [r3]
 800880a:	60fb      	str	r3, [r7, #12]
   return(result);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f023 0310 	bic.w	r3, r3, #16
 8008812:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	330c      	adds	r3, #12
 800881c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008820:	61fa      	str	r2, [r7, #28]
 8008822:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008824:	69b9      	ldr	r1, [r7, #24]
 8008826:	69fa      	ldr	r2, [r7, #28]
 8008828:	e841 2300 	strex	r3, r2, [r1]
 800882c:	617b      	str	r3, [r7, #20]
   return(result);
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d1e3      	bne.n	80087fc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008834:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008838:	4619      	mov	r1, r3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f83e 	bl	80088bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008840:	e023      	b.n	800888a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800884a:	2b00      	cmp	r3, #0
 800884c:	d009      	beq.n	8008862 <HAL_UART_IRQHandler+0x4ea>
 800884e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008856:	2b00      	cmp	r3, #0
 8008858:	d003      	beq.n	8008862 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 f95d 	bl	8008b1a <UART_Transmit_IT>
    return;
 8008860:	e014      	b.n	800888c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800886a:	2b00      	cmp	r3, #0
 800886c:	d00e      	beq.n	800888c <HAL_UART_IRQHandler+0x514>
 800886e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008876:	2b00      	cmp	r3, #0
 8008878:	d008      	beq.n	800888c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f99d 	bl	8008bba <UART_EndTransmit_IT>
    return;
 8008880:	e004      	b.n	800888c <HAL_UART_IRQHandler+0x514>
    return;
 8008882:	bf00      	nop
 8008884:	e002      	b.n	800888c <HAL_UART_IRQHandler+0x514>
      return;
 8008886:	bf00      	nop
 8008888:	e000      	b.n	800888c <HAL_UART_IRQHandler+0x514>
      return;
 800888a:	bf00      	nop
  }
}
 800888c:	37e8      	adds	r7, #232	; 0xe8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop

08008894 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	460b      	mov	r3, r1
 80088c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088c8:	bf00      	nop
 80088ca:	370c      	adds	r7, #12
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b090      	sub	sp, #64	; 0x40
 80088d8:	af00      	add	r7, sp, #0
 80088da:	60f8      	str	r0, [r7, #12]
 80088dc:	60b9      	str	r1, [r7, #8]
 80088de:	603b      	str	r3, [r7, #0]
 80088e0:	4613      	mov	r3, r2
 80088e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088e4:	e050      	b.n	8008988 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088ec:	d04c      	beq.n	8008988 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80088ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d007      	beq.n	8008904 <UART_WaitOnFlagUntilTimeout+0x30>
 80088f4:	f7fb ff2a 	bl	800474c <HAL_GetTick>
 80088f8:	4602      	mov	r2, r0
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008900:	429a      	cmp	r2, r3
 8008902:	d241      	bcs.n	8008988 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	330c      	adds	r3, #12
 800890a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800890c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800890e:	e853 3f00 	ldrex	r3, [r3]
 8008912:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800891a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	330c      	adds	r3, #12
 8008922:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008924:	637a      	str	r2, [r7, #52]	; 0x34
 8008926:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008928:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800892a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800892c:	e841 2300 	strex	r3, r2, [r1]
 8008930:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1e5      	bne.n	8008904 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	3314      	adds	r3, #20
 800893e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	e853 3f00 	ldrex	r3, [r3]
 8008946:	613b      	str	r3, [r7, #16]
   return(result);
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	f023 0301 	bic.w	r3, r3, #1
 800894e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	3314      	adds	r3, #20
 8008956:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008958:	623a      	str	r2, [r7, #32]
 800895a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800895c:	69f9      	ldr	r1, [r7, #28]
 800895e:	6a3a      	ldr	r2, [r7, #32]
 8008960:	e841 2300 	strex	r3, r2, [r1]
 8008964:	61bb      	str	r3, [r7, #24]
   return(result);
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1e5      	bne.n	8008938 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2220      	movs	r2, #32
 8008970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2220      	movs	r2, #32
 8008978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2200      	movs	r2, #0
 8008980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008984:	2303      	movs	r3, #3
 8008986:	e00f      	b.n	80089a8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	4013      	ands	r3, r2
 8008992:	68ba      	ldr	r2, [r7, #8]
 8008994:	429a      	cmp	r2, r3
 8008996:	bf0c      	ite	eq
 8008998:	2301      	moveq	r3, #1
 800899a:	2300      	movne	r3, #0
 800899c:	b2db      	uxtb	r3, r3
 800899e:	461a      	mov	r2, r3
 80089a0:	79fb      	ldrb	r3, [r7, #7]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d09f      	beq.n	80088e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80089a6:	2300      	movs	r3, #0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3740      	adds	r7, #64	; 0x40
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	4613      	mov	r3, r2
 80089bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	68ba      	ldr	r2, [r7, #8]
 80089c2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	88fa      	ldrh	r2, [r7, #6]
 80089c8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	88fa      	ldrh	r2, [r7, #6]
 80089ce:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2222      	movs	r2, #34	; 0x22
 80089da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d007      	beq.n	80089fe <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	68da      	ldr	r2, [r3, #12]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80089fc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	695a      	ldr	r2, [r3, #20]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f042 0201 	orr.w	r2, r2, #1
 8008a0c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68da      	ldr	r2, [r3, #12]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f042 0220 	orr.w	r2, r2, #32
 8008a1c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008a1e:	2300      	movs	r3, #0
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3714      	adds	r7, #20
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b095      	sub	sp, #84	; 0x54
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	330c      	adds	r3, #12
 8008a3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a3e:	e853 3f00 	ldrex	r3, [r3]
 8008a42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	330c      	adds	r3, #12
 8008a52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a54:	643a      	str	r2, [r7, #64]	; 0x40
 8008a56:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a5c:	e841 2300 	strex	r3, r2, [r1]
 8008a60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d1e5      	bne.n	8008a34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	3314      	adds	r3, #20
 8008a6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a70:	6a3b      	ldr	r3, [r7, #32]
 8008a72:	e853 3f00 	ldrex	r3, [r3]
 8008a76:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a78:	69fb      	ldr	r3, [r7, #28]
 8008a7a:	f023 0301 	bic.w	r3, r3, #1
 8008a7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	3314      	adds	r3, #20
 8008a86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a90:	e841 2300 	strex	r3, r2, [r1]
 8008a94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1e5      	bne.n	8008a68 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d119      	bne.n	8008ad8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	330c      	adds	r3, #12
 8008aaa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	e853 3f00 	ldrex	r3, [r3]
 8008ab2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	f023 0310 	bic.w	r3, r3, #16
 8008aba:	647b      	str	r3, [r7, #68]	; 0x44
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	330c      	adds	r3, #12
 8008ac2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ac4:	61ba      	str	r2, [r7, #24]
 8008ac6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac8:	6979      	ldr	r1, [r7, #20]
 8008aca:	69ba      	ldr	r2, [r7, #24]
 8008acc:	e841 2300 	strex	r3, r2, [r1]
 8008ad0:	613b      	str	r3, [r7, #16]
   return(result);
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d1e5      	bne.n	8008aa4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2220      	movs	r2, #32
 8008adc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008ae6:	bf00      	nop
 8008ae8:	3754      	adds	r7, #84	; 0x54
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr

08008af2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b084      	sub	sp, #16
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008afe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	f7ff fecb 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b12:	bf00      	nop
 8008b14:	3710      	adds	r7, #16
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}

08008b1a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008b1a:	b480      	push	{r7}
 8008b1c:	b085      	sub	sp, #20
 8008b1e:	af00      	add	r7, sp, #0
 8008b20:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	2b21      	cmp	r3, #33	; 0x21
 8008b2c:	d13e      	bne.n	8008bac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b36:	d114      	bne.n	8008b62 <UART_Transmit_IT+0x48>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d110      	bne.n	8008b62 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6a1b      	ldr	r3, [r3, #32]
 8008b44:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	881b      	ldrh	r3, [r3, #0]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b54:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6a1b      	ldr	r3, [r3, #32]
 8008b5a:	1c9a      	adds	r2, r3, #2
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	621a      	str	r2, [r3, #32]
 8008b60:	e008      	b.n	8008b74 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a1b      	ldr	r3, [r3, #32]
 8008b66:	1c59      	adds	r1, r3, #1
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	6211      	str	r1, [r2, #32]
 8008b6c:	781a      	ldrb	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	4619      	mov	r1, r3
 8008b82:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d10f      	bne.n	8008ba8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	68da      	ldr	r2, [r3, #12]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b96:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68da      	ldr	r2, [r3, #12]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ba6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	e000      	b.n	8008bae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008bac:	2302      	movs	r3, #2
  }
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3714      	adds	r7, #20
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr

08008bba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008bba:	b580      	push	{r7, lr}
 8008bbc:	b082      	sub	sp, #8
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68da      	ldr	r2, [r3, #12]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bd0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2220      	movs	r2, #32
 8008bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f7ff fe5a 	bl	8008894 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3708      	adds	r7, #8
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}

08008bea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b08c      	sub	sp, #48	; 0x30
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2b22      	cmp	r3, #34	; 0x22
 8008bfc:	f040 80ab 	bne.w	8008d56 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c08:	d117      	bne.n	8008c3a <UART_Receive_IT+0x50>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d113      	bne.n	8008c3a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008c12:	2300      	movs	r3, #0
 8008c14:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c1a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c28:	b29a      	uxth	r2, r3
 8008c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c32:	1c9a      	adds	r2, r3, #2
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	629a      	str	r2, [r3, #40]	; 0x28
 8008c38:	e026      	b.n	8008c88 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008c40:	2300      	movs	r3, #0
 8008c42:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	689b      	ldr	r3, [r3, #8]
 8008c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c4c:	d007      	beq.n	8008c5e <UART_Receive_IT+0x74>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d10a      	bne.n	8008c6c <UART_Receive_IT+0x82>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d106      	bne.n	8008c6c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c68:	701a      	strb	r2, [r3, #0]
 8008c6a:	e008      	b.n	8008c7e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c78:	b2da      	uxtb	r2, r3
 8008c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c7c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c82:	1c5a      	adds	r2, r3, #1
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	3b01      	subs	r3, #1
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	4619      	mov	r1, r3
 8008c96:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d15a      	bne.n	8008d52 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68da      	ldr	r2, [r3, #12]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f022 0220 	bic.w	r2, r2, #32
 8008caa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68da      	ldr	r2, [r3, #12]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008cba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	695a      	ldr	r2, [r3, #20]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f022 0201 	bic.w	r2, r2, #1
 8008cca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2220      	movs	r2, #32
 8008cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d135      	bne.n	8008d48 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	330c      	adds	r3, #12
 8008ce8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	f023 0310 	bic.w	r3, r3, #16
 8008cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	330c      	adds	r3, #12
 8008d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d02:	623a      	str	r2, [r7, #32]
 8008d04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d06:	69f9      	ldr	r1, [r7, #28]
 8008d08:	6a3a      	ldr	r2, [r7, #32]
 8008d0a:	e841 2300 	strex	r3, r2, [r1]
 8008d0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1e5      	bne.n	8008ce2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0310 	and.w	r3, r3, #16
 8008d20:	2b10      	cmp	r3, #16
 8008d22:	d10a      	bne.n	8008d3a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d24:	2300      	movs	r3, #0
 8008d26:	60fb      	str	r3, [r7, #12]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	60fb      	str	r3, [r7, #12]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	60fb      	str	r3, [r7, #12]
 8008d38:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008d3e:	4619      	mov	r1, r3
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f7ff fdbb 	bl	80088bc <HAL_UARTEx_RxEventCallback>
 8008d46:	e002      	b.n	8008d4e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f7f9 fbd3 	bl	80024f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	e002      	b.n	8008d58 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008d52:	2300      	movs	r3, #0
 8008d54:	e000      	b.n	8008d58 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008d56:	2302      	movs	r3, #2
  }
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3730      	adds	r7, #48	; 0x30
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d64:	b0c0      	sub	sp, #256	; 0x100
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d7c:	68d9      	ldr	r1, [r3, #12]
 8008d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d82:	681a      	ldr	r2, [r3, #0]
 8008d84:	ea40 0301 	orr.w	r3, r0, r1
 8008d88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d8e:	689a      	ldr	r2, [r3, #8]
 8008d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d94:	691b      	ldr	r3, [r3, #16]
 8008d96:	431a      	orrs	r2, r3
 8008d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d9c:	695b      	ldr	r3, [r3, #20]
 8008d9e:	431a      	orrs	r2, r3
 8008da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da4:	69db      	ldr	r3, [r3, #28]
 8008da6:	4313      	orrs	r3, r2
 8008da8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008db8:	f021 010c 	bic.w	r1, r1, #12
 8008dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008dc6:	430b      	orrs	r3, r1
 8008dc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	695b      	ldr	r3, [r3, #20]
 8008dd2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dda:	6999      	ldr	r1, [r3, #24]
 8008ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	ea40 0301 	orr.w	r3, r0, r1
 8008de6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dec:	681a      	ldr	r2, [r3, #0]
 8008dee:	4b8f      	ldr	r3, [pc, #572]	; (800902c <UART_SetConfig+0x2cc>)
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d005      	beq.n	8008e00 <UART_SetConfig+0xa0>
 8008df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	4b8d      	ldr	r3, [pc, #564]	; (8009030 <UART_SetConfig+0x2d0>)
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d104      	bne.n	8008e0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e00:	f7fd fc30 	bl	8006664 <HAL_RCC_GetPCLK2Freq>
 8008e04:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008e08:	e003      	b.n	8008e12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e0a:	f7fd fc17 	bl	800663c <HAL_RCC_GetPCLK1Freq>
 8008e0e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e16:	69db      	ldr	r3, [r3, #28]
 8008e18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e1c:	f040 810c 	bne.w	8009038 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e24:	2200      	movs	r2, #0
 8008e26:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008e2a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008e2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008e32:	4622      	mov	r2, r4
 8008e34:	462b      	mov	r3, r5
 8008e36:	1891      	adds	r1, r2, r2
 8008e38:	65b9      	str	r1, [r7, #88]	; 0x58
 8008e3a:	415b      	adcs	r3, r3
 8008e3c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008e42:	4621      	mov	r1, r4
 8008e44:	eb12 0801 	adds.w	r8, r2, r1
 8008e48:	4629      	mov	r1, r5
 8008e4a:	eb43 0901 	adc.w	r9, r3, r1
 8008e4e:	f04f 0200 	mov.w	r2, #0
 8008e52:	f04f 0300 	mov.w	r3, #0
 8008e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e62:	4690      	mov	r8, r2
 8008e64:	4699      	mov	r9, r3
 8008e66:	4623      	mov	r3, r4
 8008e68:	eb18 0303 	adds.w	r3, r8, r3
 8008e6c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e70:	462b      	mov	r3, r5
 8008e72:	eb49 0303 	adc.w	r3, r9, r3
 8008e76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008e86:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008e8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008e8e:	460b      	mov	r3, r1
 8008e90:	18db      	adds	r3, r3, r3
 8008e92:	653b      	str	r3, [r7, #80]	; 0x50
 8008e94:	4613      	mov	r3, r2
 8008e96:	eb42 0303 	adc.w	r3, r2, r3
 8008e9a:	657b      	str	r3, [r7, #84]	; 0x54
 8008e9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008ea0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008ea4:	f7f7 fed0 	bl	8000c48 <__aeabi_uldivmod>
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	460b      	mov	r3, r1
 8008eac:	4b61      	ldr	r3, [pc, #388]	; (8009034 <UART_SetConfig+0x2d4>)
 8008eae:	fba3 2302 	umull	r2, r3, r3, r2
 8008eb2:	095b      	lsrs	r3, r3, #5
 8008eb4:	011c      	lsls	r4, r3, #4
 8008eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ec0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008ec4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008ec8:	4642      	mov	r2, r8
 8008eca:	464b      	mov	r3, r9
 8008ecc:	1891      	adds	r1, r2, r2
 8008ece:	64b9      	str	r1, [r7, #72]	; 0x48
 8008ed0:	415b      	adcs	r3, r3
 8008ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ed4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008ed8:	4641      	mov	r1, r8
 8008eda:	eb12 0a01 	adds.w	sl, r2, r1
 8008ede:	4649      	mov	r1, r9
 8008ee0:	eb43 0b01 	adc.w	fp, r3, r1
 8008ee4:	f04f 0200 	mov.w	r2, #0
 8008ee8:	f04f 0300 	mov.w	r3, #0
 8008eec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008ef0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008ef4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ef8:	4692      	mov	sl, r2
 8008efa:	469b      	mov	fp, r3
 8008efc:	4643      	mov	r3, r8
 8008efe:	eb1a 0303 	adds.w	r3, sl, r3
 8008f02:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f06:	464b      	mov	r3, r9
 8008f08:	eb4b 0303 	adc.w	r3, fp, r3
 8008f0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f1c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008f20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008f24:	460b      	mov	r3, r1
 8008f26:	18db      	adds	r3, r3, r3
 8008f28:	643b      	str	r3, [r7, #64]	; 0x40
 8008f2a:	4613      	mov	r3, r2
 8008f2c:	eb42 0303 	adc.w	r3, r2, r3
 8008f30:	647b      	str	r3, [r7, #68]	; 0x44
 8008f32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008f36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008f3a:	f7f7 fe85 	bl	8000c48 <__aeabi_uldivmod>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	460b      	mov	r3, r1
 8008f42:	4611      	mov	r1, r2
 8008f44:	4b3b      	ldr	r3, [pc, #236]	; (8009034 <UART_SetConfig+0x2d4>)
 8008f46:	fba3 2301 	umull	r2, r3, r3, r1
 8008f4a:	095b      	lsrs	r3, r3, #5
 8008f4c:	2264      	movs	r2, #100	; 0x64
 8008f4e:	fb02 f303 	mul.w	r3, r2, r3
 8008f52:	1acb      	subs	r3, r1, r3
 8008f54:	00db      	lsls	r3, r3, #3
 8008f56:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008f5a:	4b36      	ldr	r3, [pc, #216]	; (8009034 <UART_SetConfig+0x2d4>)
 8008f5c:	fba3 2302 	umull	r2, r3, r3, r2
 8008f60:	095b      	lsrs	r3, r3, #5
 8008f62:	005b      	lsls	r3, r3, #1
 8008f64:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f68:	441c      	add	r4, r3
 8008f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008f74:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008f78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008f7c:	4642      	mov	r2, r8
 8008f7e:	464b      	mov	r3, r9
 8008f80:	1891      	adds	r1, r2, r2
 8008f82:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f84:	415b      	adcs	r3, r3
 8008f86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f8c:	4641      	mov	r1, r8
 8008f8e:	1851      	adds	r1, r2, r1
 8008f90:	6339      	str	r1, [r7, #48]	; 0x30
 8008f92:	4649      	mov	r1, r9
 8008f94:	414b      	adcs	r3, r1
 8008f96:	637b      	str	r3, [r7, #52]	; 0x34
 8008f98:	f04f 0200 	mov.w	r2, #0
 8008f9c:	f04f 0300 	mov.w	r3, #0
 8008fa0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008fa4:	4659      	mov	r1, fp
 8008fa6:	00cb      	lsls	r3, r1, #3
 8008fa8:	4651      	mov	r1, sl
 8008faa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fae:	4651      	mov	r1, sl
 8008fb0:	00ca      	lsls	r2, r1, #3
 8008fb2:	4610      	mov	r0, r2
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	4642      	mov	r2, r8
 8008fba:	189b      	adds	r3, r3, r2
 8008fbc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008fc0:	464b      	mov	r3, r9
 8008fc2:	460a      	mov	r2, r1
 8008fc4:	eb42 0303 	adc.w	r3, r2, r3
 8008fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008fd8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008fdc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008fe0:	460b      	mov	r3, r1
 8008fe2:	18db      	adds	r3, r3, r3
 8008fe4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fe6:	4613      	mov	r3, r2
 8008fe8:	eb42 0303 	adc.w	r3, r2, r3
 8008fec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008ff2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008ff6:	f7f7 fe27 	bl	8000c48 <__aeabi_uldivmod>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	4b0d      	ldr	r3, [pc, #52]	; (8009034 <UART_SetConfig+0x2d4>)
 8009000:	fba3 1302 	umull	r1, r3, r3, r2
 8009004:	095b      	lsrs	r3, r3, #5
 8009006:	2164      	movs	r1, #100	; 0x64
 8009008:	fb01 f303 	mul.w	r3, r1, r3
 800900c:	1ad3      	subs	r3, r2, r3
 800900e:	00db      	lsls	r3, r3, #3
 8009010:	3332      	adds	r3, #50	; 0x32
 8009012:	4a08      	ldr	r2, [pc, #32]	; (8009034 <UART_SetConfig+0x2d4>)
 8009014:	fba2 2303 	umull	r2, r3, r2, r3
 8009018:	095b      	lsrs	r3, r3, #5
 800901a:	f003 0207 	and.w	r2, r3, #7
 800901e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4422      	add	r2, r4
 8009026:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009028:	e106      	b.n	8009238 <UART_SetConfig+0x4d8>
 800902a:	bf00      	nop
 800902c:	40011000 	.word	0x40011000
 8009030:	40011400 	.word	0x40011400
 8009034:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009038:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800903c:	2200      	movs	r2, #0
 800903e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009042:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009046:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800904a:	4642      	mov	r2, r8
 800904c:	464b      	mov	r3, r9
 800904e:	1891      	adds	r1, r2, r2
 8009050:	6239      	str	r1, [r7, #32]
 8009052:	415b      	adcs	r3, r3
 8009054:	627b      	str	r3, [r7, #36]	; 0x24
 8009056:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800905a:	4641      	mov	r1, r8
 800905c:	1854      	adds	r4, r2, r1
 800905e:	4649      	mov	r1, r9
 8009060:	eb43 0501 	adc.w	r5, r3, r1
 8009064:	f04f 0200 	mov.w	r2, #0
 8009068:	f04f 0300 	mov.w	r3, #0
 800906c:	00eb      	lsls	r3, r5, #3
 800906e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009072:	00e2      	lsls	r2, r4, #3
 8009074:	4614      	mov	r4, r2
 8009076:	461d      	mov	r5, r3
 8009078:	4643      	mov	r3, r8
 800907a:	18e3      	adds	r3, r4, r3
 800907c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009080:	464b      	mov	r3, r9
 8009082:	eb45 0303 	adc.w	r3, r5, r3
 8009086:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800908a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009096:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800909a:	f04f 0200 	mov.w	r2, #0
 800909e:	f04f 0300 	mov.w	r3, #0
 80090a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80090a6:	4629      	mov	r1, r5
 80090a8:	008b      	lsls	r3, r1, #2
 80090aa:	4621      	mov	r1, r4
 80090ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090b0:	4621      	mov	r1, r4
 80090b2:	008a      	lsls	r2, r1, #2
 80090b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80090b8:	f7f7 fdc6 	bl	8000c48 <__aeabi_uldivmod>
 80090bc:	4602      	mov	r2, r0
 80090be:	460b      	mov	r3, r1
 80090c0:	4b60      	ldr	r3, [pc, #384]	; (8009244 <UART_SetConfig+0x4e4>)
 80090c2:	fba3 2302 	umull	r2, r3, r3, r2
 80090c6:	095b      	lsrs	r3, r3, #5
 80090c8:	011c      	lsls	r4, r3, #4
 80090ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090ce:	2200      	movs	r2, #0
 80090d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80090d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80090d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80090dc:	4642      	mov	r2, r8
 80090de:	464b      	mov	r3, r9
 80090e0:	1891      	adds	r1, r2, r2
 80090e2:	61b9      	str	r1, [r7, #24]
 80090e4:	415b      	adcs	r3, r3
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090ec:	4641      	mov	r1, r8
 80090ee:	1851      	adds	r1, r2, r1
 80090f0:	6139      	str	r1, [r7, #16]
 80090f2:	4649      	mov	r1, r9
 80090f4:	414b      	adcs	r3, r1
 80090f6:	617b      	str	r3, [r7, #20]
 80090f8:	f04f 0200 	mov.w	r2, #0
 80090fc:	f04f 0300 	mov.w	r3, #0
 8009100:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009104:	4659      	mov	r1, fp
 8009106:	00cb      	lsls	r3, r1, #3
 8009108:	4651      	mov	r1, sl
 800910a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800910e:	4651      	mov	r1, sl
 8009110:	00ca      	lsls	r2, r1, #3
 8009112:	4610      	mov	r0, r2
 8009114:	4619      	mov	r1, r3
 8009116:	4603      	mov	r3, r0
 8009118:	4642      	mov	r2, r8
 800911a:	189b      	adds	r3, r3, r2
 800911c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009120:	464b      	mov	r3, r9
 8009122:	460a      	mov	r2, r1
 8009124:	eb42 0303 	adc.w	r3, r2, r3
 8009128:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800912c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	67bb      	str	r3, [r7, #120]	; 0x78
 8009136:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009138:	f04f 0200 	mov.w	r2, #0
 800913c:	f04f 0300 	mov.w	r3, #0
 8009140:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009144:	4649      	mov	r1, r9
 8009146:	008b      	lsls	r3, r1, #2
 8009148:	4641      	mov	r1, r8
 800914a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800914e:	4641      	mov	r1, r8
 8009150:	008a      	lsls	r2, r1, #2
 8009152:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009156:	f7f7 fd77 	bl	8000c48 <__aeabi_uldivmod>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	4611      	mov	r1, r2
 8009160:	4b38      	ldr	r3, [pc, #224]	; (8009244 <UART_SetConfig+0x4e4>)
 8009162:	fba3 2301 	umull	r2, r3, r3, r1
 8009166:	095b      	lsrs	r3, r3, #5
 8009168:	2264      	movs	r2, #100	; 0x64
 800916a:	fb02 f303 	mul.w	r3, r2, r3
 800916e:	1acb      	subs	r3, r1, r3
 8009170:	011b      	lsls	r3, r3, #4
 8009172:	3332      	adds	r3, #50	; 0x32
 8009174:	4a33      	ldr	r2, [pc, #204]	; (8009244 <UART_SetConfig+0x4e4>)
 8009176:	fba2 2303 	umull	r2, r3, r2, r3
 800917a:	095b      	lsrs	r3, r3, #5
 800917c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009180:	441c      	add	r4, r3
 8009182:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009186:	2200      	movs	r2, #0
 8009188:	673b      	str	r3, [r7, #112]	; 0x70
 800918a:	677a      	str	r2, [r7, #116]	; 0x74
 800918c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009190:	4642      	mov	r2, r8
 8009192:	464b      	mov	r3, r9
 8009194:	1891      	adds	r1, r2, r2
 8009196:	60b9      	str	r1, [r7, #8]
 8009198:	415b      	adcs	r3, r3
 800919a:	60fb      	str	r3, [r7, #12]
 800919c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80091a0:	4641      	mov	r1, r8
 80091a2:	1851      	adds	r1, r2, r1
 80091a4:	6039      	str	r1, [r7, #0]
 80091a6:	4649      	mov	r1, r9
 80091a8:	414b      	adcs	r3, r1
 80091aa:	607b      	str	r3, [r7, #4]
 80091ac:	f04f 0200 	mov.w	r2, #0
 80091b0:	f04f 0300 	mov.w	r3, #0
 80091b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80091b8:	4659      	mov	r1, fp
 80091ba:	00cb      	lsls	r3, r1, #3
 80091bc:	4651      	mov	r1, sl
 80091be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091c2:	4651      	mov	r1, sl
 80091c4:	00ca      	lsls	r2, r1, #3
 80091c6:	4610      	mov	r0, r2
 80091c8:	4619      	mov	r1, r3
 80091ca:	4603      	mov	r3, r0
 80091cc:	4642      	mov	r2, r8
 80091ce:	189b      	adds	r3, r3, r2
 80091d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80091d2:	464b      	mov	r3, r9
 80091d4:	460a      	mov	r2, r1
 80091d6:	eb42 0303 	adc.w	r3, r2, r3
 80091da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80091dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	663b      	str	r3, [r7, #96]	; 0x60
 80091e6:	667a      	str	r2, [r7, #100]	; 0x64
 80091e8:	f04f 0200 	mov.w	r2, #0
 80091ec:	f04f 0300 	mov.w	r3, #0
 80091f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80091f4:	4649      	mov	r1, r9
 80091f6:	008b      	lsls	r3, r1, #2
 80091f8:	4641      	mov	r1, r8
 80091fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091fe:	4641      	mov	r1, r8
 8009200:	008a      	lsls	r2, r1, #2
 8009202:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009206:	f7f7 fd1f 	bl	8000c48 <__aeabi_uldivmod>
 800920a:	4602      	mov	r2, r0
 800920c:	460b      	mov	r3, r1
 800920e:	4b0d      	ldr	r3, [pc, #52]	; (8009244 <UART_SetConfig+0x4e4>)
 8009210:	fba3 1302 	umull	r1, r3, r3, r2
 8009214:	095b      	lsrs	r3, r3, #5
 8009216:	2164      	movs	r1, #100	; 0x64
 8009218:	fb01 f303 	mul.w	r3, r1, r3
 800921c:	1ad3      	subs	r3, r2, r3
 800921e:	011b      	lsls	r3, r3, #4
 8009220:	3332      	adds	r3, #50	; 0x32
 8009222:	4a08      	ldr	r2, [pc, #32]	; (8009244 <UART_SetConfig+0x4e4>)
 8009224:	fba2 2303 	umull	r2, r3, r2, r3
 8009228:	095b      	lsrs	r3, r3, #5
 800922a:	f003 020f 	and.w	r2, r3, #15
 800922e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4422      	add	r2, r4
 8009236:	609a      	str	r2, [r3, #8]
}
 8009238:	bf00      	nop
 800923a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800923e:	46bd      	mov	sp, r7
 8009240:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009244:	51eb851f 	.word	0x51eb851f

08009248 <__NVIC_SetPriority>:
{
 8009248:	b480      	push	{r7}
 800924a:	b083      	sub	sp, #12
 800924c:	af00      	add	r7, sp, #0
 800924e:	4603      	mov	r3, r0
 8009250:	6039      	str	r1, [r7, #0]
 8009252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009258:	2b00      	cmp	r3, #0
 800925a:	db0a      	blt.n	8009272 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	b2da      	uxtb	r2, r3
 8009260:	490c      	ldr	r1, [pc, #48]	; (8009294 <__NVIC_SetPriority+0x4c>)
 8009262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009266:	0112      	lsls	r2, r2, #4
 8009268:	b2d2      	uxtb	r2, r2
 800926a:	440b      	add	r3, r1
 800926c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009270:	e00a      	b.n	8009288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	b2da      	uxtb	r2, r3
 8009276:	4908      	ldr	r1, [pc, #32]	; (8009298 <__NVIC_SetPriority+0x50>)
 8009278:	79fb      	ldrb	r3, [r7, #7]
 800927a:	f003 030f 	and.w	r3, r3, #15
 800927e:	3b04      	subs	r3, #4
 8009280:	0112      	lsls	r2, r2, #4
 8009282:	b2d2      	uxtb	r2, r2
 8009284:	440b      	add	r3, r1
 8009286:	761a      	strb	r2, [r3, #24]
}
 8009288:	bf00      	nop
 800928a:	370c      	adds	r7, #12
 800928c:	46bd      	mov	sp, r7
 800928e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009292:	4770      	bx	lr
 8009294:	e000e100 	.word	0xe000e100
 8009298:	e000ed00 	.word	0xe000ed00

0800929c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800929c:	b580      	push	{r7, lr}
 800929e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80092a0:	2100      	movs	r1, #0
 80092a2:	f06f 0004 	mvn.w	r0, #4
 80092a6:	f7ff ffcf 	bl	8009248 <__NVIC_SetPriority>
#endif
}
 80092aa:	bf00      	nop
 80092ac:	bd80      	pop	{r7, pc}
	...

080092b0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092b6:	f3ef 8305 	mrs	r3, IPSR
 80092ba:	603b      	str	r3, [r7, #0]
  return(result);
 80092bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d003      	beq.n	80092ca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80092c2:	f06f 0305 	mvn.w	r3, #5
 80092c6:	607b      	str	r3, [r7, #4]
 80092c8:	e00c      	b.n	80092e4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80092ca:	4b0a      	ldr	r3, [pc, #40]	; (80092f4 <osKernelInitialize+0x44>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d105      	bne.n	80092de <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80092d2:	4b08      	ldr	r3, [pc, #32]	; (80092f4 <osKernelInitialize+0x44>)
 80092d4:	2201      	movs	r2, #1
 80092d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80092d8:	2300      	movs	r3, #0
 80092da:	607b      	str	r3, [r7, #4]
 80092dc:	e002      	b.n	80092e4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80092de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80092e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80092e4:	687b      	ldr	r3, [r7, #4]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	370c      	adds	r7, #12
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
 80092f2:	bf00      	nop
 80092f4:	20000920 	.word	0x20000920

080092f8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092fe:	f3ef 8305 	mrs	r3, IPSR
 8009302:	603b      	str	r3, [r7, #0]
  return(result);
 8009304:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009306:	2b00      	cmp	r3, #0
 8009308:	d003      	beq.n	8009312 <osKernelStart+0x1a>
    stat = osErrorISR;
 800930a:	f06f 0305 	mvn.w	r3, #5
 800930e:	607b      	str	r3, [r7, #4]
 8009310:	e010      	b.n	8009334 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009312:	4b0b      	ldr	r3, [pc, #44]	; (8009340 <osKernelStart+0x48>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2b01      	cmp	r3, #1
 8009318:	d109      	bne.n	800932e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800931a:	f7ff ffbf 	bl	800929c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800931e:	4b08      	ldr	r3, [pc, #32]	; (8009340 <osKernelStart+0x48>)
 8009320:	2202      	movs	r2, #2
 8009322:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009324:	f001 f9e0 	bl	800a6e8 <vTaskStartScheduler>
      stat = osOK;
 8009328:	2300      	movs	r3, #0
 800932a:	607b      	str	r3, [r7, #4]
 800932c:	e002      	b.n	8009334 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800932e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009332:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009334:	687b      	ldr	r3, [r7, #4]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3708      	adds	r7, #8
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20000920 	.word	0x20000920

08009344 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009344:	b580      	push	{r7, lr}
 8009346:	b08e      	sub	sp, #56	; 0x38
 8009348:	af04      	add	r7, sp, #16
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009350:	2300      	movs	r3, #0
 8009352:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009354:	f3ef 8305 	mrs	r3, IPSR
 8009358:	617b      	str	r3, [r7, #20]
  return(result);
 800935a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800935c:	2b00      	cmp	r3, #0
 800935e:	d17e      	bne.n	800945e <osThreadNew+0x11a>
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d07b      	beq.n	800945e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009366:	2380      	movs	r3, #128	; 0x80
 8009368:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800936a:	2318      	movs	r3, #24
 800936c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800936e:	2300      	movs	r3, #0
 8009370:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009372:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009376:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d045      	beq.n	800940a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d002      	beq.n	800938c <osThreadNew+0x48>
        name = attr->name;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	699b      	ldr	r3, [r3, #24]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d002      	beq.n	800939a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	699b      	ldr	r3, [r3, #24]
 8009398:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800939a:	69fb      	ldr	r3, [r7, #28]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d008      	beq.n	80093b2 <osThreadNew+0x6e>
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	2b38      	cmp	r3, #56	; 0x38
 80093a4:	d805      	bhi.n	80093b2 <osThreadNew+0x6e>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	f003 0301 	and.w	r3, r3, #1
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d001      	beq.n	80093b6 <osThreadNew+0x72>
        return (NULL);
 80093b2:	2300      	movs	r3, #0
 80093b4:	e054      	b.n	8009460 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	695b      	ldr	r3, [r3, #20]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d003      	beq.n	80093c6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	695b      	ldr	r3, [r3, #20]
 80093c2:	089b      	lsrs	r3, r3, #2
 80093c4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	689b      	ldr	r3, [r3, #8]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d00e      	beq.n	80093ec <osThreadNew+0xa8>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	2b5b      	cmp	r3, #91	; 0x5b
 80093d4:	d90a      	bls.n	80093ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d006      	beq.n	80093ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d002      	beq.n	80093ec <osThreadNew+0xa8>
        mem = 1;
 80093e6:	2301      	movs	r3, #1
 80093e8:	61bb      	str	r3, [r7, #24]
 80093ea:	e010      	b.n	800940e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d10c      	bne.n	800940e <osThreadNew+0xca>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d108      	bne.n	800940e <osThreadNew+0xca>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	691b      	ldr	r3, [r3, #16]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d104      	bne.n	800940e <osThreadNew+0xca>
          mem = 0;
 8009404:	2300      	movs	r3, #0
 8009406:	61bb      	str	r3, [r7, #24]
 8009408:	e001      	b.n	800940e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800940a:	2300      	movs	r3, #0
 800940c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	2b01      	cmp	r3, #1
 8009412:	d110      	bne.n	8009436 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800941c:	9202      	str	r2, [sp, #8]
 800941e:	9301      	str	r3, [sp, #4]
 8009420:	69fb      	ldr	r3, [r7, #28]
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	6a3a      	ldr	r2, [r7, #32]
 8009428:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f000 ff86 	bl	800a33c <xTaskCreateStatic>
 8009430:	4603      	mov	r3, r0
 8009432:	613b      	str	r3, [r7, #16]
 8009434:	e013      	b.n	800945e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009436:	69bb      	ldr	r3, [r7, #24]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d110      	bne.n	800945e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800943c:	6a3b      	ldr	r3, [r7, #32]
 800943e:	b29a      	uxth	r2, r3
 8009440:	f107 0310 	add.w	r3, r7, #16
 8009444:	9301      	str	r3, [sp, #4]
 8009446:	69fb      	ldr	r3, [r7, #28]
 8009448:	9300      	str	r3, [sp, #0]
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	f000 ffd1 	bl	800a3f6 <xTaskCreate>
 8009454:	4603      	mov	r3, r0
 8009456:	2b01      	cmp	r3, #1
 8009458:	d001      	beq.n	800945e <osThreadNew+0x11a>
            hTask = NULL;
 800945a:	2300      	movs	r3, #0
 800945c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800945e:	693b      	ldr	r3, [r7, #16]
}
 8009460:	4618      	mov	r0, r3
 8009462:	3728      	adds	r7, #40	; 0x28
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009470:	f3ef 8305 	mrs	r3, IPSR
 8009474:	60bb      	str	r3, [r7, #8]
  return(result);
 8009476:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009478:	2b00      	cmp	r3, #0
 800947a:	d003      	beq.n	8009484 <osDelay+0x1c>
    stat = osErrorISR;
 800947c:	f06f 0305 	mvn.w	r3, #5
 8009480:	60fb      	str	r3, [r7, #12]
 8009482:	e007      	b.n	8009494 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009484:	2300      	movs	r3, #0
 8009486:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d002      	beq.n	8009494 <osDelay+0x2c>
      vTaskDelay(ticks);
 800948e:	6878      	ldr	r0, [r7, #4]
 8009490:	f001 f8f6 	bl	800a680 <vTaskDelay>
    }
  }

  return (stat);
 8009494:	68fb      	ldr	r3, [r7, #12]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3710      	adds	r7, #16
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}

0800949e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800949e:	b580      	push	{r7, lr}
 80094a0:	b08a      	sub	sp, #40	; 0x28
 80094a2:	af02      	add	r7, sp, #8
 80094a4:	60f8      	str	r0, [r7, #12]
 80094a6:	60b9      	str	r1, [r7, #8]
 80094a8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80094aa:	2300      	movs	r3, #0
 80094ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094ae:	f3ef 8305 	mrs	r3, IPSR
 80094b2:	613b      	str	r3, [r7, #16]
  return(result);
 80094b4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d175      	bne.n	80095a6 <osSemaphoreNew+0x108>
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d072      	beq.n	80095a6 <osSemaphoreNew+0x108>
 80094c0:	68ba      	ldr	r2, [r7, #8]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d86e      	bhi.n	80095a6 <osSemaphoreNew+0x108>
    mem = -1;
 80094c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80094cc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d015      	beq.n	8009500 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d006      	beq.n	80094ea <osSemaphoreNew+0x4c>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	2b4f      	cmp	r3, #79	; 0x4f
 80094e2:	d902      	bls.n	80094ea <osSemaphoreNew+0x4c>
        mem = 1;
 80094e4:	2301      	movs	r3, #1
 80094e6:	61bb      	str	r3, [r7, #24]
 80094e8:	e00c      	b.n	8009504 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d108      	bne.n	8009504 <osSemaphoreNew+0x66>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	68db      	ldr	r3, [r3, #12]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d104      	bne.n	8009504 <osSemaphoreNew+0x66>
          mem = 0;
 80094fa:	2300      	movs	r3, #0
 80094fc:	61bb      	str	r3, [r7, #24]
 80094fe:	e001      	b.n	8009504 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009500:	2300      	movs	r3, #0
 8009502:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009504:	69bb      	ldr	r3, [r7, #24]
 8009506:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800950a:	d04c      	beq.n	80095a6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d128      	bne.n	8009564 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009512:	69bb      	ldr	r3, [r7, #24]
 8009514:	2b01      	cmp	r3, #1
 8009516:	d10a      	bne.n	800952e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	2203      	movs	r2, #3
 800951e:	9200      	str	r2, [sp, #0]
 8009520:	2200      	movs	r2, #0
 8009522:	2100      	movs	r1, #0
 8009524:	2001      	movs	r0, #1
 8009526:	f000 f993 	bl	8009850 <xQueueGenericCreateStatic>
 800952a:	61f8      	str	r0, [r7, #28]
 800952c:	e005      	b.n	800953a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800952e:	2203      	movs	r2, #3
 8009530:	2100      	movs	r1, #0
 8009532:	2001      	movs	r0, #1
 8009534:	f000 fa04 	bl	8009940 <xQueueGenericCreate>
 8009538:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800953a:	69fb      	ldr	r3, [r7, #28]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d022      	beq.n	8009586 <osSemaphoreNew+0xe8>
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d01f      	beq.n	8009586 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009546:	2300      	movs	r3, #0
 8009548:	2200      	movs	r2, #0
 800954a:	2100      	movs	r1, #0
 800954c:	69f8      	ldr	r0, [r7, #28]
 800954e:	f000 fabf 	bl	8009ad0 <xQueueGenericSend>
 8009552:	4603      	mov	r3, r0
 8009554:	2b01      	cmp	r3, #1
 8009556:	d016      	beq.n	8009586 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009558:	69f8      	ldr	r0, [r7, #28]
 800955a:	f000 fd33 	bl	8009fc4 <vQueueDelete>
            hSemaphore = NULL;
 800955e:	2300      	movs	r3, #0
 8009560:	61fb      	str	r3, [r7, #28]
 8009562:	e010      	b.n	8009586 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009564:	69bb      	ldr	r3, [r7, #24]
 8009566:	2b01      	cmp	r3, #1
 8009568:	d108      	bne.n	800957c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	689b      	ldr	r3, [r3, #8]
 800956e:	461a      	mov	r2, r3
 8009570:	68b9      	ldr	r1, [r7, #8]
 8009572:	68f8      	ldr	r0, [r7, #12]
 8009574:	f000 fa41 	bl	80099fa <xQueueCreateCountingSemaphoreStatic>
 8009578:	61f8      	str	r0, [r7, #28]
 800957a:	e004      	b.n	8009586 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800957c:	68b9      	ldr	r1, [r7, #8]
 800957e:	68f8      	ldr	r0, [r7, #12]
 8009580:	f000 fa72 	bl	8009a68 <xQueueCreateCountingSemaphore>
 8009584:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d00c      	beq.n	80095a6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d003      	beq.n	800959a <osSemaphoreNew+0xfc>
          name = attr->name;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	617b      	str	r3, [r7, #20]
 8009598:	e001      	b.n	800959e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800959a:	2300      	movs	r3, #0
 800959c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800959e:	6979      	ldr	r1, [r7, #20]
 80095a0:	69f8      	ldr	r0, [r7, #28]
 80095a2:	f000 fe43 	bl	800a22c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80095a6:	69fb      	ldr	r3, [r7, #28]
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3720      	adds	r7, #32
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80095b0:	b480      	push	{r7}
 80095b2:	b085      	sub	sp, #20
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	4a07      	ldr	r2, [pc, #28]	; (80095dc <vApplicationGetIdleTaskMemory+0x2c>)
 80095c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	4a06      	ldr	r2, [pc, #24]	; (80095e0 <vApplicationGetIdleTaskMemory+0x30>)
 80095c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2280      	movs	r2, #128	; 0x80
 80095cc:	601a      	str	r2, [r3, #0]
}
 80095ce:	bf00      	nop
 80095d0:	3714      	adds	r7, #20
 80095d2:	46bd      	mov	sp, r7
 80095d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d8:	4770      	bx	lr
 80095da:	bf00      	nop
 80095dc:	20000924 	.word	0x20000924
 80095e0:	20000980 	.word	0x20000980

080095e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80095e4:	b480      	push	{r7}
 80095e6:	b085      	sub	sp, #20
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	4a07      	ldr	r2, [pc, #28]	; (8009610 <vApplicationGetTimerTaskMemory+0x2c>)
 80095f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	4a06      	ldr	r2, [pc, #24]	; (8009614 <vApplicationGetTimerTaskMemory+0x30>)
 80095fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009602:	601a      	str	r2, [r3, #0]
}
 8009604:	bf00      	nop
 8009606:	3714      	adds	r7, #20
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr
 8009610:	20000b80 	.word	0x20000b80
 8009614:	20000bdc 	.word	0x20000bdc

08009618 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009618:	b480      	push	{r7}
 800961a:	b083      	sub	sp, #12
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f103 0208 	add.w	r2, r3, #8
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009630:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f103 0208 	add.w	r2, r3, #8
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f103 0208 	add.w	r2, r3, #8
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2200      	movs	r2, #0
 800964a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800964c:	bf00      	nop
 800964e:	370c      	adds	r7, #12
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009658:	b480      	push	{r7}
 800965a:	b083      	sub	sp, #12
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009666:	bf00      	nop
 8009668:	370c      	adds	r7, #12
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr

08009672 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009672:	b480      	push	{r7}
 8009674:	b085      	sub	sp, #20
 8009676:	af00      	add	r7, sp, #0
 8009678:	6078      	str	r0, [r7, #4]
 800967a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	689a      	ldr	r2, [r3, #8]
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	689b      	ldr	r3, [r3, #8]
 8009694:	683a      	ldr	r2, [r7, #0]
 8009696:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	683a      	ldr	r2, [r7, #0]
 800969c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	687a      	ldr	r2, [r7, #4]
 80096a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	1c5a      	adds	r2, r3, #1
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	601a      	str	r2, [r3, #0]
}
 80096ae:	bf00      	nop
 80096b0:	3714      	adds	r7, #20
 80096b2:	46bd      	mov	sp, r7
 80096b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b8:	4770      	bx	lr

080096ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80096ba:	b480      	push	{r7}
 80096bc:	b085      	sub	sp, #20
 80096be:	af00      	add	r7, sp, #0
 80096c0:	6078      	str	r0, [r7, #4]
 80096c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80096d0:	d103      	bne.n	80096da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	60fb      	str	r3, [r7, #12]
 80096d8:	e00c      	b.n	80096f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	3308      	adds	r3, #8
 80096de:	60fb      	str	r3, [r7, #12]
 80096e0:	e002      	b.n	80096e8 <vListInsert+0x2e>
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	60fb      	str	r3, [r7, #12]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68ba      	ldr	r2, [r7, #8]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d2f6      	bcs.n	80096e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	685a      	ldr	r2, [r3, #4]
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	683a      	ldr	r2, [r7, #0]
 8009702:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	68fa      	ldr	r2, [r7, #12]
 8009708:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	683a      	ldr	r2, [r7, #0]
 800970e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	687a      	ldr	r2, [r7, #4]
 8009714:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	1c5a      	adds	r2, r3, #1
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	601a      	str	r2, [r3, #0]
}
 8009720:	bf00      	nop
 8009722:	3714      	adds	r7, #20
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr

0800972c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800972c:	b480      	push	{r7}
 800972e:	b085      	sub	sp, #20
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	691b      	ldr	r3, [r3, #16]
 8009738:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	687a      	ldr	r2, [r7, #4]
 8009740:	6892      	ldr	r2, [r2, #8]
 8009742:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	6852      	ldr	r2, [r2, #4]
 800974c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	429a      	cmp	r2, r3
 8009756:	d103      	bne.n	8009760 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	689a      	ldr	r2, [r3, #8]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	1e5a      	subs	r2, r3, #1
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
}
 8009774:	4618      	mov	r0, r3
 8009776:	3714      	adds	r7, #20
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b084      	sub	sp, #16
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d10a      	bne.n	80097aa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009798:	f383 8811 	msr	BASEPRI, r3
 800979c:	f3bf 8f6f 	isb	sy
 80097a0:	f3bf 8f4f 	dsb	sy
 80097a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80097a6:	bf00      	nop
 80097a8:	e7fe      	b.n	80097a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80097aa:	f002 f943 	bl	800ba34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097b6:	68f9      	ldr	r1, [r7, #12]
 80097b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80097ba:	fb01 f303 	mul.w	r3, r1, r3
 80097be:	441a      	add	r2, r3
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80097da:	3b01      	subs	r3, #1
 80097dc:	68f9      	ldr	r1, [r7, #12]
 80097de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80097e0:	fb01 f303 	mul.w	r3, r1, r3
 80097e4:	441a      	add	r2, r3
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	22ff      	movs	r2, #255	; 0xff
 80097ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	22ff      	movs	r2, #255	; 0xff
 80097f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d114      	bne.n	800982a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	691b      	ldr	r3, [r3, #16]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d01a      	beq.n	800983e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	3310      	adds	r3, #16
 800980c:	4618      	mov	r0, r3
 800980e:	f001 f9f5 	bl	800abfc <xTaskRemoveFromEventList>
 8009812:	4603      	mov	r3, r0
 8009814:	2b00      	cmp	r3, #0
 8009816:	d012      	beq.n	800983e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009818:	4b0c      	ldr	r3, [pc, #48]	; (800984c <xQueueGenericReset+0xcc>)
 800981a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800981e:	601a      	str	r2, [r3, #0]
 8009820:	f3bf 8f4f 	dsb	sy
 8009824:	f3bf 8f6f 	isb	sy
 8009828:	e009      	b.n	800983e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	3310      	adds	r3, #16
 800982e:	4618      	mov	r0, r3
 8009830:	f7ff fef2 	bl	8009618 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	3324      	adds	r3, #36	; 0x24
 8009838:	4618      	mov	r0, r3
 800983a:	f7ff feed 	bl	8009618 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800983e:	f002 f929 	bl	800ba94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009842:	2301      	movs	r3, #1
}
 8009844:	4618      	mov	r0, r3
 8009846:	3710      	adds	r7, #16
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	e000ed04 	.word	0xe000ed04

08009850 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009850:	b580      	push	{r7, lr}
 8009852:	b08e      	sub	sp, #56	; 0x38
 8009854:	af02      	add	r7, sp, #8
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
 800985c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d10a      	bne.n	800987a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009868:	f383 8811 	msr	BASEPRI, r3
 800986c:	f3bf 8f6f 	isb	sy
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009876:	bf00      	nop
 8009878:	e7fe      	b.n	8009878 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d10a      	bne.n	8009896 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009892:	bf00      	nop
 8009894:	e7fe      	b.n	8009894 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d002      	beq.n	80098a2 <xQueueGenericCreateStatic+0x52>
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d001      	beq.n	80098a6 <xQueueGenericCreateStatic+0x56>
 80098a2:	2301      	movs	r3, #1
 80098a4:	e000      	b.n	80098a8 <xQueueGenericCreateStatic+0x58>
 80098a6:	2300      	movs	r3, #0
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d10a      	bne.n	80098c2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80098ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098b0:	f383 8811 	msr	BASEPRI, r3
 80098b4:	f3bf 8f6f 	isb	sy
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	623b      	str	r3, [r7, #32]
}
 80098be:	bf00      	nop
 80098c0:	e7fe      	b.n	80098c0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d102      	bne.n	80098ce <xQueueGenericCreateStatic+0x7e>
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d101      	bne.n	80098d2 <xQueueGenericCreateStatic+0x82>
 80098ce:	2301      	movs	r3, #1
 80098d0:	e000      	b.n	80098d4 <xQueueGenericCreateStatic+0x84>
 80098d2:	2300      	movs	r3, #0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d10a      	bne.n	80098ee <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80098d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098dc:	f383 8811 	msr	BASEPRI, r3
 80098e0:	f3bf 8f6f 	isb	sy
 80098e4:	f3bf 8f4f 	dsb	sy
 80098e8:	61fb      	str	r3, [r7, #28]
}
 80098ea:	bf00      	nop
 80098ec:	e7fe      	b.n	80098ec <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80098ee:	2350      	movs	r3, #80	; 0x50
 80098f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	2b50      	cmp	r3, #80	; 0x50
 80098f6:	d00a      	beq.n	800990e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80098f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098fc:	f383 8811 	msr	BASEPRI, r3
 8009900:	f3bf 8f6f 	isb	sy
 8009904:	f3bf 8f4f 	dsb	sy
 8009908:	61bb      	str	r3, [r7, #24]
}
 800990a:	bf00      	nop
 800990c:	e7fe      	b.n	800990c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800990e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00d      	beq.n	8009936 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800991a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800991c:	2201      	movs	r2, #1
 800991e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009922:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	4613      	mov	r3, r2
 800992c:	687a      	ldr	r2, [r7, #4]
 800992e:	68b9      	ldr	r1, [r7, #8]
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f000 f83f 	bl	80099b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009938:	4618      	mov	r0, r3
 800993a:	3730      	adds	r7, #48	; 0x30
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009940:	b580      	push	{r7, lr}
 8009942:	b08a      	sub	sp, #40	; 0x28
 8009944:	af02      	add	r7, sp, #8
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	4613      	mov	r3, r2
 800994c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10a      	bne.n	800996a <xQueueGenericCreate+0x2a>
	__asm volatile
 8009954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009958:	f383 8811 	msr	BASEPRI, r3
 800995c:	f3bf 8f6f 	isb	sy
 8009960:	f3bf 8f4f 	dsb	sy
 8009964:	613b      	str	r3, [r7, #16]
}
 8009966:	bf00      	nop
 8009968:	e7fe      	b.n	8009968 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	fb02 f303 	mul.w	r3, r2, r3
 8009972:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	3350      	adds	r3, #80	; 0x50
 8009978:	4618      	mov	r0, r3
 800997a:	f002 f97d 	bl	800bc78 <pvPortMalloc>
 800997e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009980:	69bb      	ldr	r3, [r7, #24]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d011      	beq.n	80099aa <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	3350      	adds	r3, #80	; 0x50
 800998e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	2200      	movs	r2, #0
 8009994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009998:	79fa      	ldrb	r2, [r7, #7]
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	9300      	str	r3, [sp, #0]
 800999e:	4613      	mov	r3, r2
 80099a0:	697a      	ldr	r2, [r7, #20]
 80099a2:	68b9      	ldr	r1, [r7, #8]
 80099a4:	68f8      	ldr	r0, [r7, #12]
 80099a6:	f000 f805 	bl	80099b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80099aa:	69bb      	ldr	r3, [r7, #24]
	}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3720      	adds	r7, #32
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b084      	sub	sp, #16
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	60f8      	str	r0, [r7, #12]
 80099bc:	60b9      	str	r1, [r7, #8]
 80099be:	607a      	str	r2, [r7, #4]
 80099c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d103      	bne.n	80099d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80099c8:	69bb      	ldr	r3, [r7, #24]
 80099ca:	69ba      	ldr	r2, [r7, #24]
 80099cc:	601a      	str	r2, [r3, #0]
 80099ce:	e002      	b.n	80099d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80099d0:	69bb      	ldr	r3, [r7, #24]
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	68fa      	ldr	r2, [r7, #12]
 80099da:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80099dc:	69bb      	ldr	r3, [r7, #24]
 80099de:	68ba      	ldr	r2, [r7, #8]
 80099e0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80099e2:	2101      	movs	r1, #1
 80099e4:	69b8      	ldr	r0, [r7, #24]
 80099e6:	f7ff fecb 	bl	8009780 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80099ea:	69bb      	ldr	r3, [r7, #24]
 80099ec:	78fa      	ldrb	r2, [r7, #3]
 80099ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80099f2:	bf00      	nop
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}

080099fa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80099fa:	b580      	push	{r7, lr}
 80099fc:	b08a      	sub	sp, #40	; 0x28
 80099fe:	af02      	add	r7, sp, #8
 8009a00:	60f8      	str	r0, [r7, #12]
 8009a02:	60b9      	str	r1, [r7, #8]
 8009a04:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d10a      	bne.n	8009a22 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a10:	f383 8811 	msr	BASEPRI, r3
 8009a14:	f3bf 8f6f 	isb	sy
 8009a18:	f3bf 8f4f 	dsb	sy
 8009a1c:	61bb      	str	r3, [r7, #24]
}
 8009a1e:	bf00      	nop
 8009a20:	e7fe      	b.n	8009a20 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009a22:	68ba      	ldr	r2, [r7, #8]
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d90a      	bls.n	8009a40 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a2e:	f383 8811 	msr	BASEPRI, r3
 8009a32:	f3bf 8f6f 	isb	sy
 8009a36:	f3bf 8f4f 	dsb	sy
 8009a3a:	617b      	str	r3, [r7, #20]
}
 8009a3c:	bf00      	nop
 8009a3e:	e7fe      	b.n	8009a3e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009a40:	2302      	movs	r3, #2
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	2100      	movs	r1, #0
 8009a4a:	68f8      	ldr	r0, [r7, #12]
 8009a4c:	f7ff ff00 	bl	8009850 <xQueueGenericCreateStatic>
 8009a50:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d002      	beq.n	8009a5e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	68ba      	ldr	r2, [r7, #8]
 8009a5c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009a5e:	69fb      	ldr	r3, [r7, #28]
	}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3720      	adds	r7, #32
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b086      	sub	sp, #24
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d10a      	bne.n	8009a8e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7c:	f383 8811 	msr	BASEPRI, r3
 8009a80:	f3bf 8f6f 	isb	sy
 8009a84:	f3bf 8f4f 	dsb	sy
 8009a88:	613b      	str	r3, [r7, #16]
}
 8009a8a:	bf00      	nop
 8009a8c:	e7fe      	b.n	8009a8c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009a8e:	683a      	ldr	r2, [r7, #0]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d90a      	bls.n	8009aac <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9a:	f383 8811 	msr	BASEPRI, r3
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f3bf 8f4f 	dsb	sy
 8009aa6:	60fb      	str	r3, [r7, #12]
}
 8009aa8:	bf00      	nop
 8009aaa:	e7fe      	b.n	8009aaa <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009aac:	2202      	movs	r2, #2
 8009aae:	2100      	movs	r1, #0
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f7ff ff45 	bl	8009940 <xQueueGenericCreate>
 8009ab6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d002      	beq.n	8009ac4 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	683a      	ldr	r2, [r7, #0]
 8009ac2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009ac4:	697b      	ldr	r3, [r7, #20]
	}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3718      	adds	r7, #24
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
	...

08009ad0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b08e      	sub	sp, #56	; 0x38
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	60f8      	str	r0, [r7, #12]
 8009ad8:	60b9      	str	r1, [r7, #8]
 8009ada:	607a      	str	r2, [r7, #4]
 8009adc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d10a      	bne.n	8009b02 <xQueueGenericSend+0x32>
	__asm volatile
 8009aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af0:	f383 8811 	msr	BASEPRI, r3
 8009af4:	f3bf 8f6f 	isb	sy
 8009af8:	f3bf 8f4f 	dsb	sy
 8009afc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009afe:	bf00      	nop
 8009b00:	e7fe      	b.n	8009b00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d103      	bne.n	8009b10 <xQueueGenericSend+0x40>
 8009b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d101      	bne.n	8009b14 <xQueueGenericSend+0x44>
 8009b10:	2301      	movs	r3, #1
 8009b12:	e000      	b.n	8009b16 <xQueueGenericSend+0x46>
 8009b14:	2300      	movs	r3, #0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10a      	bne.n	8009b30 <xQueueGenericSend+0x60>
	__asm volatile
 8009b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1e:	f383 8811 	msr	BASEPRI, r3
 8009b22:	f3bf 8f6f 	isb	sy
 8009b26:	f3bf 8f4f 	dsb	sy
 8009b2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009b2c:	bf00      	nop
 8009b2e:	e7fe      	b.n	8009b2e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d103      	bne.n	8009b3e <xQueueGenericSend+0x6e>
 8009b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b3a:	2b01      	cmp	r3, #1
 8009b3c:	d101      	bne.n	8009b42 <xQueueGenericSend+0x72>
 8009b3e:	2301      	movs	r3, #1
 8009b40:	e000      	b.n	8009b44 <xQueueGenericSend+0x74>
 8009b42:	2300      	movs	r3, #0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10a      	bne.n	8009b5e <xQueueGenericSend+0x8e>
	__asm volatile
 8009b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b4c:	f383 8811 	msr	BASEPRI, r3
 8009b50:	f3bf 8f6f 	isb	sy
 8009b54:	f3bf 8f4f 	dsb	sy
 8009b58:	623b      	str	r3, [r7, #32]
}
 8009b5a:	bf00      	nop
 8009b5c:	e7fe      	b.n	8009b5c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b5e:	f001 fa0b 	bl	800af78 <xTaskGetSchedulerState>
 8009b62:	4603      	mov	r3, r0
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d102      	bne.n	8009b6e <xQueueGenericSend+0x9e>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d101      	bne.n	8009b72 <xQueueGenericSend+0xa2>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e000      	b.n	8009b74 <xQueueGenericSend+0xa4>
 8009b72:	2300      	movs	r3, #0
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10a      	bne.n	8009b8e <xQueueGenericSend+0xbe>
	__asm volatile
 8009b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b7c:	f383 8811 	msr	BASEPRI, r3
 8009b80:	f3bf 8f6f 	isb	sy
 8009b84:	f3bf 8f4f 	dsb	sy
 8009b88:	61fb      	str	r3, [r7, #28]
}
 8009b8a:	bf00      	nop
 8009b8c:	e7fe      	b.n	8009b8c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009b8e:	f001 ff51 	bl	800ba34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d302      	bcc.n	8009ba4 <xQueueGenericSend+0xd4>
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	2b02      	cmp	r3, #2
 8009ba2:	d129      	bne.n	8009bf8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ba4:	683a      	ldr	r2, [r7, #0]
 8009ba6:	68b9      	ldr	r1, [r7, #8]
 8009ba8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009baa:	f000 fa2e 	bl	800a00a <prvCopyDataToQueue>
 8009bae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d010      	beq.n	8009bda <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bba:	3324      	adds	r3, #36	; 0x24
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f001 f81d 	bl	800abfc <xTaskRemoveFromEventList>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d013      	beq.n	8009bf0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009bc8:	4b3f      	ldr	r3, [pc, #252]	; (8009cc8 <xQueueGenericSend+0x1f8>)
 8009bca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009bce:	601a      	str	r2, [r3, #0]
 8009bd0:	f3bf 8f4f 	dsb	sy
 8009bd4:	f3bf 8f6f 	isb	sy
 8009bd8:	e00a      	b.n	8009bf0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d007      	beq.n	8009bf0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009be0:	4b39      	ldr	r3, [pc, #228]	; (8009cc8 <xQueueGenericSend+0x1f8>)
 8009be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009be6:	601a      	str	r2, [r3, #0]
 8009be8:	f3bf 8f4f 	dsb	sy
 8009bec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009bf0:	f001 ff50 	bl	800ba94 <vPortExitCritical>
				return pdPASS;
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	e063      	b.n	8009cc0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d103      	bne.n	8009c06 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009bfe:	f001 ff49 	bl	800ba94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009c02:	2300      	movs	r3, #0
 8009c04:	e05c      	b.n	8009cc0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009c06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d106      	bne.n	8009c1a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c0c:	f107 0314 	add.w	r3, r7, #20
 8009c10:	4618      	mov	r0, r3
 8009c12:	f001 f857 	bl	800acc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c16:	2301      	movs	r3, #1
 8009c18:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009c1a:	f001 ff3b 	bl	800ba94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009c1e:	f000 fdc9 	bl	800a7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009c22:	f001 ff07 	bl	800ba34 <vPortEnterCritical>
 8009c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009c2c:	b25b      	sxtb	r3, r3
 8009c2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c32:	d103      	bne.n	8009c3c <xQueueGenericSend+0x16c>
 8009c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009c42:	b25b      	sxtb	r3, r3
 8009c44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c48:	d103      	bne.n	8009c52 <xQueueGenericSend+0x182>
 8009c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009c52:	f001 ff1f 	bl	800ba94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c56:	1d3a      	adds	r2, r7, #4
 8009c58:	f107 0314 	add.w	r3, r7, #20
 8009c5c:	4611      	mov	r1, r2
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f001 f846 	bl	800acf0 <xTaskCheckForTimeOut>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d124      	bne.n	8009cb4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009c6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c6c:	f000 fac5 	bl	800a1fa <prvIsQueueFull>
 8009c70:	4603      	mov	r3, r0
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d018      	beq.n	8009ca8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c78:	3310      	adds	r3, #16
 8009c7a:	687a      	ldr	r2, [r7, #4]
 8009c7c:	4611      	mov	r1, r2
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f000 ff6c 	bl	800ab5c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009c84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c86:	f000 fa50 	bl	800a12a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009c8a:	f000 fda1 	bl	800a7d0 <xTaskResumeAll>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	f47f af7c 	bne.w	8009b8e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009c96:	4b0c      	ldr	r3, [pc, #48]	; (8009cc8 <xQueueGenericSend+0x1f8>)
 8009c98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c9c:	601a      	str	r2, [r3, #0]
 8009c9e:	f3bf 8f4f 	dsb	sy
 8009ca2:	f3bf 8f6f 	isb	sy
 8009ca6:	e772      	b.n	8009b8e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009ca8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009caa:	f000 fa3e 	bl	800a12a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009cae:	f000 fd8f 	bl	800a7d0 <xTaskResumeAll>
 8009cb2:	e76c      	b.n	8009b8e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009cb4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009cb6:	f000 fa38 	bl	800a12a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009cba:	f000 fd89 	bl	800a7d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009cbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3738      	adds	r7, #56	; 0x38
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	e000ed04 	.word	0xe000ed04

08009ccc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b090      	sub	sp, #64	; 0x40
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	60f8      	str	r0, [r7, #12]
 8009cd4:	60b9      	str	r1, [r7, #8]
 8009cd6:	607a      	str	r2, [r7, #4]
 8009cd8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d10a      	bne.n	8009cfa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce8:	f383 8811 	msr	BASEPRI, r3
 8009cec:	f3bf 8f6f 	isb	sy
 8009cf0:	f3bf 8f4f 	dsb	sy
 8009cf4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009cf6:	bf00      	nop
 8009cf8:	e7fe      	b.n	8009cf8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d103      	bne.n	8009d08 <xQueueGenericSendFromISR+0x3c>
 8009d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d101      	bne.n	8009d0c <xQueueGenericSendFromISR+0x40>
 8009d08:	2301      	movs	r3, #1
 8009d0a:	e000      	b.n	8009d0e <xQueueGenericSendFromISR+0x42>
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d10a      	bne.n	8009d28 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009d24:	bf00      	nop
 8009d26:	e7fe      	b.n	8009d26 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d103      	bne.n	8009d36 <xQueueGenericSendFromISR+0x6a>
 8009d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d32:	2b01      	cmp	r3, #1
 8009d34:	d101      	bne.n	8009d3a <xQueueGenericSendFromISR+0x6e>
 8009d36:	2301      	movs	r3, #1
 8009d38:	e000      	b.n	8009d3c <xQueueGenericSendFromISR+0x70>
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d10a      	bne.n	8009d56 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d44:	f383 8811 	msr	BASEPRI, r3
 8009d48:	f3bf 8f6f 	isb	sy
 8009d4c:	f3bf 8f4f 	dsb	sy
 8009d50:	623b      	str	r3, [r7, #32]
}
 8009d52:	bf00      	nop
 8009d54:	e7fe      	b.n	8009d54 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009d56:	f001 ff4f 	bl	800bbf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009d5a:	f3ef 8211 	mrs	r2, BASEPRI
 8009d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d62:	f383 8811 	msr	BASEPRI, r3
 8009d66:	f3bf 8f6f 	isb	sy
 8009d6a:	f3bf 8f4f 	dsb	sy
 8009d6e:	61fa      	str	r2, [r7, #28]
 8009d70:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009d72:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009d74:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d302      	bcc.n	8009d88 <xQueueGenericSendFromISR+0xbc>
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	d12f      	bne.n	8009de8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d96:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009d98:	683a      	ldr	r2, [r7, #0]
 8009d9a:	68b9      	ldr	r1, [r7, #8]
 8009d9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009d9e:	f000 f934 	bl	800a00a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009da2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009da6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009daa:	d112      	bne.n	8009dd2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d016      	beq.n	8009de2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009db6:	3324      	adds	r3, #36	; 0x24
 8009db8:	4618      	mov	r0, r3
 8009dba:	f000 ff1f 	bl	800abfc <xTaskRemoveFromEventList>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d00e      	beq.n	8009de2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d00b      	beq.n	8009de2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2201      	movs	r2, #1
 8009dce:	601a      	str	r2, [r3, #0]
 8009dd0:	e007      	b.n	8009de2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009dd2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009dd6:	3301      	adds	r3, #1
 8009dd8:	b2db      	uxtb	r3, r3
 8009dda:	b25a      	sxtb	r2, r3
 8009ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009de2:	2301      	movs	r3, #1
 8009de4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009de6:	e001      	b.n	8009dec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009de8:	2300      	movs	r3, #0
 8009dea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009dec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009dee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009df6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	3740      	adds	r7, #64	; 0x40
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
	...

08009e04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b08c      	sub	sp, #48	; 0x30
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009e10:	2300      	movs	r3, #0
 8009e12:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d10a      	bne.n	8009e34 <xQueueReceive+0x30>
	__asm volatile
 8009e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e22:	f383 8811 	msr	BASEPRI, r3
 8009e26:	f3bf 8f6f 	isb	sy
 8009e2a:	f3bf 8f4f 	dsb	sy
 8009e2e:	623b      	str	r3, [r7, #32]
}
 8009e30:	bf00      	nop
 8009e32:	e7fe      	b.n	8009e32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d103      	bne.n	8009e42 <xQueueReceive+0x3e>
 8009e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d101      	bne.n	8009e46 <xQueueReceive+0x42>
 8009e42:	2301      	movs	r3, #1
 8009e44:	e000      	b.n	8009e48 <xQueueReceive+0x44>
 8009e46:	2300      	movs	r3, #0
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d10a      	bne.n	8009e62 <xQueueReceive+0x5e>
	__asm volatile
 8009e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e50:	f383 8811 	msr	BASEPRI, r3
 8009e54:	f3bf 8f6f 	isb	sy
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	61fb      	str	r3, [r7, #28]
}
 8009e5e:	bf00      	nop
 8009e60:	e7fe      	b.n	8009e60 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e62:	f001 f889 	bl	800af78 <xTaskGetSchedulerState>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d102      	bne.n	8009e72 <xQueueReceive+0x6e>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d101      	bne.n	8009e76 <xQueueReceive+0x72>
 8009e72:	2301      	movs	r3, #1
 8009e74:	e000      	b.n	8009e78 <xQueueReceive+0x74>
 8009e76:	2300      	movs	r3, #0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d10a      	bne.n	8009e92 <xQueueReceive+0x8e>
	__asm volatile
 8009e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e80:	f383 8811 	msr	BASEPRI, r3
 8009e84:	f3bf 8f6f 	isb	sy
 8009e88:	f3bf 8f4f 	dsb	sy
 8009e8c:	61bb      	str	r3, [r7, #24]
}
 8009e8e:	bf00      	nop
 8009e90:	e7fe      	b.n	8009e90 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e92:	f001 fdcf 	bl	800ba34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e9a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d01f      	beq.n	8009ee2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009ea2:	68b9      	ldr	r1, [r7, #8]
 8009ea4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ea6:	f000 f91a 	bl	800a0de <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eac:	1e5a      	subs	r2, r3, #1
 8009eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eb4:	691b      	ldr	r3, [r3, #16]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d00f      	beq.n	8009eda <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ebc:	3310      	adds	r3, #16
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f000 fe9c 	bl	800abfc <xTaskRemoveFromEventList>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d007      	beq.n	8009eda <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009eca:	4b3d      	ldr	r3, [pc, #244]	; (8009fc0 <xQueueReceive+0x1bc>)
 8009ecc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ed0:	601a      	str	r2, [r3, #0]
 8009ed2:	f3bf 8f4f 	dsb	sy
 8009ed6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009eda:	f001 fddb 	bl	800ba94 <vPortExitCritical>
				return pdPASS;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e069      	b.n	8009fb6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d103      	bne.n	8009ef0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009ee8:	f001 fdd4 	bl	800ba94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009eec:	2300      	movs	r3, #0
 8009eee:	e062      	b.n	8009fb6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d106      	bne.n	8009f04 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ef6:	f107 0310 	add.w	r3, r7, #16
 8009efa:	4618      	mov	r0, r3
 8009efc:	f000 fee2 	bl	800acc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009f00:	2301      	movs	r3, #1
 8009f02:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009f04:	f001 fdc6 	bl	800ba94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009f08:	f000 fc54 	bl	800a7b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009f0c:	f001 fd92 	bl	800ba34 <vPortEnterCritical>
 8009f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009f16:	b25b      	sxtb	r3, r3
 8009f18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f1c:	d103      	bne.n	8009f26 <xQueueReceive+0x122>
 8009f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f20:	2200      	movs	r2, #0
 8009f22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f2c:	b25b      	sxtb	r3, r3
 8009f2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f32:	d103      	bne.n	8009f3c <xQueueReceive+0x138>
 8009f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f36:	2200      	movs	r2, #0
 8009f38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009f3c:	f001 fdaa 	bl	800ba94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f40:	1d3a      	adds	r2, r7, #4
 8009f42:	f107 0310 	add.w	r3, r7, #16
 8009f46:	4611      	mov	r1, r2
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f000 fed1 	bl	800acf0 <xTaskCheckForTimeOut>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d123      	bne.n	8009f9c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f56:	f000 f93a 	bl	800a1ce <prvIsQueueEmpty>
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d017      	beq.n	8009f90 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f62:	3324      	adds	r3, #36	; 0x24
 8009f64:	687a      	ldr	r2, [r7, #4]
 8009f66:	4611      	mov	r1, r2
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f000 fdf7 	bl	800ab5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f70:	f000 f8db 	bl	800a12a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009f74:	f000 fc2c 	bl	800a7d0 <xTaskResumeAll>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d189      	bne.n	8009e92 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009f7e:	4b10      	ldr	r3, [pc, #64]	; (8009fc0 <xQueueReceive+0x1bc>)
 8009f80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f84:	601a      	str	r2, [r3, #0]
 8009f86:	f3bf 8f4f 	dsb	sy
 8009f8a:	f3bf 8f6f 	isb	sy
 8009f8e:	e780      	b.n	8009e92 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009f90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f92:	f000 f8ca 	bl	800a12a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f96:	f000 fc1b 	bl	800a7d0 <xTaskResumeAll>
 8009f9a:	e77a      	b.n	8009e92 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009f9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009f9e:	f000 f8c4 	bl	800a12a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009fa2:	f000 fc15 	bl	800a7d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009fa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009fa8:	f000 f911 	bl	800a1ce <prvIsQueueEmpty>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	f43f af6f 	beq.w	8009e92 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009fb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	3730      	adds	r7, #48	; 0x30
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	e000ed04 	.word	0xe000ed04

08009fc4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d10a      	bne.n	8009fec <vQueueDelete+0x28>
	__asm volatile
 8009fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fda:	f383 8811 	msr	BASEPRI, r3
 8009fde:	f3bf 8f6f 	isb	sy
 8009fe2:	f3bf 8f4f 	dsb	sy
 8009fe6:	60bb      	str	r3, [r7, #8]
}
 8009fe8:	bf00      	nop
 8009fea:	e7fe      	b.n	8009fea <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f000 f947 	bl	800a280 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d102      	bne.n	800a002 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	f001 ff07 	bl	800be10 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a002:	bf00      	nop
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}

0800a00a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a00a:	b580      	push	{r7, lr}
 800a00c:	b086      	sub	sp, #24
 800a00e:	af00      	add	r7, sp, #0
 800a010:	60f8      	str	r0, [r7, #12]
 800a012:	60b9      	str	r1, [r7, #8]
 800a014:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a016:	2300      	movs	r3, #0
 800a018:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a01e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a024:	2b00      	cmp	r3, #0
 800a026:	d10d      	bne.n	800a044 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d14d      	bne.n	800a0cc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	689b      	ldr	r3, [r3, #8]
 800a034:	4618      	mov	r0, r3
 800a036:	f000 ffbd 	bl	800afb4 <xTaskPriorityDisinherit>
 800a03a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	609a      	str	r2, [r3, #8]
 800a042:	e043      	b.n	800a0cc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d119      	bne.n	800a07e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	6858      	ldr	r0, [r3, #4]
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a052:	461a      	mov	r2, r3
 800a054:	68b9      	ldr	r1, [r7, #8]
 800a056:	f002 fd67 	bl	800cb28 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a062:	441a      	add	r2, r3
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	689b      	ldr	r3, [r3, #8]
 800a070:	429a      	cmp	r2, r3
 800a072:	d32b      	bcc.n	800a0cc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681a      	ldr	r2, [r3, #0]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	605a      	str	r2, [r3, #4]
 800a07c:	e026      	b.n	800a0cc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	68d8      	ldr	r0, [r3, #12]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a086:	461a      	mov	r2, r3
 800a088:	68b9      	ldr	r1, [r7, #8]
 800a08a:	f002 fd4d 	bl	800cb28 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	68da      	ldr	r2, [r3, #12]
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a096:	425b      	negs	r3, r3
 800a098:	441a      	add	r2, r3
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	68da      	ldr	r2, [r3, #12]
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d207      	bcs.n	800a0ba <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	689a      	ldr	r2, [r3, #8]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0b2:	425b      	negs	r3, r3
 800a0b4:	441a      	add	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2b02      	cmp	r3, #2
 800a0be:	d105      	bne.n	800a0cc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d002      	beq.n	800a0cc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	3b01      	subs	r3, #1
 800a0ca:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	1c5a      	adds	r2, r3, #1
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a0d4:	697b      	ldr	r3, [r7, #20]
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3718      	adds	r7, #24
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b082      	sub	sp, #8
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
 800a0e6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d018      	beq.n	800a122 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	68da      	ldr	r2, [r3, #12]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0f8:	441a      	add	r2, r3
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	68da      	ldr	r2, [r3, #12]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	429a      	cmp	r2, r3
 800a108:	d303      	bcc.n	800a112 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681a      	ldr	r2, [r3, #0]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	68d9      	ldr	r1, [r3, #12]
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a11a:	461a      	mov	r2, r3
 800a11c:	6838      	ldr	r0, [r7, #0]
 800a11e:	f002 fd03 	bl	800cb28 <memcpy>
	}
}
 800a122:	bf00      	nop
 800a124:	3708      	adds	r7, #8
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b084      	sub	sp, #16
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a132:	f001 fc7f 	bl	800ba34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a13c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a13e:	e011      	b.n	800a164 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a144:	2b00      	cmp	r3, #0
 800a146:	d012      	beq.n	800a16e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	3324      	adds	r3, #36	; 0x24
 800a14c:	4618      	mov	r0, r3
 800a14e:	f000 fd55 	bl	800abfc <xTaskRemoveFromEventList>
 800a152:	4603      	mov	r3, r0
 800a154:	2b00      	cmp	r3, #0
 800a156:	d001      	beq.n	800a15c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a158:	f000 fe2c 	bl	800adb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a15c:	7bfb      	ldrb	r3, [r7, #15]
 800a15e:	3b01      	subs	r3, #1
 800a160:	b2db      	uxtb	r3, r3
 800a162:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a164:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	dce9      	bgt.n	800a140 <prvUnlockQueue+0x16>
 800a16c:	e000      	b.n	800a170 <prvUnlockQueue+0x46>
					break;
 800a16e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	22ff      	movs	r2, #255	; 0xff
 800a174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a178:	f001 fc8c 	bl	800ba94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a17c:	f001 fc5a 	bl	800ba34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a186:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a188:	e011      	b.n	800a1ae <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	691b      	ldr	r3, [r3, #16]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d012      	beq.n	800a1b8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	3310      	adds	r3, #16
 800a196:	4618      	mov	r0, r3
 800a198:	f000 fd30 	bl	800abfc <xTaskRemoveFromEventList>
 800a19c:	4603      	mov	r3, r0
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d001      	beq.n	800a1a6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a1a2:	f000 fe07 	bl	800adb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a1a6:	7bbb      	ldrb	r3, [r7, #14]
 800a1a8:	3b01      	subs	r3, #1
 800a1aa:	b2db      	uxtb	r3, r3
 800a1ac:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a1ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	dce9      	bgt.n	800a18a <prvUnlockQueue+0x60>
 800a1b6:	e000      	b.n	800a1ba <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a1b8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	22ff      	movs	r2, #255	; 0xff
 800a1be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a1c2:	f001 fc67 	bl	800ba94 <vPortExitCritical>
}
 800a1c6:	bf00      	nop
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b084      	sub	sp, #16
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a1d6:	f001 fc2d 	bl	800ba34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d102      	bne.n	800a1e8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	60fb      	str	r3, [r7, #12]
 800a1e6:	e001      	b.n	800a1ec <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a1ec:	f001 fc52 	bl	800ba94 <vPortExitCritical>

	return xReturn;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}

0800a1fa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a1fa:	b580      	push	{r7, lr}
 800a1fc:	b084      	sub	sp, #16
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a202:	f001 fc17 	bl	800ba34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a20e:	429a      	cmp	r2, r3
 800a210:	d102      	bne.n	800a218 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a212:	2301      	movs	r3, #1
 800a214:	60fb      	str	r3, [r7, #12]
 800a216:	e001      	b.n	800a21c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a218:	2300      	movs	r3, #0
 800a21a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a21c:	f001 fc3a 	bl	800ba94 <vPortExitCritical>

	return xReturn;
 800a220:	68fb      	ldr	r3, [r7, #12]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3710      	adds	r7, #16
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
	...

0800a22c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a22c:	b480      	push	{r7}
 800a22e:	b085      	sub	sp, #20
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a236:	2300      	movs	r3, #0
 800a238:	60fb      	str	r3, [r7, #12]
 800a23a:	e014      	b.n	800a266 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a23c:	4a0f      	ldr	r2, [pc, #60]	; (800a27c <vQueueAddToRegistry+0x50>)
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d10b      	bne.n	800a260 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a248:	490c      	ldr	r1, [pc, #48]	; (800a27c <vQueueAddToRegistry+0x50>)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	683a      	ldr	r2, [r7, #0]
 800a24e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a252:	4a0a      	ldr	r2, [pc, #40]	; (800a27c <vQueueAddToRegistry+0x50>)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	00db      	lsls	r3, r3, #3
 800a258:	4413      	add	r3, r2
 800a25a:	687a      	ldr	r2, [r7, #4]
 800a25c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a25e:	e006      	b.n	800a26e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	3301      	adds	r3, #1
 800a264:	60fb      	str	r3, [r7, #12]
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	2b07      	cmp	r3, #7
 800a26a:	d9e7      	bls.n	800a23c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a26c:	bf00      	nop
 800a26e:	bf00      	nop
 800a270:	3714      	adds	r7, #20
 800a272:	46bd      	mov	sp, r7
 800a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a278:	4770      	bx	lr
 800a27a:	bf00      	nop
 800a27c:	20000fdc 	.word	0x20000fdc

0800a280 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a280:	b480      	push	{r7}
 800a282:	b085      	sub	sp, #20
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a288:	2300      	movs	r3, #0
 800a28a:	60fb      	str	r3, [r7, #12]
 800a28c:	e016      	b.n	800a2bc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a28e:	4a10      	ldr	r2, [pc, #64]	; (800a2d0 <vQueueUnregisterQueue+0x50>)
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	00db      	lsls	r3, r3, #3
 800a294:	4413      	add	r3, r2
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	687a      	ldr	r2, [r7, #4]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d10b      	bne.n	800a2b6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a29e:	4a0c      	ldr	r2, [pc, #48]	; (800a2d0 <vQueueUnregisterQueue+0x50>)
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	2100      	movs	r1, #0
 800a2a4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a2a8:	4a09      	ldr	r2, [pc, #36]	; (800a2d0 <vQueueUnregisterQueue+0x50>)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	00db      	lsls	r3, r3, #3
 800a2ae:	4413      	add	r3, r2
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	605a      	str	r2, [r3, #4]
				break;
 800a2b4:	e006      	b.n	800a2c4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	60fb      	str	r3, [r7, #12]
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2b07      	cmp	r3, #7
 800a2c0:	d9e5      	bls.n	800a28e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a2c2:	bf00      	nop
 800a2c4:	bf00      	nop
 800a2c6:	3714      	adds	r7, #20
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ce:	4770      	bx	lr
 800a2d0:	20000fdc 	.word	0x20000fdc

0800a2d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b086      	sub	sp, #24
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	60b9      	str	r1, [r7, #8]
 800a2de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a2e4:	f001 fba6 	bl	800ba34 <vPortEnterCritical>
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a2ee:	b25b      	sxtb	r3, r3
 800a2f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2f4:	d103      	bne.n	800a2fe <vQueueWaitForMessageRestricted+0x2a>
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a304:	b25b      	sxtb	r3, r3
 800a306:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a30a:	d103      	bne.n	800a314 <vQueueWaitForMessageRestricted+0x40>
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	2200      	movs	r2, #0
 800a310:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a314:	f001 fbbe 	bl	800ba94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a318:	697b      	ldr	r3, [r7, #20]
 800a31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d106      	bne.n	800a32e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	3324      	adds	r3, #36	; 0x24
 800a324:	687a      	ldr	r2, [r7, #4]
 800a326:	68b9      	ldr	r1, [r7, #8]
 800a328:	4618      	mov	r0, r3
 800a32a:	f000 fc3b 	bl	800aba4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a32e:	6978      	ldr	r0, [r7, #20]
 800a330:	f7ff fefb 	bl	800a12a <prvUnlockQueue>
	}
 800a334:	bf00      	nop
 800a336:	3718      	adds	r7, #24
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b08e      	sub	sp, #56	; 0x38
 800a340:	af04      	add	r7, sp, #16
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	607a      	str	r2, [r7, #4]
 800a348:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a34a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d10a      	bne.n	800a366 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a354:	f383 8811 	msr	BASEPRI, r3
 800a358:	f3bf 8f6f 	isb	sy
 800a35c:	f3bf 8f4f 	dsb	sy
 800a360:	623b      	str	r3, [r7, #32]
}
 800a362:	bf00      	nop
 800a364:	e7fe      	b.n	800a364 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d10a      	bne.n	800a382 <xTaskCreateStatic+0x46>
	__asm volatile
 800a36c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a370:	f383 8811 	msr	BASEPRI, r3
 800a374:	f3bf 8f6f 	isb	sy
 800a378:	f3bf 8f4f 	dsb	sy
 800a37c:	61fb      	str	r3, [r7, #28]
}
 800a37e:	bf00      	nop
 800a380:	e7fe      	b.n	800a380 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a382:	235c      	movs	r3, #92	; 0x5c
 800a384:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	2b5c      	cmp	r3, #92	; 0x5c
 800a38a:	d00a      	beq.n	800a3a2 <xTaskCreateStatic+0x66>
	__asm volatile
 800a38c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a390:	f383 8811 	msr	BASEPRI, r3
 800a394:	f3bf 8f6f 	isb	sy
 800a398:	f3bf 8f4f 	dsb	sy
 800a39c:	61bb      	str	r3, [r7, #24]
}
 800a39e:	bf00      	nop
 800a3a0:	e7fe      	b.n	800a3a0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a3a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d01e      	beq.n	800a3e8 <xTaskCreateStatic+0xac>
 800a3aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d01b      	beq.n	800a3e8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a3b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3bc:	2202      	movs	r2, #2
 800a3be:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	9303      	str	r3, [sp, #12]
 800a3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c8:	9302      	str	r3, [sp, #8]
 800a3ca:	f107 0314 	add.w	r3, r7, #20
 800a3ce:	9301      	str	r3, [sp, #4]
 800a3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d2:	9300      	str	r3, [sp, #0]
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	68b9      	ldr	r1, [r7, #8]
 800a3da:	68f8      	ldr	r0, [r7, #12]
 800a3dc:	f000 f850 	bl	800a480 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a3e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a3e2:	f000 f8dd 	bl	800a5a0 <prvAddNewTaskToReadyList>
 800a3e6:	e001      	b.n	800a3ec <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a3ec:	697b      	ldr	r3, [r7, #20]
	}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3728      	adds	r7, #40	; 0x28
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b08c      	sub	sp, #48	; 0x30
 800a3fa:	af04      	add	r7, sp, #16
 800a3fc:	60f8      	str	r0, [r7, #12]
 800a3fe:	60b9      	str	r1, [r7, #8]
 800a400:	603b      	str	r3, [r7, #0]
 800a402:	4613      	mov	r3, r2
 800a404:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a406:	88fb      	ldrh	r3, [r7, #6]
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	4618      	mov	r0, r3
 800a40c:	f001 fc34 	bl	800bc78 <pvPortMalloc>
 800a410:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00e      	beq.n	800a436 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a418:	205c      	movs	r0, #92	; 0x5c
 800a41a:	f001 fc2d 	bl	800bc78 <pvPortMalloc>
 800a41e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a420:	69fb      	ldr	r3, [r7, #28]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d003      	beq.n	800a42e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a426:	69fb      	ldr	r3, [r7, #28]
 800a428:	697a      	ldr	r2, [r7, #20]
 800a42a:	631a      	str	r2, [r3, #48]	; 0x30
 800a42c:	e005      	b.n	800a43a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a42e:	6978      	ldr	r0, [r7, #20]
 800a430:	f001 fcee 	bl	800be10 <vPortFree>
 800a434:	e001      	b.n	800a43a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a436:	2300      	movs	r3, #0
 800a438:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a43a:	69fb      	ldr	r3, [r7, #28]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d017      	beq.n	800a470 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a440:	69fb      	ldr	r3, [r7, #28]
 800a442:	2200      	movs	r2, #0
 800a444:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a448:	88fa      	ldrh	r2, [r7, #6]
 800a44a:	2300      	movs	r3, #0
 800a44c:	9303      	str	r3, [sp, #12]
 800a44e:	69fb      	ldr	r3, [r7, #28]
 800a450:	9302      	str	r3, [sp, #8]
 800a452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a454:	9301      	str	r3, [sp, #4]
 800a456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a458:	9300      	str	r3, [sp, #0]
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	68b9      	ldr	r1, [r7, #8]
 800a45e:	68f8      	ldr	r0, [r7, #12]
 800a460:	f000 f80e 	bl	800a480 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a464:	69f8      	ldr	r0, [r7, #28]
 800a466:	f000 f89b 	bl	800a5a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a46a:	2301      	movs	r3, #1
 800a46c:	61bb      	str	r3, [r7, #24]
 800a46e:	e002      	b.n	800a476 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a474:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a476:	69bb      	ldr	r3, [r7, #24]
	}
 800a478:	4618      	mov	r0, r3
 800a47a:	3720      	adds	r7, #32
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b088      	sub	sp, #32
 800a484:	af00      	add	r7, sp, #0
 800a486:	60f8      	str	r0, [r7, #12]
 800a488:	60b9      	str	r1, [r7, #8]
 800a48a:	607a      	str	r2, [r7, #4]
 800a48c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a490:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	461a      	mov	r2, r3
 800a498:	21a5      	movs	r1, #165	; 0xa5
 800a49a:	f002 fb0d 	bl	800cab8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	4413      	add	r3, r2
 800a4ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	f023 0307 	bic.w	r3, r3, #7
 800a4b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a4b8:	69bb      	ldr	r3, [r7, #24]
 800a4ba:	f003 0307 	and.w	r3, r3, #7
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d00a      	beq.n	800a4d8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c6:	f383 8811 	msr	BASEPRI, r3
 800a4ca:	f3bf 8f6f 	isb	sy
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	617b      	str	r3, [r7, #20]
}
 800a4d4:	bf00      	nop
 800a4d6:	e7fe      	b.n	800a4d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d01f      	beq.n	800a51e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a4de:	2300      	movs	r3, #0
 800a4e0:	61fb      	str	r3, [r7, #28]
 800a4e2:	e012      	b.n	800a50a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a4e4:	68ba      	ldr	r2, [r7, #8]
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	4413      	add	r3, r2
 800a4ea:	7819      	ldrb	r1, [r3, #0]
 800a4ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4ee:	69fb      	ldr	r3, [r7, #28]
 800a4f0:	4413      	add	r3, r2
 800a4f2:	3334      	adds	r3, #52	; 0x34
 800a4f4:	460a      	mov	r2, r1
 800a4f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a4f8:	68ba      	ldr	r2, [r7, #8]
 800a4fa:	69fb      	ldr	r3, [r7, #28]
 800a4fc:	4413      	add	r3, r2
 800a4fe:	781b      	ldrb	r3, [r3, #0]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d006      	beq.n	800a512 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a504:	69fb      	ldr	r3, [r7, #28]
 800a506:	3301      	adds	r3, #1
 800a508:	61fb      	str	r3, [r7, #28]
 800a50a:	69fb      	ldr	r3, [r7, #28]
 800a50c:	2b0f      	cmp	r3, #15
 800a50e:	d9e9      	bls.n	800a4e4 <prvInitialiseNewTask+0x64>
 800a510:	e000      	b.n	800a514 <prvInitialiseNewTask+0x94>
			{
				break;
 800a512:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a516:	2200      	movs	r2, #0
 800a518:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a51c:	e003      	b.n	800a526 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a520:	2200      	movs	r2, #0
 800a522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a528:	2b37      	cmp	r3, #55	; 0x37
 800a52a:	d901      	bls.n	800a530 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a52c:	2337      	movs	r3, #55	; 0x37
 800a52e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a532:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a534:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a538:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a53a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a53c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a53e:	2200      	movs	r2, #0
 800a540:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a544:	3304      	adds	r3, #4
 800a546:	4618      	mov	r0, r3
 800a548:	f7ff f886 	bl	8009658 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a54e:	3318      	adds	r3, #24
 800a550:	4618      	mov	r0, r3
 800a552:	f7ff f881 	bl	8009658 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a55a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a55c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a55e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a564:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a568:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a56a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a56e:	2200      	movs	r2, #0
 800a570:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a574:	2200      	movs	r2, #0
 800a576:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a57a:	683a      	ldr	r2, [r7, #0]
 800a57c:	68f9      	ldr	r1, [r7, #12]
 800a57e:	69b8      	ldr	r0, [r7, #24]
 800a580:	f001 f928 	bl	800b7d4 <pxPortInitialiseStack>
 800a584:	4602      	mov	r2, r0
 800a586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a588:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a58a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d002      	beq.n	800a596 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a592:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a594:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a596:	bf00      	nop
 800a598:	3720      	adds	r7, #32
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
	...

0800a5a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a5a8:	f001 fa44 	bl	800ba34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a5ac:	4b2d      	ldr	r3, [pc, #180]	; (800a664 <prvAddNewTaskToReadyList+0xc4>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	4a2c      	ldr	r2, [pc, #176]	; (800a664 <prvAddNewTaskToReadyList+0xc4>)
 800a5b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a5b6:	4b2c      	ldr	r3, [pc, #176]	; (800a668 <prvAddNewTaskToReadyList+0xc8>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d109      	bne.n	800a5d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a5be:	4a2a      	ldr	r2, [pc, #168]	; (800a668 <prvAddNewTaskToReadyList+0xc8>)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a5c4:	4b27      	ldr	r3, [pc, #156]	; (800a664 <prvAddNewTaskToReadyList+0xc4>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d110      	bne.n	800a5ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a5cc:	f000 fc16 	bl	800adfc <prvInitialiseTaskLists>
 800a5d0:	e00d      	b.n	800a5ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a5d2:	4b26      	ldr	r3, [pc, #152]	; (800a66c <prvAddNewTaskToReadyList+0xcc>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d109      	bne.n	800a5ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a5da:	4b23      	ldr	r3, [pc, #140]	; (800a668 <prvAddNewTaskToReadyList+0xc8>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d802      	bhi.n	800a5ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a5e8:	4a1f      	ldr	r2, [pc, #124]	; (800a668 <prvAddNewTaskToReadyList+0xc8>)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a5ee:	4b20      	ldr	r3, [pc, #128]	; (800a670 <prvAddNewTaskToReadyList+0xd0>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	4a1e      	ldr	r2, [pc, #120]	; (800a670 <prvAddNewTaskToReadyList+0xd0>)
 800a5f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a5f8:	4b1d      	ldr	r3, [pc, #116]	; (800a670 <prvAddNewTaskToReadyList+0xd0>)
 800a5fa:	681a      	ldr	r2, [r3, #0]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a604:	4b1b      	ldr	r3, [pc, #108]	; (800a674 <prvAddNewTaskToReadyList+0xd4>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d903      	bls.n	800a614 <prvAddNewTaskToReadyList+0x74>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a610:	4a18      	ldr	r2, [pc, #96]	; (800a674 <prvAddNewTaskToReadyList+0xd4>)
 800a612:	6013      	str	r3, [r2, #0]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a618:	4613      	mov	r3, r2
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	4413      	add	r3, r2
 800a61e:	009b      	lsls	r3, r3, #2
 800a620:	4a15      	ldr	r2, [pc, #84]	; (800a678 <prvAddNewTaskToReadyList+0xd8>)
 800a622:	441a      	add	r2, r3
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	3304      	adds	r3, #4
 800a628:	4619      	mov	r1, r3
 800a62a:	4610      	mov	r0, r2
 800a62c:	f7ff f821 	bl	8009672 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a630:	f001 fa30 	bl	800ba94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a634:	4b0d      	ldr	r3, [pc, #52]	; (800a66c <prvAddNewTaskToReadyList+0xcc>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d00e      	beq.n	800a65a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a63c:	4b0a      	ldr	r3, [pc, #40]	; (800a668 <prvAddNewTaskToReadyList+0xc8>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a646:	429a      	cmp	r2, r3
 800a648:	d207      	bcs.n	800a65a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a64a:	4b0c      	ldr	r3, [pc, #48]	; (800a67c <prvAddNewTaskToReadyList+0xdc>)
 800a64c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a650:	601a      	str	r2, [r3, #0]
 800a652:	f3bf 8f4f 	dsb	sy
 800a656:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a65a:	bf00      	nop
 800a65c:	3708      	adds	r7, #8
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	200014f0 	.word	0x200014f0
 800a668:	2000101c 	.word	0x2000101c
 800a66c:	200014fc 	.word	0x200014fc
 800a670:	2000150c 	.word	0x2000150c
 800a674:	200014f8 	.word	0x200014f8
 800a678:	20001020 	.word	0x20001020
 800a67c:	e000ed04 	.word	0xe000ed04

0800a680 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a680:	b580      	push	{r7, lr}
 800a682:	b084      	sub	sp, #16
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a688:	2300      	movs	r3, #0
 800a68a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d017      	beq.n	800a6c2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a692:	4b13      	ldr	r3, [pc, #76]	; (800a6e0 <vTaskDelay+0x60>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00a      	beq.n	800a6b0 <vTaskDelay+0x30>
	__asm volatile
 800a69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69e:	f383 8811 	msr	BASEPRI, r3
 800a6a2:	f3bf 8f6f 	isb	sy
 800a6a6:	f3bf 8f4f 	dsb	sy
 800a6aa:	60bb      	str	r3, [r7, #8]
}
 800a6ac:	bf00      	nop
 800a6ae:	e7fe      	b.n	800a6ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a6b0:	f000 f880 	bl	800a7b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a6b4:	2100      	movs	r1, #0
 800a6b6:	6878      	ldr	r0, [r7, #4]
 800a6b8:	f000 fcea 	bl	800b090 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a6bc:	f000 f888 	bl	800a7d0 <xTaskResumeAll>
 800a6c0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d107      	bne.n	800a6d8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a6c8:	4b06      	ldr	r3, [pc, #24]	; (800a6e4 <vTaskDelay+0x64>)
 800a6ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6ce:	601a      	str	r2, [r3, #0]
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a6d8:	bf00      	nop
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}
 800a6e0:	20001518 	.word	0x20001518
 800a6e4:	e000ed04 	.word	0xe000ed04

0800a6e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b08a      	sub	sp, #40	; 0x28
 800a6ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a6f6:	463a      	mov	r2, r7
 800a6f8:	1d39      	adds	r1, r7, #4
 800a6fa:	f107 0308 	add.w	r3, r7, #8
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7fe ff56 	bl	80095b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a704:	6839      	ldr	r1, [r7, #0]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	68ba      	ldr	r2, [r7, #8]
 800a70a:	9202      	str	r2, [sp, #8]
 800a70c:	9301      	str	r3, [sp, #4]
 800a70e:	2300      	movs	r3, #0
 800a710:	9300      	str	r3, [sp, #0]
 800a712:	2300      	movs	r3, #0
 800a714:	460a      	mov	r2, r1
 800a716:	4921      	ldr	r1, [pc, #132]	; (800a79c <vTaskStartScheduler+0xb4>)
 800a718:	4821      	ldr	r0, [pc, #132]	; (800a7a0 <vTaskStartScheduler+0xb8>)
 800a71a:	f7ff fe0f 	bl	800a33c <xTaskCreateStatic>
 800a71e:	4603      	mov	r3, r0
 800a720:	4a20      	ldr	r2, [pc, #128]	; (800a7a4 <vTaskStartScheduler+0xbc>)
 800a722:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a724:	4b1f      	ldr	r3, [pc, #124]	; (800a7a4 <vTaskStartScheduler+0xbc>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d002      	beq.n	800a732 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a72c:	2301      	movs	r3, #1
 800a72e:	617b      	str	r3, [r7, #20]
 800a730:	e001      	b.n	800a736 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a732:	2300      	movs	r3, #0
 800a734:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	2b01      	cmp	r3, #1
 800a73a:	d102      	bne.n	800a742 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a73c:	f000 fcfc 	bl	800b138 <xTimerCreateTimerTask>
 800a740:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	2b01      	cmp	r3, #1
 800a746:	d116      	bne.n	800a776 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a74c:	f383 8811 	msr	BASEPRI, r3
 800a750:	f3bf 8f6f 	isb	sy
 800a754:	f3bf 8f4f 	dsb	sy
 800a758:	613b      	str	r3, [r7, #16]
}
 800a75a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a75c:	4b12      	ldr	r3, [pc, #72]	; (800a7a8 <vTaskStartScheduler+0xc0>)
 800a75e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a762:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a764:	4b11      	ldr	r3, [pc, #68]	; (800a7ac <vTaskStartScheduler+0xc4>)
 800a766:	2201      	movs	r2, #1
 800a768:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a76a:	4b11      	ldr	r3, [pc, #68]	; (800a7b0 <vTaskStartScheduler+0xc8>)
 800a76c:	2200      	movs	r2, #0
 800a76e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a770:	f001 f8be 	bl	800b8f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a774:	e00e      	b.n	800a794 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a77c:	d10a      	bne.n	800a794 <vTaskStartScheduler+0xac>
	__asm volatile
 800a77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a782:	f383 8811 	msr	BASEPRI, r3
 800a786:	f3bf 8f6f 	isb	sy
 800a78a:	f3bf 8f4f 	dsb	sy
 800a78e:	60fb      	str	r3, [r7, #12]
}
 800a790:	bf00      	nop
 800a792:	e7fe      	b.n	800a792 <vTaskStartScheduler+0xaa>
}
 800a794:	bf00      	nop
 800a796:	3718      	adds	r7, #24
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}
 800a79c:	0800fecc 	.word	0x0800fecc
 800a7a0:	0800adcd 	.word	0x0800adcd
 800a7a4:	20001514 	.word	0x20001514
 800a7a8:	20001510 	.word	0x20001510
 800a7ac:	200014fc 	.word	0x200014fc
 800a7b0:	200014f4 	.word	0x200014f4

0800a7b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a7b8:	4b04      	ldr	r3, [pc, #16]	; (800a7cc <vTaskSuspendAll+0x18>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	3301      	adds	r3, #1
 800a7be:	4a03      	ldr	r2, [pc, #12]	; (800a7cc <vTaskSuspendAll+0x18>)
 800a7c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a7c2:	bf00      	nop
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr
 800a7cc:	20001518 	.word	0x20001518

0800a7d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a7de:	4b42      	ldr	r3, [pc, #264]	; (800a8e8 <xTaskResumeAll+0x118>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d10a      	bne.n	800a7fc <xTaskResumeAll+0x2c>
	__asm volatile
 800a7e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ea:	f383 8811 	msr	BASEPRI, r3
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	603b      	str	r3, [r7, #0]
}
 800a7f8:	bf00      	nop
 800a7fa:	e7fe      	b.n	800a7fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a7fc:	f001 f91a 	bl	800ba34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a800:	4b39      	ldr	r3, [pc, #228]	; (800a8e8 <xTaskResumeAll+0x118>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	3b01      	subs	r3, #1
 800a806:	4a38      	ldr	r2, [pc, #224]	; (800a8e8 <xTaskResumeAll+0x118>)
 800a808:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a80a:	4b37      	ldr	r3, [pc, #220]	; (800a8e8 <xTaskResumeAll+0x118>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d162      	bne.n	800a8d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a812:	4b36      	ldr	r3, [pc, #216]	; (800a8ec <xTaskResumeAll+0x11c>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d05e      	beq.n	800a8d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a81a:	e02f      	b.n	800a87c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a81c:	4b34      	ldr	r3, [pc, #208]	; (800a8f0 <xTaskResumeAll+0x120>)
 800a81e:	68db      	ldr	r3, [r3, #12]
 800a820:	68db      	ldr	r3, [r3, #12]
 800a822:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	3318      	adds	r3, #24
 800a828:	4618      	mov	r0, r3
 800a82a:	f7fe ff7f 	bl	800972c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	3304      	adds	r3, #4
 800a832:	4618      	mov	r0, r3
 800a834:	f7fe ff7a 	bl	800972c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a83c:	4b2d      	ldr	r3, [pc, #180]	; (800a8f4 <xTaskResumeAll+0x124>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	429a      	cmp	r2, r3
 800a842:	d903      	bls.n	800a84c <xTaskResumeAll+0x7c>
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a848:	4a2a      	ldr	r2, [pc, #168]	; (800a8f4 <xTaskResumeAll+0x124>)
 800a84a:	6013      	str	r3, [r2, #0]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a850:	4613      	mov	r3, r2
 800a852:	009b      	lsls	r3, r3, #2
 800a854:	4413      	add	r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	4a27      	ldr	r2, [pc, #156]	; (800a8f8 <xTaskResumeAll+0x128>)
 800a85a:	441a      	add	r2, r3
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	3304      	adds	r3, #4
 800a860:	4619      	mov	r1, r3
 800a862:	4610      	mov	r0, r2
 800a864:	f7fe ff05 	bl	8009672 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a86c:	4b23      	ldr	r3, [pc, #140]	; (800a8fc <xTaskResumeAll+0x12c>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a872:	429a      	cmp	r2, r3
 800a874:	d302      	bcc.n	800a87c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a876:	4b22      	ldr	r3, [pc, #136]	; (800a900 <xTaskResumeAll+0x130>)
 800a878:	2201      	movs	r2, #1
 800a87a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a87c:	4b1c      	ldr	r3, [pc, #112]	; (800a8f0 <xTaskResumeAll+0x120>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d1cb      	bne.n	800a81c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d001      	beq.n	800a88e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a88a:	f000 fb55 	bl	800af38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a88e:	4b1d      	ldr	r3, [pc, #116]	; (800a904 <xTaskResumeAll+0x134>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d010      	beq.n	800a8bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a89a:	f000 f847 	bl	800a92c <xTaskIncrementTick>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d002      	beq.n	800a8aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a8a4:	4b16      	ldr	r3, [pc, #88]	; (800a900 <xTaskResumeAll+0x130>)
 800a8a6:	2201      	movs	r2, #1
 800a8a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	3b01      	subs	r3, #1
 800a8ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1f1      	bne.n	800a89a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a8b6:	4b13      	ldr	r3, [pc, #76]	; (800a904 <xTaskResumeAll+0x134>)
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a8bc:	4b10      	ldr	r3, [pc, #64]	; (800a900 <xTaskResumeAll+0x130>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d009      	beq.n	800a8d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a8c8:	4b0f      	ldr	r3, [pc, #60]	; (800a908 <xTaskResumeAll+0x138>)
 800a8ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8ce:	601a      	str	r2, [r3, #0]
 800a8d0:	f3bf 8f4f 	dsb	sy
 800a8d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8d8:	f001 f8dc 	bl	800ba94 <vPortExitCritical>

	return xAlreadyYielded;
 800a8dc:	68bb      	ldr	r3, [r7, #8]
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3710      	adds	r7, #16
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
 800a8e6:	bf00      	nop
 800a8e8:	20001518 	.word	0x20001518
 800a8ec:	200014f0 	.word	0x200014f0
 800a8f0:	200014b0 	.word	0x200014b0
 800a8f4:	200014f8 	.word	0x200014f8
 800a8f8:	20001020 	.word	0x20001020
 800a8fc:	2000101c 	.word	0x2000101c
 800a900:	20001504 	.word	0x20001504
 800a904:	20001500 	.word	0x20001500
 800a908:	e000ed04 	.word	0xe000ed04

0800a90c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a912:	4b05      	ldr	r3, [pc, #20]	; (800a928 <xTaskGetTickCount+0x1c>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a918:	687b      	ldr	r3, [r7, #4]
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	370c      	adds	r7, #12
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr
 800a926:	bf00      	nop
 800a928:	200014f4 	.word	0x200014f4

0800a92c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b086      	sub	sp, #24
 800a930:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a932:	2300      	movs	r3, #0
 800a934:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a936:	4b4f      	ldr	r3, [pc, #316]	; (800aa74 <xTaskIncrementTick+0x148>)
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f040 808f 	bne.w	800aa5e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a940:	4b4d      	ldr	r3, [pc, #308]	; (800aa78 <xTaskIncrementTick+0x14c>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	3301      	adds	r3, #1
 800a946:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a948:	4a4b      	ldr	r2, [pc, #300]	; (800aa78 <xTaskIncrementTick+0x14c>)
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a94e:	693b      	ldr	r3, [r7, #16]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d120      	bne.n	800a996 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a954:	4b49      	ldr	r3, [pc, #292]	; (800aa7c <xTaskIncrementTick+0x150>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d00a      	beq.n	800a974 <xTaskIncrementTick+0x48>
	__asm volatile
 800a95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a962:	f383 8811 	msr	BASEPRI, r3
 800a966:	f3bf 8f6f 	isb	sy
 800a96a:	f3bf 8f4f 	dsb	sy
 800a96e:	603b      	str	r3, [r7, #0]
}
 800a970:	bf00      	nop
 800a972:	e7fe      	b.n	800a972 <xTaskIncrementTick+0x46>
 800a974:	4b41      	ldr	r3, [pc, #260]	; (800aa7c <xTaskIncrementTick+0x150>)
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	60fb      	str	r3, [r7, #12]
 800a97a:	4b41      	ldr	r3, [pc, #260]	; (800aa80 <xTaskIncrementTick+0x154>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a3f      	ldr	r2, [pc, #252]	; (800aa7c <xTaskIncrementTick+0x150>)
 800a980:	6013      	str	r3, [r2, #0]
 800a982:	4a3f      	ldr	r2, [pc, #252]	; (800aa80 <xTaskIncrementTick+0x154>)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	4b3e      	ldr	r3, [pc, #248]	; (800aa84 <xTaskIncrementTick+0x158>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	3301      	adds	r3, #1
 800a98e:	4a3d      	ldr	r2, [pc, #244]	; (800aa84 <xTaskIncrementTick+0x158>)
 800a990:	6013      	str	r3, [r2, #0]
 800a992:	f000 fad1 	bl	800af38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a996:	4b3c      	ldr	r3, [pc, #240]	; (800aa88 <xTaskIncrementTick+0x15c>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	429a      	cmp	r2, r3
 800a99e:	d349      	bcc.n	800aa34 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a9a0:	4b36      	ldr	r3, [pc, #216]	; (800aa7c <xTaskIncrementTick+0x150>)
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d104      	bne.n	800a9b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9aa:	4b37      	ldr	r3, [pc, #220]	; (800aa88 <xTaskIncrementTick+0x15c>)
 800a9ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a9b0:	601a      	str	r2, [r3, #0]
					break;
 800a9b2:	e03f      	b.n	800aa34 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9b4:	4b31      	ldr	r3, [pc, #196]	; (800aa7c <xTaskIncrementTick+0x150>)
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	68db      	ldr	r3, [r3, #12]
 800a9bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a9c4:	693a      	ldr	r2, [r7, #16]
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	429a      	cmp	r2, r3
 800a9ca:	d203      	bcs.n	800a9d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a9cc:	4a2e      	ldr	r2, [pc, #184]	; (800aa88 <xTaskIncrementTick+0x15c>)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a9d2:	e02f      	b.n	800aa34 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	3304      	adds	r3, #4
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f7fe fea7 	bl	800972c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d004      	beq.n	800a9f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	3318      	adds	r3, #24
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7fe fe9e 	bl	800972c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9f4:	4b25      	ldr	r3, [pc, #148]	; (800aa8c <xTaskIncrementTick+0x160>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d903      	bls.n	800aa04 <xTaskIncrementTick+0xd8>
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa00:	4a22      	ldr	r2, [pc, #136]	; (800aa8c <xTaskIncrementTick+0x160>)
 800aa02:	6013      	str	r3, [r2, #0]
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa08:	4613      	mov	r3, r2
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	4413      	add	r3, r2
 800aa0e:	009b      	lsls	r3, r3, #2
 800aa10:	4a1f      	ldr	r2, [pc, #124]	; (800aa90 <xTaskIncrementTick+0x164>)
 800aa12:	441a      	add	r2, r3
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	3304      	adds	r3, #4
 800aa18:	4619      	mov	r1, r3
 800aa1a:	4610      	mov	r0, r2
 800aa1c:	f7fe fe29 	bl	8009672 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa24:	4b1b      	ldr	r3, [pc, #108]	; (800aa94 <xTaskIncrementTick+0x168>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d3b8      	bcc.n	800a9a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aa32:	e7b5      	b.n	800a9a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aa34:	4b17      	ldr	r3, [pc, #92]	; (800aa94 <xTaskIncrementTick+0x168>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa3a:	4915      	ldr	r1, [pc, #84]	; (800aa90 <xTaskIncrementTick+0x164>)
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	4413      	add	r3, r2
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	440b      	add	r3, r1
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	2b01      	cmp	r3, #1
 800aa4a:	d901      	bls.n	800aa50 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aa50:	4b11      	ldr	r3, [pc, #68]	; (800aa98 <xTaskIncrementTick+0x16c>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d007      	beq.n	800aa68 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800aa58:	2301      	movs	r3, #1
 800aa5a:	617b      	str	r3, [r7, #20]
 800aa5c:	e004      	b.n	800aa68 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aa5e:	4b0f      	ldr	r3, [pc, #60]	; (800aa9c <xTaskIncrementTick+0x170>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	3301      	adds	r3, #1
 800aa64:	4a0d      	ldr	r2, [pc, #52]	; (800aa9c <xTaskIncrementTick+0x170>)
 800aa66:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aa68:	697b      	ldr	r3, [r7, #20]
}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	3718      	adds	r7, #24
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	bd80      	pop	{r7, pc}
 800aa72:	bf00      	nop
 800aa74:	20001518 	.word	0x20001518
 800aa78:	200014f4 	.word	0x200014f4
 800aa7c:	200014a8 	.word	0x200014a8
 800aa80:	200014ac 	.word	0x200014ac
 800aa84:	20001508 	.word	0x20001508
 800aa88:	20001510 	.word	0x20001510
 800aa8c:	200014f8 	.word	0x200014f8
 800aa90:	20001020 	.word	0x20001020
 800aa94:	2000101c 	.word	0x2000101c
 800aa98:	20001504 	.word	0x20001504
 800aa9c:	20001500 	.word	0x20001500

0800aaa0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aaa0:	b480      	push	{r7}
 800aaa2:	b085      	sub	sp, #20
 800aaa4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800aaa6:	4b28      	ldr	r3, [pc, #160]	; (800ab48 <vTaskSwitchContext+0xa8>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d003      	beq.n	800aab6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800aaae:	4b27      	ldr	r3, [pc, #156]	; (800ab4c <vTaskSwitchContext+0xac>)
 800aab0:	2201      	movs	r2, #1
 800aab2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800aab4:	e041      	b.n	800ab3a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800aab6:	4b25      	ldr	r3, [pc, #148]	; (800ab4c <vTaskSwitchContext+0xac>)
 800aab8:	2200      	movs	r2, #0
 800aaba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aabc:	4b24      	ldr	r3, [pc, #144]	; (800ab50 <vTaskSwitchContext+0xb0>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	60fb      	str	r3, [r7, #12]
 800aac2:	e010      	b.n	800aae6 <vTaskSwitchContext+0x46>
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d10a      	bne.n	800aae0 <vTaskSwitchContext+0x40>
	__asm volatile
 800aaca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aace:	f383 8811 	msr	BASEPRI, r3
 800aad2:	f3bf 8f6f 	isb	sy
 800aad6:	f3bf 8f4f 	dsb	sy
 800aada:	607b      	str	r3, [r7, #4]
}
 800aadc:	bf00      	nop
 800aade:	e7fe      	b.n	800aade <vTaskSwitchContext+0x3e>
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	3b01      	subs	r3, #1
 800aae4:	60fb      	str	r3, [r7, #12]
 800aae6:	491b      	ldr	r1, [pc, #108]	; (800ab54 <vTaskSwitchContext+0xb4>)
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	4613      	mov	r3, r2
 800aaec:	009b      	lsls	r3, r3, #2
 800aaee:	4413      	add	r3, r2
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	440b      	add	r3, r1
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d0e4      	beq.n	800aac4 <vTaskSwitchContext+0x24>
 800aafa:	68fa      	ldr	r2, [r7, #12]
 800aafc:	4613      	mov	r3, r2
 800aafe:	009b      	lsls	r3, r3, #2
 800ab00:	4413      	add	r3, r2
 800ab02:	009b      	lsls	r3, r3, #2
 800ab04:	4a13      	ldr	r2, [pc, #76]	; (800ab54 <vTaskSwitchContext+0xb4>)
 800ab06:	4413      	add	r3, r2
 800ab08:	60bb      	str	r3, [r7, #8]
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	685a      	ldr	r2, [r3, #4]
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	605a      	str	r2, [r3, #4]
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	685a      	ldr	r2, [r3, #4]
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	3308      	adds	r3, #8
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d104      	bne.n	800ab2a <vTaskSwitchContext+0x8a>
 800ab20:	68bb      	ldr	r3, [r7, #8]
 800ab22:	685b      	ldr	r3, [r3, #4]
 800ab24:	685a      	ldr	r2, [r3, #4]
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	605a      	str	r2, [r3, #4]
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	685b      	ldr	r3, [r3, #4]
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	4a09      	ldr	r2, [pc, #36]	; (800ab58 <vTaskSwitchContext+0xb8>)
 800ab32:	6013      	str	r3, [r2, #0]
 800ab34:	4a06      	ldr	r2, [pc, #24]	; (800ab50 <vTaskSwitchContext+0xb0>)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	6013      	str	r3, [r2, #0]
}
 800ab3a:	bf00      	nop
 800ab3c:	3714      	adds	r7, #20
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab44:	4770      	bx	lr
 800ab46:	bf00      	nop
 800ab48:	20001518 	.word	0x20001518
 800ab4c:	20001504 	.word	0x20001504
 800ab50:	200014f8 	.word	0x200014f8
 800ab54:	20001020 	.word	0x20001020
 800ab58:	2000101c 	.word	0x2000101c

0800ab5c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b084      	sub	sp, #16
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
 800ab64:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10a      	bne.n	800ab82 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ab6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab70:	f383 8811 	msr	BASEPRI, r3
 800ab74:	f3bf 8f6f 	isb	sy
 800ab78:	f3bf 8f4f 	dsb	sy
 800ab7c:	60fb      	str	r3, [r7, #12]
}
 800ab7e:	bf00      	nop
 800ab80:	e7fe      	b.n	800ab80 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ab82:	4b07      	ldr	r3, [pc, #28]	; (800aba0 <vTaskPlaceOnEventList+0x44>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	3318      	adds	r3, #24
 800ab88:	4619      	mov	r1, r3
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f7fe fd95 	bl	80096ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ab90:	2101      	movs	r1, #1
 800ab92:	6838      	ldr	r0, [r7, #0]
 800ab94:	f000 fa7c 	bl	800b090 <prvAddCurrentTaskToDelayedList>
}
 800ab98:	bf00      	nop
 800ab9a:	3710      	adds	r7, #16
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}
 800aba0:	2000101c 	.word	0x2000101c

0800aba4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b086      	sub	sp, #24
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d10a      	bne.n	800abcc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800abb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abba:	f383 8811 	msr	BASEPRI, r3
 800abbe:	f3bf 8f6f 	isb	sy
 800abc2:	f3bf 8f4f 	dsb	sy
 800abc6:	617b      	str	r3, [r7, #20]
}
 800abc8:	bf00      	nop
 800abca:	e7fe      	b.n	800abca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800abcc:	4b0a      	ldr	r3, [pc, #40]	; (800abf8 <vTaskPlaceOnEventListRestricted+0x54>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	3318      	adds	r3, #24
 800abd2:	4619      	mov	r1, r3
 800abd4:	68f8      	ldr	r0, [r7, #12]
 800abd6:	f7fe fd4c 	bl	8009672 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d002      	beq.n	800abe6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800abe0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800abe4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800abe6:	6879      	ldr	r1, [r7, #4]
 800abe8:	68b8      	ldr	r0, [r7, #8]
 800abea:	f000 fa51 	bl	800b090 <prvAddCurrentTaskToDelayedList>
	}
 800abee:	bf00      	nop
 800abf0:	3718      	adds	r7, #24
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}
 800abf6:	bf00      	nop
 800abf8:	2000101c 	.word	0x2000101c

0800abfc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b086      	sub	sp, #24
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	68db      	ldr	r3, [r3, #12]
 800ac08:	68db      	ldr	r3, [r3, #12]
 800ac0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d10a      	bne.n	800ac28 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ac12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac16:	f383 8811 	msr	BASEPRI, r3
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	f3bf 8f4f 	dsb	sy
 800ac22:	60fb      	str	r3, [r7, #12]
}
 800ac24:	bf00      	nop
 800ac26:	e7fe      	b.n	800ac26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	3318      	adds	r3, #24
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	f7fe fd7d 	bl	800972c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac32:	4b1e      	ldr	r3, [pc, #120]	; (800acac <xTaskRemoveFromEventList+0xb0>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d11d      	bne.n	800ac76 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ac3a:	693b      	ldr	r3, [r7, #16]
 800ac3c:	3304      	adds	r3, #4
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f7fe fd74 	bl	800972c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac48:	4b19      	ldr	r3, [pc, #100]	; (800acb0 <xTaskRemoveFromEventList+0xb4>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	429a      	cmp	r2, r3
 800ac4e:	d903      	bls.n	800ac58 <xTaskRemoveFromEventList+0x5c>
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac54:	4a16      	ldr	r2, [pc, #88]	; (800acb0 <xTaskRemoveFromEventList+0xb4>)
 800ac56:	6013      	str	r3, [r2, #0]
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac5c:	4613      	mov	r3, r2
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	4413      	add	r3, r2
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	4a13      	ldr	r2, [pc, #76]	; (800acb4 <xTaskRemoveFromEventList+0xb8>)
 800ac66:	441a      	add	r2, r3
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	3304      	adds	r3, #4
 800ac6c:	4619      	mov	r1, r3
 800ac6e:	4610      	mov	r0, r2
 800ac70:	f7fe fcff 	bl	8009672 <vListInsertEnd>
 800ac74:	e005      	b.n	800ac82 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	3318      	adds	r3, #24
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	480e      	ldr	r0, [pc, #56]	; (800acb8 <xTaskRemoveFromEventList+0xbc>)
 800ac7e:	f7fe fcf8 	bl	8009672 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac82:	693b      	ldr	r3, [r7, #16]
 800ac84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac86:	4b0d      	ldr	r3, [pc, #52]	; (800acbc <xTaskRemoveFromEventList+0xc0>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	d905      	bls.n	800ac9c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ac90:	2301      	movs	r3, #1
 800ac92:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ac94:	4b0a      	ldr	r3, [pc, #40]	; (800acc0 <xTaskRemoveFromEventList+0xc4>)
 800ac96:	2201      	movs	r2, #1
 800ac98:	601a      	str	r2, [r3, #0]
 800ac9a:	e001      	b.n	800aca0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aca0:	697b      	ldr	r3, [r7, #20]
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3718      	adds	r7, #24
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	20001518 	.word	0x20001518
 800acb0:	200014f8 	.word	0x200014f8
 800acb4:	20001020 	.word	0x20001020
 800acb8:	200014b0 	.word	0x200014b0
 800acbc:	2000101c 	.word	0x2000101c
 800acc0:	20001504 	.word	0x20001504

0800acc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800accc:	4b06      	ldr	r3, [pc, #24]	; (800ace8 <vTaskInternalSetTimeOutState+0x24>)
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800acd4:	4b05      	ldr	r3, [pc, #20]	; (800acec <vTaskInternalSetTimeOutState+0x28>)
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	605a      	str	r2, [r3, #4]
}
 800acdc:	bf00      	nop
 800acde:	370c      	adds	r7, #12
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr
 800ace8:	20001508 	.word	0x20001508
 800acec:	200014f4 	.word	0x200014f4

0800acf0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b088      	sub	sp, #32
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d10a      	bne.n	800ad16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ad00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad04:	f383 8811 	msr	BASEPRI, r3
 800ad08:	f3bf 8f6f 	isb	sy
 800ad0c:	f3bf 8f4f 	dsb	sy
 800ad10:	613b      	str	r3, [r7, #16]
}
 800ad12:	bf00      	nop
 800ad14:	e7fe      	b.n	800ad14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d10a      	bne.n	800ad32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	60fb      	str	r3, [r7, #12]
}
 800ad2e:	bf00      	nop
 800ad30:	e7fe      	b.n	800ad30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800ad32:	f000 fe7f 	bl	800ba34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ad36:	4b1d      	ldr	r3, [pc, #116]	; (800adac <xTaskCheckForTimeOut+0xbc>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	69ba      	ldr	r2, [r7, #24]
 800ad42:	1ad3      	subs	r3, r2, r3
 800ad44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad4e:	d102      	bne.n	800ad56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ad50:	2300      	movs	r3, #0
 800ad52:	61fb      	str	r3, [r7, #28]
 800ad54:	e023      	b.n	800ad9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681a      	ldr	r2, [r3, #0]
 800ad5a:	4b15      	ldr	r3, [pc, #84]	; (800adb0 <xTaskCheckForTimeOut+0xc0>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	429a      	cmp	r2, r3
 800ad60:	d007      	beq.n	800ad72 <xTaskCheckForTimeOut+0x82>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	69ba      	ldr	r2, [r7, #24]
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d302      	bcc.n	800ad72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	61fb      	str	r3, [r7, #28]
 800ad70:	e015      	b.n	800ad9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	697a      	ldr	r2, [r7, #20]
 800ad78:	429a      	cmp	r2, r3
 800ad7a:	d20b      	bcs.n	800ad94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	681a      	ldr	r2, [r3, #0]
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	1ad2      	subs	r2, r2, r3
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f7ff ff9b 	bl	800acc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	61fb      	str	r3, [r7, #28]
 800ad92:	e004      	b.n	800ad9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	2200      	movs	r2, #0
 800ad98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ad9e:	f000 fe79 	bl	800ba94 <vPortExitCritical>

	return xReturn;
 800ada2:	69fb      	ldr	r3, [r7, #28]
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	3720      	adds	r7, #32
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}
 800adac:	200014f4 	.word	0x200014f4
 800adb0:	20001508 	.word	0x20001508

0800adb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800adb4:	b480      	push	{r7}
 800adb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800adb8:	4b03      	ldr	r3, [pc, #12]	; (800adc8 <vTaskMissedYield+0x14>)
 800adba:	2201      	movs	r2, #1
 800adbc:	601a      	str	r2, [r3, #0]
}
 800adbe:	bf00      	nop
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr
 800adc8:	20001504 	.word	0x20001504

0800adcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b082      	sub	sp, #8
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800add4:	f000 f852 	bl	800ae7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800add8:	4b06      	ldr	r3, [pc, #24]	; (800adf4 <prvIdleTask+0x28>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	2b01      	cmp	r3, #1
 800adde:	d9f9      	bls.n	800add4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ade0:	4b05      	ldr	r3, [pc, #20]	; (800adf8 <prvIdleTask+0x2c>)
 800ade2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ade6:	601a      	str	r2, [r3, #0]
 800ade8:	f3bf 8f4f 	dsb	sy
 800adec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800adf0:	e7f0      	b.n	800add4 <prvIdleTask+0x8>
 800adf2:	bf00      	nop
 800adf4:	20001020 	.word	0x20001020
 800adf8:	e000ed04 	.word	0xe000ed04

0800adfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae02:	2300      	movs	r3, #0
 800ae04:	607b      	str	r3, [r7, #4]
 800ae06:	e00c      	b.n	800ae22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ae08:	687a      	ldr	r2, [r7, #4]
 800ae0a:	4613      	mov	r3, r2
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4413      	add	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	4a12      	ldr	r2, [pc, #72]	; (800ae5c <prvInitialiseTaskLists+0x60>)
 800ae14:	4413      	add	r3, r2
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7fe fbfe 	bl	8009618 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	3301      	adds	r3, #1
 800ae20:	607b      	str	r3, [r7, #4]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2b37      	cmp	r3, #55	; 0x37
 800ae26:	d9ef      	bls.n	800ae08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ae28:	480d      	ldr	r0, [pc, #52]	; (800ae60 <prvInitialiseTaskLists+0x64>)
 800ae2a:	f7fe fbf5 	bl	8009618 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ae2e:	480d      	ldr	r0, [pc, #52]	; (800ae64 <prvInitialiseTaskLists+0x68>)
 800ae30:	f7fe fbf2 	bl	8009618 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ae34:	480c      	ldr	r0, [pc, #48]	; (800ae68 <prvInitialiseTaskLists+0x6c>)
 800ae36:	f7fe fbef 	bl	8009618 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ae3a:	480c      	ldr	r0, [pc, #48]	; (800ae6c <prvInitialiseTaskLists+0x70>)
 800ae3c:	f7fe fbec 	bl	8009618 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ae40:	480b      	ldr	r0, [pc, #44]	; (800ae70 <prvInitialiseTaskLists+0x74>)
 800ae42:	f7fe fbe9 	bl	8009618 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ae46:	4b0b      	ldr	r3, [pc, #44]	; (800ae74 <prvInitialiseTaskLists+0x78>)
 800ae48:	4a05      	ldr	r2, [pc, #20]	; (800ae60 <prvInitialiseTaskLists+0x64>)
 800ae4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ae4c:	4b0a      	ldr	r3, [pc, #40]	; (800ae78 <prvInitialiseTaskLists+0x7c>)
 800ae4e:	4a05      	ldr	r2, [pc, #20]	; (800ae64 <prvInitialiseTaskLists+0x68>)
 800ae50:	601a      	str	r2, [r3, #0]
}
 800ae52:	bf00      	nop
 800ae54:	3708      	adds	r7, #8
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	20001020 	.word	0x20001020
 800ae60:	20001480 	.word	0x20001480
 800ae64:	20001494 	.word	0x20001494
 800ae68:	200014b0 	.word	0x200014b0
 800ae6c:	200014c4 	.word	0x200014c4
 800ae70:	200014dc 	.word	0x200014dc
 800ae74:	200014a8 	.word	0x200014a8
 800ae78:	200014ac 	.word	0x200014ac

0800ae7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b082      	sub	sp, #8
 800ae80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae82:	e019      	b.n	800aeb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ae84:	f000 fdd6 	bl	800ba34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae88:	4b10      	ldr	r3, [pc, #64]	; (800aecc <prvCheckTasksWaitingTermination+0x50>)
 800ae8a:	68db      	ldr	r3, [r3, #12]
 800ae8c:	68db      	ldr	r3, [r3, #12]
 800ae8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	3304      	adds	r3, #4
 800ae94:	4618      	mov	r0, r3
 800ae96:	f7fe fc49 	bl	800972c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ae9a:	4b0d      	ldr	r3, [pc, #52]	; (800aed0 <prvCheckTasksWaitingTermination+0x54>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	3b01      	subs	r3, #1
 800aea0:	4a0b      	ldr	r2, [pc, #44]	; (800aed0 <prvCheckTasksWaitingTermination+0x54>)
 800aea2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aea4:	4b0b      	ldr	r3, [pc, #44]	; (800aed4 <prvCheckTasksWaitingTermination+0x58>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	3b01      	subs	r3, #1
 800aeaa:	4a0a      	ldr	r2, [pc, #40]	; (800aed4 <prvCheckTasksWaitingTermination+0x58>)
 800aeac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aeae:	f000 fdf1 	bl	800ba94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f000 f810 	bl	800aed8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aeb8:	4b06      	ldr	r3, [pc, #24]	; (800aed4 <prvCheckTasksWaitingTermination+0x58>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d1e1      	bne.n	800ae84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aec0:	bf00      	nop
 800aec2:	bf00      	nop
 800aec4:	3708      	adds	r7, #8
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}
 800aeca:	bf00      	nop
 800aecc:	200014c4 	.word	0x200014c4
 800aed0:	200014f0 	.word	0x200014f0
 800aed4:	200014d8 	.word	0x200014d8

0800aed8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d108      	bne.n	800aefc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeee:	4618      	mov	r0, r3
 800aef0:	f000 ff8e 	bl	800be10 <vPortFree>
				vPortFree( pxTCB );
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f000 ff8b 	bl	800be10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aefa:	e018      	b.n	800af2e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800af02:	2b01      	cmp	r3, #1
 800af04:	d103      	bne.n	800af0e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 ff82 	bl	800be10 <vPortFree>
	}
 800af0c:	e00f      	b.n	800af2e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800af14:	2b02      	cmp	r3, #2
 800af16:	d00a      	beq.n	800af2e <prvDeleteTCB+0x56>
	__asm volatile
 800af18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af1c:	f383 8811 	msr	BASEPRI, r3
 800af20:	f3bf 8f6f 	isb	sy
 800af24:	f3bf 8f4f 	dsb	sy
 800af28:	60fb      	str	r3, [r7, #12]
}
 800af2a:	bf00      	nop
 800af2c:	e7fe      	b.n	800af2c <prvDeleteTCB+0x54>
	}
 800af2e:	bf00      	nop
 800af30:	3710      	adds	r7, #16
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
	...

0800af38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af3e:	4b0c      	ldr	r3, [pc, #48]	; (800af70 <prvResetNextTaskUnblockTime+0x38>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d104      	bne.n	800af52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800af48:	4b0a      	ldr	r3, [pc, #40]	; (800af74 <prvResetNextTaskUnblockTime+0x3c>)
 800af4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800af50:	e008      	b.n	800af64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af52:	4b07      	ldr	r3, [pc, #28]	; (800af70 <prvResetNextTaskUnblockTime+0x38>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	68db      	ldr	r3, [r3, #12]
 800af5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	685b      	ldr	r3, [r3, #4]
 800af60:	4a04      	ldr	r2, [pc, #16]	; (800af74 <prvResetNextTaskUnblockTime+0x3c>)
 800af62:	6013      	str	r3, [r2, #0]
}
 800af64:	bf00      	nop
 800af66:	370c      	adds	r7, #12
 800af68:	46bd      	mov	sp, r7
 800af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6e:	4770      	bx	lr
 800af70:	200014a8 	.word	0x200014a8
 800af74:	20001510 	.word	0x20001510

0800af78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800af78:	b480      	push	{r7}
 800af7a:	b083      	sub	sp, #12
 800af7c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800af7e:	4b0b      	ldr	r3, [pc, #44]	; (800afac <xTaskGetSchedulerState+0x34>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d102      	bne.n	800af8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800af86:	2301      	movs	r3, #1
 800af88:	607b      	str	r3, [r7, #4]
 800af8a:	e008      	b.n	800af9e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af8c:	4b08      	ldr	r3, [pc, #32]	; (800afb0 <xTaskGetSchedulerState+0x38>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d102      	bne.n	800af9a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800af94:	2302      	movs	r3, #2
 800af96:	607b      	str	r3, [r7, #4]
 800af98:	e001      	b.n	800af9e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800af9a:	2300      	movs	r3, #0
 800af9c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800af9e:	687b      	ldr	r3, [r7, #4]
	}
 800afa0:	4618      	mov	r0, r3
 800afa2:	370c      	adds	r7, #12
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr
 800afac:	200014fc 	.word	0x200014fc
 800afb0:	20001518 	.word	0x20001518

0800afb4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b086      	sub	sp, #24
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800afc0:	2300      	movs	r3, #0
 800afc2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d056      	beq.n	800b078 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800afca:	4b2e      	ldr	r3, [pc, #184]	; (800b084 <xTaskPriorityDisinherit+0xd0>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	693a      	ldr	r2, [r7, #16]
 800afd0:	429a      	cmp	r2, r3
 800afd2:	d00a      	beq.n	800afea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800afd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd8:	f383 8811 	msr	BASEPRI, r3
 800afdc:	f3bf 8f6f 	isb	sy
 800afe0:	f3bf 8f4f 	dsb	sy
 800afe4:	60fb      	str	r3, [r7, #12]
}
 800afe6:	bf00      	nop
 800afe8:	e7fe      	b.n	800afe8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d10a      	bne.n	800b008 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800aff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff6:	f383 8811 	msr	BASEPRI, r3
 800affa:	f3bf 8f6f 	isb	sy
 800affe:	f3bf 8f4f 	dsb	sy
 800b002:	60bb      	str	r3, [r7, #8]
}
 800b004:	bf00      	nop
 800b006:	e7fe      	b.n	800b006 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b00c:	1e5a      	subs	r2, r3, #1
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d02c      	beq.n	800b078 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b022:	2b00      	cmp	r3, #0
 800b024:	d128      	bne.n	800b078 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	3304      	adds	r3, #4
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7fe fb7e 	bl	800972c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b03c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b044:	693b      	ldr	r3, [r7, #16]
 800b046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b048:	4b0f      	ldr	r3, [pc, #60]	; (800b088 <xTaskPriorityDisinherit+0xd4>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	429a      	cmp	r2, r3
 800b04e:	d903      	bls.n	800b058 <xTaskPriorityDisinherit+0xa4>
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b054:	4a0c      	ldr	r2, [pc, #48]	; (800b088 <xTaskPriorityDisinherit+0xd4>)
 800b056:	6013      	str	r3, [r2, #0]
 800b058:	693b      	ldr	r3, [r7, #16]
 800b05a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b05c:	4613      	mov	r3, r2
 800b05e:	009b      	lsls	r3, r3, #2
 800b060:	4413      	add	r3, r2
 800b062:	009b      	lsls	r3, r3, #2
 800b064:	4a09      	ldr	r2, [pc, #36]	; (800b08c <xTaskPriorityDisinherit+0xd8>)
 800b066:	441a      	add	r2, r3
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	3304      	adds	r3, #4
 800b06c:	4619      	mov	r1, r3
 800b06e:	4610      	mov	r0, r2
 800b070:	f7fe faff 	bl	8009672 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b074:	2301      	movs	r3, #1
 800b076:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b078:	697b      	ldr	r3, [r7, #20]
	}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3718      	adds	r7, #24
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	2000101c 	.word	0x2000101c
 800b088:	200014f8 	.word	0x200014f8
 800b08c:	20001020 	.word	0x20001020

0800b090 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b09a:	4b21      	ldr	r3, [pc, #132]	; (800b120 <prvAddCurrentTaskToDelayedList+0x90>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b0a0:	4b20      	ldr	r3, [pc, #128]	; (800b124 <prvAddCurrentTaskToDelayedList+0x94>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	3304      	adds	r3, #4
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7fe fb40 	bl	800972c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b0b2:	d10a      	bne.n	800b0ca <prvAddCurrentTaskToDelayedList+0x3a>
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d007      	beq.n	800b0ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0ba:	4b1a      	ldr	r3, [pc, #104]	; (800b124 <prvAddCurrentTaskToDelayedList+0x94>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	3304      	adds	r3, #4
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	4819      	ldr	r0, [pc, #100]	; (800b128 <prvAddCurrentTaskToDelayedList+0x98>)
 800b0c4:	f7fe fad5 	bl	8009672 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b0c8:	e026      	b.n	800b118 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b0ca:	68fa      	ldr	r2, [r7, #12]
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	4413      	add	r3, r2
 800b0d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b0d2:	4b14      	ldr	r3, [pc, #80]	; (800b124 <prvAddCurrentTaskToDelayedList+0x94>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	68ba      	ldr	r2, [r7, #8]
 800b0d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b0da:	68ba      	ldr	r2, [r7, #8]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	429a      	cmp	r2, r3
 800b0e0:	d209      	bcs.n	800b0f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0e2:	4b12      	ldr	r3, [pc, #72]	; (800b12c <prvAddCurrentTaskToDelayedList+0x9c>)
 800b0e4:	681a      	ldr	r2, [r3, #0]
 800b0e6:	4b0f      	ldr	r3, [pc, #60]	; (800b124 <prvAddCurrentTaskToDelayedList+0x94>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	3304      	adds	r3, #4
 800b0ec:	4619      	mov	r1, r3
 800b0ee:	4610      	mov	r0, r2
 800b0f0:	f7fe fae3 	bl	80096ba <vListInsert>
}
 800b0f4:	e010      	b.n	800b118 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0f6:	4b0e      	ldr	r3, [pc, #56]	; (800b130 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b0f8:	681a      	ldr	r2, [r3, #0]
 800b0fa:	4b0a      	ldr	r3, [pc, #40]	; (800b124 <prvAddCurrentTaskToDelayedList+0x94>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	3304      	adds	r3, #4
 800b100:	4619      	mov	r1, r3
 800b102:	4610      	mov	r0, r2
 800b104:	f7fe fad9 	bl	80096ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b108:	4b0a      	ldr	r3, [pc, #40]	; (800b134 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	68ba      	ldr	r2, [r7, #8]
 800b10e:	429a      	cmp	r2, r3
 800b110:	d202      	bcs.n	800b118 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b112:	4a08      	ldr	r2, [pc, #32]	; (800b134 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	6013      	str	r3, [r2, #0]
}
 800b118:	bf00      	nop
 800b11a:	3710      	adds	r7, #16
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	200014f4 	.word	0x200014f4
 800b124:	2000101c 	.word	0x2000101c
 800b128:	200014dc 	.word	0x200014dc
 800b12c:	200014ac 	.word	0x200014ac
 800b130:	200014a8 	.word	0x200014a8
 800b134:	20001510 	.word	0x20001510

0800b138 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b08a      	sub	sp, #40	; 0x28
 800b13c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b13e:	2300      	movs	r3, #0
 800b140:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b142:	f000 fb07 	bl	800b754 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b146:	4b1c      	ldr	r3, [pc, #112]	; (800b1b8 <xTimerCreateTimerTask+0x80>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d021      	beq.n	800b192 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b14e:	2300      	movs	r3, #0
 800b150:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b152:	2300      	movs	r3, #0
 800b154:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b156:	1d3a      	adds	r2, r7, #4
 800b158:	f107 0108 	add.w	r1, r7, #8
 800b15c:	f107 030c 	add.w	r3, r7, #12
 800b160:	4618      	mov	r0, r3
 800b162:	f7fe fa3f 	bl	80095e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b166:	6879      	ldr	r1, [r7, #4]
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	68fa      	ldr	r2, [r7, #12]
 800b16c:	9202      	str	r2, [sp, #8]
 800b16e:	9301      	str	r3, [sp, #4]
 800b170:	2302      	movs	r3, #2
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	2300      	movs	r3, #0
 800b176:	460a      	mov	r2, r1
 800b178:	4910      	ldr	r1, [pc, #64]	; (800b1bc <xTimerCreateTimerTask+0x84>)
 800b17a:	4811      	ldr	r0, [pc, #68]	; (800b1c0 <xTimerCreateTimerTask+0x88>)
 800b17c:	f7ff f8de 	bl	800a33c <xTaskCreateStatic>
 800b180:	4603      	mov	r3, r0
 800b182:	4a10      	ldr	r2, [pc, #64]	; (800b1c4 <xTimerCreateTimerTask+0x8c>)
 800b184:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b186:	4b0f      	ldr	r3, [pc, #60]	; (800b1c4 <xTimerCreateTimerTask+0x8c>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d001      	beq.n	800b192 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b18e:	2301      	movs	r3, #1
 800b190:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d10a      	bne.n	800b1ae <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b19c:	f383 8811 	msr	BASEPRI, r3
 800b1a0:	f3bf 8f6f 	isb	sy
 800b1a4:	f3bf 8f4f 	dsb	sy
 800b1a8:	613b      	str	r3, [r7, #16]
}
 800b1aa:	bf00      	nop
 800b1ac:	e7fe      	b.n	800b1ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b1ae:	697b      	ldr	r3, [r7, #20]
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3718      	adds	r7, #24
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	2000154c 	.word	0x2000154c
 800b1bc:	0800fed4 	.word	0x0800fed4
 800b1c0:	0800b2fd 	.word	0x0800b2fd
 800b1c4:	20001550 	.word	0x20001550

0800b1c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b08a      	sub	sp, #40	; 0x28
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	607a      	str	r2, [r7, #4]
 800b1d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d10a      	bne.n	800b1f6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1e4:	f383 8811 	msr	BASEPRI, r3
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	f3bf 8f4f 	dsb	sy
 800b1f0:	623b      	str	r3, [r7, #32]
}
 800b1f2:	bf00      	nop
 800b1f4:	e7fe      	b.n	800b1f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b1f6:	4b1a      	ldr	r3, [pc, #104]	; (800b260 <xTimerGenericCommand+0x98>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d02a      	beq.n	800b254 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	2b05      	cmp	r3, #5
 800b20e:	dc18      	bgt.n	800b242 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b210:	f7ff feb2 	bl	800af78 <xTaskGetSchedulerState>
 800b214:	4603      	mov	r3, r0
 800b216:	2b02      	cmp	r3, #2
 800b218:	d109      	bne.n	800b22e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b21a:	4b11      	ldr	r3, [pc, #68]	; (800b260 <xTimerGenericCommand+0x98>)
 800b21c:	6818      	ldr	r0, [r3, #0]
 800b21e:	f107 0110 	add.w	r1, r7, #16
 800b222:	2300      	movs	r3, #0
 800b224:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b226:	f7fe fc53 	bl	8009ad0 <xQueueGenericSend>
 800b22a:	6278      	str	r0, [r7, #36]	; 0x24
 800b22c:	e012      	b.n	800b254 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b22e:	4b0c      	ldr	r3, [pc, #48]	; (800b260 <xTimerGenericCommand+0x98>)
 800b230:	6818      	ldr	r0, [r3, #0]
 800b232:	f107 0110 	add.w	r1, r7, #16
 800b236:	2300      	movs	r3, #0
 800b238:	2200      	movs	r2, #0
 800b23a:	f7fe fc49 	bl	8009ad0 <xQueueGenericSend>
 800b23e:	6278      	str	r0, [r7, #36]	; 0x24
 800b240:	e008      	b.n	800b254 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b242:	4b07      	ldr	r3, [pc, #28]	; (800b260 <xTimerGenericCommand+0x98>)
 800b244:	6818      	ldr	r0, [r3, #0]
 800b246:	f107 0110 	add.w	r1, r7, #16
 800b24a:	2300      	movs	r3, #0
 800b24c:	683a      	ldr	r2, [r7, #0]
 800b24e:	f7fe fd3d 	bl	8009ccc <xQueueGenericSendFromISR>
 800b252:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b256:	4618      	mov	r0, r3
 800b258:	3728      	adds	r7, #40	; 0x28
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	bf00      	nop
 800b260:	2000154c 	.word	0x2000154c

0800b264 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b088      	sub	sp, #32
 800b268:	af02      	add	r7, sp, #8
 800b26a:	6078      	str	r0, [r7, #4]
 800b26c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b26e:	4b22      	ldr	r3, [pc, #136]	; (800b2f8 <prvProcessExpiredTimer+0x94>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	68db      	ldr	r3, [r3, #12]
 800b274:	68db      	ldr	r3, [r3, #12]
 800b276:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	3304      	adds	r3, #4
 800b27c:	4618      	mov	r0, r3
 800b27e:	f7fe fa55 	bl	800972c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b288:	f003 0304 	and.w	r3, r3, #4
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d022      	beq.n	800b2d6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	699a      	ldr	r2, [r3, #24]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	18d1      	adds	r1, r2, r3
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	683a      	ldr	r2, [r7, #0]
 800b29c:	6978      	ldr	r0, [r7, #20]
 800b29e:	f000 f8d1 	bl	800b444 <prvInsertTimerInActiveList>
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d01f      	beq.n	800b2e8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	9300      	str	r3, [sp, #0]
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	687a      	ldr	r2, [r7, #4]
 800b2b0:	2100      	movs	r1, #0
 800b2b2:	6978      	ldr	r0, [r7, #20]
 800b2b4:	f7ff ff88 	bl	800b1c8 <xTimerGenericCommand>
 800b2b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d113      	bne.n	800b2e8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c4:	f383 8811 	msr	BASEPRI, r3
 800b2c8:	f3bf 8f6f 	isb	sy
 800b2cc:	f3bf 8f4f 	dsb	sy
 800b2d0:	60fb      	str	r3, [r7, #12]
}
 800b2d2:	bf00      	nop
 800b2d4:	e7fe      	b.n	800b2d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b2dc:	f023 0301 	bic.w	r3, r3, #1
 800b2e0:	b2da      	uxtb	r2, r3
 800b2e2:	697b      	ldr	r3, [r7, #20]
 800b2e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	6a1b      	ldr	r3, [r3, #32]
 800b2ec:	6978      	ldr	r0, [r7, #20]
 800b2ee:	4798      	blx	r3
}
 800b2f0:	bf00      	nop
 800b2f2:	3718      	adds	r7, #24
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}
 800b2f8:	20001544 	.word	0x20001544

0800b2fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b304:	f107 0308 	add.w	r3, r7, #8
 800b308:	4618      	mov	r0, r3
 800b30a:	f000 f857 	bl	800b3bc <prvGetNextExpireTime>
 800b30e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	4619      	mov	r1, r3
 800b314:	68f8      	ldr	r0, [r7, #12]
 800b316:	f000 f803 	bl	800b320 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b31a:	f000 f8d5 	bl	800b4c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b31e:	e7f1      	b.n	800b304 <prvTimerTask+0x8>

0800b320 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b32a:	f7ff fa43 	bl	800a7b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b32e:	f107 0308 	add.w	r3, r7, #8
 800b332:	4618      	mov	r0, r3
 800b334:	f000 f866 	bl	800b404 <prvSampleTimeNow>
 800b338:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d130      	bne.n	800b3a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d10a      	bne.n	800b35c <prvProcessTimerOrBlockTask+0x3c>
 800b346:	687a      	ldr	r2, [r7, #4]
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d806      	bhi.n	800b35c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b34e:	f7ff fa3f 	bl	800a7d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b352:	68f9      	ldr	r1, [r7, #12]
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f7ff ff85 	bl	800b264 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b35a:	e024      	b.n	800b3a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d008      	beq.n	800b374 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b362:	4b13      	ldr	r3, [pc, #76]	; (800b3b0 <prvProcessTimerOrBlockTask+0x90>)
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d101      	bne.n	800b370 <prvProcessTimerOrBlockTask+0x50>
 800b36c:	2301      	movs	r3, #1
 800b36e:	e000      	b.n	800b372 <prvProcessTimerOrBlockTask+0x52>
 800b370:	2300      	movs	r3, #0
 800b372:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b374:	4b0f      	ldr	r3, [pc, #60]	; (800b3b4 <prvProcessTimerOrBlockTask+0x94>)
 800b376:	6818      	ldr	r0, [r3, #0]
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	1ad3      	subs	r3, r2, r3
 800b37e:	683a      	ldr	r2, [r7, #0]
 800b380:	4619      	mov	r1, r3
 800b382:	f7fe ffa7 	bl	800a2d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b386:	f7ff fa23 	bl	800a7d0 <xTaskResumeAll>
 800b38a:	4603      	mov	r3, r0
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d10a      	bne.n	800b3a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b390:	4b09      	ldr	r3, [pc, #36]	; (800b3b8 <prvProcessTimerOrBlockTask+0x98>)
 800b392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b396:	601a      	str	r2, [r3, #0]
 800b398:	f3bf 8f4f 	dsb	sy
 800b39c:	f3bf 8f6f 	isb	sy
}
 800b3a0:	e001      	b.n	800b3a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b3a2:	f7ff fa15 	bl	800a7d0 <xTaskResumeAll>
}
 800b3a6:	bf00      	nop
 800b3a8:	3710      	adds	r7, #16
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	20001548 	.word	0x20001548
 800b3b4:	2000154c 	.word	0x2000154c
 800b3b8:	e000ed04 	.word	0xe000ed04

0800b3bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b085      	sub	sp, #20
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b3c4:	4b0e      	ldr	r3, [pc, #56]	; (800b400 <prvGetNextExpireTime+0x44>)
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d101      	bne.n	800b3d2 <prvGetNextExpireTime+0x16>
 800b3ce:	2201      	movs	r2, #1
 800b3d0:	e000      	b.n	800b3d4 <prvGetNextExpireTime+0x18>
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d105      	bne.n	800b3ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3e0:	4b07      	ldr	r3, [pc, #28]	; (800b400 <prvGetNextExpireTime+0x44>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	68db      	ldr	r3, [r3, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	60fb      	str	r3, [r7, #12]
 800b3ea:	e001      	b.n	800b3f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3714      	adds	r7, #20
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fc:	4770      	bx	lr
 800b3fe:	bf00      	nop
 800b400:	20001544 	.word	0x20001544

0800b404 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b084      	sub	sp, #16
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b40c:	f7ff fa7e 	bl	800a90c <xTaskGetTickCount>
 800b410:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b412:	4b0b      	ldr	r3, [pc, #44]	; (800b440 <prvSampleTimeNow+0x3c>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	68fa      	ldr	r2, [r7, #12]
 800b418:	429a      	cmp	r2, r3
 800b41a:	d205      	bcs.n	800b428 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b41c:	f000 f936 	bl	800b68c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2201      	movs	r2, #1
 800b424:	601a      	str	r2, [r3, #0]
 800b426:	e002      	b.n	800b42e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2200      	movs	r2, #0
 800b42c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b42e:	4a04      	ldr	r2, [pc, #16]	; (800b440 <prvSampleTimeNow+0x3c>)
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b434:	68fb      	ldr	r3, [r7, #12]
}
 800b436:	4618      	mov	r0, r3
 800b438:	3710      	adds	r7, #16
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}
 800b43e:	bf00      	nop
 800b440:	20001554 	.word	0x20001554

0800b444 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b086      	sub	sp, #24
 800b448:	af00      	add	r7, sp, #0
 800b44a:	60f8      	str	r0, [r7, #12]
 800b44c:	60b9      	str	r1, [r7, #8]
 800b44e:	607a      	str	r2, [r7, #4]
 800b450:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b452:	2300      	movs	r3, #0
 800b454:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	68ba      	ldr	r2, [r7, #8]
 800b45a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b462:	68ba      	ldr	r2, [r7, #8]
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	429a      	cmp	r2, r3
 800b468:	d812      	bhi.n	800b490 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b46a:	687a      	ldr	r2, [r7, #4]
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	1ad2      	subs	r2, r2, r3
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	699b      	ldr	r3, [r3, #24]
 800b474:	429a      	cmp	r2, r3
 800b476:	d302      	bcc.n	800b47e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b478:	2301      	movs	r3, #1
 800b47a:	617b      	str	r3, [r7, #20]
 800b47c:	e01b      	b.n	800b4b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b47e:	4b10      	ldr	r3, [pc, #64]	; (800b4c0 <prvInsertTimerInActiveList+0x7c>)
 800b480:	681a      	ldr	r2, [r3, #0]
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	3304      	adds	r3, #4
 800b486:	4619      	mov	r1, r3
 800b488:	4610      	mov	r0, r2
 800b48a:	f7fe f916 	bl	80096ba <vListInsert>
 800b48e:	e012      	b.n	800b4b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	429a      	cmp	r2, r3
 800b496:	d206      	bcs.n	800b4a6 <prvInsertTimerInActiveList+0x62>
 800b498:	68ba      	ldr	r2, [r7, #8]
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d302      	bcc.n	800b4a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	617b      	str	r3, [r7, #20]
 800b4a4:	e007      	b.n	800b4b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b4a6:	4b07      	ldr	r3, [pc, #28]	; (800b4c4 <prvInsertTimerInActiveList+0x80>)
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	3304      	adds	r3, #4
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	4610      	mov	r0, r2
 800b4b2:	f7fe f902 	bl	80096ba <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b4b6:	697b      	ldr	r3, [r7, #20]
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3718      	adds	r7, #24
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	20001548 	.word	0x20001548
 800b4c4:	20001544 	.word	0x20001544

0800b4c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b08e      	sub	sp, #56	; 0x38
 800b4cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b4ce:	e0ca      	b.n	800b666 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	da18      	bge.n	800b508 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b4d6:	1d3b      	adds	r3, r7, #4
 800b4d8:	3304      	adds	r3, #4
 800b4da:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b4dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d10a      	bne.n	800b4f8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b4e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e6:	f383 8811 	msr	BASEPRI, r3
 800b4ea:	f3bf 8f6f 	isb	sy
 800b4ee:	f3bf 8f4f 	dsb	sy
 800b4f2:	61fb      	str	r3, [r7, #28]
}
 800b4f4:	bf00      	nop
 800b4f6:	e7fe      	b.n	800b4f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b4f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b4fe:	6850      	ldr	r0, [r2, #4]
 800b500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b502:	6892      	ldr	r2, [r2, #8]
 800b504:	4611      	mov	r1, r2
 800b506:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	f2c0 80ab 	blt.w	800b666 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b516:	695b      	ldr	r3, [r3, #20]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d004      	beq.n	800b526 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b51e:	3304      	adds	r3, #4
 800b520:	4618      	mov	r0, r3
 800b522:	f7fe f903 	bl	800972c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b526:	463b      	mov	r3, r7
 800b528:	4618      	mov	r0, r3
 800b52a:	f7ff ff6b 	bl	800b404 <prvSampleTimeNow>
 800b52e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	2b09      	cmp	r3, #9
 800b534:	f200 8096 	bhi.w	800b664 <prvProcessReceivedCommands+0x19c>
 800b538:	a201      	add	r2, pc, #4	; (adr r2, 800b540 <prvProcessReceivedCommands+0x78>)
 800b53a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b53e:	bf00      	nop
 800b540:	0800b569 	.word	0x0800b569
 800b544:	0800b569 	.word	0x0800b569
 800b548:	0800b569 	.word	0x0800b569
 800b54c:	0800b5dd 	.word	0x0800b5dd
 800b550:	0800b5f1 	.word	0x0800b5f1
 800b554:	0800b63b 	.word	0x0800b63b
 800b558:	0800b569 	.word	0x0800b569
 800b55c:	0800b569 	.word	0x0800b569
 800b560:	0800b5dd 	.word	0x0800b5dd
 800b564:	0800b5f1 	.word	0x0800b5f1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b56a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b56e:	f043 0301 	orr.w	r3, r3, #1
 800b572:	b2da      	uxtb	r2, r3
 800b574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b576:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b57e:	699b      	ldr	r3, [r3, #24]
 800b580:	18d1      	adds	r1, r2, r3
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b586:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b588:	f7ff ff5c 	bl	800b444 <prvInsertTimerInActiveList>
 800b58c:	4603      	mov	r3, r0
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d069      	beq.n	800b666 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b594:	6a1b      	ldr	r3, [r3, #32]
 800b596:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b598:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b59c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b5a0:	f003 0304 	and.w	r3, r3, #4
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d05e      	beq.n	800b666 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b5a8:	68ba      	ldr	r2, [r7, #8]
 800b5aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ac:	699b      	ldr	r3, [r3, #24]
 800b5ae:	441a      	add	r2, r3
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	9300      	str	r3, [sp, #0]
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	2100      	movs	r1, #0
 800b5b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b5ba:	f7ff fe05 	bl	800b1c8 <xTimerGenericCommand>
 800b5be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b5c0:	6a3b      	ldr	r3, [r7, #32]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d14f      	bne.n	800b666 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b5c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ca:	f383 8811 	msr	BASEPRI, r3
 800b5ce:	f3bf 8f6f 	isb	sy
 800b5d2:	f3bf 8f4f 	dsb	sy
 800b5d6:	61bb      	str	r3, [r7, #24]
}
 800b5d8:	bf00      	nop
 800b5da:	e7fe      	b.n	800b5da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b5dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b5e2:	f023 0301 	bic.w	r3, r3, #1
 800b5e6:	b2da      	uxtb	r2, r3
 800b5e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b5ee:	e03a      	b.n	800b666 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b5f6:	f043 0301 	orr.w	r3, r3, #1
 800b5fa:	b2da      	uxtb	r2, r3
 800b5fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b602:	68ba      	ldr	r2, [r7, #8]
 800b604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b606:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b60a:	699b      	ldr	r3, [r3, #24]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d10a      	bne.n	800b626 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b614:	f383 8811 	msr	BASEPRI, r3
 800b618:	f3bf 8f6f 	isb	sy
 800b61c:	f3bf 8f4f 	dsb	sy
 800b620:	617b      	str	r3, [r7, #20]
}
 800b622:	bf00      	nop
 800b624:	e7fe      	b.n	800b624 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b628:	699a      	ldr	r2, [r3, #24]
 800b62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b62c:	18d1      	adds	r1, r2, r3
 800b62e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b634:	f7ff ff06 	bl	800b444 <prvInsertTimerInActiveList>
					break;
 800b638:	e015      	b.n	800b666 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b63a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b63c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b640:	f003 0302 	and.w	r3, r3, #2
 800b644:	2b00      	cmp	r3, #0
 800b646:	d103      	bne.n	800b650 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b64a:	f000 fbe1 	bl	800be10 <vPortFree>
 800b64e:	e00a      	b.n	800b666 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b652:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b656:	f023 0301 	bic.w	r3, r3, #1
 800b65a:	b2da      	uxtb	r2, r3
 800b65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b65e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b662:	e000      	b.n	800b666 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800b664:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b666:	4b08      	ldr	r3, [pc, #32]	; (800b688 <prvProcessReceivedCommands+0x1c0>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	1d39      	adds	r1, r7, #4
 800b66c:	2200      	movs	r2, #0
 800b66e:	4618      	mov	r0, r3
 800b670:	f7fe fbc8 	bl	8009e04 <xQueueReceive>
 800b674:	4603      	mov	r3, r0
 800b676:	2b00      	cmp	r3, #0
 800b678:	f47f af2a 	bne.w	800b4d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b67c:	bf00      	nop
 800b67e:	bf00      	nop
 800b680:	3730      	adds	r7, #48	; 0x30
 800b682:	46bd      	mov	sp, r7
 800b684:	bd80      	pop	{r7, pc}
 800b686:	bf00      	nop
 800b688:	2000154c 	.word	0x2000154c

0800b68c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b088      	sub	sp, #32
 800b690:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b692:	e048      	b.n	800b726 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b694:	4b2d      	ldr	r3, [pc, #180]	; (800b74c <prvSwitchTimerLists+0xc0>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	68db      	ldr	r3, [r3, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b69e:	4b2b      	ldr	r3, [pc, #172]	; (800b74c <prvSwitchTimerLists+0xc0>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	68db      	ldr	r3, [r3, #12]
 800b6a4:	68db      	ldr	r3, [r3, #12]
 800b6a6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	3304      	adds	r3, #4
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7fe f83d 	bl	800972c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	6a1b      	ldr	r3, [r3, #32]
 800b6b6:	68f8      	ldr	r0, [r7, #12]
 800b6b8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b6c0:	f003 0304 	and.w	r3, r3, #4
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d02e      	beq.n	800b726 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	699b      	ldr	r3, [r3, #24]
 800b6cc:	693a      	ldr	r2, [r7, #16]
 800b6ce:	4413      	add	r3, r2
 800b6d0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b6d2:	68ba      	ldr	r2, [r7, #8]
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d90e      	bls.n	800b6f8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	68ba      	ldr	r2, [r7, #8]
 800b6de:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	68fa      	ldr	r2, [r7, #12]
 800b6e4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b6e6:	4b19      	ldr	r3, [pc, #100]	; (800b74c <prvSwitchTimerLists+0xc0>)
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	3304      	adds	r3, #4
 800b6ee:	4619      	mov	r1, r3
 800b6f0:	4610      	mov	r0, r2
 800b6f2:	f7fd ffe2 	bl	80096ba <vListInsert>
 800b6f6:	e016      	b.n	800b726 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	9300      	str	r3, [sp, #0]
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	693a      	ldr	r2, [r7, #16]
 800b700:	2100      	movs	r1, #0
 800b702:	68f8      	ldr	r0, [r7, #12]
 800b704:	f7ff fd60 	bl	800b1c8 <xTimerGenericCommand>
 800b708:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d10a      	bne.n	800b726 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b710:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b714:	f383 8811 	msr	BASEPRI, r3
 800b718:	f3bf 8f6f 	isb	sy
 800b71c:	f3bf 8f4f 	dsb	sy
 800b720:	603b      	str	r3, [r7, #0]
}
 800b722:	bf00      	nop
 800b724:	e7fe      	b.n	800b724 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b726:	4b09      	ldr	r3, [pc, #36]	; (800b74c <prvSwitchTimerLists+0xc0>)
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d1b1      	bne.n	800b694 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b730:	4b06      	ldr	r3, [pc, #24]	; (800b74c <prvSwitchTimerLists+0xc0>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b736:	4b06      	ldr	r3, [pc, #24]	; (800b750 <prvSwitchTimerLists+0xc4>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	4a04      	ldr	r2, [pc, #16]	; (800b74c <prvSwitchTimerLists+0xc0>)
 800b73c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b73e:	4a04      	ldr	r2, [pc, #16]	; (800b750 <prvSwitchTimerLists+0xc4>)
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	6013      	str	r3, [r2, #0]
}
 800b744:	bf00      	nop
 800b746:	3718      	adds	r7, #24
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	20001544 	.word	0x20001544
 800b750:	20001548 	.word	0x20001548

0800b754 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b082      	sub	sp, #8
 800b758:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b75a:	f000 f96b 	bl	800ba34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b75e:	4b15      	ldr	r3, [pc, #84]	; (800b7b4 <prvCheckForValidListAndQueue+0x60>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d120      	bne.n	800b7a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b766:	4814      	ldr	r0, [pc, #80]	; (800b7b8 <prvCheckForValidListAndQueue+0x64>)
 800b768:	f7fd ff56 	bl	8009618 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b76c:	4813      	ldr	r0, [pc, #76]	; (800b7bc <prvCheckForValidListAndQueue+0x68>)
 800b76e:	f7fd ff53 	bl	8009618 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b772:	4b13      	ldr	r3, [pc, #76]	; (800b7c0 <prvCheckForValidListAndQueue+0x6c>)
 800b774:	4a10      	ldr	r2, [pc, #64]	; (800b7b8 <prvCheckForValidListAndQueue+0x64>)
 800b776:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b778:	4b12      	ldr	r3, [pc, #72]	; (800b7c4 <prvCheckForValidListAndQueue+0x70>)
 800b77a:	4a10      	ldr	r2, [pc, #64]	; (800b7bc <prvCheckForValidListAndQueue+0x68>)
 800b77c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b77e:	2300      	movs	r3, #0
 800b780:	9300      	str	r3, [sp, #0]
 800b782:	4b11      	ldr	r3, [pc, #68]	; (800b7c8 <prvCheckForValidListAndQueue+0x74>)
 800b784:	4a11      	ldr	r2, [pc, #68]	; (800b7cc <prvCheckForValidListAndQueue+0x78>)
 800b786:	2110      	movs	r1, #16
 800b788:	200a      	movs	r0, #10
 800b78a:	f7fe f861 	bl	8009850 <xQueueGenericCreateStatic>
 800b78e:	4603      	mov	r3, r0
 800b790:	4a08      	ldr	r2, [pc, #32]	; (800b7b4 <prvCheckForValidListAndQueue+0x60>)
 800b792:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b794:	4b07      	ldr	r3, [pc, #28]	; (800b7b4 <prvCheckForValidListAndQueue+0x60>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d005      	beq.n	800b7a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b79c:	4b05      	ldr	r3, [pc, #20]	; (800b7b4 <prvCheckForValidListAndQueue+0x60>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	490b      	ldr	r1, [pc, #44]	; (800b7d0 <prvCheckForValidListAndQueue+0x7c>)
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f7fe fd42 	bl	800a22c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b7a8:	f000 f974 	bl	800ba94 <vPortExitCritical>
}
 800b7ac:	bf00      	nop
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	2000154c 	.word	0x2000154c
 800b7b8:	2000151c 	.word	0x2000151c
 800b7bc:	20001530 	.word	0x20001530
 800b7c0:	20001544 	.word	0x20001544
 800b7c4:	20001548 	.word	0x20001548
 800b7c8:	200015f8 	.word	0x200015f8
 800b7cc:	20001558 	.word	0x20001558
 800b7d0:	0800fedc 	.word	0x0800fedc

0800b7d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b085      	sub	sp, #20
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	60b9      	str	r1, [r7, #8]
 800b7de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	3b04      	subs	r3, #4
 800b7e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b7ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	3b04      	subs	r3, #4
 800b7f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	f023 0201 	bic.w	r2, r3, #1
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	3b04      	subs	r3, #4
 800b802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b804:	4a0c      	ldr	r2, [pc, #48]	; (800b838 <pxPortInitialiseStack+0x64>)
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	3b14      	subs	r3, #20
 800b80e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b810:	687a      	ldr	r2, [r7, #4]
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	3b04      	subs	r3, #4
 800b81a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f06f 0202 	mvn.w	r2, #2
 800b822:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	3b20      	subs	r3, #32
 800b828:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b82a:	68fb      	ldr	r3, [r7, #12]
}
 800b82c:	4618      	mov	r0, r3
 800b82e:	3714      	adds	r7, #20
 800b830:	46bd      	mov	sp, r7
 800b832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b836:	4770      	bx	lr
 800b838:	0800b83d 	.word	0x0800b83d

0800b83c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b83c:	b480      	push	{r7}
 800b83e:	b085      	sub	sp, #20
 800b840:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b842:	2300      	movs	r3, #0
 800b844:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b846:	4b12      	ldr	r3, [pc, #72]	; (800b890 <prvTaskExitError+0x54>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b84e:	d00a      	beq.n	800b866 <prvTaskExitError+0x2a>
	__asm volatile
 800b850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b854:	f383 8811 	msr	BASEPRI, r3
 800b858:	f3bf 8f6f 	isb	sy
 800b85c:	f3bf 8f4f 	dsb	sy
 800b860:	60fb      	str	r3, [r7, #12]
}
 800b862:	bf00      	nop
 800b864:	e7fe      	b.n	800b864 <prvTaskExitError+0x28>
	__asm volatile
 800b866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b86a:	f383 8811 	msr	BASEPRI, r3
 800b86e:	f3bf 8f6f 	isb	sy
 800b872:	f3bf 8f4f 	dsb	sy
 800b876:	60bb      	str	r3, [r7, #8]
}
 800b878:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b87a:	bf00      	nop
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d0fc      	beq.n	800b87c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b882:	bf00      	nop
 800b884:	bf00      	nop
 800b886:	3714      	adds	r7, #20
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr
 800b890:	20000014 	.word	0x20000014
	...

0800b8a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b8a0:	4b07      	ldr	r3, [pc, #28]	; (800b8c0 <pxCurrentTCBConst2>)
 800b8a2:	6819      	ldr	r1, [r3, #0]
 800b8a4:	6808      	ldr	r0, [r1, #0]
 800b8a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8aa:	f380 8809 	msr	PSP, r0
 800b8ae:	f3bf 8f6f 	isb	sy
 800b8b2:	f04f 0000 	mov.w	r0, #0
 800b8b6:	f380 8811 	msr	BASEPRI, r0
 800b8ba:	4770      	bx	lr
 800b8bc:	f3af 8000 	nop.w

0800b8c0 <pxCurrentTCBConst2>:
 800b8c0:	2000101c 	.word	0x2000101c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b8c4:	bf00      	nop
 800b8c6:	bf00      	nop

0800b8c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b8c8:	4808      	ldr	r0, [pc, #32]	; (800b8ec <prvPortStartFirstTask+0x24>)
 800b8ca:	6800      	ldr	r0, [r0, #0]
 800b8cc:	6800      	ldr	r0, [r0, #0]
 800b8ce:	f380 8808 	msr	MSP, r0
 800b8d2:	f04f 0000 	mov.w	r0, #0
 800b8d6:	f380 8814 	msr	CONTROL, r0
 800b8da:	b662      	cpsie	i
 800b8dc:	b661      	cpsie	f
 800b8de:	f3bf 8f4f 	dsb	sy
 800b8e2:	f3bf 8f6f 	isb	sy
 800b8e6:	df00      	svc	0
 800b8e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b8ea:	bf00      	nop
 800b8ec:	e000ed08 	.word	0xe000ed08

0800b8f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b086      	sub	sp, #24
 800b8f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b8f6:	4b46      	ldr	r3, [pc, #280]	; (800ba10 <xPortStartScheduler+0x120>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4a46      	ldr	r2, [pc, #280]	; (800ba14 <xPortStartScheduler+0x124>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d10a      	bne.n	800b916 <xPortStartScheduler+0x26>
	__asm volatile
 800b900:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b904:	f383 8811 	msr	BASEPRI, r3
 800b908:	f3bf 8f6f 	isb	sy
 800b90c:	f3bf 8f4f 	dsb	sy
 800b910:	613b      	str	r3, [r7, #16]
}
 800b912:	bf00      	nop
 800b914:	e7fe      	b.n	800b914 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b916:	4b3e      	ldr	r3, [pc, #248]	; (800ba10 <xPortStartScheduler+0x120>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	4a3f      	ldr	r2, [pc, #252]	; (800ba18 <xPortStartScheduler+0x128>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d10a      	bne.n	800b936 <xPortStartScheduler+0x46>
	__asm volatile
 800b920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b924:	f383 8811 	msr	BASEPRI, r3
 800b928:	f3bf 8f6f 	isb	sy
 800b92c:	f3bf 8f4f 	dsb	sy
 800b930:	60fb      	str	r3, [r7, #12]
}
 800b932:	bf00      	nop
 800b934:	e7fe      	b.n	800b934 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b936:	4b39      	ldr	r3, [pc, #228]	; (800ba1c <xPortStartScheduler+0x12c>)
 800b938:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b93a:	697b      	ldr	r3, [r7, #20]
 800b93c:	781b      	ldrb	r3, [r3, #0]
 800b93e:	b2db      	uxtb	r3, r3
 800b940:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	22ff      	movs	r2, #255	; 0xff
 800b946:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	781b      	ldrb	r3, [r3, #0]
 800b94c:	b2db      	uxtb	r3, r3
 800b94e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b950:	78fb      	ldrb	r3, [r7, #3]
 800b952:	b2db      	uxtb	r3, r3
 800b954:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b958:	b2da      	uxtb	r2, r3
 800b95a:	4b31      	ldr	r3, [pc, #196]	; (800ba20 <xPortStartScheduler+0x130>)
 800b95c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b95e:	4b31      	ldr	r3, [pc, #196]	; (800ba24 <xPortStartScheduler+0x134>)
 800b960:	2207      	movs	r2, #7
 800b962:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b964:	e009      	b.n	800b97a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b966:	4b2f      	ldr	r3, [pc, #188]	; (800ba24 <xPortStartScheduler+0x134>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	3b01      	subs	r3, #1
 800b96c:	4a2d      	ldr	r2, [pc, #180]	; (800ba24 <xPortStartScheduler+0x134>)
 800b96e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b970:	78fb      	ldrb	r3, [r7, #3]
 800b972:	b2db      	uxtb	r3, r3
 800b974:	005b      	lsls	r3, r3, #1
 800b976:	b2db      	uxtb	r3, r3
 800b978:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b97a:	78fb      	ldrb	r3, [r7, #3]
 800b97c:	b2db      	uxtb	r3, r3
 800b97e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b982:	2b80      	cmp	r3, #128	; 0x80
 800b984:	d0ef      	beq.n	800b966 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b986:	4b27      	ldr	r3, [pc, #156]	; (800ba24 <xPortStartScheduler+0x134>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f1c3 0307 	rsb	r3, r3, #7
 800b98e:	2b04      	cmp	r3, #4
 800b990:	d00a      	beq.n	800b9a8 <xPortStartScheduler+0xb8>
	__asm volatile
 800b992:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b996:	f383 8811 	msr	BASEPRI, r3
 800b99a:	f3bf 8f6f 	isb	sy
 800b99e:	f3bf 8f4f 	dsb	sy
 800b9a2:	60bb      	str	r3, [r7, #8]
}
 800b9a4:	bf00      	nop
 800b9a6:	e7fe      	b.n	800b9a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b9a8:	4b1e      	ldr	r3, [pc, #120]	; (800ba24 <xPortStartScheduler+0x134>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	021b      	lsls	r3, r3, #8
 800b9ae:	4a1d      	ldr	r2, [pc, #116]	; (800ba24 <xPortStartScheduler+0x134>)
 800b9b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b9b2:	4b1c      	ldr	r3, [pc, #112]	; (800ba24 <xPortStartScheduler+0x134>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b9ba:	4a1a      	ldr	r2, [pc, #104]	; (800ba24 <xPortStartScheduler+0x134>)
 800b9bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	b2da      	uxtb	r2, r3
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b9c6:	4b18      	ldr	r3, [pc, #96]	; (800ba28 <xPortStartScheduler+0x138>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a17      	ldr	r2, [pc, #92]	; (800ba28 <xPortStartScheduler+0x138>)
 800b9cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b9d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b9d2:	4b15      	ldr	r3, [pc, #84]	; (800ba28 <xPortStartScheduler+0x138>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	4a14      	ldr	r2, [pc, #80]	; (800ba28 <xPortStartScheduler+0x138>)
 800b9d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b9dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b9de:	f000 f8dd 	bl	800bb9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b9e2:	4b12      	ldr	r3, [pc, #72]	; (800ba2c <xPortStartScheduler+0x13c>)
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b9e8:	f000 f8fc 	bl	800bbe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b9ec:	4b10      	ldr	r3, [pc, #64]	; (800ba30 <xPortStartScheduler+0x140>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	4a0f      	ldr	r2, [pc, #60]	; (800ba30 <xPortStartScheduler+0x140>)
 800b9f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b9f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b9f8:	f7ff ff66 	bl	800b8c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b9fc:	f7ff f850 	bl	800aaa0 <vTaskSwitchContext>
	prvTaskExitError();
 800ba00:	f7ff ff1c 	bl	800b83c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ba04:	2300      	movs	r3, #0
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3718      	adds	r7, #24
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	e000ed00 	.word	0xe000ed00
 800ba14:	410fc271 	.word	0x410fc271
 800ba18:	410fc270 	.word	0x410fc270
 800ba1c:	e000e400 	.word	0xe000e400
 800ba20:	20001648 	.word	0x20001648
 800ba24:	2000164c 	.word	0x2000164c
 800ba28:	e000ed20 	.word	0xe000ed20
 800ba2c:	20000014 	.word	0x20000014
 800ba30:	e000ef34 	.word	0xe000ef34

0800ba34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ba34:	b480      	push	{r7}
 800ba36:	b083      	sub	sp, #12
 800ba38:	af00      	add	r7, sp, #0
	__asm volatile
 800ba3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba3e:	f383 8811 	msr	BASEPRI, r3
 800ba42:	f3bf 8f6f 	isb	sy
 800ba46:	f3bf 8f4f 	dsb	sy
 800ba4a:	607b      	str	r3, [r7, #4]
}
 800ba4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ba4e:	4b0f      	ldr	r3, [pc, #60]	; (800ba8c <vPortEnterCritical+0x58>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	3301      	adds	r3, #1
 800ba54:	4a0d      	ldr	r2, [pc, #52]	; (800ba8c <vPortEnterCritical+0x58>)
 800ba56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ba58:	4b0c      	ldr	r3, [pc, #48]	; (800ba8c <vPortEnterCritical+0x58>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	d10f      	bne.n	800ba80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ba60:	4b0b      	ldr	r3, [pc, #44]	; (800ba90 <vPortEnterCritical+0x5c>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	b2db      	uxtb	r3, r3
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d00a      	beq.n	800ba80 <vPortEnterCritical+0x4c>
	__asm volatile
 800ba6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba6e:	f383 8811 	msr	BASEPRI, r3
 800ba72:	f3bf 8f6f 	isb	sy
 800ba76:	f3bf 8f4f 	dsb	sy
 800ba7a:	603b      	str	r3, [r7, #0]
}
 800ba7c:	bf00      	nop
 800ba7e:	e7fe      	b.n	800ba7e <vPortEnterCritical+0x4a>
	}
}
 800ba80:	bf00      	nop
 800ba82:	370c      	adds	r7, #12
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr
 800ba8c:	20000014 	.word	0x20000014
 800ba90:	e000ed04 	.word	0xe000ed04

0800ba94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ba94:	b480      	push	{r7}
 800ba96:	b083      	sub	sp, #12
 800ba98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ba9a:	4b12      	ldr	r3, [pc, #72]	; (800bae4 <vPortExitCritical+0x50>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d10a      	bne.n	800bab8 <vPortExitCritical+0x24>
	__asm volatile
 800baa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa6:	f383 8811 	msr	BASEPRI, r3
 800baaa:	f3bf 8f6f 	isb	sy
 800baae:	f3bf 8f4f 	dsb	sy
 800bab2:	607b      	str	r3, [r7, #4]
}
 800bab4:	bf00      	nop
 800bab6:	e7fe      	b.n	800bab6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bab8:	4b0a      	ldr	r3, [pc, #40]	; (800bae4 <vPortExitCritical+0x50>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	3b01      	subs	r3, #1
 800babe:	4a09      	ldr	r2, [pc, #36]	; (800bae4 <vPortExitCritical+0x50>)
 800bac0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bac2:	4b08      	ldr	r3, [pc, #32]	; (800bae4 <vPortExitCritical+0x50>)
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d105      	bne.n	800bad6 <vPortExitCritical+0x42>
 800baca:	2300      	movs	r3, #0
 800bacc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	f383 8811 	msr	BASEPRI, r3
}
 800bad4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bad6:	bf00      	nop
 800bad8:	370c      	adds	r7, #12
 800bada:	46bd      	mov	sp, r7
 800badc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae0:	4770      	bx	lr
 800bae2:	bf00      	nop
 800bae4:	20000014 	.word	0x20000014
	...

0800baf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800baf0:	f3ef 8009 	mrs	r0, PSP
 800baf4:	f3bf 8f6f 	isb	sy
 800baf8:	4b15      	ldr	r3, [pc, #84]	; (800bb50 <pxCurrentTCBConst>)
 800bafa:	681a      	ldr	r2, [r3, #0]
 800bafc:	f01e 0f10 	tst.w	lr, #16
 800bb00:	bf08      	it	eq
 800bb02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bb06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb0a:	6010      	str	r0, [r2, #0]
 800bb0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bb10:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bb14:	f380 8811 	msr	BASEPRI, r0
 800bb18:	f3bf 8f4f 	dsb	sy
 800bb1c:	f3bf 8f6f 	isb	sy
 800bb20:	f7fe ffbe 	bl	800aaa0 <vTaskSwitchContext>
 800bb24:	f04f 0000 	mov.w	r0, #0
 800bb28:	f380 8811 	msr	BASEPRI, r0
 800bb2c:	bc09      	pop	{r0, r3}
 800bb2e:	6819      	ldr	r1, [r3, #0]
 800bb30:	6808      	ldr	r0, [r1, #0]
 800bb32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb36:	f01e 0f10 	tst.w	lr, #16
 800bb3a:	bf08      	it	eq
 800bb3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bb40:	f380 8809 	msr	PSP, r0
 800bb44:	f3bf 8f6f 	isb	sy
 800bb48:	4770      	bx	lr
 800bb4a:	bf00      	nop
 800bb4c:	f3af 8000 	nop.w

0800bb50 <pxCurrentTCBConst>:
 800bb50:	2000101c 	.word	0x2000101c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bb54:	bf00      	nop
 800bb56:	bf00      	nop

0800bb58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
	__asm volatile
 800bb5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb62:	f383 8811 	msr	BASEPRI, r3
 800bb66:	f3bf 8f6f 	isb	sy
 800bb6a:	f3bf 8f4f 	dsb	sy
 800bb6e:	607b      	str	r3, [r7, #4]
}
 800bb70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bb72:	f7fe fedb 	bl	800a92c <xTaskIncrementTick>
 800bb76:	4603      	mov	r3, r0
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d003      	beq.n	800bb84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bb7c:	4b06      	ldr	r3, [pc, #24]	; (800bb98 <xPortSysTickHandler+0x40>)
 800bb7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb82:	601a      	str	r2, [r3, #0]
 800bb84:	2300      	movs	r3, #0
 800bb86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	f383 8811 	msr	BASEPRI, r3
}
 800bb8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bb90:	bf00      	nop
 800bb92:	3708      	adds	r7, #8
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	e000ed04 	.word	0xe000ed04

0800bb9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bba0:	4b0b      	ldr	r3, [pc, #44]	; (800bbd0 <vPortSetupTimerInterrupt+0x34>)
 800bba2:	2200      	movs	r2, #0
 800bba4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bba6:	4b0b      	ldr	r3, [pc, #44]	; (800bbd4 <vPortSetupTimerInterrupt+0x38>)
 800bba8:	2200      	movs	r2, #0
 800bbaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bbac:	4b0a      	ldr	r3, [pc, #40]	; (800bbd8 <vPortSetupTimerInterrupt+0x3c>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	4a0a      	ldr	r2, [pc, #40]	; (800bbdc <vPortSetupTimerInterrupt+0x40>)
 800bbb2:	fba2 2303 	umull	r2, r3, r2, r3
 800bbb6:	099b      	lsrs	r3, r3, #6
 800bbb8:	4a09      	ldr	r2, [pc, #36]	; (800bbe0 <vPortSetupTimerInterrupt+0x44>)
 800bbba:	3b01      	subs	r3, #1
 800bbbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bbbe:	4b04      	ldr	r3, [pc, #16]	; (800bbd0 <vPortSetupTimerInterrupt+0x34>)
 800bbc0:	2207      	movs	r2, #7
 800bbc2:	601a      	str	r2, [r3, #0]
}
 800bbc4:	bf00      	nop
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbcc:	4770      	bx	lr
 800bbce:	bf00      	nop
 800bbd0:	e000e010 	.word	0xe000e010
 800bbd4:	e000e018 	.word	0xe000e018
 800bbd8:	20000008 	.word	0x20000008
 800bbdc:	10624dd3 	.word	0x10624dd3
 800bbe0:	e000e014 	.word	0xe000e014

0800bbe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bbe4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bbf4 <vPortEnableVFP+0x10>
 800bbe8:	6801      	ldr	r1, [r0, #0]
 800bbea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bbee:	6001      	str	r1, [r0, #0]
 800bbf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bbf2:	bf00      	nop
 800bbf4:	e000ed88 	.word	0xe000ed88

0800bbf8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bbf8:	b480      	push	{r7}
 800bbfa:	b085      	sub	sp, #20
 800bbfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bbfe:	f3ef 8305 	mrs	r3, IPSR
 800bc02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2b0f      	cmp	r3, #15
 800bc08:	d914      	bls.n	800bc34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bc0a:	4a17      	ldr	r2, [pc, #92]	; (800bc68 <vPortValidateInterruptPriority+0x70>)
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	4413      	add	r3, r2
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bc14:	4b15      	ldr	r3, [pc, #84]	; (800bc6c <vPortValidateInterruptPriority+0x74>)
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	7afa      	ldrb	r2, [r7, #11]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d20a      	bcs.n	800bc34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bc1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc22:	f383 8811 	msr	BASEPRI, r3
 800bc26:	f3bf 8f6f 	isb	sy
 800bc2a:	f3bf 8f4f 	dsb	sy
 800bc2e:	607b      	str	r3, [r7, #4]
}
 800bc30:	bf00      	nop
 800bc32:	e7fe      	b.n	800bc32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bc34:	4b0e      	ldr	r3, [pc, #56]	; (800bc70 <vPortValidateInterruptPriority+0x78>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bc3c:	4b0d      	ldr	r3, [pc, #52]	; (800bc74 <vPortValidateInterruptPriority+0x7c>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d90a      	bls.n	800bc5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bc44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc48:	f383 8811 	msr	BASEPRI, r3
 800bc4c:	f3bf 8f6f 	isb	sy
 800bc50:	f3bf 8f4f 	dsb	sy
 800bc54:	603b      	str	r3, [r7, #0]
}
 800bc56:	bf00      	nop
 800bc58:	e7fe      	b.n	800bc58 <vPortValidateInterruptPriority+0x60>
	}
 800bc5a:	bf00      	nop
 800bc5c:	3714      	adds	r7, #20
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc64:	4770      	bx	lr
 800bc66:	bf00      	nop
 800bc68:	e000e3f0 	.word	0xe000e3f0
 800bc6c:	20001648 	.word	0x20001648
 800bc70:	e000ed0c 	.word	0xe000ed0c
 800bc74:	2000164c 	.word	0x2000164c

0800bc78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b08a      	sub	sp, #40	; 0x28
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bc80:	2300      	movs	r3, #0
 800bc82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bc84:	f7fe fd96 	bl	800a7b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bc88:	4b5b      	ldr	r3, [pc, #364]	; (800bdf8 <pvPortMalloc+0x180>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d101      	bne.n	800bc94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bc90:	f000 f920 	bl	800bed4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bc94:	4b59      	ldr	r3, [pc, #356]	; (800bdfc <pvPortMalloc+0x184>)
 800bc96:	681a      	ldr	r2, [r3, #0]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	4013      	ands	r3, r2
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	f040 8093 	bne.w	800bdc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d01d      	beq.n	800bce4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bca8:	2208      	movs	r2, #8
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	4413      	add	r3, r2
 800bcae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f003 0307 	and.w	r3, r3, #7
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d014      	beq.n	800bce4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f023 0307 	bic.w	r3, r3, #7
 800bcc0:	3308      	adds	r3, #8
 800bcc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f003 0307 	and.w	r3, r3, #7
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d00a      	beq.n	800bce4 <pvPortMalloc+0x6c>
	__asm volatile
 800bcce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcd2:	f383 8811 	msr	BASEPRI, r3
 800bcd6:	f3bf 8f6f 	isb	sy
 800bcda:	f3bf 8f4f 	dsb	sy
 800bcde:	617b      	str	r3, [r7, #20]
}
 800bce0:	bf00      	nop
 800bce2:	e7fe      	b.n	800bce2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d06e      	beq.n	800bdc8 <pvPortMalloc+0x150>
 800bcea:	4b45      	ldr	r3, [pc, #276]	; (800be00 <pvPortMalloc+0x188>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	687a      	ldr	r2, [r7, #4]
 800bcf0:	429a      	cmp	r2, r3
 800bcf2:	d869      	bhi.n	800bdc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bcf4:	4b43      	ldr	r3, [pc, #268]	; (800be04 <pvPortMalloc+0x18c>)
 800bcf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bcf8:	4b42      	ldr	r3, [pc, #264]	; (800be04 <pvPortMalloc+0x18c>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bcfe:	e004      	b.n	800bd0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bd00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d903      	bls.n	800bd1c <pvPortMalloc+0xa4>
 800bd14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d1f1      	bne.n	800bd00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bd1c:	4b36      	ldr	r3, [pc, #216]	; (800bdf8 <pvPortMalloc+0x180>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd22:	429a      	cmp	r2, r3
 800bd24:	d050      	beq.n	800bdc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bd26:	6a3b      	ldr	r3, [r7, #32]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2208      	movs	r2, #8
 800bd2c:	4413      	add	r3, r2
 800bd2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bd30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	6a3b      	ldr	r3, [r7, #32]
 800bd36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd3a:	685a      	ldr	r2, [r3, #4]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	1ad2      	subs	r2, r2, r3
 800bd40:	2308      	movs	r3, #8
 800bd42:	005b      	lsls	r3, r3, #1
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d91f      	bls.n	800bd88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bd48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	4413      	add	r3, r2
 800bd4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd50:	69bb      	ldr	r3, [r7, #24]
 800bd52:	f003 0307 	and.w	r3, r3, #7
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d00a      	beq.n	800bd70 <pvPortMalloc+0xf8>
	__asm volatile
 800bd5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd5e:	f383 8811 	msr	BASEPRI, r3
 800bd62:	f3bf 8f6f 	isb	sy
 800bd66:	f3bf 8f4f 	dsb	sy
 800bd6a:	613b      	str	r3, [r7, #16]
}
 800bd6c:	bf00      	nop
 800bd6e:	e7fe      	b.n	800bd6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bd70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd72:	685a      	ldr	r2, [r3, #4]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	1ad2      	subs	r2, r2, r3
 800bd78:	69bb      	ldr	r3, [r7, #24]
 800bd7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7e:	687a      	ldr	r2, [r7, #4]
 800bd80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bd82:	69b8      	ldr	r0, [r7, #24]
 800bd84:	f000 f908 	bl	800bf98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bd88:	4b1d      	ldr	r3, [pc, #116]	; (800be00 <pvPortMalloc+0x188>)
 800bd8a:	681a      	ldr	r2, [r3, #0]
 800bd8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd8e:	685b      	ldr	r3, [r3, #4]
 800bd90:	1ad3      	subs	r3, r2, r3
 800bd92:	4a1b      	ldr	r2, [pc, #108]	; (800be00 <pvPortMalloc+0x188>)
 800bd94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bd96:	4b1a      	ldr	r3, [pc, #104]	; (800be00 <pvPortMalloc+0x188>)
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	4b1b      	ldr	r3, [pc, #108]	; (800be08 <pvPortMalloc+0x190>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	429a      	cmp	r2, r3
 800bda0:	d203      	bcs.n	800bdaa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bda2:	4b17      	ldr	r3, [pc, #92]	; (800be00 <pvPortMalloc+0x188>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	4a18      	ldr	r2, [pc, #96]	; (800be08 <pvPortMalloc+0x190>)
 800bda8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bdaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdac:	685a      	ldr	r2, [r3, #4]
 800bdae:	4b13      	ldr	r3, [pc, #76]	; (800bdfc <pvPortMalloc+0x184>)
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	431a      	orrs	r2, r3
 800bdb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bdb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdba:	2200      	movs	r2, #0
 800bdbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bdbe:	4b13      	ldr	r3, [pc, #76]	; (800be0c <pvPortMalloc+0x194>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	4a11      	ldr	r2, [pc, #68]	; (800be0c <pvPortMalloc+0x194>)
 800bdc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bdc8:	f7fe fd02 	bl	800a7d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bdcc:	69fb      	ldr	r3, [r7, #28]
 800bdce:	f003 0307 	and.w	r3, r3, #7
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d00a      	beq.n	800bdec <pvPortMalloc+0x174>
	__asm volatile
 800bdd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdda:	f383 8811 	msr	BASEPRI, r3
 800bdde:	f3bf 8f6f 	isb	sy
 800bde2:	f3bf 8f4f 	dsb	sy
 800bde6:	60fb      	str	r3, [r7, #12]
}
 800bde8:	bf00      	nop
 800bdea:	e7fe      	b.n	800bdea <pvPortMalloc+0x172>
	return pvReturn;
 800bdec:	69fb      	ldr	r3, [r7, #28]
}
 800bdee:	4618      	mov	r0, r3
 800bdf0:	3728      	adds	r7, #40	; 0x28
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}
 800bdf6:	bf00      	nop
 800bdf8:	20005258 	.word	0x20005258
 800bdfc:	2000526c 	.word	0x2000526c
 800be00:	2000525c 	.word	0x2000525c
 800be04:	20005250 	.word	0x20005250
 800be08:	20005260 	.word	0x20005260
 800be0c:	20005264 	.word	0x20005264

0800be10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b086      	sub	sp, #24
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d04d      	beq.n	800bebe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800be22:	2308      	movs	r3, #8
 800be24:	425b      	negs	r3, r3
 800be26:	697a      	ldr	r2, [r7, #20]
 800be28:	4413      	add	r3, r2
 800be2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	685a      	ldr	r2, [r3, #4]
 800be34:	4b24      	ldr	r3, [pc, #144]	; (800bec8 <vPortFree+0xb8>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4013      	ands	r3, r2
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d10a      	bne.n	800be54 <vPortFree+0x44>
	__asm volatile
 800be3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	60fb      	str	r3, [r7, #12]
}
 800be50:	bf00      	nop
 800be52:	e7fe      	b.n	800be52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d00a      	beq.n	800be72 <vPortFree+0x62>
	__asm volatile
 800be5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be60:	f383 8811 	msr	BASEPRI, r3
 800be64:	f3bf 8f6f 	isb	sy
 800be68:	f3bf 8f4f 	dsb	sy
 800be6c:	60bb      	str	r3, [r7, #8]
}
 800be6e:	bf00      	nop
 800be70:	e7fe      	b.n	800be70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800be72:	693b      	ldr	r3, [r7, #16]
 800be74:	685a      	ldr	r2, [r3, #4]
 800be76:	4b14      	ldr	r3, [pc, #80]	; (800bec8 <vPortFree+0xb8>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	4013      	ands	r3, r2
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d01e      	beq.n	800bebe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800be80:	693b      	ldr	r3, [r7, #16]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d11a      	bne.n	800bebe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	685a      	ldr	r2, [r3, #4]
 800be8c:	4b0e      	ldr	r3, [pc, #56]	; (800bec8 <vPortFree+0xb8>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	43db      	mvns	r3, r3
 800be92:	401a      	ands	r2, r3
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800be98:	f7fe fc8c 	bl	800a7b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	685a      	ldr	r2, [r3, #4]
 800bea0:	4b0a      	ldr	r3, [pc, #40]	; (800becc <vPortFree+0xbc>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	4413      	add	r3, r2
 800bea6:	4a09      	ldr	r2, [pc, #36]	; (800becc <vPortFree+0xbc>)
 800bea8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800beaa:	6938      	ldr	r0, [r7, #16]
 800beac:	f000 f874 	bl	800bf98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800beb0:	4b07      	ldr	r3, [pc, #28]	; (800bed0 <vPortFree+0xc0>)
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	3301      	adds	r3, #1
 800beb6:	4a06      	ldr	r2, [pc, #24]	; (800bed0 <vPortFree+0xc0>)
 800beb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800beba:	f7fe fc89 	bl	800a7d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bebe:	bf00      	nop
 800bec0:	3718      	adds	r7, #24
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	2000526c 	.word	0x2000526c
 800becc:	2000525c 	.word	0x2000525c
 800bed0:	20005268 	.word	0x20005268

0800bed4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bed4:	b480      	push	{r7}
 800bed6:	b085      	sub	sp, #20
 800bed8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800beda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bede:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bee0:	4b27      	ldr	r3, [pc, #156]	; (800bf80 <prvHeapInit+0xac>)
 800bee2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	f003 0307 	and.w	r3, r3, #7
 800beea:	2b00      	cmp	r3, #0
 800beec:	d00c      	beq.n	800bf08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	3307      	adds	r3, #7
 800bef2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f023 0307 	bic.w	r3, r3, #7
 800befa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800befc:	68ba      	ldr	r2, [r7, #8]
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	1ad3      	subs	r3, r2, r3
 800bf02:	4a1f      	ldr	r2, [pc, #124]	; (800bf80 <prvHeapInit+0xac>)
 800bf04:	4413      	add	r3, r2
 800bf06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bf0c:	4a1d      	ldr	r2, [pc, #116]	; (800bf84 <prvHeapInit+0xb0>)
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bf12:	4b1c      	ldr	r3, [pc, #112]	; (800bf84 <prvHeapInit+0xb0>)
 800bf14:	2200      	movs	r2, #0
 800bf16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	68ba      	ldr	r2, [r7, #8]
 800bf1c:	4413      	add	r3, r2
 800bf1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bf20:	2208      	movs	r2, #8
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	1a9b      	subs	r3, r3, r2
 800bf26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	f023 0307 	bic.w	r3, r3, #7
 800bf2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	4a15      	ldr	r2, [pc, #84]	; (800bf88 <prvHeapInit+0xb4>)
 800bf34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bf36:	4b14      	ldr	r3, [pc, #80]	; (800bf88 <prvHeapInit+0xb4>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bf3e:	4b12      	ldr	r3, [pc, #72]	; (800bf88 <prvHeapInit+0xb4>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	2200      	movs	r2, #0
 800bf44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	68fa      	ldr	r2, [r7, #12]
 800bf4e:	1ad2      	subs	r2, r2, r3
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bf54:	4b0c      	ldr	r3, [pc, #48]	; (800bf88 <prvHeapInit+0xb4>)
 800bf56:	681a      	ldr	r2, [r3, #0]
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	685b      	ldr	r3, [r3, #4]
 800bf60:	4a0a      	ldr	r2, [pc, #40]	; (800bf8c <prvHeapInit+0xb8>)
 800bf62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	685b      	ldr	r3, [r3, #4]
 800bf68:	4a09      	ldr	r2, [pc, #36]	; (800bf90 <prvHeapInit+0xbc>)
 800bf6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bf6c:	4b09      	ldr	r3, [pc, #36]	; (800bf94 <prvHeapInit+0xc0>)
 800bf6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bf72:	601a      	str	r2, [r3, #0]
}
 800bf74:	bf00      	nop
 800bf76:	3714      	adds	r7, #20
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr
 800bf80:	20001650 	.word	0x20001650
 800bf84:	20005250 	.word	0x20005250
 800bf88:	20005258 	.word	0x20005258
 800bf8c:	20005260 	.word	0x20005260
 800bf90:	2000525c 	.word	0x2000525c
 800bf94:	2000526c 	.word	0x2000526c

0800bf98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b085      	sub	sp, #20
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bfa0:	4b28      	ldr	r3, [pc, #160]	; (800c044 <prvInsertBlockIntoFreeList+0xac>)
 800bfa2:	60fb      	str	r3, [r7, #12]
 800bfa4:	e002      	b.n	800bfac <prvInsertBlockIntoFreeList+0x14>
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	60fb      	str	r3, [r7, #12]
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d8f7      	bhi.n	800bfa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	68ba      	ldr	r2, [r7, #8]
 800bfc0:	4413      	add	r3, r2
 800bfc2:	687a      	ldr	r2, [r7, #4]
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d108      	bne.n	800bfda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	685a      	ldr	r2, [r3, #4]
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	685b      	ldr	r3, [r3, #4]
 800bfd0:	441a      	add	r2, r3
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	685b      	ldr	r3, [r3, #4]
 800bfe2:	68ba      	ldr	r2, [r7, #8]
 800bfe4:	441a      	add	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	429a      	cmp	r2, r3
 800bfec:	d118      	bne.n	800c020 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	681a      	ldr	r2, [r3, #0]
 800bff2:	4b15      	ldr	r3, [pc, #84]	; (800c048 <prvInsertBlockIntoFreeList+0xb0>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d00d      	beq.n	800c016 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	685a      	ldr	r2, [r3, #4]
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	685b      	ldr	r3, [r3, #4]
 800c004:	441a      	add	r2, r3
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	681a      	ldr	r2, [r3, #0]
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	601a      	str	r2, [r3, #0]
 800c014:	e008      	b.n	800c028 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c016:	4b0c      	ldr	r3, [pc, #48]	; (800c048 <prvInsertBlockIntoFreeList+0xb0>)
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	601a      	str	r2, [r3, #0]
 800c01e:	e003      	b.n	800c028 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	681a      	ldr	r2, [r3, #0]
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c028:	68fa      	ldr	r2, [r7, #12]
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	429a      	cmp	r2, r3
 800c02e:	d002      	beq.n	800c036 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	687a      	ldr	r2, [r7, #4]
 800c034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c036:	bf00      	nop
 800c038:	3714      	adds	r7, #20
 800c03a:	46bd      	mov	sp, r7
 800c03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c040:	4770      	bx	lr
 800c042:	bf00      	nop
 800c044:	20005250 	.word	0x20005250
 800c048:	20005258 	.word	0x20005258

0800c04c <__cvt>:
 800c04c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c050:	ec55 4b10 	vmov	r4, r5, d0
 800c054:	2d00      	cmp	r5, #0
 800c056:	460e      	mov	r6, r1
 800c058:	4619      	mov	r1, r3
 800c05a:	462b      	mov	r3, r5
 800c05c:	bfbb      	ittet	lt
 800c05e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c062:	461d      	movlt	r5, r3
 800c064:	2300      	movge	r3, #0
 800c066:	232d      	movlt	r3, #45	; 0x2d
 800c068:	700b      	strb	r3, [r1, #0]
 800c06a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c06c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c070:	4691      	mov	r9, r2
 800c072:	f023 0820 	bic.w	r8, r3, #32
 800c076:	bfbc      	itt	lt
 800c078:	4622      	movlt	r2, r4
 800c07a:	4614      	movlt	r4, r2
 800c07c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c080:	d005      	beq.n	800c08e <__cvt+0x42>
 800c082:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c086:	d100      	bne.n	800c08a <__cvt+0x3e>
 800c088:	3601      	adds	r6, #1
 800c08a:	2102      	movs	r1, #2
 800c08c:	e000      	b.n	800c090 <__cvt+0x44>
 800c08e:	2103      	movs	r1, #3
 800c090:	ab03      	add	r3, sp, #12
 800c092:	9301      	str	r3, [sp, #4]
 800c094:	ab02      	add	r3, sp, #8
 800c096:	9300      	str	r3, [sp, #0]
 800c098:	ec45 4b10 	vmov	d0, r4, r5
 800c09c:	4653      	mov	r3, sl
 800c09e:	4632      	mov	r2, r6
 800c0a0:	f000 fdda 	bl	800cc58 <_dtoa_r>
 800c0a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c0a8:	4607      	mov	r7, r0
 800c0aa:	d102      	bne.n	800c0b2 <__cvt+0x66>
 800c0ac:	f019 0f01 	tst.w	r9, #1
 800c0b0:	d022      	beq.n	800c0f8 <__cvt+0xac>
 800c0b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c0b6:	eb07 0906 	add.w	r9, r7, r6
 800c0ba:	d110      	bne.n	800c0de <__cvt+0x92>
 800c0bc:	783b      	ldrb	r3, [r7, #0]
 800c0be:	2b30      	cmp	r3, #48	; 0x30
 800c0c0:	d10a      	bne.n	800c0d8 <__cvt+0x8c>
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	f7f4 fcfd 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0ce:	b918      	cbnz	r0, 800c0d8 <__cvt+0x8c>
 800c0d0:	f1c6 0601 	rsb	r6, r6, #1
 800c0d4:	f8ca 6000 	str.w	r6, [sl]
 800c0d8:	f8da 3000 	ldr.w	r3, [sl]
 800c0dc:	4499      	add	r9, r3
 800c0de:	2200      	movs	r2, #0
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	4629      	mov	r1, r5
 800c0e6:	f7f4 fcef 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0ea:	b108      	cbz	r0, 800c0f0 <__cvt+0xa4>
 800c0ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800c0f0:	2230      	movs	r2, #48	; 0x30
 800c0f2:	9b03      	ldr	r3, [sp, #12]
 800c0f4:	454b      	cmp	r3, r9
 800c0f6:	d307      	bcc.n	800c108 <__cvt+0xbc>
 800c0f8:	9b03      	ldr	r3, [sp, #12]
 800c0fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0fc:	1bdb      	subs	r3, r3, r7
 800c0fe:	4638      	mov	r0, r7
 800c100:	6013      	str	r3, [r2, #0]
 800c102:	b004      	add	sp, #16
 800c104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c108:	1c59      	adds	r1, r3, #1
 800c10a:	9103      	str	r1, [sp, #12]
 800c10c:	701a      	strb	r2, [r3, #0]
 800c10e:	e7f0      	b.n	800c0f2 <__cvt+0xa6>

0800c110 <__exponent>:
 800c110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c112:	4603      	mov	r3, r0
 800c114:	2900      	cmp	r1, #0
 800c116:	bfb8      	it	lt
 800c118:	4249      	neglt	r1, r1
 800c11a:	f803 2b02 	strb.w	r2, [r3], #2
 800c11e:	bfb4      	ite	lt
 800c120:	222d      	movlt	r2, #45	; 0x2d
 800c122:	222b      	movge	r2, #43	; 0x2b
 800c124:	2909      	cmp	r1, #9
 800c126:	7042      	strb	r2, [r0, #1]
 800c128:	dd2a      	ble.n	800c180 <__exponent+0x70>
 800c12a:	f10d 0207 	add.w	r2, sp, #7
 800c12e:	4617      	mov	r7, r2
 800c130:	260a      	movs	r6, #10
 800c132:	4694      	mov	ip, r2
 800c134:	fb91 f5f6 	sdiv	r5, r1, r6
 800c138:	fb06 1415 	mls	r4, r6, r5, r1
 800c13c:	3430      	adds	r4, #48	; 0x30
 800c13e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800c142:	460c      	mov	r4, r1
 800c144:	2c63      	cmp	r4, #99	; 0x63
 800c146:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800c14a:	4629      	mov	r1, r5
 800c14c:	dcf1      	bgt.n	800c132 <__exponent+0x22>
 800c14e:	3130      	adds	r1, #48	; 0x30
 800c150:	f1ac 0402 	sub.w	r4, ip, #2
 800c154:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c158:	1c41      	adds	r1, r0, #1
 800c15a:	4622      	mov	r2, r4
 800c15c:	42ba      	cmp	r2, r7
 800c15e:	d30a      	bcc.n	800c176 <__exponent+0x66>
 800c160:	f10d 0209 	add.w	r2, sp, #9
 800c164:	eba2 020c 	sub.w	r2, r2, ip
 800c168:	42bc      	cmp	r4, r7
 800c16a:	bf88      	it	hi
 800c16c:	2200      	movhi	r2, #0
 800c16e:	4413      	add	r3, r2
 800c170:	1a18      	subs	r0, r3, r0
 800c172:	b003      	add	sp, #12
 800c174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c176:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c17a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800c17e:	e7ed      	b.n	800c15c <__exponent+0x4c>
 800c180:	2330      	movs	r3, #48	; 0x30
 800c182:	3130      	adds	r1, #48	; 0x30
 800c184:	7083      	strb	r3, [r0, #2]
 800c186:	70c1      	strb	r1, [r0, #3]
 800c188:	1d03      	adds	r3, r0, #4
 800c18a:	e7f1      	b.n	800c170 <__exponent+0x60>

0800c18c <_printf_float>:
 800c18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c190:	ed2d 8b02 	vpush	{d8}
 800c194:	b08d      	sub	sp, #52	; 0x34
 800c196:	460c      	mov	r4, r1
 800c198:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c19c:	4616      	mov	r6, r2
 800c19e:	461f      	mov	r7, r3
 800c1a0:	4605      	mov	r5, r0
 800c1a2:	f000 fc91 	bl	800cac8 <_localeconv_r>
 800c1a6:	f8d0 a000 	ldr.w	sl, [r0]
 800c1aa:	4650      	mov	r0, sl
 800c1ac:	f7f4 f860 	bl	8000270 <strlen>
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	930a      	str	r3, [sp, #40]	; 0x28
 800c1b4:	6823      	ldr	r3, [r4, #0]
 800c1b6:	9305      	str	r3, [sp, #20]
 800c1b8:	f8d8 3000 	ldr.w	r3, [r8]
 800c1bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c1c0:	3307      	adds	r3, #7
 800c1c2:	f023 0307 	bic.w	r3, r3, #7
 800c1c6:	f103 0208 	add.w	r2, r3, #8
 800c1ca:	f8c8 2000 	str.w	r2, [r8]
 800c1ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c1d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c1d6:	9307      	str	r3, [sp, #28]
 800c1d8:	f8cd 8018 	str.w	r8, [sp, #24]
 800c1dc:	ee08 0a10 	vmov	s16, r0
 800c1e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c1e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1e8:	4b9e      	ldr	r3, [pc, #632]	; (800c464 <_printf_float+0x2d8>)
 800c1ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1ee:	f7f4 fc9d 	bl	8000b2c <__aeabi_dcmpun>
 800c1f2:	bb88      	cbnz	r0, 800c258 <_printf_float+0xcc>
 800c1f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1f8:	4b9a      	ldr	r3, [pc, #616]	; (800c464 <_printf_float+0x2d8>)
 800c1fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1fe:	f7f4 fc77 	bl	8000af0 <__aeabi_dcmple>
 800c202:	bb48      	cbnz	r0, 800c258 <_printf_float+0xcc>
 800c204:	2200      	movs	r2, #0
 800c206:	2300      	movs	r3, #0
 800c208:	4640      	mov	r0, r8
 800c20a:	4649      	mov	r1, r9
 800c20c:	f7f4 fc66 	bl	8000adc <__aeabi_dcmplt>
 800c210:	b110      	cbz	r0, 800c218 <_printf_float+0x8c>
 800c212:	232d      	movs	r3, #45	; 0x2d
 800c214:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c218:	4a93      	ldr	r2, [pc, #588]	; (800c468 <_printf_float+0x2dc>)
 800c21a:	4b94      	ldr	r3, [pc, #592]	; (800c46c <_printf_float+0x2e0>)
 800c21c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c220:	bf94      	ite	ls
 800c222:	4690      	movls	r8, r2
 800c224:	4698      	movhi	r8, r3
 800c226:	2303      	movs	r3, #3
 800c228:	6123      	str	r3, [r4, #16]
 800c22a:	9b05      	ldr	r3, [sp, #20]
 800c22c:	f023 0304 	bic.w	r3, r3, #4
 800c230:	6023      	str	r3, [r4, #0]
 800c232:	f04f 0900 	mov.w	r9, #0
 800c236:	9700      	str	r7, [sp, #0]
 800c238:	4633      	mov	r3, r6
 800c23a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c23c:	4621      	mov	r1, r4
 800c23e:	4628      	mov	r0, r5
 800c240:	f000 f9da 	bl	800c5f8 <_printf_common>
 800c244:	3001      	adds	r0, #1
 800c246:	f040 8090 	bne.w	800c36a <_printf_float+0x1de>
 800c24a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c24e:	b00d      	add	sp, #52	; 0x34
 800c250:	ecbd 8b02 	vpop	{d8}
 800c254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c258:	4642      	mov	r2, r8
 800c25a:	464b      	mov	r3, r9
 800c25c:	4640      	mov	r0, r8
 800c25e:	4649      	mov	r1, r9
 800c260:	f7f4 fc64 	bl	8000b2c <__aeabi_dcmpun>
 800c264:	b140      	cbz	r0, 800c278 <_printf_float+0xec>
 800c266:	464b      	mov	r3, r9
 800c268:	2b00      	cmp	r3, #0
 800c26a:	bfbc      	itt	lt
 800c26c:	232d      	movlt	r3, #45	; 0x2d
 800c26e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c272:	4a7f      	ldr	r2, [pc, #508]	; (800c470 <_printf_float+0x2e4>)
 800c274:	4b7f      	ldr	r3, [pc, #508]	; (800c474 <_printf_float+0x2e8>)
 800c276:	e7d1      	b.n	800c21c <_printf_float+0x90>
 800c278:	6863      	ldr	r3, [r4, #4]
 800c27a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c27e:	9206      	str	r2, [sp, #24]
 800c280:	1c5a      	adds	r2, r3, #1
 800c282:	d13f      	bne.n	800c304 <_printf_float+0x178>
 800c284:	2306      	movs	r3, #6
 800c286:	6063      	str	r3, [r4, #4]
 800c288:	9b05      	ldr	r3, [sp, #20]
 800c28a:	6861      	ldr	r1, [r4, #4]
 800c28c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c290:	2300      	movs	r3, #0
 800c292:	9303      	str	r3, [sp, #12]
 800c294:	ab0a      	add	r3, sp, #40	; 0x28
 800c296:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c29a:	ab09      	add	r3, sp, #36	; 0x24
 800c29c:	ec49 8b10 	vmov	d0, r8, r9
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	6022      	str	r2, [r4, #0]
 800c2a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	f7ff fecf 	bl	800c04c <__cvt>
 800c2ae:	9b06      	ldr	r3, [sp, #24]
 800c2b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2b2:	2b47      	cmp	r3, #71	; 0x47
 800c2b4:	4680      	mov	r8, r0
 800c2b6:	d108      	bne.n	800c2ca <_printf_float+0x13e>
 800c2b8:	1cc8      	adds	r0, r1, #3
 800c2ba:	db02      	blt.n	800c2c2 <_printf_float+0x136>
 800c2bc:	6863      	ldr	r3, [r4, #4]
 800c2be:	4299      	cmp	r1, r3
 800c2c0:	dd41      	ble.n	800c346 <_printf_float+0x1ba>
 800c2c2:	f1ab 0302 	sub.w	r3, fp, #2
 800c2c6:	fa5f fb83 	uxtb.w	fp, r3
 800c2ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c2ce:	d820      	bhi.n	800c312 <_printf_float+0x186>
 800c2d0:	3901      	subs	r1, #1
 800c2d2:	465a      	mov	r2, fp
 800c2d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c2d8:	9109      	str	r1, [sp, #36]	; 0x24
 800c2da:	f7ff ff19 	bl	800c110 <__exponent>
 800c2de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c2e0:	1813      	adds	r3, r2, r0
 800c2e2:	2a01      	cmp	r2, #1
 800c2e4:	4681      	mov	r9, r0
 800c2e6:	6123      	str	r3, [r4, #16]
 800c2e8:	dc02      	bgt.n	800c2f0 <_printf_float+0x164>
 800c2ea:	6822      	ldr	r2, [r4, #0]
 800c2ec:	07d2      	lsls	r2, r2, #31
 800c2ee:	d501      	bpl.n	800c2f4 <_printf_float+0x168>
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	6123      	str	r3, [r4, #16]
 800c2f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d09c      	beq.n	800c236 <_printf_float+0xaa>
 800c2fc:	232d      	movs	r3, #45	; 0x2d
 800c2fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c302:	e798      	b.n	800c236 <_printf_float+0xaa>
 800c304:	9a06      	ldr	r2, [sp, #24]
 800c306:	2a47      	cmp	r2, #71	; 0x47
 800c308:	d1be      	bne.n	800c288 <_printf_float+0xfc>
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d1bc      	bne.n	800c288 <_printf_float+0xfc>
 800c30e:	2301      	movs	r3, #1
 800c310:	e7b9      	b.n	800c286 <_printf_float+0xfa>
 800c312:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c316:	d118      	bne.n	800c34a <_printf_float+0x1be>
 800c318:	2900      	cmp	r1, #0
 800c31a:	6863      	ldr	r3, [r4, #4]
 800c31c:	dd0b      	ble.n	800c336 <_printf_float+0x1aa>
 800c31e:	6121      	str	r1, [r4, #16]
 800c320:	b913      	cbnz	r3, 800c328 <_printf_float+0x19c>
 800c322:	6822      	ldr	r2, [r4, #0]
 800c324:	07d0      	lsls	r0, r2, #31
 800c326:	d502      	bpl.n	800c32e <_printf_float+0x1a2>
 800c328:	3301      	adds	r3, #1
 800c32a:	440b      	add	r3, r1
 800c32c:	6123      	str	r3, [r4, #16]
 800c32e:	65a1      	str	r1, [r4, #88]	; 0x58
 800c330:	f04f 0900 	mov.w	r9, #0
 800c334:	e7de      	b.n	800c2f4 <_printf_float+0x168>
 800c336:	b913      	cbnz	r3, 800c33e <_printf_float+0x1b2>
 800c338:	6822      	ldr	r2, [r4, #0]
 800c33a:	07d2      	lsls	r2, r2, #31
 800c33c:	d501      	bpl.n	800c342 <_printf_float+0x1b6>
 800c33e:	3302      	adds	r3, #2
 800c340:	e7f4      	b.n	800c32c <_printf_float+0x1a0>
 800c342:	2301      	movs	r3, #1
 800c344:	e7f2      	b.n	800c32c <_printf_float+0x1a0>
 800c346:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c34a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c34c:	4299      	cmp	r1, r3
 800c34e:	db05      	blt.n	800c35c <_printf_float+0x1d0>
 800c350:	6823      	ldr	r3, [r4, #0]
 800c352:	6121      	str	r1, [r4, #16]
 800c354:	07d8      	lsls	r0, r3, #31
 800c356:	d5ea      	bpl.n	800c32e <_printf_float+0x1a2>
 800c358:	1c4b      	adds	r3, r1, #1
 800c35a:	e7e7      	b.n	800c32c <_printf_float+0x1a0>
 800c35c:	2900      	cmp	r1, #0
 800c35e:	bfd4      	ite	le
 800c360:	f1c1 0202 	rsble	r2, r1, #2
 800c364:	2201      	movgt	r2, #1
 800c366:	4413      	add	r3, r2
 800c368:	e7e0      	b.n	800c32c <_printf_float+0x1a0>
 800c36a:	6823      	ldr	r3, [r4, #0]
 800c36c:	055a      	lsls	r2, r3, #21
 800c36e:	d407      	bmi.n	800c380 <_printf_float+0x1f4>
 800c370:	6923      	ldr	r3, [r4, #16]
 800c372:	4642      	mov	r2, r8
 800c374:	4631      	mov	r1, r6
 800c376:	4628      	mov	r0, r5
 800c378:	47b8      	blx	r7
 800c37a:	3001      	adds	r0, #1
 800c37c:	d12c      	bne.n	800c3d8 <_printf_float+0x24c>
 800c37e:	e764      	b.n	800c24a <_printf_float+0xbe>
 800c380:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c384:	f240 80e0 	bls.w	800c548 <_printf_float+0x3bc>
 800c388:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c38c:	2200      	movs	r2, #0
 800c38e:	2300      	movs	r3, #0
 800c390:	f7f4 fb9a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c394:	2800      	cmp	r0, #0
 800c396:	d034      	beq.n	800c402 <_printf_float+0x276>
 800c398:	4a37      	ldr	r2, [pc, #220]	; (800c478 <_printf_float+0x2ec>)
 800c39a:	2301      	movs	r3, #1
 800c39c:	4631      	mov	r1, r6
 800c39e:	4628      	mov	r0, r5
 800c3a0:	47b8      	blx	r7
 800c3a2:	3001      	adds	r0, #1
 800c3a4:	f43f af51 	beq.w	800c24a <_printf_float+0xbe>
 800c3a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c3ac:	429a      	cmp	r2, r3
 800c3ae:	db02      	blt.n	800c3b6 <_printf_float+0x22a>
 800c3b0:	6823      	ldr	r3, [r4, #0]
 800c3b2:	07d8      	lsls	r0, r3, #31
 800c3b4:	d510      	bpl.n	800c3d8 <_printf_float+0x24c>
 800c3b6:	ee18 3a10 	vmov	r3, s16
 800c3ba:	4652      	mov	r2, sl
 800c3bc:	4631      	mov	r1, r6
 800c3be:	4628      	mov	r0, r5
 800c3c0:	47b8      	blx	r7
 800c3c2:	3001      	adds	r0, #1
 800c3c4:	f43f af41 	beq.w	800c24a <_printf_float+0xbe>
 800c3c8:	f04f 0800 	mov.w	r8, #0
 800c3cc:	f104 091a 	add.w	r9, r4, #26
 800c3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3d2:	3b01      	subs	r3, #1
 800c3d4:	4543      	cmp	r3, r8
 800c3d6:	dc09      	bgt.n	800c3ec <_printf_float+0x260>
 800c3d8:	6823      	ldr	r3, [r4, #0]
 800c3da:	079b      	lsls	r3, r3, #30
 800c3dc:	f100 8107 	bmi.w	800c5ee <_printf_float+0x462>
 800c3e0:	68e0      	ldr	r0, [r4, #12]
 800c3e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3e4:	4298      	cmp	r0, r3
 800c3e6:	bfb8      	it	lt
 800c3e8:	4618      	movlt	r0, r3
 800c3ea:	e730      	b.n	800c24e <_printf_float+0xc2>
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	464a      	mov	r2, r9
 800c3f0:	4631      	mov	r1, r6
 800c3f2:	4628      	mov	r0, r5
 800c3f4:	47b8      	blx	r7
 800c3f6:	3001      	adds	r0, #1
 800c3f8:	f43f af27 	beq.w	800c24a <_printf_float+0xbe>
 800c3fc:	f108 0801 	add.w	r8, r8, #1
 800c400:	e7e6      	b.n	800c3d0 <_printf_float+0x244>
 800c402:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c404:	2b00      	cmp	r3, #0
 800c406:	dc39      	bgt.n	800c47c <_printf_float+0x2f0>
 800c408:	4a1b      	ldr	r2, [pc, #108]	; (800c478 <_printf_float+0x2ec>)
 800c40a:	2301      	movs	r3, #1
 800c40c:	4631      	mov	r1, r6
 800c40e:	4628      	mov	r0, r5
 800c410:	47b8      	blx	r7
 800c412:	3001      	adds	r0, #1
 800c414:	f43f af19 	beq.w	800c24a <_printf_float+0xbe>
 800c418:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c41c:	4313      	orrs	r3, r2
 800c41e:	d102      	bne.n	800c426 <_printf_float+0x29a>
 800c420:	6823      	ldr	r3, [r4, #0]
 800c422:	07d9      	lsls	r1, r3, #31
 800c424:	d5d8      	bpl.n	800c3d8 <_printf_float+0x24c>
 800c426:	ee18 3a10 	vmov	r3, s16
 800c42a:	4652      	mov	r2, sl
 800c42c:	4631      	mov	r1, r6
 800c42e:	4628      	mov	r0, r5
 800c430:	47b8      	blx	r7
 800c432:	3001      	adds	r0, #1
 800c434:	f43f af09 	beq.w	800c24a <_printf_float+0xbe>
 800c438:	f04f 0900 	mov.w	r9, #0
 800c43c:	f104 0a1a 	add.w	sl, r4, #26
 800c440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c442:	425b      	negs	r3, r3
 800c444:	454b      	cmp	r3, r9
 800c446:	dc01      	bgt.n	800c44c <_printf_float+0x2c0>
 800c448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c44a:	e792      	b.n	800c372 <_printf_float+0x1e6>
 800c44c:	2301      	movs	r3, #1
 800c44e:	4652      	mov	r2, sl
 800c450:	4631      	mov	r1, r6
 800c452:	4628      	mov	r0, r5
 800c454:	47b8      	blx	r7
 800c456:	3001      	adds	r0, #1
 800c458:	f43f aef7 	beq.w	800c24a <_printf_float+0xbe>
 800c45c:	f109 0901 	add.w	r9, r9, #1
 800c460:	e7ee      	b.n	800c440 <_printf_float+0x2b4>
 800c462:	bf00      	nop
 800c464:	7fefffff 	.word	0x7fefffff
 800c468:	08010a24 	.word	0x08010a24
 800c46c:	08010a28 	.word	0x08010a28
 800c470:	08010a2c 	.word	0x08010a2c
 800c474:	08010a30 	.word	0x08010a30
 800c478:	08010a34 	.word	0x08010a34
 800c47c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c47e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c480:	429a      	cmp	r2, r3
 800c482:	bfa8      	it	ge
 800c484:	461a      	movge	r2, r3
 800c486:	2a00      	cmp	r2, #0
 800c488:	4691      	mov	r9, r2
 800c48a:	dc37      	bgt.n	800c4fc <_printf_float+0x370>
 800c48c:	f04f 0b00 	mov.w	fp, #0
 800c490:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c494:	f104 021a 	add.w	r2, r4, #26
 800c498:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c49a:	9305      	str	r3, [sp, #20]
 800c49c:	eba3 0309 	sub.w	r3, r3, r9
 800c4a0:	455b      	cmp	r3, fp
 800c4a2:	dc33      	bgt.n	800c50c <_printf_float+0x380>
 800c4a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	db3b      	blt.n	800c524 <_printf_float+0x398>
 800c4ac:	6823      	ldr	r3, [r4, #0]
 800c4ae:	07da      	lsls	r2, r3, #31
 800c4b0:	d438      	bmi.n	800c524 <_printf_float+0x398>
 800c4b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c4b6:	eba2 0903 	sub.w	r9, r2, r3
 800c4ba:	9b05      	ldr	r3, [sp, #20]
 800c4bc:	1ad2      	subs	r2, r2, r3
 800c4be:	4591      	cmp	r9, r2
 800c4c0:	bfa8      	it	ge
 800c4c2:	4691      	movge	r9, r2
 800c4c4:	f1b9 0f00 	cmp.w	r9, #0
 800c4c8:	dc35      	bgt.n	800c536 <_printf_float+0x3aa>
 800c4ca:	f04f 0800 	mov.w	r8, #0
 800c4ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c4d2:	f104 0a1a 	add.w	sl, r4, #26
 800c4d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4da:	1a9b      	subs	r3, r3, r2
 800c4dc:	eba3 0309 	sub.w	r3, r3, r9
 800c4e0:	4543      	cmp	r3, r8
 800c4e2:	f77f af79 	ble.w	800c3d8 <_printf_float+0x24c>
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	4652      	mov	r2, sl
 800c4ea:	4631      	mov	r1, r6
 800c4ec:	4628      	mov	r0, r5
 800c4ee:	47b8      	blx	r7
 800c4f0:	3001      	adds	r0, #1
 800c4f2:	f43f aeaa 	beq.w	800c24a <_printf_float+0xbe>
 800c4f6:	f108 0801 	add.w	r8, r8, #1
 800c4fa:	e7ec      	b.n	800c4d6 <_printf_float+0x34a>
 800c4fc:	4613      	mov	r3, r2
 800c4fe:	4631      	mov	r1, r6
 800c500:	4642      	mov	r2, r8
 800c502:	4628      	mov	r0, r5
 800c504:	47b8      	blx	r7
 800c506:	3001      	adds	r0, #1
 800c508:	d1c0      	bne.n	800c48c <_printf_float+0x300>
 800c50a:	e69e      	b.n	800c24a <_printf_float+0xbe>
 800c50c:	2301      	movs	r3, #1
 800c50e:	4631      	mov	r1, r6
 800c510:	4628      	mov	r0, r5
 800c512:	9205      	str	r2, [sp, #20]
 800c514:	47b8      	blx	r7
 800c516:	3001      	adds	r0, #1
 800c518:	f43f ae97 	beq.w	800c24a <_printf_float+0xbe>
 800c51c:	9a05      	ldr	r2, [sp, #20]
 800c51e:	f10b 0b01 	add.w	fp, fp, #1
 800c522:	e7b9      	b.n	800c498 <_printf_float+0x30c>
 800c524:	ee18 3a10 	vmov	r3, s16
 800c528:	4652      	mov	r2, sl
 800c52a:	4631      	mov	r1, r6
 800c52c:	4628      	mov	r0, r5
 800c52e:	47b8      	blx	r7
 800c530:	3001      	adds	r0, #1
 800c532:	d1be      	bne.n	800c4b2 <_printf_float+0x326>
 800c534:	e689      	b.n	800c24a <_printf_float+0xbe>
 800c536:	9a05      	ldr	r2, [sp, #20]
 800c538:	464b      	mov	r3, r9
 800c53a:	4442      	add	r2, r8
 800c53c:	4631      	mov	r1, r6
 800c53e:	4628      	mov	r0, r5
 800c540:	47b8      	blx	r7
 800c542:	3001      	adds	r0, #1
 800c544:	d1c1      	bne.n	800c4ca <_printf_float+0x33e>
 800c546:	e680      	b.n	800c24a <_printf_float+0xbe>
 800c548:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c54a:	2a01      	cmp	r2, #1
 800c54c:	dc01      	bgt.n	800c552 <_printf_float+0x3c6>
 800c54e:	07db      	lsls	r3, r3, #31
 800c550:	d53a      	bpl.n	800c5c8 <_printf_float+0x43c>
 800c552:	2301      	movs	r3, #1
 800c554:	4642      	mov	r2, r8
 800c556:	4631      	mov	r1, r6
 800c558:	4628      	mov	r0, r5
 800c55a:	47b8      	blx	r7
 800c55c:	3001      	adds	r0, #1
 800c55e:	f43f ae74 	beq.w	800c24a <_printf_float+0xbe>
 800c562:	ee18 3a10 	vmov	r3, s16
 800c566:	4652      	mov	r2, sl
 800c568:	4631      	mov	r1, r6
 800c56a:	4628      	mov	r0, r5
 800c56c:	47b8      	blx	r7
 800c56e:	3001      	adds	r0, #1
 800c570:	f43f ae6b 	beq.w	800c24a <_printf_float+0xbe>
 800c574:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c578:	2200      	movs	r2, #0
 800c57a:	2300      	movs	r3, #0
 800c57c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800c580:	f7f4 faa2 	bl	8000ac8 <__aeabi_dcmpeq>
 800c584:	b9d8      	cbnz	r0, 800c5be <_printf_float+0x432>
 800c586:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800c58a:	f108 0201 	add.w	r2, r8, #1
 800c58e:	4631      	mov	r1, r6
 800c590:	4628      	mov	r0, r5
 800c592:	47b8      	blx	r7
 800c594:	3001      	adds	r0, #1
 800c596:	d10e      	bne.n	800c5b6 <_printf_float+0x42a>
 800c598:	e657      	b.n	800c24a <_printf_float+0xbe>
 800c59a:	2301      	movs	r3, #1
 800c59c:	4652      	mov	r2, sl
 800c59e:	4631      	mov	r1, r6
 800c5a0:	4628      	mov	r0, r5
 800c5a2:	47b8      	blx	r7
 800c5a4:	3001      	adds	r0, #1
 800c5a6:	f43f ae50 	beq.w	800c24a <_printf_float+0xbe>
 800c5aa:	f108 0801 	add.w	r8, r8, #1
 800c5ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5b0:	3b01      	subs	r3, #1
 800c5b2:	4543      	cmp	r3, r8
 800c5b4:	dcf1      	bgt.n	800c59a <_printf_float+0x40e>
 800c5b6:	464b      	mov	r3, r9
 800c5b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c5bc:	e6da      	b.n	800c374 <_printf_float+0x1e8>
 800c5be:	f04f 0800 	mov.w	r8, #0
 800c5c2:	f104 0a1a 	add.w	sl, r4, #26
 800c5c6:	e7f2      	b.n	800c5ae <_printf_float+0x422>
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	4642      	mov	r2, r8
 800c5cc:	e7df      	b.n	800c58e <_printf_float+0x402>
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	464a      	mov	r2, r9
 800c5d2:	4631      	mov	r1, r6
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	47b8      	blx	r7
 800c5d8:	3001      	adds	r0, #1
 800c5da:	f43f ae36 	beq.w	800c24a <_printf_float+0xbe>
 800c5de:	f108 0801 	add.w	r8, r8, #1
 800c5e2:	68e3      	ldr	r3, [r4, #12]
 800c5e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c5e6:	1a5b      	subs	r3, r3, r1
 800c5e8:	4543      	cmp	r3, r8
 800c5ea:	dcf0      	bgt.n	800c5ce <_printf_float+0x442>
 800c5ec:	e6f8      	b.n	800c3e0 <_printf_float+0x254>
 800c5ee:	f04f 0800 	mov.w	r8, #0
 800c5f2:	f104 0919 	add.w	r9, r4, #25
 800c5f6:	e7f4      	b.n	800c5e2 <_printf_float+0x456>

0800c5f8 <_printf_common>:
 800c5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5fc:	4616      	mov	r6, r2
 800c5fe:	4699      	mov	r9, r3
 800c600:	688a      	ldr	r2, [r1, #8]
 800c602:	690b      	ldr	r3, [r1, #16]
 800c604:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c608:	4293      	cmp	r3, r2
 800c60a:	bfb8      	it	lt
 800c60c:	4613      	movlt	r3, r2
 800c60e:	6033      	str	r3, [r6, #0]
 800c610:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c614:	4607      	mov	r7, r0
 800c616:	460c      	mov	r4, r1
 800c618:	b10a      	cbz	r2, 800c61e <_printf_common+0x26>
 800c61a:	3301      	adds	r3, #1
 800c61c:	6033      	str	r3, [r6, #0]
 800c61e:	6823      	ldr	r3, [r4, #0]
 800c620:	0699      	lsls	r1, r3, #26
 800c622:	bf42      	ittt	mi
 800c624:	6833      	ldrmi	r3, [r6, #0]
 800c626:	3302      	addmi	r3, #2
 800c628:	6033      	strmi	r3, [r6, #0]
 800c62a:	6825      	ldr	r5, [r4, #0]
 800c62c:	f015 0506 	ands.w	r5, r5, #6
 800c630:	d106      	bne.n	800c640 <_printf_common+0x48>
 800c632:	f104 0a19 	add.w	sl, r4, #25
 800c636:	68e3      	ldr	r3, [r4, #12]
 800c638:	6832      	ldr	r2, [r6, #0]
 800c63a:	1a9b      	subs	r3, r3, r2
 800c63c:	42ab      	cmp	r3, r5
 800c63e:	dc26      	bgt.n	800c68e <_printf_common+0x96>
 800c640:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c644:	1e13      	subs	r3, r2, #0
 800c646:	6822      	ldr	r2, [r4, #0]
 800c648:	bf18      	it	ne
 800c64a:	2301      	movne	r3, #1
 800c64c:	0692      	lsls	r2, r2, #26
 800c64e:	d42b      	bmi.n	800c6a8 <_printf_common+0xb0>
 800c650:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c654:	4649      	mov	r1, r9
 800c656:	4638      	mov	r0, r7
 800c658:	47c0      	blx	r8
 800c65a:	3001      	adds	r0, #1
 800c65c:	d01e      	beq.n	800c69c <_printf_common+0xa4>
 800c65e:	6823      	ldr	r3, [r4, #0]
 800c660:	6922      	ldr	r2, [r4, #16]
 800c662:	f003 0306 	and.w	r3, r3, #6
 800c666:	2b04      	cmp	r3, #4
 800c668:	bf02      	ittt	eq
 800c66a:	68e5      	ldreq	r5, [r4, #12]
 800c66c:	6833      	ldreq	r3, [r6, #0]
 800c66e:	1aed      	subeq	r5, r5, r3
 800c670:	68a3      	ldr	r3, [r4, #8]
 800c672:	bf0c      	ite	eq
 800c674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c678:	2500      	movne	r5, #0
 800c67a:	4293      	cmp	r3, r2
 800c67c:	bfc4      	itt	gt
 800c67e:	1a9b      	subgt	r3, r3, r2
 800c680:	18ed      	addgt	r5, r5, r3
 800c682:	2600      	movs	r6, #0
 800c684:	341a      	adds	r4, #26
 800c686:	42b5      	cmp	r5, r6
 800c688:	d11a      	bne.n	800c6c0 <_printf_common+0xc8>
 800c68a:	2000      	movs	r0, #0
 800c68c:	e008      	b.n	800c6a0 <_printf_common+0xa8>
 800c68e:	2301      	movs	r3, #1
 800c690:	4652      	mov	r2, sl
 800c692:	4649      	mov	r1, r9
 800c694:	4638      	mov	r0, r7
 800c696:	47c0      	blx	r8
 800c698:	3001      	adds	r0, #1
 800c69a:	d103      	bne.n	800c6a4 <_printf_common+0xac>
 800c69c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6a4:	3501      	adds	r5, #1
 800c6a6:	e7c6      	b.n	800c636 <_printf_common+0x3e>
 800c6a8:	18e1      	adds	r1, r4, r3
 800c6aa:	1c5a      	adds	r2, r3, #1
 800c6ac:	2030      	movs	r0, #48	; 0x30
 800c6ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c6b2:	4422      	add	r2, r4
 800c6b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c6b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c6bc:	3302      	adds	r3, #2
 800c6be:	e7c7      	b.n	800c650 <_printf_common+0x58>
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	4622      	mov	r2, r4
 800c6c4:	4649      	mov	r1, r9
 800c6c6:	4638      	mov	r0, r7
 800c6c8:	47c0      	blx	r8
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	d0e6      	beq.n	800c69c <_printf_common+0xa4>
 800c6ce:	3601      	adds	r6, #1
 800c6d0:	e7d9      	b.n	800c686 <_printf_common+0x8e>
	...

0800c6d4 <_printf_i>:
 800c6d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6d8:	7e0f      	ldrb	r7, [r1, #24]
 800c6da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c6dc:	2f78      	cmp	r7, #120	; 0x78
 800c6de:	4691      	mov	r9, r2
 800c6e0:	4680      	mov	r8, r0
 800c6e2:	460c      	mov	r4, r1
 800c6e4:	469a      	mov	sl, r3
 800c6e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c6ea:	d807      	bhi.n	800c6fc <_printf_i+0x28>
 800c6ec:	2f62      	cmp	r7, #98	; 0x62
 800c6ee:	d80a      	bhi.n	800c706 <_printf_i+0x32>
 800c6f0:	2f00      	cmp	r7, #0
 800c6f2:	f000 80d4 	beq.w	800c89e <_printf_i+0x1ca>
 800c6f6:	2f58      	cmp	r7, #88	; 0x58
 800c6f8:	f000 80c0 	beq.w	800c87c <_printf_i+0x1a8>
 800c6fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c700:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c704:	e03a      	b.n	800c77c <_printf_i+0xa8>
 800c706:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c70a:	2b15      	cmp	r3, #21
 800c70c:	d8f6      	bhi.n	800c6fc <_printf_i+0x28>
 800c70e:	a101      	add	r1, pc, #4	; (adr r1, 800c714 <_printf_i+0x40>)
 800c710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c714:	0800c76d 	.word	0x0800c76d
 800c718:	0800c781 	.word	0x0800c781
 800c71c:	0800c6fd 	.word	0x0800c6fd
 800c720:	0800c6fd 	.word	0x0800c6fd
 800c724:	0800c6fd 	.word	0x0800c6fd
 800c728:	0800c6fd 	.word	0x0800c6fd
 800c72c:	0800c781 	.word	0x0800c781
 800c730:	0800c6fd 	.word	0x0800c6fd
 800c734:	0800c6fd 	.word	0x0800c6fd
 800c738:	0800c6fd 	.word	0x0800c6fd
 800c73c:	0800c6fd 	.word	0x0800c6fd
 800c740:	0800c885 	.word	0x0800c885
 800c744:	0800c7ad 	.word	0x0800c7ad
 800c748:	0800c83f 	.word	0x0800c83f
 800c74c:	0800c6fd 	.word	0x0800c6fd
 800c750:	0800c6fd 	.word	0x0800c6fd
 800c754:	0800c8a7 	.word	0x0800c8a7
 800c758:	0800c6fd 	.word	0x0800c6fd
 800c75c:	0800c7ad 	.word	0x0800c7ad
 800c760:	0800c6fd 	.word	0x0800c6fd
 800c764:	0800c6fd 	.word	0x0800c6fd
 800c768:	0800c847 	.word	0x0800c847
 800c76c:	682b      	ldr	r3, [r5, #0]
 800c76e:	1d1a      	adds	r2, r3, #4
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	602a      	str	r2, [r5, #0]
 800c774:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c778:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c77c:	2301      	movs	r3, #1
 800c77e:	e09f      	b.n	800c8c0 <_printf_i+0x1ec>
 800c780:	6820      	ldr	r0, [r4, #0]
 800c782:	682b      	ldr	r3, [r5, #0]
 800c784:	0607      	lsls	r7, r0, #24
 800c786:	f103 0104 	add.w	r1, r3, #4
 800c78a:	6029      	str	r1, [r5, #0]
 800c78c:	d501      	bpl.n	800c792 <_printf_i+0xbe>
 800c78e:	681e      	ldr	r6, [r3, #0]
 800c790:	e003      	b.n	800c79a <_printf_i+0xc6>
 800c792:	0646      	lsls	r6, r0, #25
 800c794:	d5fb      	bpl.n	800c78e <_printf_i+0xba>
 800c796:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c79a:	2e00      	cmp	r6, #0
 800c79c:	da03      	bge.n	800c7a6 <_printf_i+0xd2>
 800c79e:	232d      	movs	r3, #45	; 0x2d
 800c7a0:	4276      	negs	r6, r6
 800c7a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7a6:	485a      	ldr	r0, [pc, #360]	; (800c910 <_printf_i+0x23c>)
 800c7a8:	230a      	movs	r3, #10
 800c7aa:	e012      	b.n	800c7d2 <_printf_i+0xfe>
 800c7ac:	682b      	ldr	r3, [r5, #0]
 800c7ae:	6820      	ldr	r0, [r4, #0]
 800c7b0:	1d19      	adds	r1, r3, #4
 800c7b2:	6029      	str	r1, [r5, #0]
 800c7b4:	0605      	lsls	r5, r0, #24
 800c7b6:	d501      	bpl.n	800c7bc <_printf_i+0xe8>
 800c7b8:	681e      	ldr	r6, [r3, #0]
 800c7ba:	e002      	b.n	800c7c2 <_printf_i+0xee>
 800c7bc:	0641      	lsls	r1, r0, #25
 800c7be:	d5fb      	bpl.n	800c7b8 <_printf_i+0xe4>
 800c7c0:	881e      	ldrh	r6, [r3, #0]
 800c7c2:	4853      	ldr	r0, [pc, #332]	; (800c910 <_printf_i+0x23c>)
 800c7c4:	2f6f      	cmp	r7, #111	; 0x6f
 800c7c6:	bf0c      	ite	eq
 800c7c8:	2308      	moveq	r3, #8
 800c7ca:	230a      	movne	r3, #10
 800c7cc:	2100      	movs	r1, #0
 800c7ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c7d2:	6865      	ldr	r5, [r4, #4]
 800c7d4:	60a5      	str	r5, [r4, #8]
 800c7d6:	2d00      	cmp	r5, #0
 800c7d8:	bfa2      	ittt	ge
 800c7da:	6821      	ldrge	r1, [r4, #0]
 800c7dc:	f021 0104 	bicge.w	r1, r1, #4
 800c7e0:	6021      	strge	r1, [r4, #0]
 800c7e2:	b90e      	cbnz	r6, 800c7e8 <_printf_i+0x114>
 800c7e4:	2d00      	cmp	r5, #0
 800c7e6:	d04b      	beq.n	800c880 <_printf_i+0x1ac>
 800c7e8:	4615      	mov	r5, r2
 800c7ea:	fbb6 f1f3 	udiv	r1, r6, r3
 800c7ee:	fb03 6711 	mls	r7, r3, r1, r6
 800c7f2:	5dc7      	ldrb	r7, [r0, r7]
 800c7f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c7f8:	4637      	mov	r7, r6
 800c7fa:	42bb      	cmp	r3, r7
 800c7fc:	460e      	mov	r6, r1
 800c7fe:	d9f4      	bls.n	800c7ea <_printf_i+0x116>
 800c800:	2b08      	cmp	r3, #8
 800c802:	d10b      	bne.n	800c81c <_printf_i+0x148>
 800c804:	6823      	ldr	r3, [r4, #0]
 800c806:	07de      	lsls	r6, r3, #31
 800c808:	d508      	bpl.n	800c81c <_printf_i+0x148>
 800c80a:	6923      	ldr	r3, [r4, #16]
 800c80c:	6861      	ldr	r1, [r4, #4]
 800c80e:	4299      	cmp	r1, r3
 800c810:	bfde      	ittt	le
 800c812:	2330      	movle	r3, #48	; 0x30
 800c814:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c818:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c81c:	1b52      	subs	r2, r2, r5
 800c81e:	6122      	str	r2, [r4, #16]
 800c820:	f8cd a000 	str.w	sl, [sp]
 800c824:	464b      	mov	r3, r9
 800c826:	aa03      	add	r2, sp, #12
 800c828:	4621      	mov	r1, r4
 800c82a:	4640      	mov	r0, r8
 800c82c:	f7ff fee4 	bl	800c5f8 <_printf_common>
 800c830:	3001      	adds	r0, #1
 800c832:	d14a      	bne.n	800c8ca <_printf_i+0x1f6>
 800c834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c838:	b004      	add	sp, #16
 800c83a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c83e:	6823      	ldr	r3, [r4, #0]
 800c840:	f043 0320 	orr.w	r3, r3, #32
 800c844:	6023      	str	r3, [r4, #0]
 800c846:	4833      	ldr	r0, [pc, #204]	; (800c914 <_printf_i+0x240>)
 800c848:	2778      	movs	r7, #120	; 0x78
 800c84a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c84e:	6823      	ldr	r3, [r4, #0]
 800c850:	6829      	ldr	r1, [r5, #0]
 800c852:	061f      	lsls	r7, r3, #24
 800c854:	f851 6b04 	ldr.w	r6, [r1], #4
 800c858:	d402      	bmi.n	800c860 <_printf_i+0x18c>
 800c85a:	065f      	lsls	r7, r3, #25
 800c85c:	bf48      	it	mi
 800c85e:	b2b6      	uxthmi	r6, r6
 800c860:	07df      	lsls	r7, r3, #31
 800c862:	bf48      	it	mi
 800c864:	f043 0320 	orrmi.w	r3, r3, #32
 800c868:	6029      	str	r1, [r5, #0]
 800c86a:	bf48      	it	mi
 800c86c:	6023      	strmi	r3, [r4, #0]
 800c86e:	b91e      	cbnz	r6, 800c878 <_printf_i+0x1a4>
 800c870:	6823      	ldr	r3, [r4, #0]
 800c872:	f023 0320 	bic.w	r3, r3, #32
 800c876:	6023      	str	r3, [r4, #0]
 800c878:	2310      	movs	r3, #16
 800c87a:	e7a7      	b.n	800c7cc <_printf_i+0xf8>
 800c87c:	4824      	ldr	r0, [pc, #144]	; (800c910 <_printf_i+0x23c>)
 800c87e:	e7e4      	b.n	800c84a <_printf_i+0x176>
 800c880:	4615      	mov	r5, r2
 800c882:	e7bd      	b.n	800c800 <_printf_i+0x12c>
 800c884:	682b      	ldr	r3, [r5, #0]
 800c886:	6826      	ldr	r6, [r4, #0]
 800c888:	6961      	ldr	r1, [r4, #20]
 800c88a:	1d18      	adds	r0, r3, #4
 800c88c:	6028      	str	r0, [r5, #0]
 800c88e:	0635      	lsls	r5, r6, #24
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	d501      	bpl.n	800c898 <_printf_i+0x1c4>
 800c894:	6019      	str	r1, [r3, #0]
 800c896:	e002      	b.n	800c89e <_printf_i+0x1ca>
 800c898:	0670      	lsls	r0, r6, #25
 800c89a:	d5fb      	bpl.n	800c894 <_printf_i+0x1c0>
 800c89c:	8019      	strh	r1, [r3, #0]
 800c89e:	2300      	movs	r3, #0
 800c8a0:	6123      	str	r3, [r4, #16]
 800c8a2:	4615      	mov	r5, r2
 800c8a4:	e7bc      	b.n	800c820 <_printf_i+0x14c>
 800c8a6:	682b      	ldr	r3, [r5, #0]
 800c8a8:	1d1a      	adds	r2, r3, #4
 800c8aa:	602a      	str	r2, [r5, #0]
 800c8ac:	681d      	ldr	r5, [r3, #0]
 800c8ae:	6862      	ldr	r2, [r4, #4]
 800c8b0:	2100      	movs	r1, #0
 800c8b2:	4628      	mov	r0, r5
 800c8b4:	f7f3 fc8c 	bl	80001d0 <memchr>
 800c8b8:	b108      	cbz	r0, 800c8be <_printf_i+0x1ea>
 800c8ba:	1b40      	subs	r0, r0, r5
 800c8bc:	6060      	str	r0, [r4, #4]
 800c8be:	6863      	ldr	r3, [r4, #4]
 800c8c0:	6123      	str	r3, [r4, #16]
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8c8:	e7aa      	b.n	800c820 <_printf_i+0x14c>
 800c8ca:	6923      	ldr	r3, [r4, #16]
 800c8cc:	462a      	mov	r2, r5
 800c8ce:	4649      	mov	r1, r9
 800c8d0:	4640      	mov	r0, r8
 800c8d2:	47d0      	blx	sl
 800c8d4:	3001      	adds	r0, #1
 800c8d6:	d0ad      	beq.n	800c834 <_printf_i+0x160>
 800c8d8:	6823      	ldr	r3, [r4, #0]
 800c8da:	079b      	lsls	r3, r3, #30
 800c8dc:	d413      	bmi.n	800c906 <_printf_i+0x232>
 800c8de:	68e0      	ldr	r0, [r4, #12]
 800c8e0:	9b03      	ldr	r3, [sp, #12]
 800c8e2:	4298      	cmp	r0, r3
 800c8e4:	bfb8      	it	lt
 800c8e6:	4618      	movlt	r0, r3
 800c8e8:	e7a6      	b.n	800c838 <_printf_i+0x164>
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	4632      	mov	r2, r6
 800c8ee:	4649      	mov	r1, r9
 800c8f0:	4640      	mov	r0, r8
 800c8f2:	47d0      	blx	sl
 800c8f4:	3001      	adds	r0, #1
 800c8f6:	d09d      	beq.n	800c834 <_printf_i+0x160>
 800c8f8:	3501      	adds	r5, #1
 800c8fa:	68e3      	ldr	r3, [r4, #12]
 800c8fc:	9903      	ldr	r1, [sp, #12]
 800c8fe:	1a5b      	subs	r3, r3, r1
 800c900:	42ab      	cmp	r3, r5
 800c902:	dcf2      	bgt.n	800c8ea <_printf_i+0x216>
 800c904:	e7eb      	b.n	800c8de <_printf_i+0x20a>
 800c906:	2500      	movs	r5, #0
 800c908:	f104 0619 	add.w	r6, r4, #25
 800c90c:	e7f5      	b.n	800c8fa <_printf_i+0x226>
 800c90e:	bf00      	nop
 800c910:	08010a36 	.word	0x08010a36
 800c914:	08010a47 	.word	0x08010a47

0800c918 <siprintf>:
 800c918:	b40e      	push	{r1, r2, r3}
 800c91a:	b500      	push	{lr}
 800c91c:	b09c      	sub	sp, #112	; 0x70
 800c91e:	ab1d      	add	r3, sp, #116	; 0x74
 800c920:	9002      	str	r0, [sp, #8]
 800c922:	9006      	str	r0, [sp, #24]
 800c924:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c928:	4809      	ldr	r0, [pc, #36]	; (800c950 <siprintf+0x38>)
 800c92a:	9107      	str	r1, [sp, #28]
 800c92c:	9104      	str	r1, [sp, #16]
 800c92e:	4909      	ldr	r1, [pc, #36]	; (800c954 <siprintf+0x3c>)
 800c930:	f853 2b04 	ldr.w	r2, [r3], #4
 800c934:	9105      	str	r1, [sp, #20]
 800c936:	6800      	ldr	r0, [r0, #0]
 800c938:	9301      	str	r3, [sp, #4]
 800c93a:	a902      	add	r1, sp, #8
 800c93c:	f000 ffd8 	bl	800d8f0 <_svfiprintf_r>
 800c940:	9b02      	ldr	r3, [sp, #8]
 800c942:	2200      	movs	r2, #0
 800c944:	701a      	strb	r2, [r3, #0]
 800c946:	b01c      	add	sp, #112	; 0x70
 800c948:	f85d eb04 	ldr.w	lr, [sp], #4
 800c94c:	b003      	add	sp, #12
 800c94e:	4770      	bx	lr
 800c950:	20000070 	.word	0x20000070
 800c954:	ffff0208 	.word	0xffff0208

0800c958 <std>:
 800c958:	2300      	movs	r3, #0
 800c95a:	b510      	push	{r4, lr}
 800c95c:	4604      	mov	r4, r0
 800c95e:	e9c0 3300 	strd	r3, r3, [r0]
 800c962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c966:	6083      	str	r3, [r0, #8]
 800c968:	8181      	strh	r1, [r0, #12]
 800c96a:	6643      	str	r3, [r0, #100]	; 0x64
 800c96c:	81c2      	strh	r2, [r0, #14]
 800c96e:	6183      	str	r3, [r0, #24]
 800c970:	4619      	mov	r1, r3
 800c972:	2208      	movs	r2, #8
 800c974:	305c      	adds	r0, #92	; 0x5c
 800c976:	f000 f89f 	bl	800cab8 <memset>
 800c97a:	4b05      	ldr	r3, [pc, #20]	; (800c990 <std+0x38>)
 800c97c:	6263      	str	r3, [r4, #36]	; 0x24
 800c97e:	4b05      	ldr	r3, [pc, #20]	; (800c994 <std+0x3c>)
 800c980:	62a3      	str	r3, [r4, #40]	; 0x28
 800c982:	4b05      	ldr	r3, [pc, #20]	; (800c998 <std+0x40>)
 800c984:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c986:	4b05      	ldr	r3, [pc, #20]	; (800c99c <std+0x44>)
 800c988:	6224      	str	r4, [r4, #32]
 800c98a:	6323      	str	r3, [r4, #48]	; 0x30
 800c98c:	bd10      	pop	{r4, pc}
 800c98e:	bf00      	nop
 800c990:	0800e4a9 	.word	0x0800e4a9
 800c994:	0800e4cb 	.word	0x0800e4cb
 800c998:	0800e503 	.word	0x0800e503
 800c99c:	0800e527 	.word	0x0800e527

0800c9a0 <stdio_exit_handler>:
 800c9a0:	4a02      	ldr	r2, [pc, #8]	; (800c9ac <stdio_exit_handler+0xc>)
 800c9a2:	4903      	ldr	r1, [pc, #12]	; (800c9b0 <stdio_exit_handler+0x10>)
 800c9a4:	4803      	ldr	r0, [pc, #12]	; (800c9b4 <stdio_exit_handler+0x14>)
 800c9a6:	f000 b869 	b.w	800ca7c <_fwalk_sglue>
 800c9aa:	bf00      	nop
 800c9ac:	20000018 	.word	0x20000018
 800c9b0:	0800dd49 	.word	0x0800dd49
 800c9b4:	20000024 	.word	0x20000024

0800c9b8 <cleanup_stdio>:
 800c9b8:	6841      	ldr	r1, [r0, #4]
 800c9ba:	4b0c      	ldr	r3, [pc, #48]	; (800c9ec <cleanup_stdio+0x34>)
 800c9bc:	4299      	cmp	r1, r3
 800c9be:	b510      	push	{r4, lr}
 800c9c0:	4604      	mov	r4, r0
 800c9c2:	d001      	beq.n	800c9c8 <cleanup_stdio+0x10>
 800c9c4:	f001 f9c0 	bl	800dd48 <_fflush_r>
 800c9c8:	68a1      	ldr	r1, [r4, #8]
 800c9ca:	4b09      	ldr	r3, [pc, #36]	; (800c9f0 <cleanup_stdio+0x38>)
 800c9cc:	4299      	cmp	r1, r3
 800c9ce:	d002      	beq.n	800c9d6 <cleanup_stdio+0x1e>
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	f001 f9b9 	bl	800dd48 <_fflush_r>
 800c9d6:	68e1      	ldr	r1, [r4, #12]
 800c9d8:	4b06      	ldr	r3, [pc, #24]	; (800c9f4 <cleanup_stdio+0x3c>)
 800c9da:	4299      	cmp	r1, r3
 800c9dc:	d004      	beq.n	800c9e8 <cleanup_stdio+0x30>
 800c9de:	4620      	mov	r0, r4
 800c9e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9e4:	f001 b9b0 	b.w	800dd48 <_fflush_r>
 800c9e8:	bd10      	pop	{r4, pc}
 800c9ea:	bf00      	nop
 800c9ec:	20005270 	.word	0x20005270
 800c9f0:	200052d8 	.word	0x200052d8
 800c9f4:	20005340 	.word	0x20005340

0800c9f8 <global_stdio_init.part.0>:
 800c9f8:	b510      	push	{r4, lr}
 800c9fa:	4b0b      	ldr	r3, [pc, #44]	; (800ca28 <global_stdio_init.part.0+0x30>)
 800c9fc:	4c0b      	ldr	r4, [pc, #44]	; (800ca2c <global_stdio_init.part.0+0x34>)
 800c9fe:	4a0c      	ldr	r2, [pc, #48]	; (800ca30 <global_stdio_init.part.0+0x38>)
 800ca00:	601a      	str	r2, [r3, #0]
 800ca02:	4620      	mov	r0, r4
 800ca04:	2200      	movs	r2, #0
 800ca06:	2104      	movs	r1, #4
 800ca08:	f7ff ffa6 	bl	800c958 <std>
 800ca0c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ca10:	2201      	movs	r2, #1
 800ca12:	2109      	movs	r1, #9
 800ca14:	f7ff ffa0 	bl	800c958 <std>
 800ca18:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ca1c:	2202      	movs	r2, #2
 800ca1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca22:	2112      	movs	r1, #18
 800ca24:	f7ff bf98 	b.w	800c958 <std>
 800ca28:	200053a8 	.word	0x200053a8
 800ca2c:	20005270 	.word	0x20005270
 800ca30:	0800c9a1 	.word	0x0800c9a1

0800ca34 <__sfp_lock_acquire>:
 800ca34:	4801      	ldr	r0, [pc, #4]	; (800ca3c <__sfp_lock_acquire+0x8>)
 800ca36:	f000 b875 	b.w	800cb24 <__retarget_lock_acquire_recursive>
 800ca3a:	bf00      	nop
 800ca3c:	200053ad 	.word	0x200053ad

0800ca40 <__sfp_lock_release>:
 800ca40:	4801      	ldr	r0, [pc, #4]	; (800ca48 <__sfp_lock_release+0x8>)
 800ca42:	f000 b870 	b.w	800cb26 <__retarget_lock_release_recursive>
 800ca46:	bf00      	nop
 800ca48:	200053ad 	.word	0x200053ad

0800ca4c <__sinit>:
 800ca4c:	b510      	push	{r4, lr}
 800ca4e:	4604      	mov	r4, r0
 800ca50:	f7ff fff0 	bl	800ca34 <__sfp_lock_acquire>
 800ca54:	6a23      	ldr	r3, [r4, #32]
 800ca56:	b11b      	cbz	r3, 800ca60 <__sinit+0x14>
 800ca58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca5c:	f7ff bff0 	b.w	800ca40 <__sfp_lock_release>
 800ca60:	4b04      	ldr	r3, [pc, #16]	; (800ca74 <__sinit+0x28>)
 800ca62:	6223      	str	r3, [r4, #32]
 800ca64:	4b04      	ldr	r3, [pc, #16]	; (800ca78 <__sinit+0x2c>)
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d1f5      	bne.n	800ca58 <__sinit+0xc>
 800ca6c:	f7ff ffc4 	bl	800c9f8 <global_stdio_init.part.0>
 800ca70:	e7f2      	b.n	800ca58 <__sinit+0xc>
 800ca72:	bf00      	nop
 800ca74:	0800c9b9 	.word	0x0800c9b9
 800ca78:	200053a8 	.word	0x200053a8

0800ca7c <_fwalk_sglue>:
 800ca7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca80:	4607      	mov	r7, r0
 800ca82:	4688      	mov	r8, r1
 800ca84:	4614      	mov	r4, r2
 800ca86:	2600      	movs	r6, #0
 800ca88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ca8c:	f1b9 0901 	subs.w	r9, r9, #1
 800ca90:	d505      	bpl.n	800ca9e <_fwalk_sglue+0x22>
 800ca92:	6824      	ldr	r4, [r4, #0]
 800ca94:	2c00      	cmp	r4, #0
 800ca96:	d1f7      	bne.n	800ca88 <_fwalk_sglue+0xc>
 800ca98:	4630      	mov	r0, r6
 800ca9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca9e:	89ab      	ldrh	r3, [r5, #12]
 800caa0:	2b01      	cmp	r3, #1
 800caa2:	d907      	bls.n	800cab4 <_fwalk_sglue+0x38>
 800caa4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800caa8:	3301      	adds	r3, #1
 800caaa:	d003      	beq.n	800cab4 <_fwalk_sglue+0x38>
 800caac:	4629      	mov	r1, r5
 800caae:	4638      	mov	r0, r7
 800cab0:	47c0      	blx	r8
 800cab2:	4306      	orrs	r6, r0
 800cab4:	3568      	adds	r5, #104	; 0x68
 800cab6:	e7e9      	b.n	800ca8c <_fwalk_sglue+0x10>

0800cab8 <memset>:
 800cab8:	4402      	add	r2, r0
 800caba:	4603      	mov	r3, r0
 800cabc:	4293      	cmp	r3, r2
 800cabe:	d100      	bne.n	800cac2 <memset+0xa>
 800cac0:	4770      	bx	lr
 800cac2:	f803 1b01 	strb.w	r1, [r3], #1
 800cac6:	e7f9      	b.n	800cabc <memset+0x4>

0800cac8 <_localeconv_r>:
 800cac8:	4800      	ldr	r0, [pc, #0]	; (800cacc <_localeconv_r+0x4>)
 800caca:	4770      	bx	lr
 800cacc:	20000164 	.word	0x20000164

0800cad0 <__errno>:
 800cad0:	4b01      	ldr	r3, [pc, #4]	; (800cad8 <__errno+0x8>)
 800cad2:	6818      	ldr	r0, [r3, #0]
 800cad4:	4770      	bx	lr
 800cad6:	bf00      	nop
 800cad8:	20000070 	.word	0x20000070

0800cadc <__libc_init_array>:
 800cadc:	b570      	push	{r4, r5, r6, lr}
 800cade:	4d0d      	ldr	r5, [pc, #52]	; (800cb14 <__libc_init_array+0x38>)
 800cae0:	4c0d      	ldr	r4, [pc, #52]	; (800cb18 <__libc_init_array+0x3c>)
 800cae2:	1b64      	subs	r4, r4, r5
 800cae4:	10a4      	asrs	r4, r4, #2
 800cae6:	2600      	movs	r6, #0
 800cae8:	42a6      	cmp	r6, r4
 800caea:	d109      	bne.n	800cb00 <__libc_init_array+0x24>
 800caec:	4d0b      	ldr	r5, [pc, #44]	; (800cb1c <__libc_init_array+0x40>)
 800caee:	4c0c      	ldr	r4, [pc, #48]	; (800cb20 <__libc_init_array+0x44>)
 800caf0:	f003 f9b2 	bl	800fe58 <_init>
 800caf4:	1b64      	subs	r4, r4, r5
 800caf6:	10a4      	asrs	r4, r4, #2
 800caf8:	2600      	movs	r6, #0
 800cafa:	42a6      	cmp	r6, r4
 800cafc:	d105      	bne.n	800cb0a <__libc_init_array+0x2e>
 800cafe:	bd70      	pop	{r4, r5, r6, pc}
 800cb00:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb04:	4798      	blx	r3
 800cb06:	3601      	adds	r6, #1
 800cb08:	e7ee      	b.n	800cae8 <__libc_init_array+0xc>
 800cb0a:	f855 3b04 	ldr.w	r3, [r5], #4
 800cb0e:	4798      	blx	r3
 800cb10:	3601      	adds	r6, #1
 800cb12:	e7f2      	b.n	800cafa <__libc_init_array+0x1e>
 800cb14:	08010f78 	.word	0x08010f78
 800cb18:	08010f78 	.word	0x08010f78
 800cb1c:	08010f78 	.word	0x08010f78
 800cb20:	08010f7c 	.word	0x08010f7c

0800cb24 <__retarget_lock_acquire_recursive>:
 800cb24:	4770      	bx	lr

0800cb26 <__retarget_lock_release_recursive>:
 800cb26:	4770      	bx	lr

0800cb28 <memcpy>:
 800cb28:	440a      	add	r2, r1
 800cb2a:	4291      	cmp	r1, r2
 800cb2c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800cb30:	d100      	bne.n	800cb34 <memcpy+0xc>
 800cb32:	4770      	bx	lr
 800cb34:	b510      	push	{r4, lr}
 800cb36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb3e:	4291      	cmp	r1, r2
 800cb40:	d1f9      	bne.n	800cb36 <memcpy+0xe>
 800cb42:	bd10      	pop	{r4, pc}

0800cb44 <quorem>:
 800cb44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb48:	6903      	ldr	r3, [r0, #16]
 800cb4a:	690c      	ldr	r4, [r1, #16]
 800cb4c:	42a3      	cmp	r3, r4
 800cb4e:	4607      	mov	r7, r0
 800cb50:	db7e      	blt.n	800cc50 <quorem+0x10c>
 800cb52:	3c01      	subs	r4, #1
 800cb54:	f101 0814 	add.w	r8, r1, #20
 800cb58:	f100 0514 	add.w	r5, r0, #20
 800cb5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb60:	9301      	str	r3, [sp, #4]
 800cb62:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	429a      	cmp	r2, r3
 800cb6e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cb72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb76:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb7a:	d331      	bcc.n	800cbe0 <quorem+0x9c>
 800cb7c:	f04f 0e00 	mov.w	lr, #0
 800cb80:	4640      	mov	r0, r8
 800cb82:	46ac      	mov	ip, r5
 800cb84:	46f2      	mov	sl, lr
 800cb86:	f850 2b04 	ldr.w	r2, [r0], #4
 800cb8a:	b293      	uxth	r3, r2
 800cb8c:	fb06 e303 	mla	r3, r6, r3, lr
 800cb90:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb94:	0c1a      	lsrs	r2, r3, #16
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	ebaa 0303 	sub.w	r3, sl, r3
 800cb9c:	f8dc a000 	ldr.w	sl, [ip]
 800cba0:	fa13 f38a 	uxtah	r3, r3, sl
 800cba4:	fb06 220e 	mla	r2, r6, lr, r2
 800cba8:	9300      	str	r3, [sp, #0]
 800cbaa:	9b00      	ldr	r3, [sp, #0]
 800cbac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cbb0:	b292      	uxth	r2, r2
 800cbb2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cbb6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cbba:	f8bd 3000 	ldrh.w	r3, [sp]
 800cbbe:	4581      	cmp	r9, r0
 800cbc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbc4:	f84c 3b04 	str.w	r3, [ip], #4
 800cbc8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cbcc:	d2db      	bcs.n	800cb86 <quorem+0x42>
 800cbce:	f855 300b 	ldr.w	r3, [r5, fp]
 800cbd2:	b92b      	cbnz	r3, 800cbe0 <quorem+0x9c>
 800cbd4:	9b01      	ldr	r3, [sp, #4]
 800cbd6:	3b04      	subs	r3, #4
 800cbd8:	429d      	cmp	r5, r3
 800cbda:	461a      	mov	r2, r3
 800cbdc:	d32c      	bcc.n	800cc38 <quorem+0xf4>
 800cbde:	613c      	str	r4, [r7, #16]
 800cbe0:	4638      	mov	r0, r7
 800cbe2:	f001 fb61 	bl	800e2a8 <__mcmp>
 800cbe6:	2800      	cmp	r0, #0
 800cbe8:	db22      	blt.n	800cc30 <quorem+0xec>
 800cbea:	3601      	adds	r6, #1
 800cbec:	4629      	mov	r1, r5
 800cbee:	2000      	movs	r0, #0
 800cbf0:	f858 2b04 	ldr.w	r2, [r8], #4
 800cbf4:	f8d1 c000 	ldr.w	ip, [r1]
 800cbf8:	b293      	uxth	r3, r2
 800cbfa:	1ac3      	subs	r3, r0, r3
 800cbfc:	0c12      	lsrs	r2, r2, #16
 800cbfe:	fa13 f38c 	uxtah	r3, r3, ip
 800cc02:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800cc06:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc0a:	b29b      	uxth	r3, r3
 800cc0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc10:	45c1      	cmp	r9, r8
 800cc12:	f841 3b04 	str.w	r3, [r1], #4
 800cc16:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cc1a:	d2e9      	bcs.n	800cbf0 <quorem+0xac>
 800cc1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc24:	b922      	cbnz	r2, 800cc30 <quorem+0xec>
 800cc26:	3b04      	subs	r3, #4
 800cc28:	429d      	cmp	r5, r3
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	d30a      	bcc.n	800cc44 <quorem+0x100>
 800cc2e:	613c      	str	r4, [r7, #16]
 800cc30:	4630      	mov	r0, r6
 800cc32:	b003      	add	sp, #12
 800cc34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc38:	6812      	ldr	r2, [r2, #0]
 800cc3a:	3b04      	subs	r3, #4
 800cc3c:	2a00      	cmp	r2, #0
 800cc3e:	d1ce      	bne.n	800cbde <quorem+0x9a>
 800cc40:	3c01      	subs	r4, #1
 800cc42:	e7c9      	b.n	800cbd8 <quorem+0x94>
 800cc44:	6812      	ldr	r2, [r2, #0]
 800cc46:	3b04      	subs	r3, #4
 800cc48:	2a00      	cmp	r2, #0
 800cc4a:	d1f0      	bne.n	800cc2e <quorem+0xea>
 800cc4c:	3c01      	subs	r4, #1
 800cc4e:	e7eb      	b.n	800cc28 <quorem+0xe4>
 800cc50:	2000      	movs	r0, #0
 800cc52:	e7ee      	b.n	800cc32 <quorem+0xee>
 800cc54:	0000      	movs	r0, r0
	...

0800cc58 <_dtoa_r>:
 800cc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc5c:	ed2d 8b04 	vpush	{d8-d9}
 800cc60:	69c5      	ldr	r5, [r0, #28]
 800cc62:	b093      	sub	sp, #76	; 0x4c
 800cc64:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cc68:	ec57 6b10 	vmov	r6, r7, d0
 800cc6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cc70:	9107      	str	r1, [sp, #28]
 800cc72:	4604      	mov	r4, r0
 800cc74:	920a      	str	r2, [sp, #40]	; 0x28
 800cc76:	930d      	str	r3, [sp, #52]	; 0x34
 800cc78:	b975      	cbnz	r5, 800cc98 <_dtoa_r+0x40>
 800cc7a:	2010      	movs	r0, #16
 800cc7c:	f000 ff36 	bl	800daec <malloc>
 800cc80:	4602      	mov	r2, r0
 800cc82:	61e0      	str	r0, [r4, #28]
 800cc84:	b920      	cbnz	r0, 800cc90 <_dtoa_r+0x38>
 800cc86:	4bae      	ldr	r3, [pc, #696]	; (800cf40 <_dtoa_r+0x2e8>)
 800cc88:	21ef      	movs	r1, #239	; 0xef
 800cc8a:	48ae      	ldr	r0, [pc, #696]	; (800cf44 <_dtoa_r+0x2ec>)
 800cc8c:	f001 fcee 	bl	800e66c <__assert_func>
 800cc90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc94:	6005      	str	r5, [r0, #0]
 800cc96:	60c5      	str	r5, [r0, #12]
 800cc98:	69e3      	ldr	r3, [r4, #28]
 800cc9a:	6819      	ldr	r1, [r3, #0]
 800cc9c:	b151      	cbz	r1, 800ccb4 <_dtoa_r+0x5c>
 800cc9e:	685a      	ldr	r2, [r3, #4]
 800cca0:	604a      	str	r2, [r1, #4]
 800cca2:	2301      	movs	r3, #1
 800cca4:	4093      	lsls	r3, r2
 800cca6:	608b      	str	r3, [r1, #8]
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f001 f8c1 	bl	800de30 <_Bfree>
 800ccae:	69e3      	ldr	r3, [r4, #28]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	601a      	str	r2, [r3, #0]
 800ccb4:	1e3b      	subs	r3, r7, #0
 800ccb6:	bfbb      	ittet	lt
 800ccb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ccbc:	9303      	strlt	r3, [sp, #12]
 800ccbe:	2300      	movge	r3, #0
 800ccc0:	2201      	movlt	r2, #1
 800ccc2:	bfac      	ite	ge
 800ccc4:	f8c8 3000 	strge.w	r3, [r8]
 800ccc8:	f8c8 2000 	strlt.w	r2, [r8]
 800cccc:	4b9e      	ldr	r3, [pc, #632]	; (800cf48 <_dtoa_r+0x2f0>)
 800ccce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ccd2:	ea33 0308 	bics.w	r3, r3, r8
 800ccd6:	d11b      	bne.n	800cd10 <_dtoa_r+0xb8>
 800ccd8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ccda:	f242 730f 	movw	r3, #9999	; 0x270f
 800ccde:	6013      	str	r3, [r2, #0]
 800cce0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cce4:	4333      	orrs	r3, r6
 800cce6:	f000 8593 	beq.w	800d810 <_dtoa_r+0xbb8>
 800ccea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccec:	b963      	cbnz	r3, 800cd08 <_dtoa_r+0xb0>
 800ccee:	4b97      	ldr	r3, [pc, #604]	; (800cf4c <_dtoa_r+0x2f4>)
 800ccf0:	e027      	b.n	800cd42 <_dtoa_r+0xea>
 800ccf2:	4b97      	ldr	r3, [pc, #604]	; (800cf50 <_dtoa_r+0x2f8>)
 800ccf4:	9300      	str	r3, [sp, #0]
 800ccf6:	3308      	adds	r3, #8
 800ccf8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ccfa:	6013      	str	r3, [r2, #0]
 800ccfc:	9800      	ldr	r0, [sp, #0]
 800ccfe:	b013      	add	sp, #76	; 0x4c
 800cd00:	ecbd 8b04 	vpop	{d8-d9}
 800cd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd08:	4b90      	ldr	r3, [pc, #576]	; (800cf4c <_dtoa_r+0x2f4>)
 800cd0a:	9300      	str	r3, [sp, #0]
 800cd0c:	3303      	adds	r3, #3
 800cd0e:	e7f3      	b.n	800ccf8 <_dtoa_r+0xa0>
 800cd10:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd14:	2200      	movs	r2, #0
 800cd16:	ec51 0b17 	vmov	r0, r1, d7
 800cd1a:	eeb0 8a47 	vmov.f32	s16, s14
 800cd1e:	eef0 8a67 	vmov.f32	s17, s15
 800cd22:	2300      	movs	r3, #0
 800cd24:	f7f3 fed0 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd28:	4681      	mov	r9, r0
 800cd2a:	b160      	cbz	r0, 800cd46 <_dtoa_r+0xee>
 800cd2c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cd2e:	2301      	movs	r3, #1
 800cd30:	6013      	str	r3, [r2, #0]
 800cd32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	f000 8568 	beq.w	800d80a <_dtoa_r+0xbb2>
 800cd3a:	4b86      	ldr	r3, [pc, #536]	; (800cf54 <_dtoa_r+0x2fc>)
 800cd3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cd3e:	6013      	str	r3, [r2, #0]
 800cd40:	3b01      	subs	r3, #1
 800cd42:	9300      	str	r3, [sp, #0]
 800cd44:	e7da      	b.n	800ccfc <_dtoa_r+0xa4>
 800cd46:	aa10      	add	r2, sp, #64	; 0x40
 800cd48:	a911      	add	r1, sp, #68	; 0x44
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	eeb0 0a48 	vmov.f32	s0, s16
 800cd50:	eef0 0a68 	vmov.f32	s1, s17
 800cd54:	f001 fb4e 	bl	800e3f4 <__d2b>
 800cd58:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cd5c:	4682      	mov	sl, r0
 800cd5e:	2d00      	cmp	r5, #0
 800cd60:	d07f      	beq.n	800ce62 <_dtoa_r+0x20a>
 800cd62:	ee18 3a90 	vmov	r3, s17
 800cd66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd6a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800cd6e:	ec51 0b18 	vmov	r0, r1, d8
 800cd72:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cd76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd7a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800cd7e:	4619      	mov	r1, r3
 800cd80:	2200      	movs	r2, #0
 800cd82:	4b75      	ldr	r3, [pc, #468]	; (800cf58 <_dtoa_r+0x300>)
 800cd84:	f7f3 fa80 	bl	8000288 <__aeabi_dsub>
 800cd88:	a367      	add	r3, pc, #412	; (adr r3, 800cf28 <_dtoa_r+0x2d0>)
 800cd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8e:	f7f3 fc33 	bl	80005f8 <__aeabi_dmul>
 800cd92:	a367      	add	r3, pc, #412	; (adr r3, 800cf30 <_dtoa_r+0x2d8>)
 800cd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd98:	f7f3 fa78 	bl	800028c <__adddf3>
 800cd9c:	4606      	mov	r6, r0
 800cd9e:	4628      	mov	r0, r5
 800cda0:	460f      	mov	r7, r1
 800cda2:	f7f3 fbbf 	bl	8000524 <__aeabi_i2d>
 800cda6:	a364      	add	r3, pc, #400	; (adr r3, 800cf38 <_dtoa_r+0x2e0>)
 800cda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdac:	f7f3 fc24 	bl	80005f8 <__aeabi_dmul>
 800cdb0:	4602      	mov	r2, r0
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	4630      	mov	r0, r6
 800cdb6:	4639      	mov	r1, r7
 800cdb8:	f7f3 fa68 	bl	800028c <__adddf3>
 800cdbc:	4606      	mov	r6, r0
 800cdbe:	460f      	mov	r7, r1
 800cdc0:	f7f3 feca 	bl	8000b58 <__aeabi_d2iz>
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	4683      	mov	fp, r0
 800cdc8:	2300      	movs	r3, #0
 800cdca:	4630      	mov	r0, r6
 800cdcc:	4639      	mov	r1, r7
 800cdce:	f7f3 fe85 	bl	8000adc <__aeabi_dcmplt>
 800cdd2:	b148      	cbz	r0, 800cde8 <_dtoa_r+0x190>
 800cdd4:	4658      	mov	r0, fp
 800cdd6:	f7f3 fba5 	bl	8000524 <__aeabi_i2d>
 800cdda:	4632      	mov	r2, r6
 800cddc:	463b      	mov	r3, r7
 800cdde:	f7f3 fe73 	bl	8000ac8 <__aeabi_dcmpeq>
 800cde2:	b908      	cbnz	r0, 800cde8 <_dtoa_r+0x190>
 800cde4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800cde8:	f1bb 0f16 	cmp.w	fp, #22
 800cdec:	d857      	bhi.n	800ce9e <_dtoa_r+0x246>
 800cdee:	4b5b      	ldr	r3, [pc, #364]	; (800cf5c <_dtoa_r+0x304>)
 800cdf0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf8:	ec51 0b18 	vmov	r0, r1, d8
 800cdfc:	f7f3 fe6e 	bl	8000adc <__aeabi_dcmplt>
 800ce00:	2800      	cmp	r0, #0
 800ce02:	d04e      	beq.n	800cea2 <_dtoa_r+0x24a>
 800ce04:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ce08:	2300      	movs	r3, #0
 800ce0a:	930c      	str	r3, [sp, #48]	; 0x30
 800ce0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ce0e:	1b5b      	subs	r3, r3, r5
 800ce10:	1e5a      	subs	r2, r3, #1
 800ce12:	bf45      	ittet	mi
 800ce14:	f1c3 0301 	rsbmi	r3, r3, #1
 800ce18:	9305      	strmi	r3, [sp, #20]
 800ce1a:	2300      	movpl	r3, #0
 800ce1c:	2300      	movmi	r3, #0
 800ce1e:	9206      	str	r2, [sp, #24]
 800ce20:	bf54      	ite	pl
 800ce22:	9305      	strpl	r3, [sp, #20]
 800ce24:	9306      	strmi	r3, [sp, #24]
 800ce26:	f1bb 0f00 	cmp.w	fp, #0
 800ce2a:	db3c      	blt.n	800cea6 <_dtoa_r+0x24e>
 800ce2c:	9b06      	ldr	r3, [sp, #24]
 800ce2e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ce32:	445b      	add	r3, fp
 800ce34:	9306      	str	r3, [sp, #24]
 800ce36:	2300      	movs	r3, #0
 800ce38:	9308      	str	r3, [sp, #32]
 800ce3a:	9b07      	ldr	r3, [sp, #28]
 800ce3c:	2b09      	cmp	r3, #9
 800ce3e:	d868      	bhi.n	800cf12 <_dtoa_r+0x2ba>
 800ce40:	2b05      	cmp	r3, #5
 800ce42:	bfc4      	itt	gt
 800ce44:	3b04      	subgt	r3, #4
 800ce46:	9307      	strgt	r3, [sp, #28]
 800ce48:	9b07      	ldr	r3, [sp, #28]
 800ce4a:	f1a3 0302 	sub.w	r3, r3, #2
 800ce4e:	bfcc      	ite	gt
 800ce50:	2500      	movgt	r5, #0
 800ce52:	2501      	movle	r5, #1
 800ce54:	2b03      	cmp	r3, #3
 800ce56:	f200 8085 	bhi.w	800cf64 <_dtoa_r+0x30c>
 800ce5a:	e8df f003 	tbb	[pc, r3]
 800ce5e:	3b2e      	.short	0x3b2e
 800ce60:	5839      	.short	0x5839
 800ce62:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ce66:	441d      	add	r5, r3
 800ce68:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ce6c:	2b20      	cmp	r3, #32
 800ce6e:	bfc1      	itttt	gt
 800ce70:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ce74:	fa08 f803 	lslgt.w	r8, r8, r3
 800ce78:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ce7c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ce80:	bfd6      	itet	le
 800ce82:	f1c3 0320 	rsble	r3, r3, #32
 800ce86:	ea48 0003 	orrgt.w	r0, r8, r3
 800ce8a:	fa06 f003 	lslle.w	r0, r6, r3
 800ce8e:	f7f3 fb39 	bl	8000504 <__aeabi_ui2d>
 800ce92:	2201      	movs	r2, #1
 800ce94:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ce98:	3d01      	subs	r5, #1
 800ce9a:	920e      	str	r2, [sp, #56]	; 0x38
 800ce9c:	e76f      	b.n	800cd7e <_dtoa_r+0x126>
 800ce9e:	2301      	movs	r3, #1
 800cea0:	e7b3      	b.n	800ce0a <_dtoa_r+0x1b2>
 800cea2:	900c      	str	r0, [sp, #48]	; 0x30
 800cea4:	e7b2      	b.n	800ce0c <_dtoa_r+0x1b4>
 800cea6:	9b05      	ldr	r3, [sp, #20]
 800cea8:	eba3 030b 	sub.w	r3, r3, fp
 800ceac:	9305      	str	r3, [sp, #20]
 800ceae:	f1cb 0300 	rsb	r3, fp, #0
 800ceb2:	9308      	str	r3, [sp, #32]
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	930b      	str	r3, [sp, #44]	; 0x2c
 800ceb8:	e7bf      	b.n	800ce3a <_dtoa_r+0x1e2>
 800ceba:	2300      	movs	r3, #0
 800cebc:	9309      	str	r3, [sp, #36]	; 0x24
 800cebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	dc52      	bgt.n	800cf6a <_dtoa_r+0x312>
 800cec4:	2301      	movs	r3, #1
 800cec6:	9301      	str	r3, [sp, #4]
 800cec8:	9304      	str	r3, [sp, #16]
 800ceca:	461a      	mov	r2, r3
 800cecc:	920a      	str	r2, [sp, #40]	; 0x28
 800cece:	e00b      	b.n	800cee8 <_dtoa_r+0x290>
 800ced0:	2301      	movs	r3, #1
 800ced2:	e7f3      	b.n	800cebc <_dtoa_r+0x264>
 800ced4:	2300      	movs	r3, #0
 800ced6:	9309      	str	r3, [sp, #36]	; 0x24
 800ced8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ceda:	445b      	add	r3, fp
 800cedc:	9301      	str	r3, [sp, #4]
 800cede:	3301      	adds	r3, #1
 800cee0:	2b01      	cmp	r3, #1
 800cee2:	9304      	str	r3, [sp, #16]
 800cee4:	bfb8      	it	lt
 800cee6:	2301      	movlt	r3, #1
 800cee8:	69e0      	ldr	r0, [r4, #28]
 800ceea:	2100      	movs	r1, #0
 800ceec:	2204      	movs	r2, #4
 800ceee:	f102 0614 	add.w	r6, r2, #20
 800cef2:	429e      	cmp	r6, r3
 800cef4:	d93d      	bls.n	800cf72 <_dtoa_r+0x31a>
 800cef6:	6041      	str	r1, [r0, #4]
 800cef8:	4620      	mov	r0, r4
 800cefa:	f000 ff59 	bl	800ddb0 <_Balloc>
 800cefe:	9000      	str	r0, [sp, #0]
 800cf00:	2800      	cmp	r0, #0
 800cf02:	d139      	bne.n	800cf78 <_dtoa_r+0x320>
 800cf04:	4b16      	ldr	r3, [pc, #88]	; (800cf60 <_dtoa_r+0x308>)
 800cf06:	4602      	mov	r2, r0
 800cf08:	f240 11af 	movw	r1, #431	; 0x1af
 800cf0c:	e6bd      	b.n	800cc8a <_dtoa_r+0x32>
 800cf0e:	2301      	movs	r3, #1
 800cf10:	e7e1      	b.n	800ced6 <_dtoa_r+0x27e>
 800cf12:	2501      	movs	r5, #1
 800cf14:	2300      	movs	r3, #0
 800cf16:	9307      	str	r3, [sp, #28]
 800cf18:	9509      	str	r5, [sp, #36]	; 0x24
 800cf1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cf1e:	9301      	str	r3, [sp, #4]
 800cf20:	9304      	str	r3, [sp, #16]
 800cf22:	2200      	movs	r2, #0
 800cf24:	2312      	movs	r3, #18
 800cf26:	e7d1      	b.n	800cecc <_dtoa_r+0x274>
 800cf28:	636f4361 	.word	0x636f4361
 800cf2c:	3fd287a7 	.word	0x3fd287a7
 800cf30:	8b60c8b3 	.word	0x8b60c8b3
 800cf34:	3fc68a28 	.word	0x3fc68a28
 800cf38:	509f79fb 	.word	0x509f79fb
 800cf3c:	3fd34413 	.word	0x3fd34413
 800cf40:	08010a65 	.word	0x08010a65
 800cf44:	08010a7c 	.word	0x08010a7c
 800cf48:	7ff00000 	.word	0x7ff00000
 800cf4c:	08010a61 	.word	0x08010a61
 800cf50:	08010a58 	.word	0x08010a58
 800cf54:	08010a35 	.word	0x08010a35
 800cf58:	3ff80000 	.word	0x3ff80000
 800cf5c:	08010b78 	.word	0x08010b78
 800cf60:	08010ad4 	.word	0x08010ad4
 800cf64:	2301      	movs	r3, #1
 800cf66:	9309      	str	r3, [sp, #36]	; 0x24
 800cf68:	e7d7      	b.n	800cf1a <_dtoa_r+0x2c2>
 800cf6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf6c:	9301      	str	r3, [sp, #4]
 800cf6e:	9304      	str	r3, [sp, #16]
 800cf70:	e7ba      	b.n	800cee8 <_dtoa_r+0x290>
 800cf72:	3101      	adds	r1, #1
 800cf74:	0052      	lsls	r2, r2, #1
 800cf76:	e7ba      	b.n	800ceee <_dtoa_r+0x296>
 800cf78:	69e3      	ldr	r3, [r4, #28]
 800cf7a:	9a00      	ldr	r2, [sp, #0]
 800cf7c:	601a      	str	r2, [r3, #0]
 800cf7e:	9b04      	ldr	r3, [sp, #16]
 800cf80:	2b0e      	cmp	r3, #14
 800cf82:	f200 80a8 	bhi.w	800d0d6 <_dtoa_r+0x47e>
 800cf86:	2d00      	cmp	r5, #0
 800cf88:	f000 80a5 	beq.w	800d0d6 <_dtoa_r+0x47e>
 800cf8c:	f1bb 0f00 	cmp.w	fp, #0
 800cf90:	dd38      	ble.n	800d004 <_dtoa_r+0x3ac>
 800cf92:	4bc0      	ldr	r3, [pc, #768]	; (800d294 <_dtoa_r+0x63c>)
 800cf94:	f00b 020f 	and.w	r2, fp, #15
 800cf98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf9c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800cfa0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800cfa4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800cfa8:	d019      	beq.n	800cfde <_dtoa_r+0x386>
 800cfaa:	4bbb      	ldr	r3, [pc, #748]	; (800d298 <_dtoa_r+0x640>)
 800cfac:	ec51 0b18 	vmov	r0, r1, d8
 800cfb0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cfb4:	f7f3 fc4a 	bl	800084c <__aeabi_ddiv>
 800cfb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfbc:	f008 080f 	and.w	r8, r8, #15
 800cfc0:	2503      	movs	r5, #3
 800cfc2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800d298 <_dtoa_r+0x640>
 800cfc6:	f1b8 0f00 	cmp.w	r8, #0
 800cfca:	d10a      	bne.n	800cfe2 <_dtoa_r+0x38a>
 800cfcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfd0:	4632      	mov	r2, r6
 800cfd2:	463b      	mov	r3, r7
 800cfd4:	f7f3 fc3a 	bl	800084c <__aeabi_ddiv>
 800cfd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfdc:	e02b      	b.n	800d036 <_dtoa_r+0x3de>
 800cfde:	2502      	movs	r5, #2
 800cfe0:	e7ef      	b.n	800cfc2 <_dtoa_r+0x36a>
 800cfe2:	f018 0f01 	tst.w	r8, #1
 800cfe6:	d008      	beq.n	800cffa <_dtoa_r+0x3a2>
 800cfe8:	4630      	mov	r0, r6
 800cfea:	4639      	mov	r1, r7
 800cfec:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cff0:	f7f3 fb02 	bl	80005f8 <__aeabi_dmul>
 800cff4:	3501      	adds	r5, #1
 800cff6:	4606      	mov	r6, r0
 800cff8:	460f      	mov	r7, r1
 800cffa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cffe:	f109 0908 	add.w	r9, r9, #8
 800d002:	e7e0      	b.n	800cfc6 <_dtoa_r+0x36e>
 800d004:	f000 809f 	beq.w	800d146 <_dtoa_r+0x4ee>
 800d008:	f1cb 0600 	rsb	r6, fp, #0
 800d00c:	4ba1      	ldr	r3, [pc, #644]	; (800d294 <_dtoa_r+0x63c>)
 800d00e:	4fa2      	ldr	r7, [pc, #648]	; (800d298 <_dtoa_r+0x640>)
 800d010:	f006 020f 	and.w	r2, r6, #15
 800d014:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d01c:	ec51 0b18 	vmov	r0, r1, d8
 800d020:	f7f3 faea 	bl	80005f8 <__aeabi_dmul>
 800d024:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d028:	1136      	asrs	r6, r6, #4
 800d02a:	2300      	movs	r3, #0
 800d02c:	2502      	movs	r5, #2
 800d02e:	2e00      	cmp	r6, #0
 800d030:	d17e      	bne.n	800d130 <_dtoa_r+0x4d8>
 800d032:	2b00      	cmp	r3, #0
 800d034:	d1d0      	bne.n	800cfd8 <_dtoa_r+0x380>
 800d036:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d038:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	f000 8084 	beq.w	800d14a <_dtoa_r+0x4f2>
 800d042:	4b96      	ldr	r3, [pc, #600]	; (800d29c <_dtoa_r+0x644>)
 800d044:	2200      	movs	r2, #0
 800d046:	4640      	mov	r0, r8
 800d048:	4649      	mov	r1, r9
 800d04a:	f7f3 fd47 	bl	8000adc <__aeabi_dcmplt>
 800d04e:	2800      	cmp	r0, #0
 800d050:	d07b      	beq.n	800d14a <_dtoa_r+0x4f2>
 800d052:	9b04      	ldr	r3, [sp, #16]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d078      	beq.n	800d14a <_dtoa_r+0x4f2>
 800d058:	9b01      	ldr	r3, [sp, #4]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	dd39      	ble.n	800d0d2 <_dtoa_r+0x47a>
 800d05e:	4b90      	ldr	r3, [pc, #576]	; (800d2a0 <_dtoa_r+0x648>)
 800d060:	2200      	movs	r2, #0
 800d062:	4640      	mov	r0, r8
 800d064:	4649      	mov	r1, r9
 800d066:	f7f3 fac7 	bl	80005f8 <__aeabi_dmul>
 800d06a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d06e:	9e01      	ldr	r6, [sp, #4]
 800d070:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800d074:	3501      	adds	r5, #1
 800d076:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d07a:	4628      	mov	r0, r5
 800d07c:	f7f3 fa52 	bl	8000524 <__aeabi_i2d>
 800d080:	4642      	mov	r2, r8
 800d082:	464b      	mov	r3, r9
 800d084:	f7f3 fab8 	bl	80005f8 <__aeabi_dmul>
 800d088:	4b86      	ldr	r3, [pc, #536]	; (800d2a4 <_dtoa_r+0x64c>)
 800d08a:	2200      	movs	r2, #0
 800d08c:	f7f3 f8fe 	bl	800028c <__adddf3>
 800d090:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d098:	9303      	str	r3, [sp, #12]
 800d09a:	2e00      	cmp	r6, #0
 800d09c:	d158      	bne.n	800d150 <_dtoa_r+0x4f8>
 800d09e:	4b82      	ldr	r3, [pc, #520]	; (800d2a8 <_dtoa_r+0x650>)
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	4640      	mov	r0, r8
 800d0a4:	4649      	mov	r1, r9
 800d0a6:	f7f3 f8ef 	bl	8000288 <__aeabi_dsub>
 800d0aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0ae:	4680      	mov	r8, r0
 800d0b0:	4689      	mov	r9, r1
 800d0b2:	f7f3 fd31 	bl	8000b18 <__aeabi_dcmpgt>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	f040 8296 	bne.w	800d5e8 <_dtoa_r+0x990>
 800d0bc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d0c0:	4640      	mov	r0, r8
 800d0c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0c6:	4649      	mov	r1, r9
 800d0c8:	f7f3 fd08 	bl	8000adc <__aeabi_dcmplt>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	f040 8289 	bne.w	800d5e4 <_dtoa_r+0x98c>
 800d0d2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d0d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	f2c0 814e 	blt.w	800d37a <_dtoa_r+0x722>
 800d0de:	f1bb 0f0e 	cmp.w	fp, #14
 800d0e2:	f300 814a 	bgt.w	800d37a <_dtoa_r+0x722>
 800d0e6:	4b6b      	ldr	r3, [pc, #428]	; (800d294 <_dtoa_r+0x63c>)
 800d0e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d0ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d0f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f280 80dc 	bge.w	800d2b0 <_dtoa_r+0x658>
 800d0f8:	9b04      	ldr	r3, [sp, #16]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	f300 80d8 	bgt.w	800d2b0 <_dtoa_r+0x658>
 800d100:	f040 826f 	bne.w	800d5e2 <_dtoa_r+0x98a>
 800d104:	4b68      	ldr	r3, [pc, #416]	; (800d2a8 <_dtoa_r+0x650>)
 800d106:	2200      	movs	r2, #0
 800d108:	4640      	mov	r0, r8
 800d10a:	4649      	mov	r1, r9
 800d10c:	f7f3 fa74 	bl	80005f8 <__aeabi_dmul>
 800d110:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d114:	f7f3 fcf6 	bl	8000b04 <__aeabi_dcmpge>
 800d118:	9e04      	ldr	r6, [sp, #16]
 800d11a:	4637      	mov	r7, r6
 800d11c:	2800      	cmp	r0, #0
 800d11e:	f040 8245 	bne.w	800d5ac <_dtoa_r+0x954>
 800d122:	9d00      	ldr	r5, [sp, #0]
 800d124:	2331      	movs	r3, #49	; 0x31
 800d126:	f805 3b01 	strb.w	r3, [r5], #1
 800d12a:	f10b 0b01 	add.w	fp, fp, #1
 800d12e:	e241      	b.n	800d5b4 <_dtoa_r+0x95c>
 800d130:	07f2      	lsls	r2, r6, #31
 800d132:	d505      	bpl.n	800d140 <_dtoa_r+0x4e8>
 800d134:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d138:	f7f3 fa5e 	bl	80005f8 <__aeabi_dmul>
 800d13c:	3501      	adds	r5, #1
 800d13e:	2301      	movs	r3, #1
 800d140:	1076      	asrs	r6, r6, #1
 800d142:	3708      	adds	r7, #8
 800d144:	e773      	b.n	800d02e <_dtoa_r+0x3d6>
 800d146:	2502      	movs	r5, #2
 800d148:	e775      	b.n	800d036 <_dtoa_r+0x3de>
 800d14a:	9e04      	ldr	r6, [sp, #16]
 800d14c:	465f      	mov	r7, fp
 800d14e:	e792      	b.n	800d076 <_dtoa_r+0x41e>
 800d150:	9900      	ldr	r1, [sp, #0]
 800d152:	4b50      	ldr	r3, [pc, #320]	; (800d294 <_dtoa_r+0x63c>)
 800d154:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d158:	4431      	add	r1, r6
 800d15a:	9102      	str	r1, [sp, #8]
 800d15c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d15e:	eeb0 9a47 	vmov.f32	s18, s14
 800d162:	eef0 9a67 	vmov.f32	s19, s15
 800d166:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d16a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d16e:	2900      	cmp	r1, #0
 800d170:	d044      	beq.n	800d1fc <_dtoa_r+0x5a4>
 800d172:	494e      	ldr	r1, [pc, #312]	; (800d2ac <_dtoa_r+0x654>)
 800d174:	2000      	movs	r0, #0
 800d176:	f7f3 fb69 	bl	800084c <__aeabi_ddiv>
 800d17a:	ec53 2b19 	vmov	r2, r3, d9
 800d17e:	f7f3 f883 	bl	8000288 <__aeabi_dsub>
 800d182:	9d00      	ldr	r5, [sp, #0]
 800d184:	ec41 0b19 	vmov	d9, r0, r1
 800d188:	4649      	mov	r1, r9
 800d18a:	4640      	mov	r0, r8
 800d18c:	f7f3 fce4 	bl	8000b58 <__aeabi_d2iz>
 800d190:	4606      	mov	r6, r0
 800d192:	f7f3 f9c7 	bl	8000524 <__aeabi_i2d>
 800d196:	4602      	mov	r2, r0
 800d198:	460b      	mov	r3, r1
 800d19a:	4640      	mov	r0, r8
 800d19c:	4649      	mov	r1, r9
 800d19e:	f7f3 f873 	bl	8000288 <__aeabi_dsub>
 800d1a2:	3630      	adds	r6, #48	; 0x30
 800d1a4:	f805 6b01 	strb.w	r6, [r5], #1
 800d1a8:	ec53 2b19 	vmov	r2, r3, d9
 800d1ac:	4680      	mov	r8, r0
 800d1ae:	4689      	mov	r9, r1
 800d1b0:	f7f3 fc94 	bl	8000adc <__aeabi_dcmplt>
 800d1b4:	2800      	cmp	r0, #0
 800d1b6:	d164      	bne.n	800d282 <_dtoa_r+0x62a>
 800d1b8:	4642      	mov	r2, r8
 800d1ba:	464b      	mov	r3, r9
 800d1bc:	4937      	ldr	r1, [pc, #220]	; (800d29c <_dtoa_r+0x644>)
 800d1be:	2000      	movs	r0, #0
 800d1c0:	f7f3 f862 	bl	8000288 <__aeabi_dsub>
 800d1c4:	ec53 2b19 	vmov	r2, r3, d9
 800d1c8:	f7f3 fc88 	bl	8000adc <__aeabi_dcmplt>
 800d1cc:	2800      	cmp	r0, #0
 800d1ce:	f040 80b6 	bne.w	800d33e <_dtoa_r+0x6e6>
 800d1d2:	9b02      	ldr	r3, [sp, #8]
 800d1d4:	429d      	cmp	r5, r3
 800d1d6:	f43f af7c 	beq.w	800d0d2 <_dtoa_r+0x47a>
 800d1da:	4b31      	ldr	r3, [pc, #196]	; (800d2a0 <_dtoa_r+0x648>)
 800d1dc:	ec51 0b19 	vmov	r0, r1, d9
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	f7f3 fa09 	bl	80005f8 <__aeabi_dmul>
 800d1e6:	4b2e      	ldr	r3, [pc, #184]	; (800d2a0 <_dtoa_r+0x648>)
 800d1e8:	ec41 0b19 	vmov	d9, r0, r1
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	4640      	mov	r0, r8
 800d1f0:	4649      	mov	r1, r9
 800d1f2:	f7f3 fa01 	bl	80005f8 <__aeabi_dmul>
 800d1f6:	4680      	mov	r8, r0
 800d1f8:	4689      	mov	r9, r1
 800d1fa:	e7c5      	b.n	800d188 <_dtoa_r+0x530>
 800d1fc:	ec51 0b17 	vmov	r0, r1, d7
 800d200:	f7f3 f9fa 	bl	80005f8 <__aeabi_dmul>
 800d204:	9b02      	ldr	r3, [sp, #8]
 800d206:	9d00      	ldr	r5, [sp, #0]
 800d208:	930f      	str	r3, [sp, #60]	; 0x3c
 800d20a:	ec41 0b19 	vmov	d9, r0, r1
 800d20e:	4649      	mov	r1, r9
 800d210:	4640      	mov	r0, r8
 800d212:	f7f3 fca1 	bl	8000b58 <__aeabi_d2iz>
 800d216:	4606      	mov	r6, r0
 800d218:	f7f3 f984 	bl	8000524 <__aeabi_i2d>
 800d21c:	3630      	adds	r6, #48	; 0x30
 800d21e:	4602      	mov	r2, r0
 800d220:	460b      	mov	r3, r1
 800d222:	4640      	mov	r0, r8
 800d224:	4649      	mov	r1, r9
 800d226:	f7f3 f82f 	bl	8000288 <__aeabi_dsub>
 800d22a:	f805 6b01 	strb.w	r6, [r5], #1
 800d22e:	9b02      	ldr	r3, [sp, #8]
 800d230:	429d      	cmp	r5, r3
 800d232:	4680      	mov	r8, r0
 800d234:	4689      	mov	r9, r1
 800d236:	f04f 0200 	mov.w	r2, #0
 800d23a:	d124      	bne.n	800d286 <_dtoa_r+0x62e>
 800d23c:	4b1b      	ldr	r3, [pc, #108]	; (800d2ac <_dtoa_r+0x654>)
 800d23e:	ec51 0b19 	vmov	r0, r1, d9
 800d242:	f7f3 f823 	bl	800028c <__adddf3>
 800d246:	4602      	mov	r2, r0
 800d248:	460b      	mov	r3, r1
 800d24a:	4640      	mov	r0, r8
 800d24c:	4649      	mov	r1, r9
 800d24e:	f7f3 fc63 	bl	8000b18 <__aeabi_dcmpgt>
 800d252:	2800      	cmp	r0, #0
 800d254:	d173      	bne.n	800d33e <_dtoa_r+0x6e6>
 800d256:	ec53 2b19 	vmov	r2, r3, d9
 800d25a:	4914      	ldr	r1, [pc, #80]	; (800d2ac <_dtoa_r+0x654>)
 800d25c:	2000      	movs	r0, #0
 800d25e:	f7f3 f813 	bl	8000288 <__aeabi_dsub>
 800d262:	4602      	mov	r2, r0
 800d264:	460b      	mov	r3, r1
 800d266:	4640      	mov	r0, r8
 800d268:	4649      	mov	r1, r9
 800d26a:	f7f3 fc37 	bl	8000adc <__aeabi_dcmplt>
 800d26e:	2800      	cmp	r0, #0
 800d270:	f43f af2f 	beq.w	800d0d2 <_dtoa_r+0x47a>
 800d274:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d276:	1e6b      	subs	r3, r5, #1
 800d278:	930f      	str	r3, [sp, #60]	; 0x3c
 800d27a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d27e:	2b30      	cmp	r3, #48	; 0x30
 800d280:	d0f8      	beq.n	800d274 <_dtoa_r+0x61c>
 800d282:	46bb      	mov	fp, r7
 800d284:	e04a      	b.n	800d31c <_dtoa_r+0x6c4>
 800d286:	4b06      	ldr	r3, [pc, #24]	; (800d2a0 <_dtoa_r+0x648>)
 800d288:	f7f3 f9b6 	bl	80005f8 <__aeabi_dmul>
 800d28c:	4680      	mov	r8, r0
 800d28e:	4689      	mov	r9, r1
 800d290:	e7bd      	b.n	800d20e <_dtoa_r+0x5b6>
 800d292:	bf00      	nop
 800d294:	08010b78 	.word	0x08010b78
 800d298:	08010b50 	.word	0x08010b50
 800d29c:	3ff00000 	.word	0x3ff00000
 800d2a0:	40240000 	.word	0x40240000
 800d2a4:	401c0000 	.word	0x401c0000
 800d2a8:	40140000 	.word	0x40140000
 800d2ac:	3fe00000 	.word	0x3fe00000
 800d2b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d2b4:	9d00      	ldr	r5, [sp, #0]
 800d2b6:	4642      	mov	r2, r8
 800d2b8:	464b      	mov	r3, r9
 800d2ba:	4630      	mov	r0, r6
 800d2bc:	4639      	mov	r1, r7
 800d2be:	f7f3 fac5 	bl	800084c <__aeabi_ddiv>
 800d2c2:	f7f3 fc49 	bl	8000b58 <__aeabi_d2iz>
 800d2c6:	9001      	str	r0, [sp, #4]
 800d2c8:	f7f3 f92c 	bl	8000524 <__aeabi_i2d>
 800d2cc:	4642      	mov	r2, r8
 800d2ce:	464b      	mov	r3, r9
 800d2d0:	f7f3 f992 	bl	80005f8 <__aeabi_dmul>
 800d2d4:	4602      	mov	r2, r0
 800d2d6:	460b      	mov	r3, r1
 800d2d8:	4630      	mov	r0, r6
 800d2da:	4639      	mov	r1, r7
 800d2dc:	f7f2 ffd4 	bl	8000288 <__aeabi_dsub>
 800d2e0:	9e01      	ldr	r6, [sp, #4]
 800d2e2:	9f04      	ldr	r7, [sp, #16]
 800d2e4:	3630      	adds	r6, #48	; 0x30
 800d2e6:	f805 6b01 	strb.w	r6, [r5], #1
 800d2ea:	9e00      	ldr	r6, [sp, #0]
 800d2ec:	1bae      	subs	r6, r5, r6
 800d2ee:	42b7      	cmp	r7, r6
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	d134      	bne.n	800d360 <_dtoa_r+0x708>
 800d2f6:	f7f2 ffc9 	bl	800028c <__adddf3>
 800d2fa:	4642      	mov	r2, r8
 800d2fc:	464b      	mov	r3, r9
 800d2fe:	4606      	mov	r6, r0
 800d300:	460f      	mov	r7, r1
 800d302:	f7f3 fc09 	bl	8000b18 <__aeabi_dcmpgt>
 800d306:	b9c8      	cbnz	r0, 800d33c <_dtoa_r+0x6e4>
 800d308:	4642      	mov	r2, r8
 800d30a:	464b      	mov	r3, r9
 800d30c:	4630      	mov	r0, r6
 800d30e:	4639      	mov	r1, r7
 800d310:	f7f3 fbda 	bl	8000ac8 <__aeabi_dcmpeq>
 800d314:	b110      	cbz	r0, 800d31c <_dtoa_r+0x6c4>
 800d316:	9b01      	ldr	r3, [sp, #4]
 800d318:	07db      	lsls	r3, r3, #31
 800d31a:	d40f      	bmi.n	800d33c <_dtoa_r+0x6e4>
 800d31c:	4651      	mov	r1, sl
 800d31e:	4620      	mov	r0, r4
 800d320:	f000 fd86 	bl	800de30 <_Bfree>
 800d324:	2300      	movs	r3, #0
 800d326:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d328:	702b      	strb	r3, [r5, #0]
 800d32a:	f10b 0301 	add.w	r3, fp, #1
 800d32e:	6013      	str	r3, [r2, #0]
 800d330:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d332:	2b00      	cmp	r3, #0
 800d334:	f43f ace2 	beq.w	800ccfc <_dtoa_r+0xa4>
 800d338:	601d      	str	r5, [r3, #0]
 800d33a:	e4df      	b.n	800ccfc <_dtoa_r+0xa4>
 800d33c:	465f      	mov	r7, fp
 800d33e:	462b      	mov	r3, r5
 800d340:	461d      	mov	r5, r3
 800d342:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d346:	2a39      	cmp	r2, #57	; 0x39
 800d348:	d106      	bne.n	800d358 <_dtoa_r+0x700>
 800d34a:	9a00      	ldr	r2, [sp, #0]
 800d34c:	429a      	cmp	r2, r3
 800d34e:	d1f7      	bne.n	800d340 <_dtoa_r+0x6e8>
 800d350:	9900      	ldr	r1, [sp, #0]
 800d352:	2230      	movs	r2, #48	; 0x30
 800d354:	3701      	adds	r7, #1
 800d356:	700a      	strb	r2, [r1, #0]
 800d358:	781a      	ldrb	r2, [r3, #0]
 800d35a:	3201      	adds	r2, #1
 800d35c:	701a      	strb	r2, [r3, #0]
 800d35e:	e790      	b.n	800d282 <_dtoa_r+0x62a>
 800d360:	4ba3      	ldr	r3, [pc, #652]	; (800d5f0 <_dtoa_r+0x998>)
 800d362:	2200      	movs	r2, #0
 800d364:	f7f3 f948 	bl	80005f8 <__aeabi_dmul>
 800d368:	2200      	movs	r2, #0
 800d36a:	2300      	movs	r3, #0
 800d36c:	4606      	mov	r6, r0
 800d36e:	460f      	mov	r7, r1
 800d370:	f7f3 fbaa 	bl	8000ac8 <__aeabi_dcmpeq>
 800d374:	2800      	cmp	r0, #0
 800d376:	d09e      	beq.n	800d2b6 <_dtoa_r+0x65e>
 800d378:	e7d0      	b.n	800d31c <_dtoa_r+0x6c4>
 800d37a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d37c:	2a00      	cmp	r2, #0
 800d37e:	f000 80ca 	beq.w	800d516 <_dtoa_r+0x8be>
 800d382:	9a07      	ldr	r2, [sp, #28]
 800d384:	2a01      	cmp	r2, #1
 800d386:	f300 80ad 	bgt.w	800d4e4 <_dtoa_r+0x88c>
 800d38a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d38c:	2a00      	cmp	r2, #0
 800d38e:	f000 80a5 	beq.w	800d4dc <_dtoa_r+0x884>
 800d392:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d396:	9e08      	ldr	r6, [sp, #32]
 800d398:	9d05      	ldr	r5, [sp, #20]
 800d39a:	9a05      	ldr	r2, [sp, #20]
 800d39c:	441a      	add	r2, r3
 800d39e:	9205      	str	r2, [sp, #20]
 800d3a0:	9a06      	ldr	r2, [sp, #24]
 800d3a2:	2101      	movs	r1, #1
 800d3a4:	441a      	add	r2, r3
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	9206      	str	r2, [sp, #24]
 800d3aa:	f000 fdf7 	bl	800df9c <__i2b>
 800d3ae:	4607      	mov	r7, r0
 800d3b0:	b165      	cbz	r5, 800d3cc <_dtoa_r+0x774>
 800d3b2:	9b06      	ldr	r3, [sp, #24]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	dd09      	ble.n	800d3cc <_dtoa_r+0x774>
 800d3b8:	42ab      	cmp	r3, r5
 800d3ba:	9a05      	ldr	r2, [sp, #20]
 800d3bc:	bfa8      	it	ge
 800d3be:	462b      	movge	r3, r5
 800d3c0:	1ad2      	subs	r2, r2, r3
 800d3c2:	9205      	str	r2, [sp, #20]
 800d3c4:	9a06      	ldr	r2, [sp, #24]
 800d3c6:	1aed      	subs	r5, r5, r3
 800d3c8:	1ad3      	subs	r3, r2, r3
 800d3ca:	9306      	str	r3, [sp, #24]
 800d3cc:	9b08      	ldr	r3, [sp, #32]
 800d3ce:	b1f3      	cbz	r3, 800d40e <_dtoa_r+0x7b6>
 800d3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	f000 80a3 	beq.w	800d51e <_dtoa_r+0x8c6>
 800d3d8:	2e00      	cmp	r6, #0
 800d3da:	dd10      	ble.n	800d3fe <_dtoa_r+0x7a6>
 800d3dc:	4639      	mov	r1, r7
 800d3de:	4632      	mov	r2, r6
 800d3e0:	4620      	mov	r0, r4
 800d3e2:	f000 fe9b 	bl	800e11c <__pow5mult>
 800d3e6:	4652      	mov	r2, sl
 800d3e8:	4601      	mov	r1, r0
 800d3ea:	4607      	mov	r7, r0
 800d3ec:	4620      	mov	r0, r4
 800d3ee:	f000 fdeb 	bl	800dfc8 <__multiply>
 800d3f2:	4651      	mov	r1, sl
 800d3f4:	4680      	mov	r8, r0
 800d3f6:	4620      	mov	r0, r4
 800d3f8:	f000 fd1a 	bl	800de30 <_Bfree>
 800d3fc:	46c2      	mov	sl, r8
 800d3fe:	9b08      	ldr	r3, [sp, #32]
 800d400:	1b9a      	subs	r2, r3, r6
 800d402:	d004      	beq.n	800d40e <_dtoa_r+0x7b6>
 800d404:	4651      	mov	r1, sl
 800d406:	4620      	mov	r0, r4
 800d408:	f000 fe88 	bl	800e11c <__pow5mult>
 800d40c:	4682      	mov	sl, r0
 800d40e:	2101      	movs	r1, #1
 800d410:	4620      	mov	r0, r4
 800d412:	f000 fdc3 	bl	800df9c <__i2b>
 800d416:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d418:	2b00      	cmp	r3, #0
 800d41a:	4606      	mov	r6, r0
 800d41c:	f340 8081 	ble.w	800d522 <_dtoa_r+0x8ca>
 800d420:	461a      	mov	r2, r3
 800d422:	4601      	mov	r1, r0
 800d424:	4620      	mov	r0, r4
 800d426:	f000 fe79 	bl	800e11c <__pow5mult>
 800d42a:	9b07      	ldr	r3, [sp, #28]
 800d42c:	2b01      	cmp	r3, #1
 800d42e:	4606      	mov	r6, r0
 800d430:	dd7a      	ble.n	800d528 <_dtoa_r+0x8d0>
 800d432:	f04f 0800 	mov.w	r8, #0
 800d436:	6933      	ldr	r3, [r6, #16]
 800d438:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d43c:	6918      	ldr	r0, [r3, #16]
 800d43e:	f000 fd5f 	bl	800df00 <__hi0bits>
 800d442:	f1c0 0020 	rsb	r0, r0, #32
 800d446:	9b06      	ldr	r3, [sp, #24]
 800d448:	4418      	add	r0, r3
 800d44a:	f010 001f 	ands.w	r0, r0, #31
 800d44e:	f000 8094 	beq.w	800d57a <_dtoa_r+0x922>
 800d452:	f1c0 0320 	rsb	r3, r0, #32
 800d456:	2b04      	cmp	r3, #4
 800d458:	f340 8085 	ble.w	800d566 <_dtoa_r+0x90e>
 800d45c:	9b05      	ldr	r3, [sp, #20]
 800d45e:	f1c0 001c 	rsb	r0, r0, #28
 800d462:	4403      	add	r3, r0
 800d464:	9305      	str	r3, [sp, #20]
 800d466:	9b06      	ldr	r3, [sp, #24]
 800d468:	4403      	add	r3, r0
 800d46a:	4405      	add	r5, r0
 800d46c:	9306      	str	r3, [sp, #24]
 800d46e:	9b05      	ldr	r3, [sp, #20]
 800d470:	2b00      	cmp	r3, #0
 800d472:	dd05      	ble.n	800d480 <_dtoa_r+0x828>
 800d474:	4651      	mov	r1, sl
 800d476:	461a      	mov	r2, r3
 800d478:	4620      	mov	r0, r4
 800d47a:	f000 fea9 	bl	800e1d0 <__lshift>
 800d47e:	4682      	mov	sl, r0
 800d480:	9b06      	ldr	r3, [sp, #24]
 800d482:	2b00      	cmp	r3, #0
 800d484:	dd05      	ble.n	800d492 <_dtoa_r+0x83a>
 800d486:	4631      	mov	r1, r6
 800d488:	461a      	mov	r2, r3
 800d48a:	4620      	mov	r0, r4
 800d48c:	f000 fea0 	bl	800e1d0 <__lshift>
 800d490:	4606      	mov	r6, r0
 800d492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d494:	2b00      	cmp	r3, #0
 800d496:	d072      	beq.n	800d57e <_dtoa_r+0x926>
 800d498:	4631      	mov	r1, r6
 800d49a:	4650      	mov	r0, sl
 800d49c:	f000 ff04 	bl	800e2a8 <__mcmp>
 800d4a0:	2800      	cmp	r0, #0
 800d4a2:	da6c      	bge.n	800d57e <_dtoa_r+0x926>
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	4651      	mov	r1, sl
 800d4a8:	220a      	movs	r2, #10
 800d4aa:	4620      	mov	r0, r4
 800d4ac:	f000 fce2 	bl	800de74 <__multadd>
 800d4b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4b2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800d4b6:	4682      	mov	sl, r0
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	f000 81b0 	beq.w	800d81e <_dtoa_r+0xbc6>
 800d4be:	2300      	movs	r3, #0
 800d4c0:	4639      	mov	r1, r7
 800d4c2:	220a      	movs	r2, #10
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	f000 fcd5 	bl	800de74 <__multadd>
 800d4ca:	9b01      	ldr	r3, [sp, #4]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	4607      	mov	r7, r0
 800d4d0:	f300 8096 	bgt.w	800d600 <_dtoa_r+0x9a8>
 800d4d4:	9b07      	ldr	r3, [sp, #28]
 800d4d6:	2b02      	cmp	r3, #2
 800d4d8:	dc59      	bgt.n	800d58e <_dtoa_r+0x936>
 800d4da:	e091      	b.n	800d600 <_dtoa_r+0x9a8>
 800d4dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d4de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d4e2:	e758      	b.n	800d396 <_dtoa_r+0x73e>
 800d4e4:	9b04      	ldr	r3, [sp, #16]
 800d4e6:	1e5e      	subs	r6, r3, #1
 800d4e8:	9b08      	ldr	r3, [sp, #32]
 800d4ea:	42b3      	cmp	r3, r6
 800d4ec:	bfbf      	itttt	lt
 800d4ee:	9b08      	ldrlt	r3, [sp, #32]
 800d4f0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800d4f2:	9608      	strlt	r6, [sp, #32]
 800d4f4:	1af3      	sublt	r3, r6, r3
 800d4f6:	bfb4      	ite	lt
 800d4f8:	18d2      	addlt	r2, r2, r3
 800d4fa:	1b9e      	subge	r6, r3, r6
 800d4fc:	9b04      	ldr	r3, [sp, #16]
 800d4fe:	bfbc      	itt	lt
 800d500:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800d502:	2600      	movlt	r6, #0
 800d504:	2b00      	cmp	r3, #0
 800d506:	bfb7      	itett	lt
 800d508:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800d50c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800d510:	1a9d      	sublt	r5, r3, r2
 800d512:	2300      	movlt	r3, #0
 800d514:	e741      	b.n	800d39a <_dtoa_r+0x742>
 800d516:	9e08      	ldr	r6, [sp, #32]
 800d518:	9d05      	ldr	r5, [sp, #20]
 800d51a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d51c:	e748      	b.n	800d3b0 <_dtoa_r+0x758>
 800d51e:	9a08      	ldr	r2, [sp, #32]
 800d520:	e770      	b.n	800d404 <_dtoa_r+0x7ac>
 800d522:	9b07      	ldr	r3, [sp, #28]
 800d524:	2b01      	cmp	r3, #1
 800d526:	dc19      	bgt.n	800d55c <_dtoa_r+0x904>
 800d528:	9b02      	ldr	r3, [sp, #8]
 800d52a:	b9bb      	cbnz	r3, 800d55c <_dtoa_r+0x904>
 800d52c:	9b03      	ldr	r3, [sp, #12]
 800d52e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d532:	b99b      	cbnz	r3, 800d55c <_dtoa_r+0x904>
 800d534:	9b03      	ldr	r3, [sp, #12]
 800d536:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d53a:	0d1b      	lsrs	r3, r3, #20
 800d53c:	051b      	lsls	r3, r3, #20
 800d53e:	b183      	cbz	r3, 800d562 <_dtoa_r+0x90a>
 800d540:	9b05      	ldr	r3, [sp, #20]
 800d542:	3301      	adds	r3, #1
 800d544:	9305      	str	r3, [sp, #20]
 800d546:	9b06      	ldr	r3, [sp, #24]
 800d548:	3301      	adds	r3, #1
 800d54a:	9306      	str	r3, [sp, #24]
 800d54c:	f04f 0801 	mov.w	r8, #1
 800d550:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d552:	2b00      	cmp	r3, #0
 800d554:	f47f af6f 	bne.w	800d436 <_dtoa_r+0x7de>
 800d558:	2001      	movs	r0, #1
 800d55a:	e774      	b.n	800d446 <_dtoa_r+0x7ee>
 800d55c:	f04f 0800 	mov.w	r8, #0
 800d560:	e7f6      	b.n	800d550 <_dtoa_r+0x8f8>
 800d562:	4698      	mov	r8, r3
 800d564:	e7f4      	b.n	800d550 <_dtoa_r+0x8f8>
 800d566:	d082      	beq.n	800d46e <_dtoa_r+0x816>
 800d568:	9a05      	ldr	r2, [sp, #20]
 800d56a:	331c      	adds	r3, #28
 800d56c:	441a      	add	r2, r3
 800d56e:	9205      	str	r2, [sp, #20]
 800d570:	9a06      	ldr	r2, [sp, #24]
 800d572:	441a      	add	r2, r3
 800d574:	441d      	add	r5, r3
 800d576:	9206      	str	r2, [sp, #24]
 800d578:	e779      	b.n	800d46e <_dtoa_r+0x816>
 800d57a:	4603      	mov	r3, r0
 800d57c:	e7f4      	b.n	800d568 <_dtoa_r+0x910>
 800d57e:	9b04      	ldr	r3, [sp, #16]
 800d580:	2b00      	cmp	r3, #0
 800d582:	dc37      	bgt.n	800d5f4 <_dtoa_r+0x99c>
 800d584:	9b07      	ldr	r3, [sp, #28]
 800d586:	2b02      	cmp	r3, #2
 800d588:	dd34      	ble.n	800d5f4 <_dtoa_r+0x99c>
 800d58a:	9b04      	ldr	r3, [sp, #16]
 800d58c:	9301      	str	r3, [sp, #4]
 800d58e:	9b01      	ldr	r3, [sp, #4]
 800d590:	b963      	cbnz	r3, 800d5ac <_dtoa_r+0x954>
 800d592:	4631      	mov	r1, r6
 800d594:	2205      	movs	r2, #5
 800d596:	4620      	mov	r0, r4
 800d598:	f000 fc6c 	bl	800de74 <__multadd>
 800d59c:	4601      	mov	r1, r0
 800d59e:	4606      	mov	r6, r0
 800d5a0:	4650      	mov	r0, sl
 800d5a2:	f000 fe81 	bl	800e2a8 <__mcmp>
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	f73f adbb 	bgt.w	800d122 <_dtoa_r+0x4ca>
 800d5ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5ae:	9d00      	ldr	r5, [sp, #0]
 800d5b0:	ea6f 0b03 	mvn.w	fp, r3
 800d5b4:	f04f 0800 	mov.w	r8, #0
 800d5b8:	4631      	mov	r1, r6
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f000 fc38 	bl	800de30 <_Bfree>
 800d5c0:	2f00      	cmp	r7, #0
 800d5c2:	f43f aeab 	beq.w	800d31c <_dtoa_r+0x6c4>
 800d5c6:	f1b8 0f00 	cmp.w	r8, #0
 800d5ca:	d005      	beq.n	800d5d8 <_dtoa_r+0x980>
 800d5cc:	45b8      	cmp	r8, r7
 800d5ce:	d003      	beq.n	800d5d8 <_dtoa_r+0x980>
 800d5d0:	4641      	mov	r1, r8
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f000 fc2c 	bl	800de30 <_Bfree>
 800d5d8:	4639      	mov	r1, r7
 800d5da:	4620      	mov	r0, r4
 800d5dc:	f000 fc28 	bl	800de30 <_Bfree>
 800d5e0:	e69c      	b.n	800d31c <_dtoa_r+0x6c4>
 800d5e2:	2600      	movs	r6, #0
 800d5e4:	4637      	mov	r7, r6
 800d5e6:	e7e1      	b.n	800d5ac <_dtoa_r+0x954>
 800d5e8:	46bb      	mov	fp, r7
 800d5ea:	4637      	mov	r7, r6
 800d5ec:	e599      	b.n	800d122 <_dtoa_r+0x4ca>
 800d5ee:	bf00      	nop
 800d5f0:	40240000 	.word	0x40240000
 800d5f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	f000 80c8 	beq.w	800d78c <_dtoa_r+0xb34>
 800d5fc:	9b04      	ldr	r3, [sp, #16]
 800d5fe:	9301      	str	r3, [sp, #4]
 800d600:	2d00      	cmp	r5, #0
 800d602:	dd05      	ble.n	800d610 <_dtoa_r+0x9b8>
 800d604:	4639      	mov	r1, r7
 800d606:	462a      	mov	r2, r5
 800d608:	4620      	mov	r0, r4
 800d60a:	f000 fde1 	bl	800e1d0 <__lshift>
 800d60e:	4607      	mov	r7, r0
 800d610:	f1b8 0f00 	cmp.w	r8, #0
 800d614:	d05b      	beq.n	800d6ce <_dtoa_r+0xa76>
 800d616:	6879      	ldr	r1, [r7, #4]
 800d618:	4620      	mov	r0, r4
 800d61a:	f000 fbc9 	bl	800ddb0 <_Balloc>
 800d61e:	4605      	mov	r5, r0
 800d620:	b928      	cbnz	r0, 800d62e <_dtoa_r+0x9d6>
 800d622:	4b83      	ldr	r3, [pc, #524]	; (800d830 <_dtoa_r+0xbd8>)
 800d624:	4602      	mov	r2, r0
 800d626:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d62a:	f7ff bb2e 	b.w	800cc8a <_dtoa_r+0x32>
 800d62e:	693a      	ldr	r2, [r7, #16]
 800d630:	3202      	adds	r2, #2
 800d632:	0092      	lsls	r2, r2, #2
 800d634:	f107 010c 	add.w	r1, r7, #12
 800d638:	300c      	adds	r0, #12
 800d63a:	f7ff fa75 	bl	800cb28 <memcpy>
 800d63e:	2201      	movs	r2, #1
 800d640:	4629      	mov	r1, r5
 800d642:	4620      	mov	r0, r4
 800d644:	f000 fdc4 	bl	800e1d0 <__lshift>
 800d648:	9b00      	ldr	r3, [sp, #0]
 800d64a:	3301      	adds	r3, #1
 800d64c:	9304      	str	r3, [sp, #16]
 800d64e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d652:	4413      	add	r3, r2
 800d654:	9308      	str	r3, [sp, #32]
 800d656:	9b02      	ldr	r3, [sp, #8]
 800d658:	f003 0301 	and.w	r3, r3, #1
 800d65c:	46b8      	mov	r8, r7
 800d65e:	9306      	str	r3, [sp, #24]
 800d660:	4607      	mov	r7, r0
 800d662:	9b04      	ldr	r3, [sp, #16]
 800d664:	4631      	mov	r1, r6
 800d666:	3b01      	subs	r3, #1
 800d668:	4650      	mov	r0, sl
 800d66a:	9301      	str	r3, [sp, #4]
 800d66c:	f7ff fa6a 	bl	800cb44 <quorem>
 800d670:	4641      	mov	r1, r8
 800d672:	9002      	str	r0, [sp, #8]
 800d674:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d678:	4650      	mov	r0, sl
 800d67a:	f000 fe15 	bl	800e2a8 <__mcmp>
 800d67e:	463a      	mov	r2, r7
 800d680:	9005      	str	r0, [sp, #20]
 800d682:	4631      	mov	r1, r6
 800d684:	4620      	mov	r0, r4
 800d686:	f000 fe2b 	bl	800e2e0 <__mdiff>
 800d68a:	68c2      	ldr	r2, [r0, #12]
 800d68c:	4605      	mov	r5, r0
 800d68e:	bb02      	cbnz	r2, 800d6d2 <_dtoa_r+0xa7a>
 800d690:	4601      	mov	r1, r0
 800d692:	4650      	mov	r0, sl
 800d694:	f000 fe08 	bl	800e2a8 <__mcmp>
 800d698:	4602      	mov	r2, r0
 800d69a:	4629      	mov	r1, r5
 800d69c:	4620      	mov	r0, r4
 800d69e:	9209      	str	r2, [sp, #36]	; 0x24
 800d6a0:	f000 fbc6 	bl	800de30 <_Bfree>
 800d6a4:	9b07      	ldr	r3, [sp, #28]
 800d6a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6a8:	9d04      	ldr	r5, [sp, #16]
 800d6aa:	ea43 0102 	orr.w	r1, r3, r2
 800d6ae:	9b06      	ldr	r3, [sp, #24]
 800d6b0:	4319      	orrs	r1, r3
 800d6b2:	d110      	bne.n	800d6d6 <_dtoa_r+0xa7e>
 800d6b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d6b8:	d029      	beq.n	800d70e <_dtoa_r+0xab6>
 800d6ba:	9b05      	ldr	r3, [sp, #20]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	dd02      	ble.n	800d6c6 <_dtoa_r+0xa6e>
 800d6c0:	9b02      	ldr	r3, [sp, #8]
 800d6c2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800d6c6:	9b01      	ldr	r3, [sp, #4]
 800d6c8:	f883 9000 	strb.w	r9, [r3]
 800d6cc:	e774      	b.n	800d5b8 <_dtoa_r+0x960>
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	e7ba      	b.n	800d648 <_dtoa_r+0x9f0>
 800d6d2:	2201      	movs	r2, #1
 800d6d4:	e7e1      	b.n	800d69a <_dtoa_r+0xa42>
 800d6d6:	9b05      	ldr	r3, [sp, #20]
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	db04      	blt.n	800d6e6 <_dtoa_r+0xa8e>
 800d6dc:	9907      	ldr	r1, [sp, #28]
 800d6de:	430b      	orrs	r3, r1
 800d6e0:	9906      	ldr	r1, [sp, #24]
 800d6e2:	430b      	orrs	r3, r1
 800d6e4:	d120      	bne.n	800d728 <_dtoa_r+0xad0>
 800d6e6:	2a00      	cmp	r2, #0
 800d6e8:	dded      	ble.n	800d6c6 <_dtoa_r+0xa6e>
 800d6ea:	4651      	mov	r1, sl
 800d6ec:	2201      	movs	r2, #1
 800d6ee:	4620      	mov	r0, r4
 800d6f0:	f000 fd6e 	bl	800e1d0 <__lshift>
 800d6f4:	4631      	mov	r1, r6
 800d6f6:	4682      	mov	sl, r0
 800d6f8:	f000 fdd6 	bl	800e2a8 <__mcmp>
 800d6fc:	2800      	cmp	r0, #0
 800d6fe:	dc03      	bgt.n	800d708 <_dtoa_r+0xab0>
 800d700:	d1e1      	bne.n	800d6c6 <_dtoa_r+0xa6e>
 800d702:	f019 0f01 	tst.w	r9, #1
 800d706:	d0de      	beq.n	800d6c6 <_dtoa_r+0xa6e>
 800d708:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d70c:	d1d8      	bne.n	800d6c0 <_dtoa_r+0xa68>
 800d70e:	9a01      	ldr	r2, [sp, #4]
 800d710:	2339      	movs	r3, #57	; 0x39
 800d712:	7013      	strb	r3, [r2, #0]
 800d714:	462b      	mov	r3, r5
 800d716:	461d      	mov	r5, r3
 800d718:	3b01      	subs	r3, #1
 800d71a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d71e:	2a39      	cmp	r2, #57	; 0x39
 800d720:	d06c      	beq.n	800d7fc <_dtoa_r+0xba4>
 800d722:	3201      	adds	r2, #1
 800d724:	701a      	strb	r2, [r3, #0]
 800d726:	e747      	b.n	800d5b8 <_dtoa_r+0x960>
 800d728:	2a00      	cmp	r2, #0
 800d72a:	dd07      	ble.n	800d73c <_dtoa_r+0xae4>
 800d72c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d730:	d0ed      	beq.n	800d70e <_dtoa_r+0xab6>
 800d732:	9a01      	ldr	r2, [sp, #4]
 800d734:	f109 0301 	add.w	r3, r9, #1
 800d738:	7013      	strb	r3, [r2, #0]
 800d73a:	e73d      	b.n	800d5b8 <_dtoa_r+0x960>
 800d73c:	9b04      	ldr	r3, [sp, #16]
 800d73e:	9a08      	ldr	r2, [sp, #32]
 800d740:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d744:	4293      	cmp	r3, r2
 800d746:	d043      	beq.n	800d7d0 <_dtoa_r+0xb78>
 800d748:	4651      	mov	r1, sl
 800d74a:	2300      	movs	r3, #0
 800d74c:	220a      	movs	r2, #10
 800d74e:	4620      	mov	r0, r4
 800d750:	f000 fb90 	bl	800de74 <__multadd>
 800d754:	45b8      	cmp	r8, r7
 800d756:	4682      	mov	sl, r0
 800d758:	f04f 0300 	mov.w	r3, #0
 800d75c:	f04f 020a 	mov.w	r2, #10
 800d760:	4641      	mov	r1, r8
 800d762:	4620      	mov	r0, r4
 800d764:	d107      	bne.n	800d776 <_dtoa_r+0xb1e>
 800d766:	f000 fb85 	bl	800de74 <__multadd>
 800d76a:	4680      	mov	r8, r0
 800d76c:	4607      	mov	r7, r0
 800d76e:	9b04      	ldr	r3, [sp, #16]
 800d770:	3301      	adds	r3, #1
 800d772:	9304      	str	r3, [sp, #16]
 800d774:	e775      	b.n	800d662 <_dtoa_r+0xa0a>
 800d776:	f000 fb7d 	bl	800de74 <__multadd>
 800d77a:	4639      	mov	r1, r7
 800d77c:	4680      	mov	r8, r0
 800d77e:	2300      	movs	r3, #0
 800d780:	220a      	movs	r2, #10
 800d782:	4620      	mov	r0, r4
 800d784:	f000 fb76 	bl	800de74 <__multadd>
 800d788:	4607      	mov	r7, r0
 800d78a:	e7f0      	b.n	800d76e <_dtoa_r+0xb16>
 800d78c:	9b04      	ldr	r3, [sp, #16]
 800d78e:	9301      	str	r3, [sp, #4]
 800d790:	9d00      	ldr	r5, [sp, #0]
 800d792:	4631      	mov	r1, r6
 800d794:	4650      	mov	r0, sl
 800d796:	f7ff f9d5 	bl	800cb44 <quorem>
 800d79a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d79e:	9b00      	ldr	r3, [sp, #0]
 800d7a0:	f805 9b01 	strb.w	r9, [r5], #1
 800d7a4:	1aea      	subs	r2, r5, r3
 800d7a6:	9b01      	ldr	r3, [sp, #4]
 800d7a8:	4293      	cmp	r3, r2
 800d7aa:	dd07      	ble.n	800d7bc <_dtoa_r+0xb64>
 800d7ac:	4651      	mov	r1, sl
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	220a      	movs	r2, #10
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	f000 fb5e 	bl	800de74 <__multadd>
 800d7b8:	4682      	mov	sl, r0
 800d7ba:	e7ea      	b.n	800d792 <_dtoa_r+0xb3a>
 800d7bc:	9b01      	ldr	r3, [sp, #4]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	bfc8      	it	gt
 800d7c2:	461d      	movgt	r5, r3
 800d7c4:	9b00      	ldr	r3, [sp, #0]
 800d7c6:	bfd8      	it	le
 800d7c8:	2501      	movle	r5, #1
 800d7ca:	441d      	add	r5, r3
 800d7cc:	f04f 0800 	mov.w	r8, #0
 800d7d0:	4651      	mov	r1, sl
 800d7d2:	2201      	movs	r2, #1
 800d7d4:	4620      	mov	r0, r4
 800d7d6:	f000 fcfb 	bl	800e1d0 <__lshift>
 800d7da:	4631      	mov	r1, r6
 800d7dc:	4682      	mov	sl, r0
 800d7de:	f000 fd63 	bl	800e2a8 <__mcmp>
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	dc96      	bgt.n	800d714 <_dtoa_r+0xabc>
 800d7e6:	d102      	bne.n	800d7ee <_dtoa_r+0xb96>
 800d7e8:	f019 0f01 	tst.w	r9, #1
 800d7ec:	d192      	bne.n	800d714 <_dtoa_r+0xabc>
 800d7ee:	462b      	mov	r3, r5
 800d7f0:	461d      	mov	r5, r3
 800d7f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7f6:	2a30      	cmp	r2, #48	; 0x30
 800d7f8:	d0fa      	beq.n	800d7f0 <_dtoa_r+0xb98>
 800d7fa:	e6dd      	b.n	800d5b8 <_dtoa_r+0x960>
 800d7fc:	9a00      	ldr	r2, [sp, #0]
 800d7fe:	429a      	cmp	r2, r3
 800d800:	d189      	bne.n	800d716 <_dtoa_r+0xabe>
 800d802:	f10b 0b01 	add.w	fp, fp, #1
 800d806:	2331      	movs	r3, #49	; 0x31
 800d808:	e796      	b.n	800d738 <_dtoa_r+0xae0>
 800d80a:	4b0a      	ldr	r3, [pc, #40]	; (800d834 <_dtoa_r+0xbdc>)
 800d80c:	f7ff ba99 	b.w	800cd42 <_dtoa_r+0xea>
 800d810:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d812:	2b00      	cmp	r3, #0
 800d814:	f47f aa6d 	bne.w	800ccf2 <_dtoa_r+0x9a>
 800d818:	4b07      	ldr	r3, [pc, #28]	; (800d838 <_dtoa_r+0xbe0>)
 800d81a:	f7ff ba92 	b.w	800cd42 <_dtoa_r+0xea>
 800d81e:	9b01      	ldr	r3, [sp, #4]
 800d820:	2b00      	cmp	r3, #0
 800d822:	dcb5      	bgt.n	800d790 <_dtoa_r+0xb38>
 800d824:	9b07      	ldr	r3, [sp, #28]
 800d826:	2b02      	cmp	r3, #2
 800d828:	f73f aeb1 	bgt.w	800d58e <_dtoa_r+0x936>
 800d82c:	e7b0      	b.n	800d790 <_dtoa_r+0xb38>
 800d82e:	bf00      	nop
 800d830:	08010ad4 	.word	0x08010ad4
 800d834:	08010a34 	.word	0x08010a34
 800d838:	08010a58 	.word	0x08010a58

0800d83c <__ssputs_r>:
 800d83c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d840:	688e      	ldr	r6, [r1, #8]
 800d842:	461f      	mov	r7, r3
 800d844:	42be      	cmp	r6, r7
 800d846:	680b      	ldr	r3, [r1, #0]
 800d848:	4682      	mov	sl, r0
 800d84a:	460c      	mov	r4, r1
 800d84c:	4690      	mov	r8, r2
 800d84e:	d82c      	bhi.n	800d8aa <__ssputs_r+0x6e>
 800d850:	898a      	ldrh	r2, [r1, #12]
 800d852:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d856:	d026      	beq.n	800d8a6 <__ssputs_r+0x6a>
 800d858:	6965      	ldr	r5, [r4, #20]
 800d85a:	6909      	ldr	r1, [r1, #16]
 800d85c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d860:	eba3 0901 	sub.w	r9, r3, r1
 800d864:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d868:	1c7b      	adds	r3, r7, #1
 800d86a:	444b      	add	r3, r9
 800d86c:	106d      	asrs	r5, r5, #1
 800d86e:	429d      	cmp	r5, r3
 800d870:	bf38      	it	cc
 800d872:	461d      	movcc	r5, r3
 800d874:	0553      	lsls	r3, r2, #21
 800d876:	d527      	bpl.n	800d8c8 <__ssputs_r+0x8c>
 800d878:	4629      	mov	r1, r5
 800d87a:	f000 f95f 	bl	800db3c <_malloc_r>
 800d87e:	4606      	mov	r6, r0
 800d880:	b360      	cbz	r0, 800d8dc <__ssputs_r+0xa0>
 800d882:	6921      	ldr	r1, [r4, #16]
 800d884:	464a      	mov	r2, r9
 800d886:	f7ff f94f 	bl	800cb28 <memcpy>
 800d88a:	89a3      	ldrh	r3, [r4, #12]
 800d88c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d894:	81a3      	strh	r3, [r4, #12]
 800d896:	6126      	str	r6, [r4, #16]
 800d898:	6165      	str	r5, [r4, #20]
 800d89a:	444e      	add	r6, r9
 800d89c:	eba5 0509 	sub.w	r5, r5, r9
 800d8a0:	6026      	str	r6, [r4, #0]
 800d8a2:	60a5      	str	r5, [r4, #8]
 800d8a4:	463e      	mov	r6, r7
 800d8a6:	42be      	cmp	r6, r7
 800d8a8:	d900      	bls.n	800d8ac <__ssputs_r+0x70>
 800d8aa:	463e      	mov	r6, r7
 800d8ac:	6820      	ldr	r0, [r4, #0]
 800d8ae:	4632      	mov	r2, r6
 800d8b0:	4641      	mov	r1, r8
 800d8b2:	f000 fe6b 	bl	800e58c <memmove>
 800d8b6:	68a3      	ldr	r3, [r4, #8]
 800d8b8:	1b9b      	subs	r3, r3, r6
 800d8ba:	60a3      	str	r3, [r4, #8]
 800d8bc:	6823      	ldr	r3, [r4, #0]
 800d8be:	4433      	add	r3, r6
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	2000      	movs	r0, #0
 800d8c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8c8:	462a      	mov	r2, r5
 800d8ca:	f000 fe30 	bl	800e52e <_realloc_r>
 800d8ce:	4606      	mov	r6, r0
 800d8d0:	2800      	cmp	r0, #0
 800d8d2:	d1e0      	bne.n	800d896 <__ssputs_r+0x5a>
 800d8d4:	6921      	ldr	r1, [r4, #16]
 800d8d6:	4650      	mov	r0, sl
 800d8d8:	f000 fefc 	bl	800e6d4 <_free_r>
 800d8dc:	230c      	movs	r3, #12
 800d8de:	f8ca 3000 	str.w	r3, [sl]
 800d8e2:	89a3      	ldrh	r3, [r4, #12]
 800d8e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8e8:	81a3      	strh	r3, [r4, #12]
 800d8ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d8ee:	e7e9      	b.n	800d8c4 <__ssputs_r+0x88>

0800d8f0 <_svfiprintf_r>:
 800d8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f4:	4698      	mov	r8, r3
 800d8f6:	898b      	ldrh	r3, [r1, #12]
 800d8f8:	061b      	lsls	r3, r3, #24
 800d8fa:	b09d      	sub	sp, #116	; 0x74
 800d8fc:	4607      	mov	r7, r0
 800d8fe:	460d      	mov	r5, r1
 800d900:	4614      	mov	r4, r2
 800d902:	d50e      	bpl.n	800d922 <_svfiprintf_r+0x32>
 800d904:	690b      	ldr	r3, [r1, #16]
 800d906:	b963      	cbnz	r3, 800d922 <_svfiprintf_r+0x32>
 800d908:	2140      	movs	r1, #64	; 0x40
 800d90a:	f000 f917 	bl	800db3c <_malloc_r>
 800d90e:	6028      	str	r0, [r5, #0]
 800d910:	6128      	str	r0, [r5, #16]
 800d912:	b920      	cbnz	r0, 800d91e <_svfiprintf_r+0x2e>
 800d914:	230c      	movs	r3, #12
 800d916:	603b      	str	r3, [r7, #0]
 800d918:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d91c:	e0d0      	b.n	800dac0 <_svfiprintf_r+0x1d0>
 800d91e:	2340      	movs	r3, #64	; 0x40
 800d920:	616b      	str	r3, [r5, #20]
 800d922:	2300      	movs	r3, #0
 800d924:	9309      	str	r3, [sp, #36]	; 0x24
 800d926:	2320      	movs	r3, #32
 800d928:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d92c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d930:	2330      	movs	r3, #48	; 0x30
 800d932:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800dad8 <_svfiprintf_r+0x1e8>
 800d936:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d93a:	f04f 0901 	mov.w	r9, #1
 800d93e:	4623      	mov	r3, r4
 800d940:	469a      	mov	sl, r3
 800d942:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d946:	b10a      	cbz	r2, 800d94c <_svfiprintf_r+0x5c>
 800d948:	2a25      	cmp	r2, #37	; 0x25
 800d94a:	d1f9      	bne.n	800d940 <_svfiprintf_r+0x50>
 800d94c:	ebba 0b04 	subs.w	fp, sl, r4
 800d950:	d00b      	beq.n	800d96a <_svfiprintf_r+0x7a>
 800d952:	465b      	mov	r3, fp
 800d954:	4622      	mov	r2, r4
 800d956:	4629      	mov	r1, r5
 800d958:	4638      	mov	r0, r7
 800d95a:	f7ff ff6f 	bl	800d83c <__ssputs_r>
 800d95e:	3001      	adds	r0, #1
 800d960:	f000 80a9 	beq.w	800dab6 <_svfiprintf_r+0x1c6>
 800d964:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d966:	445a      	add	r2, fp
 800d968:	9209      	str	r2, [sp, #36]	; 0x24
 800d96a:	f89a 3000 	ldrb.w	r3, [sl]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	f000 80a1 	beq.w	800dab6 <_svfiprintf_r+0x1c6>
 800d974:	2300      	movs	r3, #0
 800d976:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d97a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d97e:	f10a 0a01 	add.w	sl, sl, #1
 800d982:	9304      	str	r3, [sp, #16]
 800d984:	9307      	str	r3, [sp, #28]
 800d986:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d98a:	931a      	str	r3, [sp, #104]	; 0x68
 800d98c:	4654      	mov	r4, sl
 800d98e:	2205      	movs	r2, #5
 800d990:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d994:	4850      	ldr	r0, [pc, #320]	; (800dad8 <_svfiprintf_r+0x1e8>)
 800d996:	f7f2 fc1b 	bl	80001d0 <memchr>
 800d99a:	9a04      	ldr	r2, [sp, #16]
 800d99c:	b9d8      	cbnz	r0, 800d9d6 <_svfiprintf_r+0xe6>
 800d99e:	06d0      	lsls	r0, r2, #27
 800d9a0:	bf44      	itt	mi
 800d9a2:	2320      	movmi	r3, #32
 800d9a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9a8:	0711      	lsls	r1, r2, #28
 800d9aa:	bf44      	itt	mi
 800d9ac:	232b      	movmi	r3, #43	; 0x2b
 800d9ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d9b6:	2b2a      	cmp	r3, #42	; 0x2a
 800d9b8:	d015      	beq.n	800d9e6 <_svfiprintf_r+0xf6>
 800d9ba:	9a07      	ldr	r2, [sp, #28]
 800d9bc:	4654      	mov	r4, sl
 800d9be:	2000      	movs	r0, #0
 800d9c0:	f04f 0c0a 	mov.w	ip, #10
 800d9c4:	4621      	mov	r1, r4
 800d9c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9ca:	3b30      	subs	r3, #48	; 0x30
 800d9cc:	2b09      	cmp	r3, #9
 800d9ce:	d94d      	bls.n	800da6c <_svfiprintf_r+0x17c>
 800d9d0:	b1b0      	cbz	r0, 800da00 <_svfiprintf_r+0x110>
 800d9d2:	9207      	str	r2, [sp, #28]
 800d9d4:	e014      	b.n	800da00 <_svfiprintf_r+0x110>
 800d9d6:	eba0 0308 	sub.w	r3, r0, r8
 800d9da:	fa09 f303 	lsl.w	r3, r9, r3
 800d9de:	4313      	orrs	r3, r2
 800d9e0:	9304      	str	r3, [sp, #16]
 800d9e2:	46a2      	mov	sl, r4
 800d9e4:	e7d2      	b.n	800d98c <_svfiprintf_r+0x9c>
 800d9e6:	9b03      	ldr	r3, [sp, #12]
 800d9e8:	1d19      	adds	r1, r3, #4
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	9103      	str	r1, [sp, #12]
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	bfbb      	ittet	lt
 800d9f2:	425b      	neglt	r3, r3
 800d9f4:	f042 0202 	orrlt.w	r2, r2, #2
 800d9f8:	9307      	strge	r3, [sp, #28]
 800d9fa:	9307      	strlt	r3, [sp, #28]
 800d9fc:	bfb8      	it	lt
 800d9fe:	9204      	strlt	r2, [sp, #16]
 800da00:	7823      	ldrb	r3, [r4, #0]
 800da02:	2b2e      	cmp	r3, #46	; 0x2e
 800da04:	d10c      	bne.n	800da20 <_svfiprintf_r+0x130>
 800da06:	7863      	ldrb	r3, [r4, #1]
 800da08:	2b2a      	cmp	r3, #42	; 0x2a
 800da0a:	d134      	bne.n	800da76 <_svfiprintf_r+0x186>
 800da0c:	9b03      	ldr	r3, [sp, #12]
 800da0e:	1d1a      	adds	r2, r3, #4
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	9203      	str	r2, [sp, #12]
 800da14:	2b00      	cmp	r3, #0
 800da16:	bfb8      	it	lt
 800da18:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800da1c:	3402      	adds	r4, #2
 800da1e:	9305      	str	r3, [sp, #20]
 800da20:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800dae8 <_svfiprintf_r+0x1f8>
 800da24:	7821      	ldrb	r1, [r4, #0]
 800da26:	2203      	movs	r2, #3
 800da28:	4650      	mov	r0, sl
 800da2a:	f7f2 fbd1 	bl	80001d0 <memchr>
 800da2e:	b138      	cbz	r0, 800da40 <_svfiprintf_r+0x150>
 800da30:	9b04      	ldr	r3, [sp, #16]
 800da32:	eba0 000a 	sub.w	r0, r0, sl
 800da36:	2240      	movs	r2, #64	; 0x40
 800da38:	4082      	lsls	r2, r0
 800da3a:	4313      	orrs	r3, r2
 800da3c:	3401      	adds	r4, #1
 800da3e:	9304      	str	r3, [sp, #16]
 800da40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da44:	4825      	ldr	r0, [pc, #148]	; (800dadc <_svfiprintf_r+0x1ec>)
 800da46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da4a:	2206      	movs	r2, #6
 800da4c:	f7f2 fbc0 	bl	80001d0 <memchr>
 800da50:	2800      	cmp	r0, #0
 800da52:	d038      	beq.n	800dac6 <_svfiprintf_r+0x1d6>
 800da54:	4b22      	ldr	r3, [pc, #136]	; (800dae0 <_svfiprintf_r+0x1f0>)
 800da56:	bb1b      	cbnz	r3, 800daa0 <_svfiprintf_r+0x1b0>
 800da58:	9b03      	ldr	r3, [sp, #12]
 800da5a:	3307      	adds	r3, #7
 800da5c:	f023 0307 	bic.w	r3, r3, #7
 800da60:	3308      	adds	r3, #8
 800da62:	9303      	str	r3, [sp, #12]
 800da64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da66:	4433      	add	r3, r6
 800da68:	9309      	str	r3, [sp, #36]	; 0x24
 800da6a:	e768      	b.n	800d93e <_svfiprintf_r+0x4e>
 800da6c:	fb0c 3202 	mla	r2, ip, r2, r3
 800da70:	460c      	mov	r4, r1
 800da72:	2001      	movs	r0, #1
 800da74:	e7a6      	b.n	800d9c4 <_svfiprintf_r+0xd4>
 800da76:	2300      	movs	r3, #0
 800da78:	3401      	adds	r4, #1
 800da7a:	9305      	str	r3, [sp, #20]
 800da7c:	4619      	mov	r1, r3
 800da7e:	f04f 0c0a 	mov.w	ip, #10
 800da82:	4620      	mov	r0, r4
 800da84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da88:	3a30      	subs	r2, #48	; 0x30
 800da8a:	2a09      	cmp	r2, #9
 800da8c:	d903      	bls.n	800da96 <_svfiprintf_r+0x1a6>
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d0c6      	beq.n	800da20 <_svfiprintf_r+0x130>
 800da92:	9105      	str	r1, [sp, #20]
 800da94:	e7c4      	b.n	800da20 <_svfiprintf_r+0x130>
 800da96:	fb0c 2101 	mla	r1, ip, r1, r2
 800da9a:	4604      	mov	r4, r0
 800da9c:	2301      	movs	r3, #1
 800da9e:	e7f0      	b.n	800da82 <_svfiprintf_r+0x192>
 800daa0:	ab03      	add	r3, sp, #12
 800daa2:	9300      	str	r3, [sp, #0]
 800daa4:	462a      	mov	r2, r5
 800daa6:	4b0f      	ldr	r3, [pc, #60]	; (800dae4 <_svfiprintf_r+0x1f4>)
 800daa8:	a904      	add	r1, sp, #16
 800daaa:	4638      	mov	r0, r7
 800daac:	f7fe fb6e 	bl	800c18c <_printf_float>
 800dab0:	1c42      	adds	r2, r0, #1
 800dab2:	4606      	mov	r6, r0
 800dab4:	d1d6      	bne.n	800da64 <_svfiprintf_r+0x174>
 800dab6:	89ab      	ldrh	r3, [r5, #12]
 800dab8:	065b      	lsls	r3, r3, #25
 800daba:	f53f af2d 	bmi.w	800d918 <_svfiprintf_r+0x28>
 800dabe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dac0:	b01d      	add	sp, #116	; 0x74
 800dac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dac6:	ab03      	add	r3, sp, #12
 800dac8:	9300      	str	r3, [sp, #0]
 800daca:	462a      	mov	r2, r5
 800dacc:	4b05      	ldr	r3, [pc, #20]	; (800dae4 <_svfiprintf_r+0x1f4>)
 800dace:	a904      	add	r1, sp, #16
 800dad0:	4638      	mov	r0, r7
 800dad2:	f7fe fdff 	bl	800c6d4 <_printf_i>
 800dad6:	e7eb      	b.n	800dab0 <_svfiprintf_r+0x1c0>
 800dad8:	08010ae5 	.word	0x08010ae5
 800dadc:	08010aef 	.word	0x08010aef
 800dae0:	0800c18d 	.word	0x0800c18d
 800dae4:	0800d83d 	.word	0x0800d83d
 800dae8:	08010aeb 	.word	0x08010aeb

0800daec <malloc>:
 800daec:	4b02      	ldr	r3, [pc, #8]	; (800daf8 <malloc+0xc>)
 800daee:	4601      	mov	r1, r0
 800daf0:	6818      	ldr	r0, [r3, #0]
 800daf2:	f000 b823 	b.w	800db3c <_malloc_r>
 800daf6:	bf00      	nop
 800daf8:	20000070 	.word	0x20000070

0800dafc <sbrk_aligned>:
 800dafc:	b570      	push	{r4, r5, r6, lr}
 800dafe:	4e0e      	ldr	r6, [pc, #56]	; (800db38 <sbrk_aligned+0x3c>)
 800db00:	460c      	mov	r4, r1
 800db02:	6831      	ldr	r1, [r6, #0]
 800db04:	4605      	mov	r5, r0
 800db06:	b911      	cbnz	r1, 800db0e <sbrk_aligned+0x12>
 800db08:	f000 fd8e 	bl	800e628 <_sbrk_r>
 800db0c:	6030      	str	r0, [r6, #0]
 800db0e:	4621      	mov	r1, r4
 800db10:	4628      	mov	r0, r5
 800db12:	f000 fd89 	bl	800e628 <_sbrk_r>
 800db16:	1c43      	adds	r3, r0, #1
 800db18:	d00a      	beq.n	800db30 <sbrk_aligned+0x34>
 800db1a:	1cc4      	adds	r4, r0, #3
 800db1c:	f024 0403 	bic.w	r4, r4, #3
 800db20:	42a0      	cmp	r0, r4
 800db22:	d007      	beq.n	800db34 <sbrk_aligned+0x38>
 800db24:	1a21      	subs	r1, r4, r0
 800db26:	4628      	mov	r0, r5
 800db28:	f000 fd7e 	bl	800e628 <_sbrk_r>
 800db2c:	3001      	adds	r0, #1
 800db2e:	d101      	bne.n	800db34 <sbrk_aligned+0x38>
 800db30:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800db34:	4620      	mov	r0, r4
 800db36:	bd70      	pop	{r4, r5, r6, pc}
 800db38:	200053b4 	.word	0x200053b4

0800db3c <_malloc_r>:
 800db3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db40:	1ccd      	adds	r5, r1, #3
 800db42:	f025 0503 	bic.w	r5, r5, #3
 800db46:	3508      	adds	r5, #8
 800db48:	2d0c      	cmp	r5, #12
 800db4a:	bf38      	it	cc
 800db4c:	250c      	movcc	r5, #12
 800db4e:	2d00      	cmp	r5, #0
 800db50:	4607      	mov	r7, r0
 800db52:	db01      	blt.n	800db58 <_malloc_r+0x1c>
 800db54:	42a9      	cmp	r1, r5
 800db56:	d905      	bls.n	800db64 <_malloc_r+0x28>
 800db58:	230c      	movs	r3, #12
 800db5a:	603b      	str	r3, [r7, #0]
 800db5c:	2600      	movs	r6, #0
 800db5e:	4630      	mov	r0, r6
 800db60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800dc38 <_malloc_r+0xfc>
 800db68:	f000 f916 	bl	800dd98 <__malloc_lock>
 800db6c:	f8d8 3000 	ldr.w	r3, [r8]
 800db70:	461c      	mov	r4, r3
 800db72:	bb5c      	cbnz	r4, 800dbcc <_malloc_r+0x90>
 800db74:	4629      	mov	r1, r5
 800db76:	4638      	mov	r0, r7
 800db78:	f7ff ffc0 	bl	800dafc <sbrk_aligned>
 800db7c:	1c43      	adds	r3, r0, #1
 800db7e:	4604      	mov	r4, r0
 800db80:	d155      	bne.n	800dc2e <_malloc_r+0xf2>
 800db82:	f8d8 4000 	ldr.w	r4, [r8]
 800db86:	4626      	mov	r6, r4
 800db88:	2e00      	cmp	r6, #0
 800db8a:	d145      	bne.n	800dc18 <_malloc_r+0xdc>
 800db8c:	2c00      	cmp	r4, #0
 800db8e:	d048      	beq.n	800dc22 <_malloc_r+0xe6>
 800db90:	6823      	ldr	r3, [r4, #0]
 800db92:	4631      	mov	r1, r6
 800db94:	4638      	mov	r0, r7
 800db96:	eb04 0903 	add.w	r9, r4, r3
 800db9a:	f000 fd45 	bl	800e628 <_sbrk_r>
 800db9e:	4581      	cmp	r9, r0
 800dba0:	d13f      	bne.n	800dc22 <_malloc_r+0xe6>
 800dba2:	6821      	ldr	r1, [r4, #0]
 800dba4:	1a6d      	subs	r5, r5, r1
 800dba6:	4629      	mov	r1, r5
 800dba8:	4638      	mov	r0, r7
 800dbaa:	f7ff ffa7 	bl	800dafc <sbrk_aligned>
 800dbae:	3001      	adds	r0, #1
 800dbb0:	d037      	beq.n	800dc22 <_malloc_r+0xe6>
 800dbb2:	6823      	ldr	r3, [r4, #0]
 800dbb4:	442b      	add	r3, r5
 800dbb6:	6023      	str	r3, [r4, #0]
 800dbb8:	f8d8 3000 	ldr.w	r3, [r8]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d038      	beq.n	800dc32 <_malloc_r+0xf6>
 800dbc0:	685a      	ldr	r2, [r3, #4]
 800dbc2:	42a2      	cmp	r2, r4
 800dbc4:	d12b      	bne.n	800dc1e <_malloc_r+0xe2>
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	605a      	str	r2, [r3, #4]
 800dbca:	e00f      	b.n	800dbec <_malloc_r+0xb0>
 800dbcc:	6822      	ldr	r2, [r4, #0]
 800dbce:	1b52      	subs	r2, r2, r5
 800dbd0:	d41f      	bmi.n	800dc12 <_malloc_r+0xd6>
 800dbd2:	2a0b      	cmp	r2, #11
 800dbd4:	d917      	bls.n	800dc06 <_malloc_r+0xca>
 800dbd6:	1961      	adds	r1, r4, r5
 800dbd8:	42a3      	cmp	r3, r4
 800dbda:	6025      	str	r5, [r4, #0]
 800dbdc:	bf18      	it	ne
 800dbde:	6059      	strne	r1, [r3, #4]
 800dbe0:	6863      	ldr	r3, [r4, #4]
 800dbe2:	bf08      	it	eq
 800dbe4:	f8c8 1000 	streq.w	r1, [r8]
 800dbe8:	5162      	str	r2, [r4, r5]
 800dbea:	604b      	str	r3, [r1, #4]
 800dbec:	4638      	mov	r0, r7
 800dbee:	f104 060b 	add.w	r6, r4, #11
 800dbf2:	f000 f8d7 	bl	800dda4 <__malloc_unlock>
 800dbf6:	f026 0607 	bic.w	r6, r6, #7
 800dbfa:	1d23      	adds	r3, r4, #4
 800dbfc:	1af2      	subs	r2, r6, r3
 800dbfe:	d0ae      	beq.n	800db5e <_malloc_r+0x22>
 800dc00:	1b9b      	subs	r3, r3, r6
 800dc02:	50a3      	str	r3, [r4, r2]
 800dc04:	e7ab      	b.n	800db5e <_malloc_r+0x22>
 800dc06:	42a3      	cmp	r3, r4
 800dc08:	6862      	ldr	r2, [r4, #4]
 800dc0a:	d1dd      	bne.n	800dbc8 <_malloc_r+0x8c>
 800dc0c:	f8c8 2000 	str.w	r2, [r8]
 800dc10:	e7ec      	b.n	800dbec <_malloc_r+0xb0>
 800dc12:	4623      	mov	r3, r4
 800dc14:	6864      	ldr	r4, [r4, #4]
 800dc16:	e7ac      	b.n	800db72 <_malloc_r+0x36>
 800dc18:	4634      	mov	r4, r6
 800dc1a:	6876      	ldr	r6, [r6, #4]
 800dc1c:	e7b4      	b.n	800db88 <_malloc_r+0x4c>
 800dc1e:	4613      	mov	r3, r2
 800dc20:	e7cc      	b.n	800dbbc <_malloc_r+0x80>
 800dc22:	230c      	movs	r3, #12
 800dc24:	603b      	str	r3, [r7, #0]
 800dc26:	4638      	mov	r0, r7
 800dc28:	f000 f8bc 	bl	800dda4 <__malloc_unlock>
 800dc2c:	e797      	b.n	800db5e <_malloc_r+0x22>
 800dc2e:	6025      	str	r5, [r4, #0]
 800dc30:	e7dc      	b.n	800dbec <_malloc_r+0xb0>
 800dc32:	605b      	str	r3, [r3, #4]
 800dc34:	deff      	udf	#255	; 0xff
 800dc36:	bf00      	nop
 800dc38:	200053b0 	.word	0x200053b0

0800dc3c <__sflush_r>:
 800dc3c:	898a      	ldrh	r2, [r1, #12]
 800dc3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc42:	4605      	mov	r5, r0
 800dc44:	0710      	lsls	r0, r2, #28
 800dc46:	460c      	mov	r4, r1
 800dc48:	d458      	bmi.n	800dcfc <__sflush_r+0xc0>
 800dc4a:	684b      	ldr	r3, [r1, #4]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	dc05      	bgt.n	800dc5c <__sflush_r+0x20>
 800dc50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	dc02      	bgt.n	800dc5c <__sflush_r+0x20>
 800dc56:	2000      	movs	r0, #0
 800dc58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc5e:	2e00      	cmp	r6, #0
 800dc60:	d0f9      	beq.n	800dc56 <__sflush_r+0x1a>
 800dc62:	2300      	movs	r3, #0
 800dc64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dc68:	682f      	ldr	r7, [r5, #0]
 800dc6a:	6a21      	ldr	r1, [r4, #32]
 800dc6c:	602b      	str	r3, [r5, #0]
 800dc6e:	d032      	beq.n	800dcd6 <__sflush_r+0x9a>
 800dc70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dc72:	89a3      	ldrh	r3, [r4, #12]
 800dc74:	075a      	lsls	r2, r3, #29
 800dc76:	d505      	bpl.n	800dc84 <__sflush_r+0x48>
 800dc78:	6863      	ldr	r3, [r4, #4]
 800dc7a:	1ac0      	subs	r0, r0, r3
 800dc7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dc7e:	b10b      	cbz	r3, 800dc84 <__sflush_r+0x48>
 800dc80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dc82:	1ac0      	subs	r0, r0, r3
 800dc84:	2300      	movs	r3, #0
 800dc86:	4602      	mov	r2, r0
 800dc88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc8a:	6a21      	ldr	r1, [r4, #32]
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	47b0      	blx	r6
 800dc90:	1c43      	adds	r3, r0, #1
 800dc92:	89a3      	ldrh	r3, [r4, #12]
 800dc94:	d106      	bne.n	800dca4 <__sflush_r+0x68>
 800dc96:	6829      	ldr	r1, [r5, #0]
 800dc98:	291d      	cmp	r1, #29
 800dc9a:	d82b      	bhi.n	800dcf4 <__sflush_r+0xb8>
 800dc9c:	4a29      	ldr	r2, [pc, #164]	; (800dd44 <__sflush_r+0x108>)
 800dc9e:	410a      	asrs	r2, r1
 800dca0:	07d6      	lsls	r6, r2, #31
 800dca2:	d427      	bmi.n	800dcf4 <__sflush_r+0xb8>
 800dca4:	2200      	movs	r2, #0
 800dca6:	6062      	str	r2, [r4, #4]
 800dca8:	04d9      	lsls	r1, r3, #19
 800dcaa:	6922      	ldr	r2, [r4, #16]
 800dcac:	6022      	str	r2, [r4, #0]
 800dcae:	d504      	bpl.n	800dcba <__sflush_r+0x7e>
 800dcb0:	1c42      	adds	r2, r0, #1
 800dcb2:	d101      	bne.n	800dcb8 <__sflush_r+0x7c>
 800dcb4:	682b      	ldr	r3, [r5, #0]
 800dcb6:	b903      	cbnz	r3, 800dcba <__sflush_r+0x7e>
 800dcb8:	6560      	str	r0, [r4, #84]	; 0x54
 800dcba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcbc:	602f      	str	r7, [r5, #0]
 800dcbe:	2900      	cmp	r1, #0
 800dcc0:	d0c9      	beq.n	800dc56 <__sflush_r+0x1a>
 800dcc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcc6:	4299      	cmp	r1, r3
 800dcc8:	d002      	beq.n	800dcd0 <__sflush_r+0x94>
 800dcca:	4628      	mov	r0, r5
 800dccc:	f000 fd02 	bl	800e6d4 <_free_r>
 800dcd0:	2000      	movs	r0, #0
 800dcd2:	6360      	str	r0, [r4, #52]	; 0x34
 800dcd4:	e7c0      	b.n	800dc58 <__sflush_r+0x1c>
 800dcd6:	2301      	movs	r3, #1
 800dcd8:	4628      	mov	r0, r5
 800dcda:	47b0      	blx	r6
 800dcdc:	1c41      	adds	r1, r0, #1
 800dcde:	d1c8      	bne.n	800dc72 <__sflush_r+0x36>
 800dce0:	682b      	ldr	r3, [r5, #0]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d0c5      	beq.n	800dc72 <__sflush_r+0x36>
 800dce6:	2b1d      	cmp	r3, #29
 800dce8:	d001      	beq.n	800dcee <__sflush_r+0xb2>
 800dcea:	2b16      	cmp	r3, #22
 800dcec:	d101      	bne.n	800dcf2 <__sflush_r+0xb6>
 800dcee:	602f      	str	r7, [r5, #0]
 800dcf0:	e7b1      	b.n	800dc56 <__sflush_r+0x1a>
 800dcf2:	89a3      	ldrh	r3, [r4, #12]
 800dcf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcf8:	81a3      	strh	r3, [r4, #12]
 800dcfa:	e7ad      	b.n	800dc58 <__sflush_r+0x1c>
 800dcfc:	690f      	ldr	r7, [r1, #16]
 800dcfe:	2f00      	cmp	r7, #0
 800dd00:	d0a9      	beq.n	800dc56 <__sflush_r+0x1a>
 800dd02:	0793      	lsls	r3, r2, #30
 800dd04:	680e      	ldr	r6, [r1, #0]
 800dd06:	bf08      	it	eq
 800dd08:	694b      	ldreq	r3, [r1, #20]
 800dd0a:	600f      	str	r7, [r1, #0]
 800dd0c:	bf18      	it	ne
 800dd0e:	2300      	movne	r3, #0
 800dd10:	eba6 0807 	sub.w	r8, r6, r7
 800dd14:	608b      	str	r3, [r1, #8]
 800dd16:	f1b8 0f00 	cmp.w	r8, #0
 800dd1a:	dd9c      	ble.n	800dc56 <__sflush_r+0x1a>
 800dd1c:	6a21      	ldr	r1, [r4, #32]
 800dd1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd20:	4643      	mov	r3, r8
 800dd22:	463a      	mov	r2, r7
 800dd24:	4628      	mov	r0, r5
 800dd26:	47b0      	blx	r6
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	dc06      	bgt.n	800dd3a <__sflush_r+0xfe>
 800dd2c:	89a3      	ldrh	r3, [r4, #12]
 800dd2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd32:	81a3      	strh	r3, [r4, #12]
 800dd34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd38:	e78e      	b.n	800dc58 <__sflush_r+0x1c>
 800dd3a:	4407      	add	r7, r0
 800dd3c:	eba8 0800 	sub.w	r8, r8, r0
 800dd40:	e7e9      	b.n	800dd16 <__sflush_r+0xda>
 800dd42:	bf00      	nop
 800dd44:	dfbffffe 	.word	0xdfbffffe

0800dd48 <_fflush_r>:
 800dd48:	b538      	push	{r3, r4, r5, lr}
 800dd4a:	690b      	ldr	r3, [r1, #16]
 800dd4c:	4605      	mov	r5, r0
 800dd4e:	460c      	mov	r4, r1
 800dd50:	b913      	cbnz	r3, 800dd58 <_fflush_r+0x10>
 800dd52:	2500      	movs	r5, #0
 800dd54:	4628      	mov	r0, r5
 800dd56:	bd38      	pop	{r3, r4, r5, pc}
 800dd58:	b118      	cbz	r0, 800dd62 <_fflush_r+0x1a>
 800dd5a:	6a03      	ldr	r3, [r0, #32]
 800dd5c:	b90b      	cbnz	r3, 800dd62 <_fflush_r+0x1a>
 800dd5e:	f7fe fe75 	bl	800ca4c <__sinit>
 800dd62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d0f3      	beq.n	800dd52 <_fflush_r+0xa>
 800dd6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dd6c:	07d0      	lsls	r0, r2, #31
 800dd6e:	d404      	bmi.n	800dd7a <_fflush_r+0x32>
 800dd70:	0599      	lsls	r1, r3, #22
 800dd72:	d402      	bmi.n	800dd7a <_fflush_r+0x32>
 800dd74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd76:	f7fe fed5 	bl	800cb24 <__retarget_lock_acquire_recursive>
 800dd7a:	4628      	mov	r0, r5
 800dd7c:	4621      	mov	r1, r4
 800dd7e:	f7ff ff5d 	bl	800dc3c <__sflush_r>
 800dd82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd84:	07da      	lsls	r2, r3, #31
 800dd86:	4605      	mov	r5, r0
 800dd88:	d4e4      	bmi.n	800dd54 <_fflush_r+0xc>
 800dd8a:	89a3      	ldrh	r3, [r4, #12]
 800dd8c:	059b      	lsls	r3, r3, #22
 800dd8e:	d4e1      	bmi.n	800dd54 <_fflush_r+0xc>
 800dd90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd92:	f7fe fec8 	bl	800cb26 <__retarget_lock_release_recursive>
 800dd96:	e7dd      	b.n	800dd54 <_fflush_r+0xc>

0800dd98 <__malloc_lock>:
 800dd98:	4801      	ldr	r0, [pc, #4]	; (800dda0 <__malloc_lock+0x8>)
 800dd9a:	f7fe bec3 	b.w	800cb24 <__retarget_lock_acquire_recursive>
 800dd9e:	bf00      	nop
 800dda0:	200053ac 	.word	0x200053ac

0800dda4 <__malloc_unlock>:
 800dda4:	4801      	ldr	r0, [pc, #4]	; (800ddac <__malloc_unlock+0x8>)
 800dda6:	f7fe bebe 	b.w	800cb26 <__retarget_lock_release_recursive>
 800ddaa:	bf00      	nop
 800ddac:	200053ac 	.word	0x200053ac

0800ddb0 <_Balloc>:
 800ddb0:	b570      	push	{r4, r5, r6, lr}
 800ddb2:	69c6      	ldr	r6, [r0, #28]
 800ddb4:	4604      	mov	r4, r0
 800ddb6:	460d      	mov	r5, r1
 800ddb8:	b976      	cbnz	r6, 800ddd8 <_Balloc+0x28>
 800ddba:	2010      	movs	r0, #16
 800ddbc:	f7ff fe96 	bl	800daec <malloc>
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	61e0      	str	r0, [r4, #28]
 800ddc4:	b920      	cbnz	r0, 800ddd0 <_Balloc+0x20>
 800ddc6:	4b18      	ldr	r3, [pc, #96]	; (800de28 <_Balloc+0x78>)
 800ddc8:	4818      	ldr	r0, [pc, #96]	; (800de2c <_Balloc+0x7c>)
 800ddca:	216b      	movs	r1, #107	; 0x6b
 800ddcc:	f000 fc4e 	bl	800e66c <__assert_func>
 800ddd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ddd4:	6006      	str	r6, [r0, #0]
 800ddd6:	60c6      	str	r6, [r0, #12]
 800ddd8:	69e6      	ldr	r6, [r4, #28]
 800ddda:	68f3      	ldr	r3, [r6, #12]
 800dddc:	b183      	cbz	r3, 800de00 <_Balloc+0x50>
 800ddde:	69e3      	ldr	r3, [r4, #28]
 800dde0:	68db      	ldr	r3, [r3, #12]
 800dde2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dde6:	b9b8      	cbnz	r0, 800de18 <_Balloc+0x68>
 800dde8:	2101      	movs	r1, #1
 800ddea:	fa01 f605 	lsl.w	r6, r1, r5
 800ddee:	1d72      	adds	r2, r6, #5
 800ddf0:	0092      	lsls	r2, r2, #2
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	f000 fc58 	bl	800e6a8 <_calloc_r>
 800ddf8:	b160      	cbz	r0, 800de14 <_Balloc+0x64>
 800ddfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ddfe:	e00e      	b.n	800de1e <_Balloc+0x6e>
 800de00:	2221      	movs	r2, #33	; 0x21
 800de02:	2104      	movs	r1, #4
 800de04:	4620      	mov	r0, r4
 800de06:	f000 fc4f 	bl	800e6a8 <_calloc_r>
 800de0a:	69e3      	ldr	r3, [r4, #28]
 800de0c:	60f0      	str	r0, [r6, #12]
 800de0e:	68db      	ldr	r3, [r3, #12]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d1e4      	bne.n	800ddde <_Balloc+0x2e>
 800de14:	2000      	movs	r0, #0
 800de16:	bd70      	pop	{r4, r5, r6, pc}
 800de18:	6802      	ldr	r2, [r0, #0]
 800de1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800de1e:	2300      	movs	r3, #0
 800de20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800de24:	e7f7      	b.n	800de16 <_Balloc+0x66>
 800de26:	bf00      	nop
 800de28:	08010a65 	.word	0x08010a65
 800de2c:	08010af6 	.word	0x08010af6

0800de30 <_Bfree>:
 800de30:	b570      	push	{r4, r5, r6, lr}
 800de32:	69c6      	ldr	r6, [r0, #28]
 800de34:	4605      	mov	r5, r0
 800de36:	460c      	mov	r4, r1
 800de38:	b976      	cbnz	r6, 800de58 <_Bfree+0x28>
 800de3a:	2010      	movs	r0, #16
 800de3c:	f7ff fe56 	bl	800daec <malloc>
 800de40:	4602      	mov	r2, r0
 800de42:	61e8      	str	r0, [r5, #28]
 800de44:	b920      	cbnz	r0, 800de50 <_Bfree+0x20>
 800de46:	4b09      	ldr	r3, [pc, #36]	; (800de6c <_Bfree+0x3c>)
 800de48:	4809      	ldr	r0, [pc, #36]	; (800de70 <_Bfree+0x40>)
 800de4a:	218f      	movs	r1, #143	; 0x8f
 800de4c:	f000 fc0e 	bl	800e66c <__assert_func>
 800de50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800de54:	6006      	str	r6, [r0, #0]
 800de56:	60c6      	str	r6, [r0, #12]
 800de58:	b13c      	cbz	r4, 800de6a <_Bfree+0x3a>
 800de5a:	69eb      	ldr	r3, [r5, #28]
 800de5c:	6862      	ldr	r2, [r4, #4]
 800de5e:	68db      	ldr	r3, [r3, #12]
 800de60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800de64:	6021      	str	r1, [r4, #0]
 800de66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800de6a:	bd70      	pop	{r4, r5, r6, pc}
 800de6c:	08010a65 	.word	0x08010a65
 800de70:	08010af6 	.word	0x08010af6

0800de74 <__multadd>:
 800de74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de78:	690d      	ldr	r5, [r1, #16]
 800de7a:	4607      	mov	r7, r0
 800de7c:	460c      	mov	r4, r1
 800de7e:	461e      	mov	r6, r3
 800de80:	f101 0c14 	add.w	ip, r1, #20
 800de84:	2000      	movs	r0, #0
 800de86:	f8dc 3000 	ldr.w	r3, [ip]
 800de8a:	b299      	uxth	r1, r3
 800de8c:	fb02 6101 	mla	r1, r2, r1, r6
 800de90:	0c1e      	lsrs	r6, r3, #16
 800de92:	0c0b      	lsrs	r3, r1, #16
 800de94:	fb02 3306 	mla	r3, r2, r6, r3
 800de98:	b289      	uxth	r1, r1
 800de9a:	3001      	adds	r0, #1
 800de9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dea0:	4285      	cmp	r5, r0
 800dea2:	f84c 1b04 	str.w	r1, [ip], #4
 800dea6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800deaa:	dcec      	bgt.n	800de86 <__multadd+0x12>
 800deac:	b30e      	cbz	r6, 800def2 <__multadd+0x7e>
 800deae:	68a3      	ldr	r3, [r4, #8]
 800deb0:	42ab      	cmp	r3, r5
 800deb2:	dc19      	bgt.n	800dee8 <__multadd+0x74>
 800deb4:	6861      	ldr	r1, [r4, #4]
 800deb6:	4638      	mov	r0, r7
 800deb8:	3101      	adds	r1, #1
 800deba:	f7ff ff79 	bl	800ddb0 <_Balloc>
 800debe:	4680      	mov	r8, r0
 800dec0:	b928      	cbnz	r0, 800dece <__multadd+0x5a>
 800dec2:	4602      	mov	r2, r0
 800dec4:	4b0c      	ldr	r3, [pc, #48]	; (800def8 <__multadd+0x84>)
 800dec6:	480d      	ldr	r0, [pc, #52]	; (800defc <__multadd+0x88>)
 800dec8:	21ba      	movs	r1, #186	; 0xba
 800deca:	f000 fbcf 	bl	800e66c <__assert_func>
 800dece:	6922      	ldr	r2, [r4, #16]
 800ded0:	3202      	adds	r2, #2
 800ded2:	f104 010c 	add.w	r1, r4, #12
 800ded6:	0092      	lsls	r2, r2, #2
 800ded8:	300c      	adds	r0, #12
 800deda:	f7fe fe25 	bl	800cb28 <memcpy>
 800dede:	4621      	mov	r1, r4
 800dee0:	4638      	mov	r0, r7
 800dee2:	f7ff ffa5 	bl	800de30 <_Bfree>
 800dee6:	4644      	mov	r4, r8
 800dee8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800deec:	3501      	adds	r5, #1
 800deee:	615e      	str	r6, [r3, #20]
 800def0:	6125      	str	r5, [r4, #16]
 800def2:	4620      	mov	r0, r4
 800def4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800def8:	08010ad4 	.word	0x08010ad4
 800defc:	08010af6 	.word	0x08010af6

0800df00 <__hi0bits>:
 800df00:	0c03      	lsrs	r3, r0, #16
 800df02:	041b      	lsls	r3, r3, #16
 800df04:	b9d3      	cbnz	r3, 800df3c <__hi0bits+0x3c>
 800df06:	0400      	lsls	r0, r0, #16
 800df08:	2310      	movs	r3, #16
 800df0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800df0e:	bf04      	itt	eq
 800df10:	0200      	lsleq	r0, r0, #8
 800df12:	3308      	addeq	r3, #8
 800df14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800df18:	bf04      	itt	eq
 800df1a:	0100      	lsleq	r0, r0, #4
 800df1c:	3304      	addeq	r3, #4
 800df1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800df22:	bf04      	itt	eq
 800df24:	0080      	lsleq	r0, r0, #2
 800df26:	3302      	addeq	r3, #2
 800df28:	2800      	cmp	r0, #0
 800df2a:	db05      	blt.n	800df38 <__hi0bits+0x38>
 800df2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800df30:	f103 0301 	add.w	r3, r3, #1
 800df34:	bf08      	it	eq
 800df36:	2320      	moveq	r3, #32
 800df38:	4618      	mov	r0, r3
 800df3a:	4770      	bx	lr
 800df3c:	2300      	movs	r3, #0
 800df3e:	e7e4      	b.n	800df0a <__hi0bits+0xa>

0800df40 <__lo0bits>:
 800df40:	6803      	ldr	r3, [r0, #0]
 800df42:	f013 0207 	ands.w	r2, r3, #7
 800df46:	d00c      	beq.n	800df62 <__lo0bits+0x22>
 800df48:	07d9      	lsls	r1, r3, #31
 800df4a:	d422      	bmi.n	800df92 <__lo0bits+0x52>
 800df4c:	079a      	lsls	r2, r3, #30
 800df4e:	bf49      	itett	mi
 800df50:	085b      	lsrmi	r3, r3, #1
 800df52:	089b      	lsrpl	r3, r3, #2
 800df54:	6003      	strmi	r3, [r0, #0]
 800df56:	2201      	movmi	r2, #1
 800df58:	bf5c      	itt	pl
 800df5a:	6003      	strpl	r3, [r0, #0]
 800df5c:	2202      	movpl	r2, #2
 800df5e:	4610      	mov	r0, r2
 800df60:	4770      	bx	lr
 800df62:	b299      	uxth	r1, r3
 800df64:	b909      	cbnz	r1, 800df6a <__lo0bits+0x2a>
 800df66:	0c1b      	lsrs	r3, r3, #16
 800df68:	2210      	movs	r2, #16
 800df6a:	b2d9      	uxtb	r1, r3
 800df6c:	b909      	cbnz	r1, 800df72 <__lo0bits+0x32>
 800df6e:	3208      	adds	r2, #8
 800df70:	0a1b      	lsrs	r3, r3, #8
 800df72:	0719      	lsls	r1, r3, #28
 800df74:	bf04      	itt	eq
 800df76:	091b      	lsreq	r3, r3, #4
 800df78:	3204      	addeq	r2, #4
 800df7a:	0799      	lsls	r1, r3, #30
 800df7c:	bf04      	itt	eq
 800df7e:	089b      	lsreq	r3, r3, #2
 800df80:	3202      	addeq	r2, #2
 800df82:	07d9      	lsls	r1, r3, #31
 800df84:	d403      	bmi.n	800df8e <__lo0bits+0x4e>
 800df86:	085b      	lsrs	r3, r3, #1
 800df88:	f102 0201 	add.w	r2, r2, #1
 800df8c:	d003      	beq.n	800df96 <__lo0bits+0x56>
 800df8e:	6003      	str	r3, [r0, #0]
 800df90:	e7e5      	b.n	800df5e <__lo0bits+0x1e>
 800df92:	2200      	movs	r2, #0
 800df94:	e7e3      	b.n	800df5e <__lo0bits+0x1e>
 800df96:	2220      	movs	r2, #32
 800df98:	e7e1      	b.n	800df5e <__lo0bits+0x1e>
	...

0800df9c <__i2b>:
 800df9c:	b510      	push	{r4, lr}
 800df9e:	460c      	mov	r4, r1
 800dfa0:	2101      	movs	r1, #1
 800dfa2:	f7ff ff05 	bl	800ddb0 <_Balloc>
 800dfa6:	4602      	mov	r2, r0
 800dfa8:	b928      	cbnz	r0, 800dfb6 <__i2b+0x1a>
 800dfaa:	4b05      	ldr	r3, [pc, #20]	; (800dfc0 <__i2b+0x24>)
 800dfac:	4805      	ldr	r0, [pc, #20]	; (800dfc4 <__i2b+0x28>)
 800dfae:	f240 1145 	movw	r1, #325	; 0x145
 800dfb2:	f000 fb5b 	bl	800e66c <__assert_func>
 800dfb6:	2301      	movs	r3, #1
 800dfb8:	6144      	str	r4, [r0, #20]
 800dfba:	6103      	str	r3, [r0, #16]
 800dfbc:	bd10      	pop	{r4, pc}
 800dfbe:	bf00      	nop
 800dfc0:	08010ad4 	.word	0x08010ad4
 800dfc4:	08010af6 	.word	0x08010af6

0800dfc8 <__multiply>:
 800dfc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfcc:	4691      	mov	r9, r2
 800dfce:	690a      	ldr	r2, [r1, #16]
 800dfd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	bfb8      	it	lt
 800dfd8:	460b      	movlt	r3, r1
 800dfda:	460c      	mov	r4, r1
 800dfdc:	bfbc      	itt	lt
 800dfde:	464c      	movlt	r4, r9
 800dfe0:	4699      	movlt	r9, r3
 800dfe2:	6927      	ldr	r7, [r4, #16]
 800dfe4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dfe8:	68a3      	ldr	r3, [r4, #8]
 800dfea:	6861      	ldr	r1, [r4, #4]
 800dfec:	eb07 060a 	add.w	r6, r7, sl
 800dff0:	42b3      	cmp	r3, r6
 800dff2:	b085      	sub	sp, #20
 800dff4:	bfb8      	it	lt
 800dff6:	3101      	addlt	r1, #1
 800dff8:	f7ff feda 	bl	800ddb0 <_Balloc>
 800dffc:	b930      	cbnz	r0, 800e00c <__multiply+0x44>
 800dffe:	4602      	mov	r2, r0
 800e000:	4b44      	ldr	r3, [pc, #272]	; (800e114 <__multiply+0x14c>)
 800e002:	4845      	ldr	r0, [pc, #276]	; (800e118 <__multiply+0x150>)
 800e004:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e008:	f000 fb30 	bl	800e66c <__assert_func>
 800e00c:	f100 0514 	add.w	r5, r0, #20
 800e010:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e014:	462b      	mov	r3, r5
 800e016:	2200      	movs	r2, #0
 800e018:	4543      	cmp	r3, r8
 800e01a:	d321      	bcc.n	800e060 <__multiply+0x98>
 800e01c:	f104 0314 	add.w	r3, r4, #20
 800e020:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e024:	f109 0314 	add.w	r3, r9, #20
 800e028:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e02c:	9202      	str	r2, [sp, #8]
 800e02e:	1b3a      	subs	r2, r7, r4
 800e030:	3a15      	subs	r2, #21
 800e032:	f022 0203 	bic.w	r2, r2, #3
 800e036:	3204      	adds	r2, #4
 800e038:	f104 0115 	add.w	r1, r4, #21
 800e03c:	428f      	cmp	r7, r1
 800e03e:	bf38      	it	cc
 800e040:	2204      	movcc	r2, #4
 800e042:	9201      	str	r2, [sp, #4]
 800e044:	9a02      	ldr	r2, [sp, #8]
 800e046:	9303      	str	r3, [sp, #12]
 800e048:	429a      	cmp	r2, r3
 800e04a:	d80c      	bhi.n	800e066 <__multiply+0x9e>
 800e04c:	2e00      	cmp	r6, #0
 800e04e:	dd03      	ble.n	800e058 <__multiply+0x90>
 800e050:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e054:	2b00      	cmp	r3, #0
 800e056:	d05b      	beq.n	800e110 <__multiply+0x148>
 800e058:	6106      	str	r6, [r0, #16]
 800e05a:	b005      	add	sp, #20
 800e05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e060:	f843 2b04 	str.w	r2, [r3], #4
 800e064:	e7d8      	b.n	800e018 <__multiply+0x50>
 800e066:	f8b3 a000 	ldrh.w	sl, [r3]
 800e06a:	f1ba 0f00 	cmp.w	sl, #0
 800e06e:	d024      	beq.n	800e0ba <__multiply+0xf2>
 800e070:	f104 0e14 	add.w	lr, r4, #20
 800e074:	46a9      	mov	r9, r5
 800e076:	f04f 0c00 	mov.w	ip, #0
 800e07a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e07e:	f8d9 1000 	ldr.w	r1, [r9]
 800e082:	fa1f fb82 	uxth.w	fp, r2
 800e086:	b289      	uxth	r1, r1
 800e088:	fb0a 110b 	mla	r1, sl, fp, r1
 800e08c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e090:	f8d9 2000 	ldr.w	r2, [r9]
 800e094:	4461      	add	r1, ip
 800e096:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e09a:	fb0a c20b 	mla	r2, sl, fp, ip
 800e09e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e0a2:	b289      	uxth	r1, r1
 800e0a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e0a8:	4577      	cmp	r7, lr
 800e0aa:	f849 1b04 	str.w	r1, [r9], #4
 800e0ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e0b2:	d8e2      	bhi.n	800e07a <__multiply+0xb2>
 800e0b4:	9a01      	ldr	r2, [sp, #4]
 800e0b6:	f845 c002 	str.w	ip, [r5, r2]
 800e0ba:	9a03      	ldr	r2, [sp, #12]
 800e0bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e0c0:	3304      	adds	r3, #4
 800e0c2:	f1b9 0f00 	cmp.w	r9, #0
 800e0c6:	d021      	beq.n	800e10c <__multiply+0x144>
 800e0c8:	6829      	ldr	r1, [r5, #0]
 800e0ca:	f104 0c14 	add.w	ip, r4, #20
 800e0ce:	46ae      	mov	lr, r5
 800e0d0:	f04f 0a00 	mov.w	sl, #0
 800e0d4:	f8bc b000 	ldrh.w	fp, [ip]
 800e0d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e0dc:	fb09 220b 	mla	r2, r9, fp, r2
 800e0e0:	4452      	add	r2, sl
 800e0e2:	b289      	uxth	r1, r1
 800e0e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e0e8:	f84e 1b04 	str.w	r1, [lr], #4
 800e0ec:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e0f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e0f4:	f8be 1000 	ldrh.w	r1, [lr]
 800e0f8:	fb09 110a 	mla	r1, r9, sl, r1
 800e0fc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e100:	4567      	cmp	r7, ip
 800e102:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e106:	d8e5      	bhi.n	800e0d4 <__multiply+0x10c>
 800e108:	9a01      	ldr	r2, [sp, #4]
 800e10a:	50a9      	str	r1, [r5, r2]
 800e10c:	3504      	adds	r5, #4
 800e10e:	e799      	b.n	800e044 <__multiply+0x7c>
 800e110:	3e01      	subs	r6, #1
 800e112:	e79b      	b.n	800e04c <__multiply+0x84>
 800e114:	08010ad4 	.word	0x08010ad4
 800e118:	08010af6 	.word	0x08010af6

0800e11c <__pow5mult>:
 800e11c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e120:	4615      	mov	r5, r2
 800e122:	f012 0203 	ands.w	r2, r2, #3
 800e126:	4606      	mov	r6, r0
 800e128:	460f      	mov	r7, r1
 800e12a:	d007      	beq.n	800e13c <__pow5mult+0x20>
 800e12c:	4c25      	ldr	r4, [pc, #148]	; (800e1c4 <__pow5mult+0xa8>)
 800e12e:	3a01      	subs	r2, #1
 800e130:	2300      	movs	r3, #0
 800e132:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e136:	f7ff fe9d 	bl	800de74 <__multadd>
 800e13a:	4607      	mov	r7, r0
 800e13c:	10ad      	asrs	r5, r5, #2
 800e13e:	d03d      	beq.n	800e1bc <__pow5mult+0xa0>
 800e140:	69f4      	ldr	r4, [r6, #28]
 800e142:	b97c      	cbnz	r4, 800e164 <__pow5mult+0x48>
 800e144:	2010      	movs	r0, #16
 800e146:	f7ff fcd1 	bl	800daec <malloc>
 800e14a:	4602      	mov	r2, r0
 800e14c:	61f0      	str	r0, [r6, #28]
 800e14e:	b928      	cbnz	r0, 800e15c <__pow5mult+0x40>
 800e150:	4b1d      	ldr	r3, [pc, #116]	; (800e1c8 <__pow5mult+0xac>)
 800e152:	481e      	ldr	r0, [pc, #120]	; (800e1cc <__pow5mult+0xb0>)
 800e154:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e158:	f000 fa88 	bl	800e66c <__assert_func>
 800e15c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e160:	6004      	str	r4, [r0, #0]
 800e162:	60c4      	str	r4, [r0, #12]
 800e164:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e168:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e16c:	b94c      	cbnz	r4, 800e182 <__pow5mult+0x66>
 800e16e:	f240 2171 	movw	r1, #625	; 0x271
 800e172:	4630      	mov	r0, r6
 800e174:	f7ff ff12 	bl	800df9c <__i2b>
 800e178:	2300      	movs	r3, #0
 800e17a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e17e:	4604      	mov	r4, r0
 800e180:	6003      	str	r3, [r0, #0]
 800e182:	f04f 0900 	mov.w	r9, #0
 800e186:	07eb      	lsls	r3, r5, #31
 800e188:	d50a      	bpl.n	800e1a0 <__pow5mult+0x84>
 800e18a:	4639      	mov	r1, r7
 800e18c:	4622      	mov	r2, r4
 800e18e:	4630      	mov	r0, r6
 800e190:	f7ff ff1a 	bl	800dfc8 <__multiply>
 800e194:	4639      	mov	r1, r7
 800e196:	4680      	mov	r8, r0
 800e198:	4630      	mov	r0, r6
 800e19a:	f7ff fe49 	bl	800de30 <_Bfree>
 800e19e:	4647      	mov	r7, r8
 800e1a0:	106d      	asrs	r5, r5, #1
 800e1a2:	d00b      	beq.n	800e1bc <__pow5mult+0xa0>
 800e1a4:	6820      	ldr	r0, [r4, #0]
 800e1a6:	b938      	cbnz	r0, 800e1b8 <__pow5mult+0x9c>
 800e1a8:	4622      	mov	r2, r4
 800e1aa:	4621      	mov	r1, r4
 800e1ac:	4630      	mov	r0, r6
 800e1ae:	f7ff ff0b 	bl	800dfc8 <__multiply>
 800e1b2:	6020      	str	r0, [r4, #0]
 800e1b4:	f8c0 9000 	str.w	r9, [r0]
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	e7e4      	b.n	800e186 <__pow5mult+0x6a>
 800e1bc:	4638      	mov	r0, r7
 800e1be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1c2:	bf00      	nop
 800e1c4:	08010c40 	.word	0x08010c40
 800e1c8:	08010a65 	.word	0x08010a65
 800e1cc:	08010af6 	.word	0x08010af6

0800e1d0 <__lshift>:
 800e1d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1d4:	460c      	mov	r4, r1
 800e1d6:	6849      	ldr	r1, [r1, #4]
 800e1d8:	6923      	ldr	r3, [r4, #16]
 800e1da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e1de:	68a3      	ldr	r3, [r4, #8]
 800e1e0:	4607      	mov	r7, r0
 800e1e2:	4691      	mov	r9, r2
 800e1e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e1e8:	f108 0601 	add.w	r6, r8, #1
 800e1ec:	42b3      	cmp	r3, r6
 800e1ee:	db0b      	blt.n	800e208 <__lshift+0x38>
 800e1f0:	4638      	mov	r0, r7
 800e1f2:	f7ff fddd 	bl	800ddb0 <_Balloc>
 800e1f6:	4605      	mov	r5, r0
 800e1f8:	b948      	cbnz	r0, 800e20e <__lshift+0x3e>
 800e1fa:	4602      	mov	r2, r0
 800e1fc:	4b28      	ldr	r3, [pc, #160]	; (800e2a0 <__lshift+0xd0>)
 800e1fe:	4829      	ldr	r0, [pc, #164]	; (800e2a4 <__lshift+0xd4>)
 800e200:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e204:	f000 fa32 	bl	800e66c <__assert_func>
 800e208:	3101      	adds	r1, #1
 800e20a:	005b      	lsls	r3, r3, #1
 800e20c:	e7ee      	b.n	800e1ec <__lshift+0x1c>
 800e20e:	2300      	movs	r3, #0
 800e210:	f100 0114 	add.w	r1, r0, #20
 800e214:	f100 0210 	add.w	r2, r0, #16
 800e218:	4618      	mov	r0, r3
 800e21a:	4553      	cmp	r3, sl
 800e21c:	db33      	blt.n	800e286 <__lshift+0xb6>
 800e21e:	6920      	ldr	r0, [r4, #16]
 800e220:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e224:	f104 0314 	add.w	r3, r4, #20
 800e228:	f019 091f 	ands.w	r9, r9, #31
 800e22c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e230:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e234:	d02b      	beq.n	800e28e <__lshift+0xbe>
 800e236:	f1c9 0e20 	rsb	lr, r9, #32
 800e23a:	468a      	mov	sl, r1
 800e23c:	2200      	movs	r2, #0
 800e23e:	6818      	ldr	r0, [r3, #0]
 800e240:	fa00 f009 	lsl.w	r0, r0, r9
 800e244:	4310      	orrs	r0, r2
 800e246:	f84a 0b04 	str.w	r0, [sl], #4
 800e24a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e24e:	459c      	cmp	ip, r3
 800e250:	fa22 f20e 	lsr.w	r2, r2, lr
 800e254:	d8f3      	bhi.n	800e23e <__lshift+0x6e>
 800e256:	ebac 0304 	sub.w	r3, ip, r4
 800e25a:	3b15      	subs	r3, #21
 800e25c:	f023 0303 	bic.w	r3, r3, #3
 800e260:	3304      	adds	r3, #4
 800e262:	f104 0015 	add.w	r0, r4, #21
 800e266:	4584      	cmp	ip, r0
 800e268:	bf38      	it	cc
 800e26a:	2304      	movcc	r3, #4
 800e26c:	50ca      	str	r2, [r1, r3]
 800e26e:	b10a      	cbz	r2, 800e274 <__lshift+0xa4>
 800e270:	f108 0602 	add.w	r6, r8, #2
 800e274:	3e01      	subs	r6, #1
 800e276:	4638      	mov	r0, r7
 800e278:	612e      	str	r6, [r5, #16]
 800e27a:	4621      	mov	r1, r4
 800e27c:	f7ff fdd8 	bl	800de30 <_Bfree>
 800e280:	4628      	mov	r0, r5
 800e282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e286:	f842 0f04 	str.w	r0, [r2, #4]!
 800e28a:	3301      	adds	r3, #1
 800e28c:	e7c5      	b.n	800e21a <__lshift+0x4a>
 800e28e:	3904      	subs	r1, #4
 800e290:	f853 2b04 	ldr.w	r2, [r3], #4
 800e294:	f841 2f04 	str.w	r2, [r1, #4]!
 800e298:	459c      	cmp	ip, r3
 800e29a:	d8f9      	bhi.n	800e290 <__lshift+0xc0>
 800e29c:	e7ea      	b.n	800e274 <__lshift+0xa4>
 800e29e:	bf00      	nop
 800e2a0:	08010ad4 	.word	0x08010ad4
 800e2a4:	08010af6 	.word	0x08010af6

0800e2a8 <__mcmp>:
 800e2a8:	b530      	push	{r4, r5, lr}
 800e2aa:	6902      	ldr	r2, [r0, #16]
 800e2ac:	690c      	ldr	r4, [r1, #16]
 800e2ae:	1b12      	subs	r2, r2, r4
 800e2b0:	d10e      	bne.n	800e2d0 <__mcmp+0x28>
 800e2b2:	f100 0314 	add.w	r3, r0, #20
 800e2b6:	3114      	adds	r1, #20
 800e2b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e2bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e2c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e2c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e2c8:	42a5      	cmp	r5, r4
 800e2ca:	d003      	beq.n	800e2d4 <__mcmp+0x2c>
 800e2cc:	d305      	bcc.n	800e2da <__mcmp+0x32>
 800e2ce:	2201      	movs	r2, #1
 800e2d0:	4610      	mov	r0, r2
 800e2d2:	bd30      	pop	{r4, r5, pc}
 800e2d4:	4283      	cmp	r3, r0
 800e2d6:	d3f3      	bcc.n	800e2c0 <__mcmp+0x18>
 800e2d8:	e7fa      	b.n	800e2d0 <__mcmp+0x28>
 800e2da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e2de:	e7f7      	b.n	800e2d0 <__mcmp+0x28>

0800e2e0 <__mdiff>:
 800e2e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2e4:	460c      	mov	r4, r1
 800e2e6:	4606      	mov	r6, r0
 800e2e8:	4611      	mov	r1, r2
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	4690      	mov	r8, r2
 800e2ee:	f7ff ffdb 	bl	800e2a8 <__mcmp>
 800e2f2:	1e05      	subs	r5, r0, #0
 800e2f4:	d110      	bne.n	800e318 <__mdiff+0x38>
 800e2f6:	4629      	mov	r1, r5
 800e2f8:	4630      	mov	r0, r6
 800e2fa:	f7ff fd59 	bl	800ddb0 <_Balloc>
 800e2fe:	b930      	cbnz	r0, 800e30e <__mdiff+0x2e>
 800e300:	4b3a      	ldr	r3, [pc, #232]	; (800e3ec <__mdiff+0x10c>)
 800e302:	4602      	mov	r2, r0
 800e304:	f240 2137 	movw	r1, #567	; 0x237
 800e308:	4839      	ldr	r0, [pc, #228]	; (800e3f0 <__mdiff+0x110>)
 800e30a:	f000 f9af 	bl	800e66c <__assert_func>
 800e30e:	2301      	movs	r3, #1
 800e310:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e314:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e318:	bfa4      	itt	ge
 800e31a:	4643      	movge	r3, r8
 800e31c:	46a0      	movge	r8, r4
 800e31e:	4630      	mov	r0, r6
 800e320:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e324:	bfa6      	itte	ge
 800e326:	461c      	movge	r4, r3
 800e328:	2500      	movge	r5, #0
 800e32a:	2501      	movlt	r5, #1
 800e32c:	f7ff fd40 	bl	800ddb0 <_Balloc>
 800e330:	b920      	cbnz	r0, 800e33c <__mdiff+0x5c>
 800e332:	4b2e      	ldr	r3, [pc, #184]	; (800e3ec <__mdiff+0x10c>)
 800e334:	4602      	mov	r2, r0
 800e336:	f240 2145 	movw	r1, #581	; 0x245
 800e33a:	e7e5      	b.n	800e308 <__mdiff+0x28>
 800e33c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e340:	6926      	ldr	r6, [r4, #16]
 800e342:	60c5      	str	r5, [r0, #12]
 800e344:	f104 0914 	add.w	r9, r4, #20
 800e348:	f108 0514 	add.w	r5, r8, #20
 800e34c:	f100 0e14 	add.w	lr, r0, #20
 800e350:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e354:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e358:	f108 0210 	add.w	r2, r8, #16
 800e35c:	46f2      	mov	sl, lr
 800e35e:	2100      	movs	r1, #0
 800e360:	f859 3b04 	ldr.w	r3, [r9], #4
 800e364:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e368:	fa11 f88b 	uxtah	r8, r1, fp
 800e36c:	b299      	uxth	r1, r3
 800e36e:	0c1b      	lsrs	r3, r3, #16
 800e370:	eba8 0801 	sub.w	r8, r8, r1
 800e374:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e378:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e37c:	fa1f f888 	uxth.w	r8, r8
 800e380:	1419      	asrs	r1, r3, #16
 800e382:	454e      	cmp	r6, r9
 800e384:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e388:	f84a 3b04 	str.w	r3, [sl], #4
 800e38c:	d8e8      	bhi.n	800e360 <__mdiff+0x80>
 800e38e:	1b33      	subs	r3, r6, r4
 800e390:	3b15      	subs	r3, #21
 800e392:	f023 0303 	bic.w	r3, r3, #3
 800e396:	3304      	adds	r3, #4
 800e398:	3415      	adds	r4, #21
 800e39a:	42a6      	cmp	r6, r4
 800e39c:	bf38      	it	cc
 800e39e:	2304      	movcc	r3, #4
 800e3a0:	441d      	add	r5, r3
 800e3a2:	4473      	add	r3, lr
 800e3a4:	469e      	mov	lr, r3
 800e3a6:	462e      	mov	r6, r5
 800e3a8:	4566      	cmp	r6, ip
 800e3aa:	d30e      	bcc.n	800e3ca <__mdiff+0xea>
 800e3ac:	f10c 0203 	add.w	r2, ip, #3
 800e3b0:	1b52      	subs	r2, r2, r5
 800e3b2:	f022 0203 	bic.w	r2, r2, #3
 800e3b6:	3d03      	subs	r5, #3
 800e3b8:	45ac      	cmp	ip, r5
 800e3ba:	bf38      	it	cc
 800e3bc:	2200      	movcc	r2, #0
 800e3be:	4413      	add	r3, r2
 800e3c0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e3c4:	b17a      	cbz	r2, 800e3e6 <__mdiff+0x106>
 800e3c6:	6107      	str	r7, [r0, #16]
 800e3c8:	e7a4      	b.n	800e314 <__mdiff+0x34>
 800e3ca:	f856 8b04 	ldr.w	r8, [r6], #4
 800e3ce:	fa11 f288 	uxtah	r2, r1, r8
 800e3d2:	1414      	asrs	r4, r2, #16
 800e3d4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e3d8:	b292      	uxth	r2, r2
 800e3da:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e3de:	f84e 2b04 	str.w	r2, [lr], #4
 800e3e2:	1421      	asrs	r1, r4, #16
 800e3e4:	e7e0      	b.n	800e3a8 <__mdiff+0xc8>
 800e3e6:	3f01      	subs	r7, #1
 800e3e8:	e7ea      	b.n	800e3c0 <__mdiff+0xe0>
 800e3ea:	bf00      	nop
 800e3ec:	08010ad4 	.word	0x08010ad4
 800e3f0:	08010af6 	.word	0x08010af6

0800e3f4 <__d2b>:
 800e3f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e3f8:	460f      	mov	r7, r1
 800e3fa:	2101      	movs	r1, #1
 800e3fc:	ec59 8b10 	vmov	r8, r9, d0
 800e400:	4616      	mov	r6, r2
 800e402:	f7ff fcd5 	bl	800ddb0 <_Balloc>
 800e406:	4604      	mov	r4, r0
 800e408:	b930      	cbnz	r0, 800e418 <__d2b+0x24>
 800e40a:	4602      	mov	r2, r0
 800e40c:	4b24      	ldr	r3, [pc, #144]	; (800e4a0 <__d2b+0xac>)
 800e40e:	4825      	ldr	r0, [pc, #148]	; (800e4a4 <__d2b+0xb0>)
 800e410:	f240 310f 	movw	r1, #783	; 0x30f
 800e414:	f000 f92a 	bl	800e66c <__assert_func>
 800e418:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e41c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e420:	bb2d      	cbnz	r5, 800e46e <__d2b+0x7a>
 800e422:	9301      	str	r3, [sp, #4]
 800e424:	f1b8 0300 	subs.w	r3, r8, #0
 800e428:	d026      	beq.n	800e478 <__d2b+0x84>
 800e42a:	4668      	mov	r0, sp
 800e42c:	9300      	str	r3, [sp, #0]
 800e42e:	f7ff fd87 	bl	800df40 <__lo0bits>
 800e432:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e436:	b1e8      	cbz	r0, 800e474 <__d2b+0x80>
 800e438:	f1c0 0320 	rsb	r3, r0, #32
 800e43c:	fa02 f303 	lsl.w	r3, r2, r3
 800e440:	430b      	orrs	r3, r1
 800e442:	40c2      	lsrs	r2, r0
 800e444:	6163      	str	r3, [r4, #20]
 800e446:	9201      	str	r2, [sp, #4]
 800e448:	9b01      	ldr	r3, [sp, #4]
 800e44a:	61a3      	str	r3, [r4, #24]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	bf14      	ite	ne
 800e450:	2202      	movne	r2, #2
 800e452:	2201      	moveq	r2, #1
 800e454:	6122      	str	r2, [r4, #16]
 800e456:	b1bd      	cbz	r5, 800e488 <__d2b+0x94>
 800e458:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e45c:	4405      	add	r5, r0
 800e45e:	603d      	str	r5, [r7, #0]
 800e460:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e464:	6030      	str	r0, [r6, #0]
 800e466:	4620      	mov	r0, r4
 800e468:	b003      	add	sp, #12
 800e46a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e46e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e472:	e7d6      	b.n	800e422 <__d2b+0x2e>
 800e474:	6161      	str	r1, [r4, #20]
 800e476:	e7e7      	b.n	800e448 <__d2b+0x54>
 800e478:	a801      	add	r0, sp, #4
 800e47a:	f7ff fd61 	bl	800df40 <__lo0bits>
 800e47e:	9b01      	ldr	r3, [sp, #4]
 800e480:	6163      	str	r3, [r4, #20]
 800e482:	3020      	adds	r0, #32
 800e484:	2201      	movs	r2, #1
 800e486:	e7e5      	b.n	800e454 <__d2b+0x60>
 800e488:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e48c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e490:	6038      	str	r0, [r7, #0]
 800e492:	6918      	ldr	r0, [r3, #16]
 800e494:	f7ff fd34 	bl	800df00 <__hi0bits>
 800e498:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e49c:	e7e2      	b.n	800e464 <__d2b+0x70>
 800e49e:	bf00      	nop
 800e4a0:	08010ad4 	.word	0x08010ad4
 800e4a4:	08010af6 	.word	0x08010af6

0800e4a8 <__sread>:
 800e4a8:	b510      	push	{r4, lr}
 800e4aa:	460c      	mov	r4, r1
 800e4ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4b0:	f000 f8a8 	bl	800e604 <_read_r>
 800e4b4:	2800      	cmp	r0, #0
 800e4b6:	bfab      	itete	ge
 800e4b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e4ba:	89a3      	ldrhlt	r3, [r4, #12]
 800e4bc:	181b      	addge	r3, r3, r0
 800e4be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e4c2:	bfac      	ite	ge
 800e4c4:	6563      	strge	r3, [r4, #84]	; 0x54
 800e4c6:	81a3      	strhlt	r3, [r4, #12]
 800e4c8:	bd10      	pop	{r4, pc}

0800e4ca <__swrite>:
 800e4ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4ce:	461f      	mov	r7, r3
 800e4d0:	898b      	ldrh	r3, [r1, #12]
 800e4d2:	05db      	lsls	r3, r3, #23
 800e4d4:	4605      	mov	r5, r0
 800e4d6:	460c      	mov	r4, r1
 800e4d8:	4616      	mov	r6, r2
 800e4da:	d505      	bpl.n	800e4e8 <__swrite+0x1e>
 800e4dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4e0:	2302      	movs	r3, #2
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	f000 f87c 	bl	800e5e0 <_lseek_r>
 800e4e8:	89a3      	ldrh	r3, [r4, #12]
 800e4ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e4f2:	81a3      	strh	r3, [r4, #12]
 800e4f4:	4632      	mov	r2, r6
 800e4f6:	463b      	mov	r3, r7
 800e4f8:	4628      	mov	r0, r5
 800e4fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4fe:	f000 b8a3 	b.w	800e648 <_write_r>

0800e502 <__sseek>:
 800e502:	b510      	push	{r4, lr}
 800e504:	460c      	mov	r4, r1
 800e506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e50a:	f000 f869 	bl	800e5e0 <_lseek_r>
 800e50e:	1c43      	adds	r3, r0, #1
 800e510:	89a3      	ldrh	r3, [r4, #12]
 800e512:	bf15      	itete	ne
 800e514:	6560      	strne	r0, [r4, #84]	; 0x54
 800e516:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e51a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e51e:	81a3      	strheq	r3, [r4, #12]
 800e520:	bf18      	it	ne
 800e522:	81a3      	strhne	r3, [r4, #12]
 800e524:	bd10      	pop	{r4, pc}

0800e526 <__sclose>:
 800e526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e52a:	f000 b849 	b.w	800e5c0 <_close_r>

0800e52e <_realloc_r>:
 800e52e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e532:	4680      	mov	r8, r0
 800e534:	4614      	mov	r4, r2
 800e536:	460e      	mov	r6, r1
 800e538:	b921      	cbnz	r1, 800e544 <_realloc_r+0x16>
 800e53a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e53e:	4611      	mov	r1, r2
 800e540:	f7ff bafc 	b.w	800db3c <_malloc_r>
 800e544:	b92a      	cbnz	r2, 800e552 <_realloc_r+0x24>
 800e546:	f000 f8c5 	bl	800e6d4 <_free_r>
 800e54a:	4625      	mov	r5, r4
 800e54c:	4628      	mov	r0, r5
 800e54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e552:	f000 f91d 	bl	800e790 <_malloc_usable_size_r>
 800e556:	4284      	cmp	r4, r0
 800e558:	4607      	mov	r7, r0
 800e55a:	d802      	bhi.n	800e562 <_realloc_r+0x34>
 800e55c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e560:	d812      	bhi.n	800e588 <_realloc_r+0x5a>
 800e562:	4621      	mov	r1, r4
 800e564:	4640      	mov	r0, r8
 800e566:	f7ff fae9 	bl	800db3c <_malloc_r>
 800e56a:	4605      	mov	r5, r0
 800e56c:	2800      	cmp	r0, #0
 800e56e:	d0ed      	beq.n	800e54c <_realloc_r+0x1e>
 800e570:	42bc      	cmp	r4, r7
 800e572:	4622      	mov	r2, r4
 800e574:	4631      	mov	r1, r6
 800e576:	bf28      	it	cs
 800e578:	463a      	movcs	r2, r7
 800e57a:	f7fe fad5 	bl	800cb28 <memcpy>
 800e57e:	4631      	mov	r1, r6
 800e580:	4640      	mov	r0, r8
 800e582:	f000 f8a7 	bl	800e6d4 <_free_r>
 800e586:	e7e1      	b.n	800e54c <_realloc_r+0x1e>
 800e588:	4635      	mov	r5, r6
 800e58a:	e7df      	b.n	800e54c <_realloc_r+0x1e>

0800e58c <memmove>:
 800e58c:	4288      	cmp	r0, r1
 800e58e:	b510      	push	{r4, lr}
 800e590:	eb01 0402 	add.w	r4, r1, r2
 800e594:	d902      	bls.n	800e59c <memmove+0x10>
 800e596:	4284      	cmp	r4, r0
 800e598:	4623      	mov	r3, r4
 800e59a:	d807      	bhi.n	800e5ac <memmove+0x20>
 800e59c:	1e43      	subs	r3, r0, #1
 800e59e:	42a1      	cmp	r1, r4
 800e5a0:	d008      	beq.n	800e5b4 <memmove+0x28>
 800e5a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e5a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e5aa:	e7f8      	b.n	800e59e <memmove+0x12>
 800e5ac:	4402      	add	r2, r0
 800e5ae:	4601      	mov	r1, r0
 800e5b0:	428a      	cmp	r2, r1
 800e5b2:	d100      	bne.n	800e5b6 <memmove+0x2a>
 800e5b4:	bd10      	pop	{r4, pc}
 800e5b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e5ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e5be:	e7f7      	b.n	800e5b0 <memmove+0x24>

0800e5c0 <_close_r>:
 800e5c0:	b538      	push	{r3, r4, r5, lr}
 800e5c2:	4d06      	ldr	r5, [pc, #24]	; (800e5dc <_close_r+0x1c>)
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	4604      	mov	r4, r0
 800e5c8:	4608      	mov	r0, r1
 800e5ca:	602b      	str	r3, [r5, #0]
 800e5cc:	f7f5 ffb1 	bl	8004532 <_close>
 800e5d0:	1c43      	adds	r3, r0, #1
 800e5d2:	d102      	bne.n	800e5da <_close_r+0x1a>
 800e5d4:	682b      	ldr	r3, [r5, #0]
 800e5d6:	b103      	cbz	r3, 800e5da <_close_r+0x1a>
 800e5d8:	6023      	str	r3, [r4, #0]
 800e5da:	bd38      	pop	{r3, r4, r5, pc}
 800e5dc:	200053b8 	.word	0x200053b8

0800e5e0 <_lseek_r>:
 800e5e0:	b538      	push	{r3, r4, r5, lr}
 800e5e2:	4d07      	ldr	r5, [pc, #28]	; (800e600 <_lseek_r+0x20>)
 800e5e4:	4604      	mov	r4, r0
 800e5e6:	4608      	mov	r0, r1
 800e5e8:	4611      	mov	r1, r2
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	602a      	str	r2, [r5, #0]
 800e5ee:	461a      	mov	r2, r3
 800e5f0:	f7f5 ffc6 	bl	8004580 <_lseek>
 800e5f4:	1c43      	adds	r3, r0, #1
 800e5f6:	d102      	bne.n	800e5fe <_lseek_r+0x1e>
 800e5f8:	682b      	ldr	r3, [r5, #0]
 800e5fa:	b103      	cbz	r3, 800e5fe <_lseek_r+0x1e>
 800e5fc:	6023      	str	r3, [r4, #0]
 800e5fe:	bd38      	pop	{r3, r4, r5, pc}
 800e600:	200053b8 	.word	0x200053b8

0800e604 <_read_r>:
 800e604:	b538      	push	{r3, r4, r5, lr}
 800e606:	4d07      	ldr	r5, [pc, #28]	; (800e624 <_read_r+0x20>)
 800e608:	4604      	mov	r4, r0
 800e60a:	4608      	mov	r0, r1
 800e60c:	4611      	mov	r1, r2
 800e60e:	2200      	movs	r2, #0
 800e610:	602a      	str	r2, [r5, #0]
 800e612:	461a      	mov	r2, r3
 800e614:	f7f5 ff54 	bl	80044c0 <_read>
 800e618:	1c43      	adds	r3, r0, #1
 800e61a:	d102      	bne.n	800e622 <_read_r+0x1e>
 800e61c:	682b      	ldr	r3, [r5, #0]
 800e61e:	b103      	cbz	r3, 800e622 <_read_r+0x1e>
 800e620:	6023      	str	r3, [r4, #0]
 800e622:	bd38      	pop	{r3, r4, r5, pc}
 800e624:	200053b8 	.word	0x200053b8

0800e628 <_sbrk_r>:
 800e628:	b538      	push	{r3, r4, r5, lr}
 800e62a:	4d06      	ldr	r5, [pc, #24]	; (800e644 <_sbrk_r+0x1c>)
 800e62c:	2300      	movs	r3, #0
 800e62e:	4604      	mov	r4, r0
 800e630:	4608      	mov	r0, r1
 800e632:	602b      	str	r3, [r5, #0]
 800e634:	f7f5 ffb2 	bl	800459c <_sbrk>
 800e638:	1c43      	adds	r3, r0, #1
 800e63a:	d102      	bne.n	800e642 <_sbrk_r+0x1a>
 800e63c:	682b      	ldr	r3, [r5, #0]
 800e63e:	b103      	cbz	r3, 800e642 <_sbrk_r+0x1a>
 800e640:	6023      	str	r3, [r4, #0]
 800e642:	bd38      	pop	{r3, r4, r5, pc}
 800e644:	200053b8 	.word	0x200053b8

0800e648 <_write_r>:
 800e648:	b538      	push	{r3, r4, r5, lr}
 800e64a:	4d07      	ldr	r5, [pc, #28]	; (800e668 <_write_r+0x20>)
 800e64c:	4604      	mov	r4, r0
 800e64e:	4608      	mov	r0, r1
 800e650:	4611      	mov	r1, r2
 800e652:	2200      	movs	r2, #0
 800e654:	602a      	str	r2, [r5, #0]
 800e656:	461a      	mov	r2, r3
 800e658:	f7f5 ff4f 	bl	80044fa <_write>
 800e65c:	1c43      	adds	r3, r0, #1
 800e65e:	d102      	bne.n	800e666 <_write_r+0x1e>
 800e660:	682b      	ldr	r3, [r5, #0]
 800e662:	b103      	cbz	r3, 800e666 <_write_r+0x1e>
 800e664:	6023      	str	r3, [r4, #0]
 800e666:	bd38      	pop	{r3, r4, r5, pc}
 800e668:	200053b8 	.word	0x200053b8

0800e66c <__assert_func>:
 800e66c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e66e:	4614      	mov	r4, r2
 800e670:	461a      	mov	r2, r3
 800e672:	4b09      	ldr	r3, [pc, #36]	; (800e698 <__assert_func+0x2c>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	4605      	mov	r5, r0
 800e678:	68d8      	ldr	r0, [r3, #12]
 800e67a:	b14c      	cbz	r4, 800e690 <__assert_func+0x24>
 800e67c:	4b07      	ldr	r3, [pc, #28]	; (800e69c <__assert_func+0x30>)
 800e67e:	9100      	str	r1, [sp, #0]
 800e680:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e684:	4906      	ldr	r1, [pc, #24]	; (800e6a0 <__assert_func+0x34>)
 800e686:	462b      	mov	r3, r5
 800e688:	f000 f88a 	bl	800e7a0 <fiprintf>
 800e68c:	f000 f8a7 	bl	800e7de <abort>
 800e690:	4b04      	ldr	r3, [pc, #16]	; (800e6a4 <__assert_func+0x38>)
 800e692:	461c      	mov	r4, r3
 800e694:	e7f3      	b.n	800e67e <__assert_func+0x12>
 800e696:	bf00      	nop
 800e698:	20000070 	.word	0x20000070
 800e69c:	08010d57 	.word	0x08010d57
 800e6a0:	08010d64 	.word	0x08010d64
 800e6a4:	08010d92 	.word	0x08010d92

0800e6a8 <_calloc_r>:
 800e6a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e6aa:	fba1 2402 	umull	r2, r4, r1, r2
 800e6ae:	b94c      	cbnz	r4, 800e6c4 <_calloc_r+0x1c>
 800e6b0:	4611      	mov	r1, r2
 800e6b2:	9201      	str	r2, [sp, #4]
 800e6b4:	f7ff fa42 	bl	800db3c <_malloc_r>
 800e6b8:	9a01      	ldr	r2, [sp, #4]
 800e6ba:	4605      	mov	r5, r0
 800e6bc:	b930      	cbnz	r0, 800e6cc <_calloc_r+0x24>
 800e6be:	4628      	mov	r0, r5
 800e6c0:	b003      	add	sp, #12
 800e6c2:	bd30      	pop	{r4, r5, pc}
 800e6c4:	220c      	movs	r2, #12
 800e6c6:	6002      	str	r2, [r0, #0]
 800e6c8:	2500      	movs	r5, #0
 800e6ca:	e7f8      	b.n	800e6be <_calloc_r+0x16>
 800e6cc:	4621      	mov	r1, r4
 800e6ce:	f7fe f9f3 	bl	800cab8 <memset>
 800e6d2:	e7f4      	b.n	800e6be <_calloc_r+0x16>

0800e6d4 <_free_r>:
 800e6d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e6d6:	2900      	cmp	r1, #0
 800e6d8:	d044      	beq.n	800e764 <_free_r+0x90>
 800e6da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6de:	9001      	str	r0, [sp, #4]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	f1a1 0404 	sub.w	r4, r1, #4
 800e6e6:	bfb8      	it	lt
 800e6e8:	18e4      	addlt	r4, r4, r3
 800e6ea:	f7ff fb55 	bl	800dd98 <__malloc_lock>
 800e6ee:	4a1e      	ldr	r2, [pc, #120]	; (800e768 <_free_r+0x94>)
 800e6f0:	9801      	ldr	r0, [sp, #4]
 800e6f2:	6813      	ldr	r3, [r2, #0]
 800e6f4:	b933      	cbnz	r3, 800e704 <_free_r+0x30>
 800e6f6:	6063      	str	r3, [r4, #4]
 800e6f8:	6014      	str	r4, [r2, #0]
 800e6fa:	b003      	add	sp, #12
 800e6fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e700:	f7ff bb50 	b.w	800dda4 <__malloc_unlock>
 800e704:	42a3      	cmp	r3, r4
 800e706:	d908      	bls.n	800e71a <_free_r+0x46>
 800e708:	6825      	ldr	r5, [r4, #0]
 800e70a:	1961      	adds	r1, r4, r5
 800e70c:	428b      	cmp	r3, r1
 800e70e:	bf01      	itttt	eq
 800e710:	6819      	ldreq	r1, [r3, #0]
 800e712:	685b      	ldreq	r3, [r3, #4]
 800e714:	1949      	addeq	r1, r1, r5
 800e716:	6021      	streq	r1, [r4, #0]
 800e718:	e7ed      	b.n	800e6f6 <_free_r+0x22>
 800e71a:	461a      	mov	r2, r3
 800e71c:	685b      	ldr	r3, [r3, #4]
 800e71e:	b10b      	cbz	r3, 800e724 <_free_r+0x50>
 800e720:	42a3      	cmp	r3, r4
 800e722:	d9fa      	bls.n	800e71a <_free_r+0x46>
 800e724:	6811      	ldr	r1, [r2, #0]
 800e726:	1855      	adds	r5, r2, r1
 800e728:	42a5      	cmp	r5, r4
 800e72a:	d10b      	bne.n	800e744 <_free_r+0x70>
 800e72c:	6824      	ldr	r4, [r4, #0]
 800e72e:	4421      	add	r1, r4
 800e730:	1854      	adds	r4, r2, r1
 800e732:	42a3      	cmp	r3, r4
 800e734:	6011      	str	r1, [r2, #0]
 800e736:	d1e0      	bne.n	800e6fa <_free_r+0x26>
 800e738:	681c      	ldr	r4, [r3, #0]
 800e73a:	685b      	ldr	r3, [r3, #4]
 800e73c:	6053      	str	r3, [r2, #4]
 800e73e:	440c      	add	r4, r1
 800e740:	6014      	str	r4, [r2, #0]
 800e742:	e7da      	b.n	800e6fa <_free_r+0x26>
 800e744:	d902      	bls.n	800e74c <_free_r+0x78>
 800e746:	230c      	movs	r3, #12
 800e748:	6003      	str	r3, [r0, #0]
 800e74a:	e7d6      	b.n	800e6fa <_free_r+0x26>
 800e74c:	6825      	ldr	r5, [r4, #0]
 800e74e:	1961      	adds	r1, r4, r5
 800e750:	428b      	cmp	r3, r1
 800e752:	bf04      	itt	eq
 800e754:	6819      	ldreq	r1, [r3, #0]
 800e756:	685b      	ldreq	r3, [r3, #4]
 800e758:	6063      	str	r3, [r4, #4]
 800e75a:	bf04      	itt	eq
 800e75c:	1949      	addeq	r1, r1, r5
 800e75e:	6021      	streq	r1, [r4, #0]
 800e760:	6054      	str	r4, [r2, #4]
 800e762:	e7ca      	b.n	800e6fa <_free_r+0x26>
 800e764:	b003      	add	sp, #12
 800e766:	bd30      	pop	{r4, r5, pc}
 800e768:	200053b0 	.word	0x200053b0

0800e76c <__ascii_mbtowc>:
 800e76c:	b082      	sub	sp, #8
 800e76e:	b901      	cbnz	r1, 800e772 <__ascii_mbtowc+0x6>
 800e770:	a901      	add	r1, sp, #4
 800e772:	b142      	cbz	r2, 800e786 <__ascii_mbtowc+0x1a>
 800e774:	b14b      	cbz	r3, 800e78a <__ascii_mbtowc+0x1e>
 800e776:	7813      	ldrb	r3, [r2, #0]
 800e778:	600b      	str	r3, [r1, #0]
 800e77a:	7812      	ldrb	r2, [r2, #0]
 800e77c:	1e10      	subs	r0, r2, #0
 800e77e:	bf18      	it	ne
 800e780:	2001      	movne	r0, #1
 800e782:	b002      	add	sp, #8
 800e784:	4770      	bx	lr
 800e786:	4610      	mov	r0, r2
 800e788:	e7fb      	b.n	800e782 <__ascii_mbtowc+0x16>
 800e78a:	f06f 0001 	mvn.w	r0, #1
 800e78e:	e7f8      	b.n	800e782 <__ascii_mbtowc+0x16>

0800e790 <_malloc_usable_size_r>:
 800e790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e794:	1f18      	subs	r0, r3, #4
 800e796:	2b00      	cmp	r3, #0
 800e798:	bfbc      	itt	lt
 800e79a:	580b      	ldrlt	r3, [r1, r0]
 800e79c:	18c0      	addlt	r0, r0, r3
 800e79e:	4770      	bx	lr

0800e7a0 <fiprintf>:
 800e7a0:	b40e      	push	{r1, r2, r3}
 800e7a2:	b503      	push	{r0, r1, lr}
 800e7a4:	4601      	mov	r1, r0
 800e7a6:	ab03      	add	r3, sp, #12
 800e7a8:	4805      	ldr	r0, [pc, #20]	; (800e7c0 <fiprintf+0x20>)
 800e7aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7ae:	6800      	ldr	r0, [r0, #0]
 800e7b0:	9301      	str	r3, [sp, #4]
 800e7b2:	f000 f845 	bl	800e840 <_vfiprintf_r>
 800e7b6:	b002      	add	sp, #8
 800e7b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e7bc:	b003      	add	sp, #12
 800e7be:	4770      	bx	lr
 800e7c0:	20000070 	.word	0x20000070

0800e7c4 <__ascii_wctomb>:
 800e7c4:	b149      	cbz	r1, 800e7da <__ascii_wctomb+0x16>
 800e7c6:	2aff      	cmp	r2, #255	; 0xff
 800e7c8:	bf85      	ittet	hi
 800e7ca:	238a      	movhi	r3, #138	; 0x8a
 800e7cc:	6003      	strhi	r3, [r0, #0]
 800e7ce:	700a      	strbls	r2, [r1, #0]
 800e7d0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e7d4:	bf98      	it	ls
 800e7d6:	2001      	movls	r0, #1
 800e7d8:	4770      	bx	lr
 800e7da:	4608      	mov	r0, r1
 800e7dc:	4770      	bx	lr

0800e7de <abort>:
 800e7de:	b508      	push	{r3, lr}
 800e7e0:	2006      	movs	r0, #6
 800e7e2:	f000 fa89 	bl	800ecf8 <raise>
 800e7e6:	2001      	movs	r0, #1
 800e7e8:	f7f5 fe60 	bl	80044ac <_exit>

0800e7ec <__sfputc_r>:
 800e7ec:	6893      	ldr	r3, [r2, #8]
 800e7ee:	3b01      	subs	r3, #1
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	b410      	push	{r4}
 800e7f4:	6093      	str	r3, [r2, #8]
 800e7f6:	da08      	bge.n	800e80a <__sfputc_r+0x1e>
 800e7f8:	6994      	ldr	r4, [r2, #24]
 800e7fa:	42a3      	cmp	r3, r4
 800e7fc:	db01      	blt.n	800e802 <__sfputc_r+0x16>
 800e7fe:	290a      	cmp	r1, #10
 800e800:	d103      	bne.n	800e80a <__sfputc_r+0x1e>
 800e802:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e806:	f000 b935 	b.w	800ea74 <__swbuf_r>
 800e80a:	6813      	ldr	r3, [r2, #0]
 800e80c:	1c58      	adds	r0, r3, #1
 800e80e:	6010      	str	r0, [r2, #0]
 800e810:	7019      	strb	r1, [r3, #0]
 800e812:	4608      	mov	r0, r1
 800e814:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e818:	4770      	bx	lr

0800e81a <__sfputs_r>:
 800e81a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e81c:	4606      	mov	r6, r0
 800e81e:	460f      	mov	r7, r1
 800e820:	4614      	mov	r4, r2
 800e822:	18d5      	adds	r5, r2, r3
 800e824:	42ac      	cmp	r4, r5
 800e826:	d101      	bne.n	800e82c <__sfputs_r+0x12>
 800e828:	2000      	movs	r0, #0
 800e82a:	e007      	b.n	800e83c <__sfputs_r+0x22>
 800e82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e830:	463a      	mov	r2, r7
 800e832:	4630      	mov	r0, r6
 800e834:	f7ff ffda 	bl	800e7ec <__sfputc_r>
 800e838:	1c43      	adds	r3, r0, #1
 800e83a:	d1f3      	bne.n	800e824 <__sfputs_r+0xa>
 800e83c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e840 <_vfiprintf_r>:
 800e840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e844:	460d      	mov	r5, r1
 800e846:	b09d      	sub	sp, #116	; 0x74
 800e848:	4614      	mov	r4, r2
 800e84a:	4698      	mov	r8, r3
 800e84c:	4606      	mov	r6, r0
 800e84e:	b118      	cbz	r0, 800e858 <_vfiprintf_r+0x18>
 800e850:	6a03      	ldr	r3, [r0, #32]
 800e852:	b90b      	cbnz	r3, 800e858 <_vfiprintf_r+0x18>
 800e854:	f7fe f8fa 	bl	800ca4c <__sinit>
 800e858:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e85a:	07d9      	lsls	r1, r3, #31
 800e85c:	d405      	bmi.n	800e86a <_vfiprintf_r+0x2a>
 800e85e:	89ab      	ldrh	r3, [r5, #12]
 800e860:	059a      	lsls	r2, r3, #22
 800e862:	d402      	bmi.n	800e86a <_vfiprintf_r+0x2a>
 800e864:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e866:	f7fe f95d 	bl	800cb24 <__retarget_lock_acquire_recursive>
 800e86a:	89ab      	ldrh	r3, [r5, #12]
 800e86c:	071b      	lsls	r3, r3, #28
 800e86e:	d501      	bpl.n	800e874 <_vfiprintf_r+0x34>
 800e870:	692b      	ldr	r3, [r5, #16]
 800e872:	b99b      	cbnz	r3, 800e89c <_vfiprintf_r+0x5c>
 800e874:	4629      	mov	r1, r5
 800e876:	4630      	mov	r0, r6
 800e878:	f000 f93a 	bl	800eaf0 <__swsetup_r>
 800e87c:	b170      	cbz	r0, 800e89c <_vfiprintf_r+0x5c>
 800e87e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e880:	07dc      	lsls	r4, r3, #31
 800e882:	d504      	bpl.n	800e88e <_vfiprintf_r+0x4e>
 800e884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e888:	b01d      	add	sp, #116	; 0x74
 800e88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e88e:	89ab      	ldrh	r3, [r5, #12]
 800e890:	0598      	lsls	r0, r3, #22
 800e892:	d4f7      	bmi.n	800e884 <_vfiprintf_r+0x44>
 800e894:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e896:	f7fe f946 	bl	800cb26 <__retarget_lock_release_recursive>
 800e89a:	e7f3      	b.n	800e884 <_vfiprintf_r+0x44>
 800e89c:	2300      	movs	r3, #0
 800e89e:	9309      	str	r3, [sp, #36]	; 0x24
 800e8a0:	2320      	movs	r3, #32
 800e8a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e8a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8aa:	2330      	movs	r3, #48	; 0x30
 800e8ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ea60 <_vfiprintf_r+0x220>
 800e8b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e8b4:	f04f 0901 	mov.w	r9, #1
 800e8b8:	4623      	mov	r3, r4
 800e8ba:	469a      	mov	sl, r3
 800e8bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8c0:	b10a      	cbz	r2, 800e8c6 <_vfiprintf_r+0x86>
 800e8c2:	2a25      	cmp	r2, #37	; 0x25
 800e8c4:	d1f9      	bne.n	800e8ba <_vfiprintf_r+0x7a>
 800e8c6:	ebba 0b04 	subs.w	fp, sl, r4
 800e8ca:	d00b      	beq.n	800e8e4 <_vfiprintf_r+0xa4>
 800e8cc:	465b      	mov	r3, fp
 800e8ce:	4622      	mov	r2, r4
 800e8d0:	4629      	mov	r1, r5
 800e8d2:	4630      	mov	r0, r6
 800e8d4:	f7ff ffa1 	bl	800e81a <__sfputs_r>
 800e8d8:	3001      	adds	r0, #1
 800e8da:	f000 80a9 	beq.w	800ea30 <_vfiprintf_r+0x1f0>
 800e8de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e8e0:	445a      	add	r2, fp
 800e8e2:	9209      	str	r2, [sp, #36]	; 0x24
 800e8e4:	f89a 3000 	ldrb.w	r3, [sl]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	f000 80a1 	beq.w	800ea30 <_vfiprintf_r+0x1f0>
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e8f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8f8:	f10a 0a01 	add.w	sl, sl, #1
 800e8fc:	9304      	str	r3, [sp, #16]
 800e8fe:	9307      	str	r3, [sp, #28]
 800e900:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e904:	931a      	str	r3, [sp, #104]	; 0x68
 800e906:	4654      	mov	r4, sl
 800e908:	2205      	movs	r2, #5
 800e90a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e90e:	4854      	ldr	r0, [pc, #336]	; (800ea60 <_vfiprintf_r+0x220>)
 800e910:	f7f1 fc5e 	bl	80001d0 <memchr>
 800e914:	9a04      	ldr	r2, [sp, #16]
 800e916:	b9d8      	cbnz	r0, 800e950 <_vfiprintf_r+0x110>
 800e918:	06d1      	lsls	r1, r2, #27
 800e91a:	bf44      	itt	mi
 800e91c:	2320      	movmi	r3, #32
 800e91e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e922:	0713      	lsls	r3, r2, #28
 800e924:	bf44      	itt	mi
 800e926:	232b      	movmi	r3, #43	; 0x2b
 800e928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e92c:	f89a 3000 	ldrb.w	r3, [sl]
 800e930:	2b2a      	cmp	r3, #42	; 0x2a
 800e932:	d015      	beq.n	800e960 <_vfiprintf_r+0x120>
 800e934:	9a07      	ldr	r2, [sp, #28]
 800e936:	4654      	mov	r4, sl
 800e938:	2000      	movs	r0, #0
 800e93a:	f04f 0c0a 	mov.w	ip, #10
 800e93e:	4621      	mov	r1, r4
 800e940:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e944:	3b30      	subs	r3, #48	; 0x30
 800e946:	2b09      	cmp	r3, #9
 800e948:	d94d      	bls.n	800e9e6 <_vfiprintf_r+0x1a6>
 800e94a:	b1b0      	cbz	r0, 800e97a <_vfiprintf_r+0x13a>
 800e94c:	9207      	str	r2, [sp, #28]
 800e94e:	e014      	b.n	800e97a <_vfiprintf_r+0x13a>
 800e950:	eba0 0308 	sub.w	r3, r0, r8
 800e954:	fa09 f303 	lsl.w	r3, r9, r3
 800e958:	4313      	orrs	r3, r2
 800e95a:	9304      	str	r3, [sp, #16]
 800e95c:	46a2      	mov	sl, r4
 800e95e:	e7d2      	b.n	800e906 <_vfiprintf_r+0xc6>
 800e960:	9b03      	ldr	r3, [sp, #12]
 800e962:	1d19      	adds	r1, r3, #4
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	9103      	str	r1, [sp, #12]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	bfbb      	ittet	lt
 800e96c:	425b      	neglt	r3, r3
 800e96e:	f042 0202 	orrlt.w	r2, r2, #2
 800e972:	9307      	strge	r3, [sp, #28]
 800e974:	9307      	strlt	r3, [sp, #28]
 800e976:	bfb8      	it	lt
 800e978:	9204      	strlt	r2, [sp, #16]
 800e97a:	7823      	ldrb	r3, [r4, #0]
 800e97c:	2b2e      	cmp	r3, #46	; 0x2e
 800e97e:	d10c      	bne.n	800e99a <_vfiprintf_r+0x15a>
 800e980:	7863      	ldrb	r3, [r4, #1]
 800e982:	2b2a      	cmp	r3, #42	; 0x2a
 800e984:	d134      	bne.n	800e9f0 <_vfiprintf_r+0x1b0>
 800e986:	9b03      	ldr	r3, [sp, #12]
 800e988:	1d1a      	adds	r2, r3, #4
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	9203      	str	r2, [sp, #12]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	bfb8      	it	lt
 800e992:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e996:	3402      	adds	r4, #2
 800e998:	9305      	str	r3, [sp, #20]
 800e99a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ea70 <_vfiprintf_r+0x230>
 800e99e:	7821      	ldrb	r1, [r4, #0]
 800e9a0:	2203      	movs	r2, #3
 800e9a2:	4650      	mov	r0, sl
 800e9a4:	f7f1 fc14 	bl	80001d0 <memchr>
 800e9a8:	b138      	cbz	r0, 800e9ba <_vfiprintf_r+0x17a>
 800e9aa:	9b04      	ldr	r3, [sp, #16]
 800e9ac:	eba0 000a 	sub.w	r0, r0, sl
 800e9b0:	2240      	movs	r2, #64	; 0x40
 800e9b2:	4082      	lsls	r2, r0
 800e9b4:	4313      	orrs	r3, r2
 800e9b6:	3401      	adds	r4, #1
 800e9b8:	9304      	str	r3, [sp, #16]
 800e9ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9be:	4829      	ldr	r0, [pc, #164]	; (800ea64 <_vfiprintf_r+0x224>)
 800e9c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e9c4:	2206      	movs	r2, #6
 800e9c6:	f7f1 fc03 	bl	80001d0 <memchr>
 800e9ca:	2800      	cmp	r0, #0
 800e9cc:	d03f      	beq.n	800ea4e <_vfiprintf_r+0x20e>
 800e9ce:	4b26      	ldr	r3, [pc, #152]	; (800ea68 <_vfiprintf_r+0x228>)
 800e9d0:	bb1b      	cbnz	r3, 800ea1a <_vfiprintf_r+0x1da>
 800e9d2:	9b03      	ldr	r3, [sp, #12]
 800e9d4:	3307      	adds	r3, #7
 800e9d6:	f023 0307 	bic.w	r3, r3, #7
 800e9da:	3308      	adds	r3, #8
 800e9dc:	9303      	str	r3, [sp, #12]
 800e9de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9e0:	443b      	add	r3, r7
 800e9e2:	9309      	str	r3, [sp, #36]	; 0x24
 800e9e4:	e768      	b.n	800e8b8 <_vfiprintf_r+0x78>
 800e9e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9ea:	460c      	mov	r4, r1
 800e9ec:	2001      	movs	r0, #1
 800e9ee:	e7a6      	b.n	800e93e <_vfiprintf_r+0xfe>
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	3401      	adds	r4, #1
 800e9f4:	9305      	str	r3, [sp, #20]
 800e9f6:	4619      	mov	r1, r3
 800e9f8:	f04f 0c0a 	mov.w	ip, #10
 800e9fc:	4620      	mov	r0, r4
 800e9fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea02:	3a30      	subs	r2, #48	; 0x30
 800ea04:	2a09      	cmp	r2, #9
 800ea06:	d903      	bls.n	800ea10 <_vfiprintf_r+0x1d0>
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d0c6      	beq.n	800e99a <_vfiprintf_r+0x15a>
 800ea0c:	9105      	str	r1, [sp, #20]
 800ea0e:	e7c4      	b.n	800e99a <_vfiprintf_r+0x15a>
 800ea10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea14:	4604      	mov	r4, r0
 800ea16:	2301      	movs	r3, #1
 800ea18:	e7f0      	b.n	800e9fc <_vfiprintf_r+0x1bc>
 800ea1a:	ab03      	add	r3, sp, #12
 800ea1c:	9300      	str	r3, [sp, #0]
 800ea1e:	462a      	mov	r2, r5
 800ea20:	4b12      	ldr	r3, [pc, #72]	; (800ea6c <_vfiprintf_r+0x22c>)
 800ea22:	a904      	add	r1, sp, #16
 800ea24:	4630      	mov	r0, r6
 800ea26:	f7fd fbb1 	bl	800c18c <_printf_float>
 800ea2a:	4607      	mov	r7, r0
 800ea2c:	1c78      	adds	r0, r7, #1
 800ea2e:	d1d6      	bne.n	800e9de <_vfiprintf_r+0x19e>
 800ea30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea32:	07d9      	lsls	r1, r3, #31
 800ea34:	d405      	bmi.n	800ea42 <_vfiprintf_r+0x202>
 800ea36:	89ab      	ldrh	r3, [r5, #12]
 800ea38:	059a      	lsls	r2, r3, #22
 800ea3a:	d402      	bmi.n	800ea42 <_vfiprintf_r+0x202>
 800ea3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ea3e:	f7fe f872 	bl	800cb26 <__retarget_lock_release_recursive>
 800ea42:	89ab      	ldrh	r3, [r5, #12]
 800ea44:	065b      	lsls	r3, r3, #25
 800ea46:	f53f af1d 	bmi.w	800e884 <_vfiprintf_r+0x44>
 800ea4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea4c:	e71c      	b.n	800e888 <_vfiprintf_r+0x48>
 800ea4e:	ab03      	add	r3, sp, #12
 800ea50:	9300      	str	r3, [sp, #0]
 800ea52:	462a      	mov	r2, r5
 800ea54:	4b05      	ldr	r3, [pc, #20]	; (800ea6c <_vfiprintf_r+0x22c>)
 800ea56:	a904      	add	r1, sp, #16
 800ea58:	4630      	mov	r0, r6
 800ea5a:	f7fd fe3b 	bl	800c6d4 <_printf_i>
 800ea5e:	e7e4      	b.n	800ea2a <_vfiprintf_r+0x1ea>
 800ea60:	08010ae5 	.word	0x08010ae5
 800ea64:	08010aef 	.word	0x08010aef
 800ea68:	0800c18d 	.word	0x0800c18d
 800ea6c:	0800e81b 	.word	0x0800e81b
 800ea70:	08010aeb 	.word	0x08010aeb

0800ea74 <__swbuf_r>:
 800ea74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea76:	460e      	mov	r6, r1
 800ea78:	4614      	mov	r4, r2
 800ea7a:	4605      	mov	r5, r0
 800ea7c:	b118      	cbz	r0, 800ea86 <__swbuf_r+0x12>
 800ea7e:	6a03      	ldr	r3, [r0, #32]
 800ea80:	b90b      	cbnz	r3, 800ea86 <__swbuf_r+0x12>
 800ea82:	f7fd ffe3 	bl	800ca4c <__sinit>
 800ea86:	69a3      	ldr	r3, [r4, #24]
 800ea88:	60a3      	str	r3, [r4, #8]
 800ea8a:	89a3      	ldrh	r3, [r4, #12]
 800ea8c:	071a      	lsls	r2, r3, #28
 800ea8e:	d525      	bpl.n	800eadc <__swbuf_r+0x68>
 800ea90:	6923      	ldr	r3, [r4, #16]
 800ea92:	b31b      	cbz	r3, 800eadc <__swbuf_r+0x68>
 800ea94:	6823      	ldr	r3, [r4, #0]
 800ea96:	6922      	ldr	r2, [r4, #16]
 800ea98:	1a98      	subs	r0, r3, r2
 800ea9a:	6963      	ldr	r3, [r4, #20]
 800ea9c:	b2f6      	uxtb	r6, r6
 800ea9e:	4283      	cmp	r3, r0
 800eaa0:	4637      	mov	r7, r6
 800eaa2:	dc04      	bgt.n	800eaae <__swbuf_r+0x3a>
 800eaa4:	4621      	mov	r1, r4
 800eaa6:	4628      	mov	r0, r5
 800eaa8:	f7ff f94e 	bl	800dd48 <_fflush_r>
 800eaac:	b9e0      	cbnz	r0, 800eae8 <__swbuf_r+0x74>
 800eaae:	68a3      	ldr	r3, [r4, #8]
 800eab0:	3b01      	subs	r3, #1
 800eab2:	60a3      	str	r3, [r4, #8]
 800eab4:	6823      	ldr	r3, [r4, #0]
 800eab6:	1c5a      	adds	r2, r3, #1
 800eab8:	6022      	str	r2, [r4, #0]
 800eaba:	701e      	strb	r6, [r3, #0]
 800eabc:	6962      	ldr	r2, [r4, #20]
 800eabe:	1c43      	adds	r3, r0, #1
 800eac0:	429a      	cmp	r2, r3
 800eac2:	d004      	beq.n	800eace <__swbuf_r+0x5a>
 800eac4:	89a3      	ldrh	r3, [r4, #12]
 800eac6:	07db      	lsls	r3, r3, #31
 800eac8:	d506      	bpl.n	800ead8 <__swbuf_r+0x64>
 800eaca:	2e0a      	cmp	r6, #10
 800eacc:	d104      	bne.n	800ead8 <__swbuf_r+0x64>
 800eace:	4621      	mov	r1, r4
 800ead0:	4628      	mov	r0, r5
 800ead2:	f7ff f939 	bl	800dd48 <_fflush_r>
 800ead6:	b938      	cbnz	r0, 800eae8 <__swbuf_r+0x74>
 800ead8:	4638      	mov	r0, r7
 800eada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eadc:	4621      	mov	r1, r4
 800eade:	4628      	mov	r0, r5
 800eae0:	f000 f806 	bl	800eaf0 <__swsetup_r>
 800eae4:	2800      	cmp	r0, #0
 800eae6:	d0d5      	beq.n	800ea94 <__swbuf_r+0x20>
 800eae8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800eaec:	e7f4      	b.n	800ead8 <__swbuf_r+0x64>
	...

0800eaf0 <__swsetup_r>:
 800eaf0:	b538      	push	{r3, r4, r5, lr}
 800eaf2:	4b2a      	ldr	r3, [pc, #168]	; (800eb9c <__swsetup_r+0xac>)
 800eaf4:	4605      	mov	r5, r0
 800eaf6:	6818      	ldr	r0, [r3, #0]
 800eaf8:	460c      	mov	r4, r1
 800eafa:	b118      	cbz	r0, 800eb04 <__swsetup_r+0x14>
 800eafc:	6a03      	ldr	r3, [r0, #32]
 800eafe:	b90b      	cbnz	r3, 800eb04 <__swsetup_r+0x14>
 800eb00:	f7fd ffa4 	bl	800ca4c <__sinit>
 800eb04:	89a3      	ldrh	r3, [r4, #12]
 800eb06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eb0a:	0718      	lsls	r0, r3, #28
 800eb0c:	d422      	bmi.n	800eb54 <__swsetup_r+0x64>
 800eb0e:	06d9      	lsls	r1, r3, #27
 800eb10:	d407      	bmi.n	800eb22 <__swsetup_r+0x32>
 800eb12:	2309      	movs	r3, #9
 800eb14:	602b      	str	r3, [r5, #0]
 800eb16:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800eb1a:	81a3      	strh	r3, [r4, #12]
 800eb1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eb20:	e034      	b.n	800eb8c <__swsetup_r+0x9c>
 800eb22:	0758      	lsls	r0, r3, #29
 800eb24:	d512      	bpl.n	800eb4c <__swsetup_r+0x5c>
 800eb26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eb28:	b141      	cbz	r1, 800eb3c <__swsetup_r+0x4c>
 800eb2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eb2e:	4299      	cmp	r1, r3
 800eb30:	d002      	beq.n	800eb38 <__swsetup_r+0x48>
 800eb32:	4628      	mov	r0, r5
 800eb34:	f7ff fdce 	bl	800e6d4 <_free_r>
 800eb38:	2300      	movs	r3, #0
 800eb3a:	6363      	str	r3, [r4, #52]	; 0x34
 800eb3c:	89a3      	ldrh	r3, [r4, #12]
 800eb3e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800eb42:	81a3      	strh	r3, [r4, #12]
 800eb44:	2300      	movs	r3, #0
 800eb46:	6063      	str	r3, [r4, #4]
 800eb48:	6923      	ldr	r3, [r4, #16]
 800eb4a:	6023      	str	r3, [r4, #0]
 800eb4c:	89a3      	ldrh	r3, [r4, #12]
 800eb4e:	f043 0308 	orr.w	r3, r3, #8
 800eb52:	81a3      	strh	r3, [r4, #12]
 800eb54:	6923      	ldr	r3, [r4, #16]
 800eb56:	b94b      	cbnz	r3, 800eb6c <__swsetup_r+0x7c>
 800eb58:	89a3      	ldrh	r3, [r4, #12]
 800eb5a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800eb5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eb62:	d003      	beq.n	800eb6c <__swsetup_r+0x7c>
 800eb64:	4621      	mov	r1, r4
 800eb66:	4628      	mov	r0, r5
 800eb68:	f000 f840 	bl	800ebec <__smakebuf_r>
 800eb6c:	89a0      	ldrh	r0, [r4, #12]
 800eb6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800eb72:	f010 0301 	ands.w	r3, r0, #1
 800eb76:	d00a      	beq.n	800eb8e <__swsetup_r+0x9e>
 800eb78:	2300      	movs	r3, #0
 800eb7a:	60a3      	str	r3, [r4, #8]
 800eb7c:	6963      	ldr	r3, [r4, #20]
 800eb7e:	425b      	negs	r3, r3
 800eb80:	61a3      	str	r3, [r4, #24]
 800eb82:	6923      	ldr	r3, [r4, #16]
 800eb84:	b943      	cbnz	r3, 800eb98 <__swsetup_r+0xa8>
 800eb86:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800eb8a:	d1c4      	bne.n	800eb16 <__swsetup_r+0x26>
 800eb8c:	bd38      	pop	{r3, r4, r5, pc}
 800eb8e:	0781      	lsls	r1, r0, #30
 800eb90:	bf58      	it	pl
 800eb92:	6963      	ldrpl	r3, [r4, #20]
 800eb94:	60a3      	str	r3, [r4, #8]
 800eb96:	e7f4      	b.n	800eb82 <__swsetup_r+0x92>
 800eb98:	2000      	movs	r0, #0
 800eb9a:	e7f7      	b.n	800eb8c <__swsetup_r+0x9c>
 800eb9c:	20000070 	.word	0x20000070

0800eba0 <__swhatbuf_r>:
 800eba0:	b570      	push	{r4, r5, r6, lr}
 800eba2:	460c      	mov	r4, r1
 800eba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eba8:	2900      	cmp	r1, #0
 800ebaa:	b096      	sub	sp, #88	; 0x58
 800ebac:	4615      	mov	r5, r2
 800ebae:	461e      	mov	r6, r3
 800ebb0:	da0d      	bge.n	800ebce <__swhatbuf_r+0x2e>
 800ebb2:	89a3      	ldrh	r3, [r4, #12]
 800ebb4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ebb8:	f04f 0100 	mov.w	r1, #0
 800ebbc:	bf0c      	ite	eq
 800ebbe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ebc2:	2340      	movne	r3, #64	; 0x40
 800ebc4:	2000      	movs	r0, #0
 800ebc6:	6031      	str	r1, [r6, #0]
 800ebc8:	602b      	str	r3, [r5, #0]
 800ebca:	b016      	add	sp, #88	; 0x58
 800ebcc:	bd70      	pop	{r4, r5, r6, pc}
 800ebce:	466a      	mov	r2, sp
 800ebd0:	f000 f848 	bl	800ec64 <_fstat_r>
 800ebd4:	2800      	cmp	r0, #0
 800ebd6:	dbec      	blt.n	800ebb2 <__swhatbuf_r+0x12>
 800ebd8:	9901      	ldr	r1, [sp, #4]
 800ebda:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ebde:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ebe2:	4259      	negs	r1, r3
 800ebe4:	4159      	adcs	r1, r3
 800ebe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ebea:	e7eb      	b.n	800ebc4 <__swhatbuf_r+0x24>

0800ebec <__smakebuf_r>:
 800ebec:	898b      	ldrh	r3, [r1, #12]
 800ebee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ebf0:	079d      	lsls	r5, r3, #30
 800ebf2:	4606      	mov	r6, r0
 800ebf4:	460c      	mov	r4, r1
 800ebf6:	d507      	bpl.n	800ec08 <__smakebuf_r+0x1c>
 800ebf8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ebfc:	6023      	str	r3, [r4, #0]
 800ebfe:	6123      	str	r3, [r4, #16]
 800ec00:	2301      	movs	r3, #1
 800ec02:	6163      	str	r3, [r4, #20]
 800ec04:	b002      	add	sp, #8
 800ec06:	bd70      	pop	{r4, r5, r6, pc}
 800ec08:	ab01      	add	r3, sp, #4
 800ec0a:	466a      	mov	r2, sp
 800ec0c:	f7ff ffc8 	bl	800eba0 <__swhatbuf_r>
 800ec10:	9900      	ldr	r1, [sp, #0]
 800ec12:	4605      	mov	r5, r0
 800ec14:	4630      	mov	r0, r6
 800ec16:	f7fe ff91 	bl	800db3c <_malloc_r>
 800ec1a:	b948      	cbnz	r0, 800ec30 <__smakebuf_r+0x44>
 800ec1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec20:	059a      	lsls	r2, r3, #22
 800ec22:	d4ef      	bmi.n	800ec04 <__smakebuf_r+0x18>
 800ec24:	f023 0303 	bic.w	r3, r3, #3
 800ec28:	f043 0302 	orr.w	r3, r3, #2
 800ec2c:	81a3      	strh	r3, [r4, #12]
 800ec2e:	e7e3      	b.n	800ebf8 <__smakebuf_r+0xc>
 800ec30:	89a3      	ldrh	r3, [r4, #12]
 800ec32:	6020      	str	r0, [r4, #0]
 800ec34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec38:	81a3      	strh	r3, [r4, #12]
 800ec3a:	9b00      	ldr	r3, [sp, #0]
 800ec3c:	6163      	str	r3, [r4, #20]
 800ec3e:	9b01      	ldr	r3, [sp, #4]
 800ec40:	6120      	str	r0, [r4, #16]
 800ec42:	b15b      	cbz	r3, 800ec5c <__smakebuf_r+0x70>
 800ec44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec48:	4630      	mov	r0, r6
 800ec4a:	f000 f81d 	bl	800ec88 <_isatty_r>
 800ec4e:	b128      	cbz	r0, 800ec5c <__smakebuf_r+0x70>
 800ec50:	89a3      	ldrh	r3, [r4, #12]
 800ec52:	f023 0303 	bic.w	r3, r3, #3
 800ec56:	f043 0301 	orr.w	r3, r3, #1
 800ec5a:	81a3      	strh	r3, [r4, #12]
 800ec5c:	89a3      	ldrh	r3, [r4, #12]
 800ec5e:	431d      	orrs	r5, r3
 800ec60:	81a5      	strh	r5, [r4, #12]
 800ec62:	e7cf      	b.n	800ec04 <__smakebuf_r+0x18>

0800ec64 <_fstat_r>:
 800ec64:	b538      	push	{r3, r4, r5, lr}
 800ec66:	4d07      	ldr	r5, [pc, #28]	; (800ec84 <_fstat_r+0x20>)
 800ec68:	2300      	movs	r3, #0
 800ec6a:	4604      	mov	r4, r0
 800ec6c:	4608      	mov	r0, r1
 800ec6e:	4611      	mov	r1, r2
 800ec70:	602b      	str	r3, [r5, #0]
 800ec72:	f7f5 fc6a 	bl	800454a <_fstat>
 800ec76:	1c43      	adds	r3, r0, #1
 800ec78:	d102      	bne.n	800ec80 <_fstat_r+0x1c>
 800ec7a:	682b      	ldr	r3, [r5, #0]
 800ec7c:	b103      	cbz	r3, 800ec80 <_fstat_r+0x1c>
 800ec7e:	6023      	str	r3, [r4, #0]
 800ec80:	bd38      	pop	{r3, r4, r5, pc}
 800ec82:	bf00      	nop
 800ec84:	200053b8 	.word	0x200053b8

0800ec88 <_isatty_r>:
 800ec88:	b538      	push	{r3, r4, r5, lr}
 800ec8a:	4d06      	ldr	r5, [pc, #24]	; (800eca4 <_isatty_r+0x1c>)
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	4604      	mov	r4, r0
 800ec90:	4608      	mov	r0, r1
 800ec92:	602b      	str	r3, [r5, #0]
 800ec94:	f7f5 fc69 	bl	800456a <_isatty>
 800ec98:	1c43      	adds	r3, r0, #1
 800ec9a:	d102      	bne.n	800eca2 <_isatty_r+0x1a>
 800ec9c:	682b      	ldr	r3, [r5, #0]
 800ec9e:	b103      	cbz	r3, 800eca2 <_isatty_r+0x1a>
 800eca0:	6023      	str	r3, [r4, #0]
 800eca2:	bd38      	pop	{r3, r4, r5, pc}
 800eca4:	200053b8 	.word	0x200053b8

0800eca8 <_raise_r>:
 800eca8:	291f      	cmp	r1, #31
 800ecaa:	b538      	push	{r3, r4, r5, lr}
 800ecac:	4604      	mov	r4, r0
 800ecae:	460d      	mov	r5, r1
 800ecb0:	d904      	bls.n	800ecbc <_raise_r+0x14>
 800ecb2:	2316      	movs	r3, #22
 800ecb4:	6003      	str	r3, [r0, #0]
 800ecb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ecba:	bd38      	pop	{r3, r4, r5, pc}
 800ecbc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ecbe:	b112      	cbz	r2, 800ecc6 <_raise_r+0x1e>
 800ecc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ecc4:	b94b      	cbnz	r3, 800ecda <_raise_r+0x32>
 800ecc6:	4620      	mov	r0, r4
 800ecc8:	f000 f830 	bl	800ed2c <_getpid_r>
 800eccc:	462a      	mov	r2, r5
 800ecce:	4601      	mov	r1, r0
 800ecd0:	4620      	mov	r0, r4
 800ecd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ecd6:	f000 b817 	b.w	800ed08 <_kill_r>
 800ecda:	2b01      	cmp	r3, #1
 800ecdc:	d00a      	beq.n	800ecf4 <_raise_r+0x4c>
 800ecde:	1c59      	adds	r1, r3, #1
 800ece0:	d103      	bne.n	800ecea <_raise_r+0x42>
 800ece2:	2316      	movs	r3, #22
 800ece4:	6003      	str	r3, [r0, #0]
 800ece6:	2001      	movs	r0, #1
 800ece8:	e7e7      	b.n	800ecba <_raise_r+0x12>
 800ecea:	2400      	movs	r4, #0
 800ecec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ecf0:	4628      	mov	r0, r5
 800ecf2:	4798      	blx	r3
 800ecf4:	2000      	movs	r0, #0
 800ecf6:	e7e0      	b.n	800ecba <_raise_r+0x12>

0800ecf8 <raise>:
 800ecf8:	4b02      	ldr	r3, [pc, #8]	; (800ed04 <raise+0xc>)
 800ecfa:	4601      	mov	r1, r0
 800ecfc:	6818      	ldr	r0, [r3, #0]
 800ecfe:	f7ff bfd3 	b.w	800eca8 <_raise_r>
 800ed02:	bf00      	nop
 800ed04:	20000070 	.word	0x20000070

0800ed08 <_kill_r>:
 800ed08:	b538      	push	{r3, r4, r5, lr}
 800ed0a:	4d07      	ldr	r5, [pc, #28]	; (800ed28 <_kill_r+0x20>)
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	4604      	mov	r4, r0
 800ed10:	4608      	mov	r0, r1
 800ed12:	4611      	mov	r1, r2
 800ed14:	602b      	str	r3, [r5, #0]
 800ed16:	f7f5 fbb9 	bl	800448c <_kill>
 800ed1a:	1c43      	adds	r3, r0, #1
 800ed1c:	d102      	bne.n	800ed24 <_kill_r+0x1c>
 800ed1e:	682b      	ldr	r3, [r5, #0]
 800ed20:	b103      	cbz	r3, 800ed24 <_kill_r+0x1c>
 800ed22:	6023      	str	r3, [r4, #0]
 800ed24:	bd38      	pop	{r3, r4, r5, pc}
 800ed26:	bf00      	nop
 800ed28:	200053b8 	.word	0x200053b8

0800ed2c <_getpid_r>:
 800ed2c:	f7f5 bba6 	b.w	800447c <_getpid>

0800ed30 <cos>:
 800ed30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed32:	ec53 2b10 	vmov	r2, r3, d0
 800ed36:	4826      	ldr	r0, [pc, #152]	; (800edd0 <cos+0xa0>)
 800ed38:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ed3c:	4281      	cmp	r1, r0
 800ed3e:	dc06      	bgt.n	800ed4e <cos+0x1e>
 800ed40:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800edc8 <cos+0x98>
 800ed44:	b005      	add	sp, #20
 800ed46:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed4a:	f000 bdf5 	b.w	800f938 <__kernel_cos>
 800ed4e:	4821      	ldr	r0, [pc, #132]	; (800edd4 <cos+0xa4>)
 800ed50:	4281      	cmp	r1, r0
 800ed52:	dd09      	ble.n	800ed68 <cos+0x38>
 800ed54:	ee10 0a10 	vmov	r0, s0
 800ed58:	4619      	mov	r1, r3
 800ed5a:	f7f1 fa95 	bl	8000288 <__aeabi_dsub>
 800ed5e:	ec41 0b10 	vmov	d0, r0, r1
 800ed62:	b005      	add	sp, #20
 800ed64:	f85d fb04 	ldr.w	pc, [sp], #4
 800ed68:	4668      	mov	r0, sp
 800ed6a:	f000 f88d 	bl	800ee88 <__ieee754_rem_pio2>
 800ed6e:	f000 0003 	and.w	r0, r0, #3
 800ed72:	2801      	cmp	r0, #1
 800ed74:	d00b      	beq.n	800ed8e <cos+0x5e>
 800ed76:	2802      	cmp	r0, #2
 800ed78:	d016      	beq.n	800eda8 <cos+0x78>
 800ed7a:	b9e0      	cbnz	r0, 800edb6 <cos+0x86>
 800ed7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ed80:	ed9d 0b00 	vldr	d0, [sp]
 800ed84:	f000 fdd8 	bl	800f938 <__kernel_cos>
 800ed88:	ec51 0b10 	vmov	r0, r1, d0
 800ed8c:	e7e7      	b.n	800ed5e <cos+0x2e>
 800ed8e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ed92:	ed9d 0b00 	vldr	d0, [sp]
 800ed96:	f000 fe97 	bl	800fac8 <__kernel_sin>
 800ed9a:	ec53 2b10 	vmov	r2, r3, d0
 800ed9e:	ee10 0a10 	vmov	r0, s0
 800eda2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800eda6:	e7da      	b.n	800ed5e <cos+0x2e>
 800eda8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800edac:	ed9d 0b00 	vldr	d0, [sp]
 800edb0:	f000 fdc2 	bl	800f938 <__kernel_cos>
 800edb4:	e7f1      	b.n	800ed9a <cos+0x6a>
 800edb6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800edba:	ed9d 0b00 	vldr	d0, [sp]
 800edbe:	2001      	movs	r0, #1
 800edc0:	f000 fe82 	bl	800fac8 <__kernel_sin>
 800edc4:	e7e0      	b.n	800ed88 <cos+0x58>
 800edc6:	bf00      	nop
	...
 800edd0:	3fe921fb 	.word	0x3fe921fb
 800edd4:	7fefffff 	.word	0x7fefffff

0800edd8 <sin>:
 800edd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800edda:	ec53 2b10 	vmov	r2, r3, d0
 800edde:	4828      	ldr	r0, [pc, #160]	; (800ee80 <sin+0xa8>)
 800ede0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ede4:	4281      	cmp	r1, r0
 800ede6:	dc07      	bgt.n	800edf8 <sin+0x20>
 800ede8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ee78 <sin+0xa0>
 800edec:	2000      	movs	r0, #0
 800edee:	b005      	add	sp, #20
 800edf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800edf4:	f000 be68 	b.w	800fac8 <__kernel_sin>
 800edf8:	4822      	ldr	r0, [pc, #136]	; (800ee84 <sin+0xac>)
 800edfa:	4281      	cmp	r1, r0
 800edfc:	dd09      	ble.n	800ee12 <sin+0x3a>
 800edfe:	ee10 0a10 	vmov	r0, s0
 800ee02:	4619      	mov	r1, r3
 800ee04:	f7f1 fa40 	bl	8000288 <__aeabi_dsub>
 800ee08:	ec41 0b10 	vmov	d0, r0, r1
 800ee0c:	b005      	add	sp, #20
 800ee0e:	f85d fb04 	ldr.w	pc, [sp], #4
 800ee12:	4668      	mov	r0, sp
 800ee14:	f000 f838 	bl	800ee88 <__ieee754_rem_pio2>
 800ee18:	f000 0003 	and.w	r0, r0, #3
 800ee1c:	2801      	cmp	r0, #1
 800ee1e:	d00c      	beq.n	800ee3a <sin+0x62>
 800ee20:	2802      	cmp	r0, #2
 800ee22:	d011      	beq.n	800ee48 <sin+0x70>
 800ee24:	b9f0      	cbnz	r0, 800ee64 <sin+0x8c>
 800ee26:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee2a:	ed9d 0b00 	vldr	d0, [sp]
 800ee2e:	2001      	movs	r0, #1
 800ee30:	f000 fe4a 	bl	800fac8 <__kernel_sin>
 800ee34:	ec51 0b10 	vmov	r0, r1, d0
 800ee38:	e7e6      	b.n	800ee08 <sin+0x30>
 800ee3a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee3e:	ed9d 0b00 	vldr	d0, [sp]
 800ee42:	f000 fd79 	bl	800f938 <__kernel_cos>
 800ee46:	e7f5      	b.n	800ee34 <sin+0x5c>
 800ee48:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee4c:	ed9d 0b00 	vldr	d0, [sp]
 800ee50:	2001      	movs	r0, #1
 800ee52:	f000 fe39 	bl	800fac8 <__kernel_sin>
 800ee56:	ec53 2b10 	vmov	r2, r3, d0
 800ee5a:	ee10 0a10 	vmov	r0, s0
 800ee5e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ee62:	e7d1      	b.n	800ee08 <sin+0x30>
 800ee64:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee68:	ed9d 0b00 	vldr	d0, [sp]
 800ee6c:	f000 fd64 	bl	800f938 <__kernel_cos>
 800ee70:	e7f1      	b.n	800ee56 <sin+0x7e>
 800ee72:	bf00      	nop
 800ee74:	f3af 8000 	nop.w
	...
 800ee80:	3fe921fb 	.word	0x3fe921fb
 800ee84:	7fefffff 	.word	0x7fefffff

0800ee88 <__ieee754_rem_pio2>:
 800ee88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee8c:	ed2d 8b02 	vpush	{d8}
 800ee90:	ec55 4b10 	vmov	r4, r5, d0
 800ee94:	4bca      	ldr	r3, [pc, #808]	; (800f1c0 <__ieee754_rem_pio2+0x338>)
 800ee96:	b08b      	sub	sp, #44	; 0x2c
 800ee98:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ee9c:	4598      	cmp	r8, r3
 800ee9e:	4682      	mov	sl, r0
 800eea0:	9502      	str	r5, [sp, #8]
 800eea2:	dc08      	bgt.n	800eeb6 <__ieee754_rem_pio2+0x2e>
 800eea4:	2200      	movs	r2, #0
 800eea6:	2300      	movs	r3, #0
 800eea8:	ed80 0b00 	vstr	d0, [r0]
 800eeac:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800eeb0:	f04f 0b00 	mov.w	fp, #0
 800eeb4:	e028      	b.n	800ef08 <__ieee754_rem_pio2+0x80>
 800eeb6:	4bc3      	ldr	r3, [pc, #780]	; (800f1c4 <__ieee754_rem_pio2+0x33c>)
 800eeb8:	4598      	cmp	r8, r3
 800eeba:	dc78      	bgt.n	800efae <__ieee754_rem_pio2+0x126>
 800eebc:	9b02      	ldr	r3, [sp, #8]
 800eebe:	4ec2      	ldr	r6, [pc, #776]	; (800f1c8 <__ieee754_rem_pio2+0x340>)
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	ee10 0a10 	vmov	r0, s0
 800eec6:	a3b0      	add	r3, pc, #704	; (adr r3, 800f188 <__ieee754_rem_pio2+0x300>)
 800eec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eecc:	4629      	mov	r1, r5
 800eece:	dd39      	ble.n	800ef44 <__ieee754_rem_pio2+0xbc>
 800eed0:	f7f1 f9da 	bl	8000288 <__aeabi_dsub>
 800eed4:	45b0      	cmp	r8, r6
 800eed6:	4604      	mov	r4, r0
 800eed8:	460d      	mov	r5, r1
 800eeda:	d01b      	beq.n	800ef14 <__ieee754_rem_pio2+0x8c>
 800eedc:	a3ac      	add	r3, pc, #688	; (adr r3, 800f190 <__ieee754_rem_pio2+0x308>)
 800eede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee2:	f7f1 f9d1 	bl	8000288 <__aeabi_dsub>
 800eee6:	4602      	mov	r2, r0
 800eee8:	460b      	mov	r3, r1
 800eeea:	e9ca 2300 	strd	r2, r3, [sl]
 800eeee:	4620      	mov	r0, r4
 800eef0:	4629      	mov	r1, r5
 800eef2:	f7f1 f9c9 	bl	8000288 <__aeabi_dsub>
 800eef6:	a3a6      	add	r3, pc, #664	; (adr r3, 800f190 <__ieee754_rem_pio2+0x308>)
 800eef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eefc:	f7f1 f9c4 	bl	8000288 <__aeabi_dsub>
 800ef00:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ef04:	f04f 0b01 	mov.w	fp, #1
 800ef08:	4658      	mov	r0, fp
 800ef0a:	b00b      	add	sp, #44	; 0x2c
 800ef0c:	ecbd 8b02 	vpop	{d8}
 800ef10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef14:	a3a0      	add	r3, pc, #640	; (adr r3, 800f198 <__ieee754_rem_pio2+0x310>)
 800ef16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1a:	f7f1 f9b5 	bl	8000288 <__aeabi_dsub>
 800ef1e:	a3a0      	add	r3, pc, #640	; (adr r3, 800f1a0 <__ieee754_rem_pio2+0x318>)
 800ef20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef24:	4604      	mov	r4, r0
 800ef26:	460d      	mov	r5, r1
 800ef28:	f7f1 f9ae 	bl	8000288 <__aeabi_dsub>
 800ef2c:	4602      	mov	r2, r0
 800ef2e:	460b      	mov	r3, r1
 800ef30:	e9ca 2300 	strd	r2, r3, [sl]
 800ef34:	4620      	mov	r0, r4
 800ef36:	4629      	mov	r1, r5
 800ef38:	f7f1 f9a6 	bl	8000288 <__aeabi_dsub>
 800ef3c:	a398      	add	r3, pc, #608	; (adr r3, 800f1a0 <__ieee754_rem_pio2+0x318>)
 800ef3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef42:	e7db      	b.n	800eefc <__ieee754_rem_pio2+0x74>
 800ef44:	f7f1 f9a2 	bl	800028c <__adddf3>
 800ef48:	45b0      	cmp	r8, r6
 800ef4a:	4604      	mov	r4, r0
 800ef4c:	460d      	mov	r5, r1
 800ef4e:	d016      	beq.n	800ef7e <__ieee754_rem_pio2+0xf6>
 800ef50:	a38f      	add	r3, pc, #572	; (adr r3, 800f190 <__ieee754_rem_pio2+0x308>)
 800ef52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef56:	f7f1 f999 	bl	800028c <__adddf3>
 800ef5a:	4602      	mov	r2, r0
 800ef5c:	460b      	mov	r3, r1
 800ef5e:	e9ca 2300 	strd	r2, r3, [sl]
 800ef62:	4620      	mov	r0, r4
 800ef64:	4629      	mov	r1, r5
 800ef66:	f7f1 f98f 	bl	8000288 <__aeabi_dsub>
 800ef6a:	a389      	add	r3, pc, #548	; (adr r3, 800f190 <__ieee754_rem_pio2+0x308>)
 800ef6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef70:	f7f1 f98c 	bl	800028c <__adddf3>
 800ef74:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800ef78:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ef7c:	e7c4      	b.n	800ef08 <__ieee754_rem_pio2+0x80>
 800ef7e:	a386      	add	r3, pc, #536	; (adr r3, 800f198 <__ieee754_rem_pio2+0x310>)
 800ef80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef84:	f7f1 f982 	bl	800028c <__adddf3>
 800ef88:	a385      	add	r3, pc, #532	; (adr r3, 800f1a0 <__ieee754_rem_pio2+0x318>)
 800ef8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef8e:	4604      	mov	r4, r0
 800ef90:	460d      	mov	r5, r1
 800ef92:	f7f1 f97b 	bl	800028c <__adddf3>
 800ef96:	4602      	mov	r2, r0
 800ef98:	460b      	mov	r3, r1
 800ef9a:	e9ca 2300 	strd	r2, r3, [sl]
 800ef9e:	4620      	mov	r0, r4
 800efa0:	4629      	mov	r1, r5
 800efa2:	f7f1 f971 	bl	8000288 <__aeabi_dsub>
 800efa6:	a37e      	add	r3, pc, #504	; (adr r3, 800f1a0 <__ieee754_rem_pio2+0x318>)
 800efa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efac:	e7e0      	b.n	800ef70 <__ieee754_rem_pio2+0xe8>
 800efae:	4b87      	ldr	r3, [pc, #540]	; (800f1cc <__ieee754_rem_pio2+0x344>)
 800efb0:	4598      	cmp	r8, r3
 800efb2:	f300 80d8 	bgt.w	800f166 <__ieee754_rem_pio2+0x2de>
 800efb6:	f000 fe45 	bl	800fc44 <fabs>
 800efba:	ec55 4b10 	vmov	r4, r5, d0
 800efbe:	ee10 0a10 	vmov	r0, s0
 800efc2:	a379      	add	r3, pc, #484	; (adr r3, 800f1a8 <__ieee754_rem_pio2+0x320>)
 800efc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc8:	4629      	mov	r1, r5
 800efca:	f7f1 fb15 	bl	80005f8 <__aeabi_dmul>
 800efce:	4b80      	ldr	r3, [pc, #512]	; (800f1d0 <__ieee754_rem_pio2+0x348>)
 800efd0:	2200      	movs	r2, #0
 800efd2:	f7f1 f95b 	bl	800028c <__adddf3>
 800efd6:	f7f1 fdbf 	bl	8000b58 <__aeabi_d2iz>
 800efda:	4683      	mov	fp, r0
 800efdc:	f7f1 faa2 	bl	8000524 <__aeabi_i2d>
 800efe0:	4602      	mov	r2, r0
 800efe2:	460b      	mov	r3, r1
 800efe4:	ec43 2b18 	vmov	d8, r2, r3
 800efe8:	a367      	add	r3, pc, #412	; (adr r3, 800f188 <__ieee754_rem_pio2+0x300>)
 800efea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efee:	f7f1 fb03 	bl	80005f8 <__aeabi_dmul>
 800eff2:	4602      	mov	r2, r0
 800eff4:	460b      	mov	r3, r1
 800eff6:	4620      	mov	r0, r4
 800eff8:	4629      	mov	r1, r5
 800effa:	f7f1 f945 	bl	8000288 <__aeabi_dsub>
 800effe:	a364      	add	r3, pc, #400	; (adr r3, 800f190 <__ieee754_rem_pio2+0x308>)
 800f000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f004:	4606      	mov	r6, r0
 800f006:	460f      	mov	r7, r1
 800f008:	ec51 0b18 	vmov	r0, r1, d8
 800f00c:	f7f1 faf4 	bl	80005f8 <__aeabi_dmul>
 800f010:	f1bb 0f1f 	cmp.w	fp, #31
 800f014:	4604      	mov	r4, r0
 800f016:	460d      	mov	r5, r1
 800f018:	dc0d      	bgt.n	800f036 <__ieee754_rem_pio2+0x1ae>
 800f01a:	4b6e      	ldr	r3, [pc, #440]	; (800f1d4 <__ieee754_rem_pio2+0x34c>)
 800f01c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800f020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f024:	4543      	cmp	r3, r8
 800f026:	d006      	beq.n	800f036 <__ieee754_rem_pio2+0x1ae>
 800f028:	4622      	mov	r2, r4
 800f02a:	462b      	mov	r3, r5
 800f02c:	4630      	mov	r0, r6
 800f02e:	4639      	mov	r1, r7
 800f030:	f7f1 f92a 	bl	8000288 <__aeabi_dsub>
 800f034:	e00e      	b.n	800f054 <__ieee754_rem_pio2+0x1cc>
 800f036:	462b      	mov	r3, r5
 800f038:	4622      	mov	r2, r4
 800f03a:	4630      	mov	r0, r6
 800f03c:	4639      	mov	r1, r7
 800f03e:	f7f1 f923 	bl	8000288 <__aeabi_dsub>
 800f042:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f046:	9303      	str	r3, [sp, #12]
 800f048:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f04c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800f050:	2b10      	cmp	r3, #16
 800f052:	dc02      	bgt.n	800f05a <__ieee754_rem_pio2+0x1d2>
 800f054:	e9ca 0100 	strd	r0, r1, [sl]
 800f058:	e039      	b.n	800f0ce <__ieee754_rem_pio2+0x246>
 800f05a:	a34f      	add	r3, pc, #316	; (adr r3, 800f198 <__ieee754_rem_pio2+0x310>)
 800f05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f060:	ec51 0b18 	vmov	r0, r1, d8
 800f064:	f7f1 fac8 	bl	80005f8 <__aeabi_dmul>
 800f068:	4604      	mov	r4, r0
 800f06a:	460d      	mov	r5, r1
 800f06c:	4602      	mov	r2, r0
 800f06e:	460b      	mov	r3, r1
 800f070:	4630      	mov	r0, r6
 800f072:	4639      	mov	r1, r7
 800f074:	f7f1 f908 	bl	8000288 <__aeabi_dsub>
 800f078:	4602      	mov	r2, r0
 800f07a:	460b      	mov	r3, r1
 800f07c:	4680      	mov	r8, r0
 800f07e:	4689      	mov	r9, r1
 800f080:	4630      	mov	r0, r6
 800f082:	4639      	mov	r1, r7
 800f084:	f7f1 f900 	bl	8000288 <__aeabi_dsub>
 800f088:	4622      	mov	r2, r4
 800f08a:	462b      	mov	r3, r5
 800f08c:	f7f1 f8fc 	bl	8000288 <__aeabi_dsub>
 800f090:	a343      	add	r3, pc, #268	; (adr r3, 800f1a0 <__ieee754_rem_pio2+0x318>)
 800f092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f096:	4604      	mov	r4, r0
 800f098:	460d      	mov	r5, r1
 800f09a:	ec51 0b18 	vmov	r0, r1, d8
 800f09e:	f7f1 faab 	bl	80005f8 <__aeabi_dmul>
 800f0a2:	4622      	mov	r2, r4
 800f0a4:	462b      	mov	r3, r5
 800f0a6:	f7f1 f8ef 	bl	8000288 <__aeabi_dsub>
 800f0aa:	4602      	mov	r2, r0
 800f0ac:	460b      	mov	r3, r1
 800f0ae:	4604      	mov	r4, r0
 800f0b0:	460d      	mov	r5, r1
 800f0b2:	4640      	mov	r0, r8
 800f0b4:	4649      	mov	r1, r9
 800f0b6:	f7f1 f8e7 	bl	8000288 <__aeabi_dsub>
 800f0ba:	9a03      	ldr	r2, [sp, #12]
 800f0bc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f0c0:	1ad3      	subs	r3, r2, r3
 800f0c2:	2b31      	cmp	r3, #49	; 0x31
 800f0c4:	dc24      	bgt.n	800f110 <__ieee754_rem_pio2+0x288>
 800f0c6:	e9ca 0100 	strd	r0, r1, [sl]
 800f0ca:	4646      	mov	r6, r8
 800f0cc:	464f      	mov	r7, r9
 800f0ce:	e9da 8900 	ldrd	r8, r9, [sl]
 800f0d2:	4630      	mov	r0, r6
 800f0d4:	4642      	mov	r2, r8
 800f0d6:	464b      	mov	r3, r9
 800f0d8:	4639      	mov	r1, r7
 800f0da:	f7f1 f8d5 	bl	8000288 <__aeabi_dsub>
 800f0de:	462b      	mov	r3, r5
 800f0e0:	4622      	mov	r2, r4
 800f0e2:	f7f1 f8d1 	bl	8000288 <__aeabi_dsub>
 800f0e6:	9b02      	ldr	r3, [sp, #8]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f0ee:	f6bf af0b 	bge.w	800ef08 <__ieee754_rem_pio2+0x80>
 800f0f2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f0f6:	f8ca 3004 	str.w	r3, [sl, #4]
 800f0fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f0fe:	f8ca 8000 	str.w	r8, [sl]
 800f102:	f8ca 0008 	str.w	r0, [sl, #8]
 800f106:	f8ca 300c 	str.w	r3, [sl, #12]
 800f10a:	f1cb 0b00 	rsb	fp, fp, #0
 800f10e:	e6fb      	b.n	800ef08 <__ieee754_rem_pio2+0x80>
 800f110:	a327      	add	r3, pc, #156	; (adr r3, 800f1b0 <__ieee754_rem_pio2+0x328>)
 800f112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f116:	ec51 0b18 	vmov	r0, r1, d8
 800f11a:	f7f1 fa6d 	bl	80005f8 <__aeabi_dmul>
 800f11e:	4604      	mov	r4, r0
 800f120:	460d      	mov	r5, r1
 800f122:	4602      	mov	r2, r0
 800f124:	460b      	mov	r3, r1
 800f126:	4640      	mov	r0, r8
 800f128:	4649      	mov	r1, r9
 800f12a:	f7f1 f8ad 	bl	8000288 <__aeabi_dsub>
 800f12e:	4602      	mov	r2, r0
 800f130:	460b      	mov	r3, r1
 800f132:	4606      	mov	r6, r0
 800f134:	460f      	mov	r7, r1
 800f136:	4640      	mov	r0, r8
 800f138:	4649      	mov	r1, r9
 800f13a:	f7f1 f8a5 	bl	8000288 <__aeabi_dsub>
 800f13e:	4622      	mov	r2, r4
 800f140:	462b      	mov	r3, r5
 800f142:	f7f1 f8a1 	bl	8000288 <__aeabi_dsub>
 800f146:	a31c      	add	r3, pc, #112	; (adr r3, 800f1b8 <__ieee754_rem_pio2+0x330>)
 800f148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14c:	4604      	mov	r4, r0
 800f14e:	460d      	mov	r5, r1
 800f150:	ec51 0b18 	vmov	r0, r1, d8
 800f154:	f7f1 fa50 	bl	80005f8 <__aeabi_dmul>
 800f158:	4622      	mov	r2, r4
 800f15a:	462b      	mov	r3, r5
 800f15c:	f7f1 f894 	bl	8000288 <__aeabi_dsub>
 800f160:	4604      	mov	r4, r0
 800f162:	460d      	mov	r5, r1
 800f164:	e760      	b.n	800f028 <__ieee754_rem_pio2+0x1a0>
 800f166:	4b1c      	ldr	r3, [pc, #112]	; (800f1d8 <__ieee754_rem_pio2+0x350>)
 800f168:	4598      	cmp	r8, r3
 800f16a:	dd37      	ble.n	800f1dc <__ieee754_rem_pio2+0x354>
 800f16c:	ee10 2a10 	vmov	r2, s0
 800f170:	462b      	mov	r3, r5
 800f172:	4620      	mov	r0, r4
 800f174:	4629      	mov	r1, r5
 800f176:	f7f1 f887 	bl	8000288 <__aeabi_dsub>
 800f17a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f17e:	e9ca 0100 	strd	r0, r1, [sl]
 800f182:	e695      	b.n	800eeb0 <__ieee754_rem_pio2+0x28>
 800f184:	f3af 8000 	nop.w
 800f188:	54400000 	.word	0x54400000
 800f18c:	3ff921fb 	.word	0x3ff921fb
 800f190:	1a626331 	.word	0x1a626331
 800f194:	3dd0b461 	.word	0x3dd0b461
 800f198:	1a600000 	.word	0x1a600000
 800f19c:	3dd0b461 	.word	0x3dd0b461
 800f1a0:	2e037073 	.word	0x2e037073
 800f1a4:	3ba3198a 	.word	0x3ba3198a
 800f1a8:	6dc9c883 	.word	0x6dc9c883
 800f1ac:	3fe45f30 	.word	0x3fe45f30
 800f1b0:	2e000000 	.word	0x2e000000
 800f1b4:	3ba3198a 	.word	0x3ba3198a
 800f1b8:	252049c1 	.word	0x252049c1
 800f1bc:	397b839a 	.word	0x397b839a
 800f1c0:	3fe921fb 	.word	0x3fe921fb
 800f1c4:	4002d97b 	.word	0x4002d97b
 800f1c8:	3ff921fb 	.word	0x3ff921fb
 800f1cc:	413921fb 	.word	0x413921fb
 800f1d0:	3fe00000 	.word	0x3fe00000
 800f1d4:	08010d94 	.word	0x08010d94
 800f1d8:	7fefffff 	.word	0x7fefffff
 800f1dc:	ea4f 5628 	mov.w	r6, r8, asr #20
 800f1e0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800f1e4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800f1e8:	4620      	mov	r0, r4
 800f1ea:	460d      	mov	r5, r1
 800f1ec:	f7f1 fcb4 	bl	8000b58 <__aeabi_d2iz>
 800f1f0:	f7f1 f998 	bl	8000524 <__aeabi_i2d>
 800f1f4:	4602      	mov	r2, r0
 800f1f6:	460b      	mov	r3, r1
 800f1f8:	4620      	mov	r0, r4
 800f1fa:	4629      	mov	r1, r5
 800f1fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f200:	f7f1 f842 	bl	8000288 <__aeabi_dsub>
 800f204:	4b21      	ldr	r3, [pc, #132]	; (800f28c <__ieee754_rem_pio2+0x404>)
 800f206:	2200      	movs	r2, #0
 800f208:	f7f1 f9f6 	bl	80005f8 <__aeabi_dmul>
 800f20c:	460d      	mov	r5, r1
 800f20e:	4604      	mov	r4, r0
 800f210:	f7f1 fca2 	bl	8000b58 <__aeabi_d2iz>
 800f214:	f7f1 f986 	bl	8000524 <__aeabi_i2d>
 800f218:	4602      	mov	r2, r0
 800f21a:	460b      	mov	r3, r1
 800f21c:	4620      	mov	r0, r4
 800f21e:	4629      	mov	r1, r5
 800f220:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f224:	f7f1 f830 	bl	8000288 <__aeabi_dsub>
 800f228:	4b18      	ldr	r3, [pc, #96]	; (800f28c <__ieee754_rem_pio2+0x404>)
 800f22a:	2200      	movs	r2, #0
 800f22c:	f7f1 f9e4 	bl	80005f8 <__aeabi_dmul>
 800f230:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f234:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800f238:	2703      	movs	r7, #3
 800f23a:	2400      	movs	r4, #0
 800f23c:	2500      	movs	r5, #0
 800f23e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800f242:	4622      	mov	r2, r4
 800f244:	462b      	mov	r3, r5
 800f246:	46b9      	mov	r9, r7
 800f248:	3f01      	subs	r7, #1
 800f24a:	f7f1 fc3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800f24e:	2800      	cmp	r0, #0
 800f250:	d1f5      	bne.n	800f23e <__ieee754_rem_pio2+0x3b6>
 800f252:	4b0f      	ldr	r3, [pc, #60]	; (800f290 <__ieee754_rem_pio2+0x408>)
 800f254:	9301      	str	r3, [sp, #4]
 800f256:	2302      	movs	r3, #2
 800f258:	9300      	str	r3, [sp, #0]
 800f25a:	4632      	mov	r2, r6
 800f25c:	464b      	mov	r3, r9
 800f25e:	4651      	mov	r1, sl
 800f260:	a804      	add	r0, sp, #16
 800f262:	f000 f819 	bl	800f298 <__kernel_rem_pio2>
 800f266:	9b02      	ldr	r3, [sp, #8]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	4683      	mov	fp, r0
 800f26c:	f6bf ae4c 	bge.w	800ef08 <__ieee754_rem_pio2+0x80>
 800f270:	e9da 2100 	ldrd	r2, r1, [sl]
 800f274:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f278:	e9ca 2300 	strd	r2, r3, [sl]
 800f27c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800f280:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f284:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800f288:	e73f      	b.n	800f10a <__ieee754_rem_pio2+0x282>
 800f28a:	bf00      	nop
 800f28c:	41700000 	.word	0x41700000
 800f290:	08010e14 	.word	0x08010e14
 800f294:	00000000 	.word	0x00000000

0800f298 <__kernel_rem_pio2>:
 800f298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f29c:	ed2d 8b02 	vpush	{d8}
 800f2a0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800f2a4:	f112 0f14 	cmn.w	r2, #20
 800f2a8:	9306      	str	r3, [sp, #24]
 800f2aa:	9104      	str	r1, [sp, #16]
 800f2ac:	4bc2      	ldr	r3, [pc, #776]	; (800f5b8 <__kernel_rem_pio2+0x320>)
 800f2ae:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800f2b0:	9009      	str	r0, [sp, #36]	; 0x24
 800f2b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f2b6:	9300      	str	r3, [sp, #0]
 800f2b8:	9b06      	ldr	r3, [sp, #24]
 800f2ba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800f2be:	bfa8      	it	ge
 800f2c0:	1ed4      	subge	r4, r2, #3
 800f2c2:	9305      	str	r3, [sp, #20]
 800f2c4:	bfb2      	itee	lt
 800f2c6:	2400      	movlt	r4, #0
 800f2c8:	2318      	movge	r3, #24
 800f2ca:	fb94 f4f3 	sdivge	r4, r4, r3
 800f2ce:	f06f 0317 	mvn.w	r3, #23
 800f2d2:	fb04 3303 	mla	r3, r4, r3, r3
 800f2d6:	eb03 0a02 	add.w	sl, r3, r2
 800f2da:	9b00      	ldr	r3, [sp, #0]
 800f2dc:	9a05      	ldr	r2, [sp, #20]
 800f2de:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800f5a8 <__kernel_rem_pio2+0x310>
 800f2e2:	eb03 0802 	add.w	r8, r3, r2
 800f2e6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f2e8:	1aa7      	subs	r7, r4, r2
 800f2ea:	ae20      	add	r6, sp, #128	; 0x80
 800f2ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f2f0:	2500      	movs	r5, #0
 800f2f2:	4545      	cmp	r5, r8
 800f2f4:	dd13      	ble.n	800f31e <__kernel_rem_pio2+0x86>
 800f2f6:	9b06      	ldr	r3, [sp, #24]
 800f2f8:	aa20      	add	r2, sp, #128	; 0x80
 800f2fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f2fe:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800f302:	f04f 0800 	mov.w	r8, #0
 800f306:	9b00      	ldr	r3, [sp, #0]
 800f308:	4598      	cmp	r8, r3
 800f30a:	dc31      	bgt.n	800f370 <__kernel_rem_pio2+0xd8>
 800f30c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800f5a8 <__kernel_rem_pio2+0x310>
 800f310:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f314:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f318:	462f      	mov	r7, r5
 800f31a:	2600      	movs	r6, #0
 800f31c:	e01b      	b.n	800f356 <__kernel_rem_pio2+0xbe>
 800f31e:	42ef      	cmn	r7, r5
 800f320:	d407      	bmi.n	800f332 <__kernel_rem_pio2+0x9a>
 800f322:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f326:	f7f1 f8fd 	bl	8000524 <__aeabi_i2d>
 800f32a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f32e:	3501      	adds	r5, #1
 800f330:	e7df      	b.n	800f2f2 <__kernel_rem_pio2+0x5a>
 800f332:	ec51 0b18 	vmov	r0, r1, d8
 800f336:	e7f8      	b.n	800f32a <__kernel_rem_pio2+0x92>
 800f338:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f33c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f340:	f7f1 f95a 	bl	80005f8 <__aeabi_dmul>
 800f344:	4602      	mov	r2, r0
 800f346:	460b      	mov	r3, r1
 800f348:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f34c:	f7f0 ff9e 	bl	800028c <__adddf3>
 800f350:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f354:	3601      	adds	r6, #1
 800f356:	9b05      	ldr	r3, [sp, #20]
 800f358:	429e      	cmp	r6, r3
 800f35a:	f1a7 0708 	sub.w	r7, r7, #8
 800f35e:	ddeb      	ble.n	800f338 <__kernel_rem_pio2+0xa0>
 800f360:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f364:	f108 0801 	add.w	r8, r8, #1
 800f368:	ecab 7b02 	vstmia	fp!, {d7}
 800f36c:	3508      	adds	r5, #8
 800f36e:	e7ca      	b.n	800f306 <__kernel_rem_pio2+0x6e>
 800f370:	9b00      	ldr	r3, [sp, #0]
 800f372:	aa0c      	add	r2, sp, #48	; 0x30
 800f374:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f378:	930b      	str	r3, [sp, #44]	; 0x2c
 800f37a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800f37c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f380:	9c00      	ldr	r4, [sp, #0]
 800f382:	930a      	str	r3, [sp, #40]	; 0x28
 800f384:	00e3      	lsls	r3, r4, #3
 800f386:	9308      	str	r3, [sp, #32]
 800f388:	ab98      	add	r3, sp, #608	; 0x260
 800f38a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f38e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f392:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800f396:	ab70      	add	r3, sp, #448	; 0x1c0
 800f398:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800f39c:	46c3      	mov	fp, r8
 800f39e:	46a1      	mov	r9, r4
 800f3a0:	f1b9 0f00 	cmp.w	r9, #0
 800f3a4:	f1a5 0508 	sub.w	r5, r5, #8
 800f3a8:	dc77      	bgt.n	800f49a <__kernel_rem_pio2+0x202>
 800f3aa:	ec47 6b10 	vmov	d0, r6, r7
 800f3ae:	4650      	mov	r0, sl
 800f3b0:	f000 fc52 	bl	800fc58 <scalbn>
 800f3b4:	ec57 6b10 	vmov	r6, r7, d0
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f3be:	ee10 0a10 	vmov	r0, s0
 800f3c2:	4639      	mov	r1, r7
 800f3c4:	f7f1 f918 	bl	80005f8 <__aeabi_dmul>
 800f3c8:	ec41 0b10 	vmov	d0, r0, r1
 800f3cc:	f000 fcc4 	bl	800fd58 <floor>
 800f3d0:	4b7a      	ldr	r3, [pc, #488]	; (800f5bc <__kernel_rem_pio2+0x324>)
 800f3d2:	ec51 0b10 	vmov	r0, r1, d0
 800f3d6:	2200      	movs	r2, #0
 800f3d8:	f7f1 f90e 	bl	80005f8 <__aeabi_dmul>
 800f3dc:	4602      	mov	r2, r0
 800f3de:	460b      	mov	r3, r1
 800f3e0:	4630      	mov	r0, r6
 800f3e2:	4639      	mov	r1, r7
 800f3e4:	f7f0 ff50 	bl	8000288 <__aeabi_dsub>
 800f3e8:	460f      	mov	r7, r1
 800f3ea:	4606      	mov	r6, r0
 800f3ec:	f7f1 fbb4 	bl	8000b58 <__aeabi_d2iz>
 800f3f0:	9002      	str	r0, [sp, #8]
 800f3f2:	f7f1 f897 	bl	8000524 <__aeabi_i2d>
 800f3f6:	4602      	mov	r2, r0
 800f3f8:	460b      	mov	r3, r1
 800f3fa:	4630      	mov	r0, r6
 800f3fc:	4639      	mov	r1, r7
 800f3fe:	f7f0 ff43 	bl	8000288 <__aeabi_dsub>
 800f402:	f1ba 0f00 	cmp.w	sl, #0
 800f406:	4606      	mov	r6, r0
 800f408:	460f      	mov	r7, r1
 800f40a:	dd6d      	ble.n	800f4e8 <__kernel_rem_pio2+0x250>
 800f40c:	1e61      	subs	r1, r4, #1
 800f40e:	ab0c      	add	r3, sp, #48	; 0x30
 800f410:	9d02      	ldr	r5, [sp, #8]
 800f412:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f416:	f1ca 0018 	rsb	r0, sl, #24
 800f41a:	fa43 f200 	asr.w	r2, r3, r0
 800f41e:	4415      	add	r5, r2
 800f420:	4082      	lsls	r2, r0
 800f422:	1a9b      	subs	r3, r3, r2
 800f424:	aa0c      	add	r2, sp, #48	; 0x30
 800f426:	9502      	str	r5, [sp, #8]
 800f428:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f42c:	f1ca 0217 	rsb	r2, sl, #23
 800f430:	fa43 fb02 	asr.w	fp, r3, r2
 800f434:	f1bb 0f00 	cmp.w	fp, #0
 800f438:	dd65      	ble.n	800f506 <__kernel_rem_pio2+0x26e>
 800f43a:	9b02      	ldr	r3, [sp, #8]
 800f43c:	2200      	movs	r2, #0
 800f43e:	3301      	adds	r3, #1
 800f440:	9302      	str	r3, [sp, #8]
 800f442:	4615      	mov	r5, r2
 800f444:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f448:	4294      	cmp	r4, r2
 800f44a:	f300 809f 	bgt.w	800f58c <__kernel_rem_pio2+0x2f4>
 800f44e:	f1ba 0f00 	cmp.w	sl, #0
 800f452:	dd07      	ble.n	800f464 <__kernel_rem_pio2+0x1cc>
 800f454:	f1ba 0f01 	cmp.w	sl, #1
 800f458:	f000 80c1 	beq.w	800f5de <__kernel_rem_pio2+0x346>
 800f45c:	f1ba 0f02 	cmp.w	sl, #2
 800f460:	f000 80c7 	beq.w	800f5f2 <__kernel_rem_pio2+0x35a>
 800f464:	f1bb 0f02 	cmp.w	fp, #2
 800f468:	d14d      	bne.n	800f506 <__kernel_rem_pio2+0x26e>
 800f46a:	4632      	mov	r2, r6
 800f46c:	463b      	mov	r3, r7
 800f46e:	4954      	ldr	r1, [pc, #336]	; (800f5c0 <__kernel_rem_pio2+0x328>)
 800f470:	2000      	movs	r0, #0
 800f472:	f7f0 ff09 	bl	8000288 <__aeabi_dsub>
 800f476:	4606      	mov	r6, r0
 800f478:	460f      	mov	r7, r1
 800f47a:	2d00      	cmp	r5, #0
 800f47c:	d043      	beq.n	800f506 <__kernel_rem_pio2+0x26e>
 800f47e:	4650      	mov	r0, sl
 800f480:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800f5b0 <__kernel_rem_pio2+0x318>
 800f484:	f000 fbe8 	bl	800fc58 <scalbn>
 800f488:	4630      	mov	r0, r6
 800f48a:	4639      	mov	r1, r7
 800f48c:	ec53 2b10 	vmov	r2, r3, d0
 800f490:	f7f0 fefa 	bl	8000288 <__aeabi_dsub>
 800f494:	4606      	mov	r6, r0
 800f496:	460f      	mov	r7, r1
 800f498:	e035      	b.n	800f506 <__kernel_rem_pio2+0x26e>
 800f49a:	4b4a      	ldr	r3, [pc, #296]	; (800f5c4 <__kernel_rem_pio2+0x32c>)
 800f49c:	2200      	movs	r2, #0
 800f49e:	4630      	mov	r0, r6
 800f4a0:	4639      	mov	r1, r7
 800f4a2:	f7f1 f8a9 	bl	80005f8 <__aeabi_dmul>
 800f4a6:	f7f1 fb57 	bl	8000b58 <__aeabi_d2iz>
 800f4aa:	f7f1 f83b 	bl	8000524 <__aeabi_i2d>
 800f4ae:	4602      	mov	r2, r0
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	ec43 2b18 	vmov	d8, r2, r3
 800f4b6:	4b44      	ldr	r3, [pc, #272]	; (800f5c8 <__kernel_rem_pio2+0x330>)
 800f4b8:	2200      	movs	r2, #0
 800f4ba:	f7f1 f89d 	bl	80005f8 <__aeabi_dmul>
 800f4be:	4602      	mov	r2, r0
 800f4c0:	460b      	mov	r3, r1
 800f4c2:	4630      	mov	r0, r6
 800f4c4:	4639      	mov	r1, r7
 800f4c6:	f7f0 fedf 	bl	8000288 <__aeabi_dsub>
 800f4ca:	f7f1 fb45 	bl	8000b58 <__aeabi_d2iz>
 800f4ce:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f4d2:	f84b 0b04 	str.w	r0, [fp], #4
 800f4d6:	ec51 0b18 	vmov	r0, r1, d8
 800f4da:	f7f0 fed7 	bl	800028c <__adddf3>
 800f4de:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800f4e2:	4606      	mov	r6, r0
 800f4e4:	460f      	mov	r7, r1
 800f4e6:	e75b      	b.n	800f3a0 <__kernel_rem_pio2+0x108>
 800f4e8:	d106      	bne.n	800f4f8 <__kernel_rem_pio2+0x260>
 800f4ea:	1e63      	subs	r3, r4, #1
 800f4ec:	aa0c      	add	r2, sp, #48	; 0x30
 800f4ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f4f2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800f4f6:	e79d      	b.n	800f434 <__kernel_rem_pio2+0x19c>
 800f4f8:	4b34      	ldr	r3, [pc, #208]	; (800f5cc <__kernel_rem_pio2+0x334>)
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	f7f1 fb02 	bl	8000b04 <__aeabi_dcmpge>
 800f500:	2800      	cmp	r0, #0
 800f502:	d140      	bne.n	800f586 <__kernel_rem_pio2+0x2ee>
 800f504:	4683      	mov	fp, r0
 800f506:	2200      	movs	r2, #0
 800f508:	2300      	movs	r3, #0
 800f50a:	4630      	mov	r0, r6
 800f50c:	4639      	mov	r1, r7
 800f50e:	f7f1 fadb 	bl	8000ac8 <__aeabi_dcmpeq>
 800f512:	2800      	cmp	r0, #0
 800f514:	f000 80c1 	beq.w	800f69a <__kernel_rem_pio2+0x402>
 800f518:	1e65      	subs	r5, r4, #1
 800f51a:	462b      	mov	r3, r5
 800f51c:	2200      	movs	r2, #0
 800f51e:	9900      	ldr	r1, [sp, #0]
 800f520:	428b      	cmp	r3, r1
 800f522:	da6d      	bge.n	800f600 <__kernel_rem_pio2+0x368>
 800f524:	2a00      	cmp	r2, #0
 800f526:	f000 808a 	beq.w	800f63e <__kernel_rem_pio2+0x3a6>
 800f52a:	ab0c      	add	r3, sp, #48	; 0x30
 800f52c:	f1aa 0a18 	sub.w	sl, sl, #24
 800f530:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f534:	2b00      	cmp	r3, #0
 800f536:	f000 80ae 	beq.w	800f696 <__kernel_rem_pio2+0x3fe>
 800f53a:	4650      	mov	r0, sl
 800f53c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800f5b0 <__kernel_rem_pio2+0x318>
 800f540:	f000 fb8a 	bl	800fc58 <scalbn>
 800f544:	1c6b      	adds	r3, r5, #1
 800f546:	00da      	lsls	r2, r3, #3
 800f548:	9205      	str	r2, [sp, #20]
 800f54a:	ec57 6b10 	vmov	r6, r7, d0
 800f54e:	aa70      	add	r2, sp, #448	; 0x1c0
 800f550:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800f5c4 <__kernel_rem_pio2+0x32c>
 800f554:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800f558:	462c      	mov	r4, r5
 800f55a:	f04f 0800 	mov.w	r8, #0
 800f55e:	2c00      	cmp	r4, #0
 800f560:	f280 80d4 	bge.w	800f70c <__kernel_rem_pio2+0x474>
 800f564:	462c      	mov	r4, r5
 800f566:	2c00      	cmp	r4, #0
 800f568:	f2c0 8102 	blt.w	800f770 <__kernel_rem_pio2+0x4d8>
 800f56c:	4b18      	ldr	r3, [pc, #96]	; (800f5d0 <__kernel_rem_pio2+0x338>)
 800f56e:	461e      	mov	r6, r3
 800f570:	ab70      	add	r3, sp, #448	; 0x1c0
 800f572:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800f576:	1b2b      	subs	r3, r5, r4
 800f578:	f04f 0900 	mov.w	r9, #0
 800f57c:	f04f 0a00 	mov.w	sl, #0
 800f580:	2700      	movs	r7, #0
 800f582:	9306      	str	r3, [sp, #24]
 800f584:	e0e6      	b.n	800f754 <__kernel_rem_pio2+0x4bc>
 800f586:	f04f 0b02 	mov.w	fp, #2
 800f58a:	e756      	b.n	800f43a <__kernel_rem_pio2+0x1a2>
 800f58c:	f8d8 3000 	ldr.w	r3, [r8]
 800f590:	bb05      	cbnz	r5, 800f5d4 <__kernel_rem_pio2+0x33c>
 800f592:	b123      	cbz	r3, 800f59e <__kernel_rem_pio2+0x306>
 800f594:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f598:	f8c8 3000 	str.w	r3, [r8]
 800f59c:	2301      	movs	r3, #1
 800f59e:	3201      	adds	r2, #1
 800f5a0:	f108 0804 	add.w	r8, r8, #4
 800f5a4:	461d      	mov	r5, r3
 800f5a6:	e74f      	b.n	800f448 <__kernel_rem_pio2+0x1b0>
	...
 800f5b4:	3ff00000 	.word	0x3ff00000
 800f5b8:	08010f60 	.word	0x08010f60
 800f5bc:	40200000 	.word	0x40200000
 800f5c0:	3ff00000 	.word	0x3ff00000
 800f5c4:	3e700000 	.word	0x3e700000
 800f5c8:	41700000 	.word	0x41700000
 800f5cc:	3fe00000 	.word	0x3fe00000
 800f5d0:	08010f20 	.word	0x08010f20
 800f5d4:	1acb      	subs	r3, r1, r3
 800f5d6:	f8c8 3000 	str.w	r3, [r8]
 800f5da:	462b      	mov	r3, r5
 800f5dc:	e7df      	b.n	800f59e <__kernel_rem_pio2+0x306>
 800f5de:	1e62      	subs	r2, r4, #1
 800f5e0:	ab0c      	add	r3, sp, #48	; 0x30
 800f5e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5e6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f5ea:	a90c      	add	r1, sp, #48	; 0x30
 800f5ec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f5f0:	e738      	b.n	800f464 <__kernel_rem_pio2+0x1cc>
 800f5f2:	1e62      	subs	r2, r4, #1
 800f5f4:	ab0c      	add	r3, sp, #48	; 0x30
 800f5f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f5fa:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f5fe:	e7f4      	b.n	800f5ea <__kernel_rem_pio2+0x352>
 800f600:	a90c      	add	r1, sp, #48	; 0x30
 800f602:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f606:	3b01      	subs	r3, #1
 800f608:	430a      	orrs	r2, r1
 800f60a:	e788      	b.n	800f51e <__kernel_rem_pio2+0x286>
 800f60c:	3301      	adds	r3, #1
 800f60e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f612:	2900      	cmp	r1, #0
 800f614:	d0fa      	beq.n	800f60c <__kernel_rem_pio2+0x374>
 800f616:	9a08      	ldr	r2, [sp, #32]
 800f618:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800f61c:	446a      	add	r2, sp
 800f61e:	3a98      	subs	r2, #152	; 0x98
 800f620:	9208      	str	r2, [sp, #32]
 800f622:	9a06      	ldr	r2, [sp, #24]
 800f624:	a920      	add	r1, sp, #128	; 0x80
 800f626:	18a2      	adds	r2, r4, r2
 800f628:	18e3      	adds	r3, r4, r3
 800f62a:	f104 0801 	add.w	r8, r4, #1
 800f62e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800f632:	9302      	str	r3, [sp, #8]
 800f634:	9b02      	ldr	r3, [sp, #8]
 800f636:	4543      	cmp	r3, r8
 800f638:	da04      	bge.n	800f644 <__kernel_rem_pio2+0x3ac>
 800f63a:	461c      	mov	r4, r3
 800f63c:	e6a2      	b.n	800f384 <__kernel_rem_pio2+0xec>
 800f63e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f640:	2301      	movs	r3, #1
 800f642:	e7e4      	b.n	800f60e <__kernel_rem_pio2+0x376>
 800f644:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f646:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f64a:	f7f0 ff6b 	bl	8000524 <__aeabi_i2d>
 800f64e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800f652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f654:	46ab      	mov	fp, r5
 800f656:	461c      	mov	r4, r3
 800f658:	f04f 0900 	mov.w	r9, #0
 800f65c:	2600      	movs	r6, #0
 800f65e:	2700      	movs	r7, #0
 800f660:	9b05      	ldr	r3, [sp, #20]
 800f662:	4599      	cmp	r9, r3
 800f664:	dd06      	ble.n	800f674 <__kernel_rem_pio2+0x3dc>
 800f666:	9b08      	ldr	r3, [sp, #32]
 800f668:	e8e3 6702 	strd	r6, r7, [r3], #8
 800f66c:	f108 0801 	add.w	r8, r8, #1
 800f670:	9308      	str	r3, [sp, #32]
 800f672:	e7df      	b.n	800f634 <__kernel_rem_pio2+0x39c>
 800f674:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f678:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f67c:	f7f0 ffbc 	bl	80005f8 <__aeabi_dmul>
 800f680:	4602      	mov	r2, r0
 800f682:	460b      	mov	r3, r1
 800f684:	4630      	mov	r0, r6
 800f686:	4639      	mov	r1, r7
 800f688:	f7f0 fe00 	bl	800028c <__adddf3>
 800f68c:	f109 0901 	add.w	r9, r9, #1
 800f690:	4606      	mov	r6, r0
 800f692:	460f      	mov	r7, r1
 800f694:	e7e4      	b.n	800f660 <__kernel_rem_pio2+0x3c8>
 800f696:	3d01      	subs	r5, #1
 800f698:	e747      	b.n	800f52a <__kernel_rem_pio2+0x292>
 800f69a:	ec47 6b10 	vmov	d0, r6, r7
 800f69e:	f1ca 0000 	rsb	r0, sl, #0
 800f6a2:	f000 fad9 	bl	800fc58 <scalbn>
 800f6a6:	ec57 6b10 	vmov	r6, r7, d0
 800f6aa:	4ba0      	ldr	r3, [pc, #640]	; (800f92c <__kernel_rem_pio2+0x694>)
 800f6ac:	ee10 0a10 	vmov	r0, s0
 800f6b0:	2200      	movs	r2, #0
 800f6b2:	4639      	mov	r1, r7
 800f6b4:	f7f1 fa26 	bl	8000b04 <__aeabi_dcmpge>
 800f6b8:	b1f8      	cbz	r0, 800f6fa <__kernel_rem_pio2+0x462>
 800f6ba:	4b9d      	ldr	r3, [pc, #628]	; (800f930 <__kernel_rem_pio2+0x698>)
 800f6bc:	2200      	movs	r2, #0
 800f6be:	4630      	mov	r0, r6
 800f6c0:	4639      	mov	r1, r7
 800f6c2:	f7f0 ff99 	bl	80005f8 <__aeabi_dmul>
 800f6c6:	f7f1 fa47 	bl	8000b58 <__aeabi_d2iz>
 800f6ca:	4680      	mov	r8, r0
 800f6cc:	f7f0 ff2a 	bl	8000524 <__aeabi_i2d>
 800f6d0:	4b96      	ldr	r3, [pc, #600]	; (800f92c <__kernel_rem_pio2+0x694>)
 800f6d2:	2200      	movs	r2, #0
 800f6d4:	f7f0 ff90 	bl	80005f8 <__aeabi_dmul>
 800f6d8:	460b      	mov	r3, r1
 800f6da:	4602      	mov	r2, r0
 800f6dc:	4639      	mov	r1, r7
 800f6de:	4630      	mov	r0, r6
 800f6e0:	f7f0 fdd2 	bl	8000288 <__aeabi_dsub>
 800f6e4:	f7f1 fa38 	bl	8000b58 <__aeabi_d2iz>
 800f6e8:	1c65      	adds	r5, r4, #1
 800f6ea:	ab0c      	add	r3, sp, #48	; 0x30
 800f6ec:	f10a 0a18 	add.w	sl, sl, #24
 800f6f0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f6f4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800f6f8:	e71f      	b.n	800f53a <__kernel_rem_pio2+0x2a2>
 800f6fa:	4630      	mov	r0, r6
 800f6fc:	4639      	mov	r1, r7
 800f6fe:	f7f1 fa2b 	bl	8000b58 <__aeabi_d2iz>
 800f702:	ab0c      	add	r3, sp, #48	; 0x30
 800f704:	4625      	mov	r5, r4
 800f706:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f70a:	e716      	b.n	800f53a <__kernel_rem_pio2+0x2a2>
 800f70c:	ab0c      	add	r3, sp, #48	; 0x30
 800f70e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f712:	f7f0 ff07 	bl	8000524 <__aeabi_i2d>
 800f716:	4632      	mov	r2, r6
 800f718:	463b      	mov	r3, r7
 800f71a:	f7f0 ff6d 	bl	80005f8 <__aeabi_dmul>
 800f71e:	4642      	mov	r2, r8
 800f720:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800f724:	464b      	mov	r3, r9
 800f726:	4630      	mov	r0, r6
 800f728:	4639      	mov	r1, r7
 800f72a:	f7f0 ff65 	bl	80005f8 <__aeabi_dmul>
 800f72e:	3c01      	subs	r4, #1
 800f730:	4606      	mov	r6, r0
 800f732:	460f      	mov	r7, r1
 800f734:	e713      	b.n	800f55e <__kernel_rem_pio2+0x2c6>
 800f736:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800f73a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800f73e:	f7f0 ff5b 	bl	80005f8 <__aeabi_dmul>
 800f742:	4602      	mov	r2, r0
 800f744:	460b      	mov	r3, r1
 800f746:	4648      	mov	r0, r9
 800f748:	4651      	mov	r1, sl
 800f74a:	f7f0 fd9f 	bl	800028c <__adddf3>
 800f74e:	3701      	adds	r7, #1
 800f750:	4681      	mov	r9, r0
 800f752:	468a      	mov	sl, r1
 800f754:	9b00      	ldr	r3, [sp, #0]
 800f756:	429f      	cmp	r7, r3
 800f758:	dc02      	bgt.n	800f760 <__kernel_rem_pio2+0x4c8>
 800f75a:	9b06      	ldr	r3, [sp, #24]
 800f75c:	429f      	cmp	r7, r3
 800f75e:	ddea      	ble.n	800f736 <__kernel_rem_pio2+0x49e>
 800f760:	9a06      	ldr	r2, [sp, #24]
 800f762:	ab48      	add	r3, sp, #288	; 0x120
 800f764:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800f768:	e9c6 9a00 	strd	r9, sl, [r6]
 800f76c:	3c01      	subs	r4, #1
 800f76e:	e6fa      	b.n	800f566 <__kernel_rem_pio2+0x2ce>
 800f770:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f772:	2b02      	cmp	r3, #2
 800f774:	dc0b      	bgt.n	800f78e <__kernel_rem_pio2+0x4f6>
 800f776:	2b00      	cmp	r3, #0
 800f778:	dc39      	bgt.n	800f7ee <__kernel_rem_pio2+0x556>
 800f77a:	d05d      	beq.n	800f838 <__kernel_rem_pio2+0x5a0>
 800f77c:	9b02      	ldr	r3, [sp, #8]
 800f77e:	f003 0007 	and.w	r0, r3, #7
 800f782:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800f786:	ecbd 8b02 	vpop	{d8}
 800f78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f78e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800f790:	2b03      	cmp	r3, #3
 800f792:	d1f3      	bne.n	800f77c <__kernel_rem_pio2+0x4e4>
 800f794:	9b05      	ldr	r3, [sp, #20]
 800f796:	9500      	str	r5, [sp, #0]
 800f798:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800f79c:	eb0d 0403 	add.w	r4, sp, r3
 800f7a0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800f7a4:	46a2      	mov	sl, r4
 800f7a6:	9b00      	ldr	r3, [sp, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	f1aa 0a08 	sub.w	sl, sl, #8
 800f7ae:	dc69      	bgt.n	800f884 <__kernel_rem_pio2+0x5ec>
 800f7b0:	46aa      	mov	sl, r5
 800f7b2:	f1ba 0f01 	cmp.w	sl, #1
 800f7b6:	f1a4 0408 	sub.w	r4, r4, #8
 800f7ba:	f300 8083 	bgt.w	800f8c4 <__kernel_rem_pio2+0x62c>
 800f7be:	9c05      	ldr	r4, [sp, #20]
 800f7c0:	ab48      	add	r3, sp, #288	; 0x120
 800f7c2:	441c      	add	r4, r3
 800f7c4:	2000      	movs	r0, #0
 800f7c6:	2100      	movs	r1, #0
 800f7c8:	2d01      	cmp	r5, #1
 800f7ca:	f300 809a 	bgt.w	800f902 <__kernel_rem_pio2+0x66a>
 800f7ce:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800f7d2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800f7d6:	f1bb 0f00 	cmp.w	fp, #0
 800f7da:	f040 8098 	bne.w	800f90e <__kernel_rem_pio2+0x676>
 800f7de:	9b04      	ldr	r3, [sp, #16]
 800f7e0:	e9c3 7800 	strd	r7, r8, [r3]
 800f7e4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800f7e8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f7ec:	e7c6      	b.n	800f77c <__kernel_rem_pio2+0x4e4>
 800f7ee:	9e05      	ldr	r6, [sp, #20]
 800f7f0:	ab48      	add	r3, sp, #288	; 0x120
 800f7f2:	441e      	add	r6, r3
 800f7f4:	462c      	mov	r4, r5
 800f7f6:	2000      	movs	r0, #0
 800f7f8:	2100      	movs	r1, #0
 800f7fa:	2c00      	cmp	r4, #0
 800f7fc:	da33      	bge.n	800f866 <__kernel_rem_pio2+0x5ce>
 800f7fe:	f1bb 0f00 	cmp.w	fp, #0
 800f802:	d036      	beq.n	800f872 <__kernel_rem_pio2+0x5da>
 800f804:	4602      	mov	r2, r0
 800f806:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f80a:	9c04      	ldr	r4, [sp, #16]
 800f80c:	e9c4 2300 	strd	r2, r3, [r4]
 800f810:	4602      	mov	r2, r0
 800f812:	460b      	mov	r3, r1
 800f814:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800f818:	f7f0 fd36 	bl	8000288 <__aeabi_dsub>
 800f81c:	ae4a      	add	r6, sp, #296	; 0x128
 800f81e:	2401      	movs	r4, #1
 800f820:	42a5      	cmp	r5, r4
 800f822:	da29      	bge.n	800f878 <__kernel_rem_pio2+0x5e0>
 800f824:	f1bb 0f00 	cmp.w	fp, #0
 800f828:	d002      	beq.n	800f830 <__kernel_rem_pio2+0x598>
 800f82a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f82e:	4619      	mov	r1, r3
 800f830:	9b04      	ldr	r3, [sp, #16]
 800f832:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f836:	e7a1      	b.n	800f77c <__kernel_rem_pio2+0x4e4>
 800f838:	9c05      	ldr	r4, [sp, #20]
 800f83a:	ab48      	add	r3, sp, #288	; 0x120
 800f83c:	441c      	add	r4, r3
 800f83e:	2000      	movs	r0, #0
 800f840:	2100      	movs	r1, #0
 800f842:	2d00      	cmp	r5, #0
 800f844:	da09      	bge.n	800f85a <__kernel_rem_pio2+0x5c2>
 800f846:	f1bb 0f00 	cmp.w	fp, #0
 800f84a:	d002      	beq.n	800f852 <__kernel_rem_pio2+0x5ba>
 800f84c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f850:	4619      	mov	r1, r3
 800f852:	9b04      	ldr	r3, [sp, #16]
 800f854:	e9c3 0100 	strd	r0, r1, [r3]
 800f858:	e790      	b.n	800f77c <__kernel_rem_pio2+0x4e4>
 800f85a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f85e:	f7f0 fd15 	bl	800028c <__adddf3>
 800f862:	3d01      	subs	r5, #1
 800f864:	e7ed      	b.n	800f842 <__kernel_rem_pio2+0x5aa>
 800f866:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800f86a:	f7f0 fd0f 	bl	800028c <__adddf3>
 800f86e:	3c01      	subs	r4, #1
 800f870:	e7c3      	b.n	800f7fa <__kernel_rem_pio2+0x562>
 800f872:	4602      	mov	r2, r0
 800f874:	460b      	mov	r3, r1
 800f876:	e7c8      	b.n	800f80a <__kernel_rem_pio2+0x572>
 800f878:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800f87c:	f7f0 fd06 	bl	800028c <__adddf3>
 800f880:	3401      	adds	r4, #1
 800f882:	e7cd      	b.n	800f820 <__kernel_rem_pio2+0x588>
 800f884:	e9da 8900 	ldrd	r8, r9, [sl]
 800f888:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800f88c:	9b00      	ldr	r3, [sp, #0]
 800f88e:	3b01      	subs	r3, #1
 800f890:	9300      	str	r3, [sp, #0]
 800f892:	4632      	mov	r2, r6
 800f894:	463b      	mov	r3, r7
 800f896:	4640      	mov	r0, r8
 800f898:	4649      	mov	r1, r9
 800f89a:	f7f0 fcf7 	bl	800028c <__adddf3>
 800f89e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f8a2:	4602      	mov	r2, r0
 800f8a4:	460b      	mov	r3, r1
 800f8a6:	4640      	mov	r0, r8
 800f8a8:	4649      	mov	r1, r9
 800f8aa:	f7f0 fced 	bl	8000288 <__aeabi_dsub>
 800f8ae:	4632      	mov	r2, r6
 800f8b0:	463b      	mov	r3, r7
 800f8b2:	f7f0 fceb 	bl	800028c <__adddf3>
 800f8b6:	ed9d 7b06 	vldr	d7, [sp, #24]
 800f8ba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f8be:	ed8a 7b00 	vstr	d7, [sl]
 800f8c2:	e770      	b.n	800f7a6 <__kernel_rem_pio2+0x50e>
 800f8c4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f8c8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800f8cc:	4640      	mov	r0, r8
 800f8ce:	4632      	mov	r2, r6
 800f8d0:	463b      	mov	r3, r7
 800f8d2:	4649      	mov	r1, r9
 800f8d4:	f7f0 fcda 	bl	800028c <__adddf3>
 800f8d8:	e9cd 0100 	strd	r0, r1, [sp]
 800f8dc:	4602      	mov	r2, r0
 800f8de:	460b      	mov	r3, r1
 800f8e0:	4640      	mov	r0, r8
 800f8e2:	4649      	mov	r1, r9
 800f8e4:	f7f0 fcd0 	bl	8000288 <__aeabi_dsub>
 800f8e8:	4632      	mov	r2, r6
 800f8ea:	463b      	mov	r3, r7
 800f8ec:	f7f0 fcce 	bl	800028c <__adddf3>
 800f8f0:	ed9d 7b00 	vldr	d7, [sp]
 800f8f4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f8f8:	ed84 7b00 	vstr	d7, [r4]
 800f8fc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f900:	e757      	b.n	800f7b2 <__kernel_rem_pio2+0x51a>
 800f902:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f906:	f7f0 fcc1 	bl	800028c <__adddf3>
 800f90a:	3d01      	subs	r5, #1
 800f90c:	e75c      	b.n	800f7c8 <__kernel_rem_pio2+0x530>
 800f90e:	9b04      	ldr	r3, [sp, #16]
 800f910:	9a04      	ldr	r2, [sp, #16]
 800f912:	601f      	str	r7, [r3, #0]
 800f914:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800f918:	605c      	str	r4, [r3, #4]
 800f91a:	609d      	str	r5, [r3, #8]
 800f91c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f920:	60d3      	str	r3, [r2, #12]
 800f922:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f926:	6110      	str	r0, [r2, #16]
 800f928:	6153      	str	r3, [r2, #20]
 800f92a:	e727      	b.n	800f77c <__kernel_rem_pio2+0x4e4>
 800f92c:	41700000 	.word	0x41700000
 800f930:	3e700000 	.word	0x3e700000
 800f934:	00000000 	.word	0x00000000

0800f938 <__kernel_cos>:
 800f938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f93c:	ec57 6b10 	vmov	r6, r7, d0
 800f940:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f944:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f948:	ed8d 1b00 	vstr	d1, [sp]
 800f94c:	da07      	bge.n	800f95e <__kernel_cos+0x26>
 800f94e:	ee10 0a10 	vmov	r0, s0
 800f952:	4639      	mov	r1, r7
 800f954:	f7f1 f900 	bl	8000b58 <__aeabi_d2iz>
 800f958:	2800      	cmp	r0, #0
 800f95a:	f000 8088 	beq.w	800fa6e <__kernel_cos+0x136>
 800f95e:	4632      	mov	r2, r6
 800f960:	463b      	mov	r3, r7
 800f962:	4630      	mov	r0, r6
 800f964:	4639      	mov	r1, r7
 800f966:	f7f0 fe47 	bl	80005f8 <__aeabi_dmul>
 800f96a:	4b51      	ldr	r3, [pc, #324]	; (800fab0 <__kernel_cos+0x178>)
 800f96c:	2200      	movs	r2, #0
 800f96e:	4604      	mov	r4, r0
 800f970:	460d      	mov	r5, r1
 800f972:	f7f0 fe41 	bl	80005f8 <__aeabi_dmul>
 800f976:	a340      	add	r3, pc, #256	; (adr r3, 800fa78 <__kernel_cos+0x140>)
 800f978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f97c:	4682      	mov	sl, r0
 800f97e:	468b      	mov	fp, r1
 800f980:	4620      	mov	r0, r4
 800f982:	4629      	mov	r1, r5
 800f984:	f7f0 fe38 	bl	80005f8 <__aeabi_dmul>
 800f988:	a33d      	add	r3, pc, #244	; (adr r3, 800fa80 <__kernel_cos+0x148>)
 800f98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f98e:	f7f0 fc7d 	bl	800028c <__adddf3>
 800f992:	4622      	mov	r2, r4
 800f994:	462b      	mov	r3, r5
 800f996:	f7f0 fe2f 	bl	80005f8 <__aeabi_dmul>
 800f99a:	a33b      	add	r3, pc, #236	; (adr r3, 800fa88 <__kernel_cos+0x150>)
 800f99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9a0:	f7f0 fc72 	bl	8000288 <__aeabi_dsub>
 800f9a4:	4622      	mov	r2, r4
 800f9a6:	462b      	mov	r3, r5
 800f9a8:	f7f0 fe26 	bl	80005f8 <__aeabi_dmul>
 800f9ac:	a338      	add	r3, pc, #224	; (adr r3, 800fa90 <__kernel_cos+0x158>)
 800f9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b2:	f7f0 fc6b 	bl	800028c <__adddf3>
 800f9b6:	4622      	mov	r2, r4
 800f9b8:	462b      	mov	r3, r5
 800f9ba:	f7f0 fe1d 	bl	80005f8 <__aeabi_dmul>
 800f9be:	a336      	add	r3, pc, #216	; (adr r3, 800fa98 <__kernel_cos+0x160>)
 800f9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c4:	f7f0 fc60 	bl	8000288 <__aeabi_dsub>
 800f9c8:	4622      	mov	r2, r4
 800f9ca:	462b      	mov	r3, r5
 800f9cc:	f7f0 fe14 	bl	80005f8 <__aeabi_dmul>
 800f9d0:	a333      	add	r3, pc, #204	; (adr r3, 800faa0 <__kernel_cos+0x168>)
 800f9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d6:	f7f0 fc59 	bl	800028c <__adddf3>
 800f9da:	4622      	mov	r2, r4
 800f9dc:	462b      	mov	r3, r5
 800f9de:	f7f0 fe0b 	bl	80005f8 <__aeabi_dmul>
 800f9e2:	4622      	mov	r2, r4
 800f9e4:	462b      	mov	r3, r5
 800f9e6:	f7f0 fe07 	bl	80005f8 <__aeabi_dmul>
 800f9ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9ee:	4604      	mov	r4, r0
 800f9f0:	460d      	mov	r5, r1
 800f9f2:	4630      	mov	r0, r6
 800f9f4:	4639      	mov	r1, r7
 800f9f6:	f7f0 fdff 	bl	80005f8 <__aeabi_dmul>
 800f9fa:	460b      	mov	r3, r1
 800f9fc:	4602      	mov	r2, r0
 800f9fe:	4629      	mov	r1, r5
 800fa00:	4620      	mov	r0, r4
 800fa02:	f7f0 fc41 	bl	8000288 <__aeabi_dsub>
 800fa06:	4b2b      	ldr	r3, [pc, #172]	; (800fab4 <__kernel_cos+0x17c>)
 800fa08:	4598      	cmp	r8, r3
 800fa0a:	4606      	mov	r6, r0
 800fa0c:	460f      	mov	r7, r1
 800fa0e:	dc10      	bgt.n	800fa32 <__kernel_cos+0xfa>
 800fa10:	4602      	mov	r2, r0
 800fa12:	460b      	mov	r3, r1
 800fa14:	4650      	mov	r0, sl
 800fa16:	4659      	mov	r1, fp
 800fa18:	f7f0 fc36 	bl	8000288 <__aeabi_dsub>
 800fa1c:	460b      	mov	r3, r1
 800fa1e:	4926      	ldr	r1, [pc, #152]	; (800fab8 <__kernel_cos+0x180>)
 800fa20:	4602      	mov	r2, r0
 800fa22:	2000      	movs	r0, #0
 800fa24:	f7f0 fc30 	bl	8000288 <__aeabi_dsub>
 800fa28:	ec41 0b10 	vmov	d0, r0, r1
 800fa2c:	b003      	add	sp, #12
 800fa2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa32:	4b22      	ldr	r3, [pc, #136]	; (800fabc <__kernel_cos+0x184>)
 800fa34:	4920      	ldr	r1, [pc, #128]	; (800fab8 <__kernel_cos+0x180>)
 800fa36:	4598      	cmp	r8, r3
 800fa38:	bfcc      	ite	gt
 800fa3a:	4d21      	ldrgt	r5, [pc, #132]	; (800fac0 <__kernel_cos+0x188>)
 800fa3c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800fa40:	2400      	movs	r4, #0
 800fa42:	4622      	mov	r2, r4
 800fa44:	462b      	mov	r3, r5
 800fa46:	2000      	movs	r0, #0
 800fa48:	f7f0 fc1e 	bl	8000288 <__aeabi_dsub>
 800fa4c:	4622      	mov	r2, r4
 800fa4e:	4680      	mov	r8, r0
 800fa50:	4689      	mov	r9, r1
 800fa52:	462b      	mov	r3, r5
 800fa54:	4650      	mov	r0, sl
 800fa56:	4659      	mov	r1, fp
 800fa58:	f7f0 fc16 	bl	8000288 <__aeabi_dsub>
 800fa5c:	4632      	mov	r2, r6
 800fa5e:	463b      	mov	r3, r7
 800fa60:	f7f0 fc12 	bl	8000288 <__aeabi_dsub>
 800fa64:	4602      	mov	r2, r0
 800fa66:	460b      	mov	r3, r1
 800fa68:	4640      	mov	r0, r8
 800fa6a:	4649      	mov	r1, r9
 800fa6c:	e7da      	b.n	800fa24 <__kernel_cos+0xec>
 800fa6e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800faa8 <__kernel_cos+0x170>
 800fa72:	e7db      	b.n	800fa2c <__kernel_cos+0xf4>
 800fa74:	f3af 8000 	nop.w
 800fa78:	be8838d4 	.word	0xbe8838d4
 800fa7c:	bda8fae9 	.word	0xbda8fae9
 800fa80:	bdb4b1c4 	.word	0xbdb4b1c4
 800fa84:	3e21ee9e 	.word	0x3e21ee9e
 800fa88:	809c52ad 	.word	0x809c52ad
 800fa8c:	3e927e4f 	.word	0x3e927e4f
 800fa90:	19cb1590 	.word	0x19cb1590
 800fa94:	3efa01a0 	.word	0x3efa01a0
 800fa98:	16c15177 	.word	0x16c15177
 800fa9c:	3f56c16c 	.word	0x3f56c16c
 800faa0:	5555554c 	.word	0x5555554c
 800faa4:	3fa55555 	.word	0x3fa55555
 800faa8:	00000000 	.word	0x00000000
 800faac:	3ff00000 	.word	0x3ff00000
 800fab0:	3fe00000 	.word	0x3fe00000
 800fab4:	3fd33332 	.word	0x3fd33332
 800fab8:	3ff00000 	.word	0x3ff00000
 800fabc:	3fe90000 	.word	0x3fe90000
 800fac0:	3fd20000 	.word	0x3fd20000
 800fac4:	00000000 	.word	0x00000000

0800fac8 <__kernel_sin>:
 800fac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800facc:	ed2d 8b04 	vpush	{d8-d9}
 800fad0:	eeb0 8a41 	vmov.f32	s16, s2
 800fad4:	eef0 8a61 	vmov.f32	s17, s3
 800fad8:	ec55 4b10 	vmov	r4, r5, d0
 800fadc:	b083      	sub	sp, #12
 800fade:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fae2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fae6:	9001      	str	r0, [sp, #4]
 800fae8:	da06      	bge.n	800faf8 <__kernel_sin+0x30>
 800faea:	ee10 0a10 	vmov	r0, s0
 800faee:	4629      	mov	r1, r5
 800faf0:	f7f1 f832 	bl	8000b58 <__aeabi_d2iz>
 800faf4:	2800      	cmp	r0, #0
 800faf6:	d051      	beq.n	800fb9c <__kernel_sin+0xd4>
 800faf8:	4622      	mov	r2, r4
 800fafa:	462b      	mov	r3, r5
 800fafc:	4620      	mov	r0, r4
 800fafe:	4629      	mov	r1, r5
 800fb00:	f7f0 fd7a 	bl	80005f8 <__aeabi_dmul>
 800fb04:	4682      	mov	sl, r0
 800fb06:	468b      	mov	fp, r1
 800fb08:	4602      	mov	r2, r0
 800fb0a:	460b      	mov	r3, r1
 800fb0c:	4620      	mov	r0, r4
 800fb0e:	4629      	mov	r1, r5
 800fb10:	f7f0 fd72 	bl	80005f8 <__aeabi_dmul>
 800fb14:	a341      	add	r3, pc, #260	; (adr r3, 800fc1c <__kernel_sin+0x154>)
 800fb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb1a:	4680      	mov	r8, r0
 800fb1c:	4689      	mov	r9, r1
 800fb1e:	4650      	mov	r0, sl
 800fb20:	4659      	mov	r1, fp
 800fb22:	f7f0 fd69 	bl	80005f8 <__aeabi_dmul>
 800fb26:	a33f      	add	r3, pc, #252	; (adr r3, 800fc24 <__kernel_sin+0x15c>)
 800fb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb2c:	f7f0 fbac 	bl	8000288 <__aeabi_dsub>
 800fb30:	4652      	mov	r2, sl
 800fb32:	465b      	mov	r3, fp
 800fb34:	f7f0 fd60 	bl	80005f8 <__aeabi_dmul>
 800fb38:	a33c      	add	r3, pc, #240	; (adr r3, 800fc2c <__kernel_sin+0x164>)
 800fb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3e:	f7f0 fba5 	bl	800028c <__adddf3>
 800fb42:	4652      	mov	r2, sl
 800fb44:	465b      	mov	r3, fp
 800fb46:	f7f0 fd57 	bl	80005f8 <__aeabi_dmul>
 800fb4a:	a33a      	add	r3, pc, #232	; (adr r3, 800fc34 <__kernel_sin+0x16c>)
 800fb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb50:	f7f0 fb9a 	bl	8000288 <__aeabi_dsub>
 800fb54:	4652      	mov	r2, sl
 800fb56:	465b      	mov	r3, fp
 800fb58:	f7f0 fd4e 	bl	80005f8 <__aeabi_dmul>
 800fb5c:	a337      	add	r3, pc, #220	; (adr r3, 800fc3c <__kernel_sin+0x174>)
 800fb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb62:	f7f0 fb93 	bl	800028c <__adddf3>
 800fb66:	9b01      	ldr	r3, [sp, #4]
 800fb68:	4606      	mov	r6, r0
 800fb6a:	460f      	mov	r7, r1
 800fb6c:	b9eb      	cbnz	r3, 800fbaa <__kernel_sin+0xe2>
 800fb6e:	4602      	mov	r2, r0
 800fb70:	460b      	mov	r3, r1
 800fb72:	4650      	mov	r0, sl
 800fb74:	4659      	mov	r1, fp
 800fb76:	f7f0 fd3f 	bl	80005f8 <__aeabi_dmul>
 800fb7a:	a325      	add	r3, pc, #148	; (adr r3, 800fc10 <__kernel_sin+0x148>)
 800fb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb80:	f7f0 fb82 	bl	8000288 <__aeabi_dsub>
 800fb84:	4642      	mov	r2, r8
 800fb86:	464b      	mov	r3, r9
 800fb88:	f7f0 fd36 	bl	80005f8 <__aeabi_dmul>
 800fb8c:	4602      	mov	r2, r0
 800fb8e:	460b      	mov	r3, r1
 800fb90:	4620      	mov	r0, r4
 800fb92:	4629      	mov	r1, r5
 800fb94:	f7f0 fb7a 	bl	800028c <__adddf3>
 800fb98:	4604      	mov	r4, r0
 800fb9a:	460d      	mov	r5, r1
 800fb9c:	ec45 4b10 	vmov	d0, r4, r5
 800fba0:	b003      	add	sp, #12
 800fba2:	ecbd 8b04 	vpop	{d8-d9}
 800fba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbaa:	4b1b      	ldr	r3, [pc, #108]	; (800fc18 <__kernel_sin+0x150>)
 800fbac:	ec51 0b18 	vmov	r0, r1, d8
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	f7f0 fd21 	bl	80005f8 <__aeabi_dmul>
 800fbb6:	4632      	mov	r2, r6
 800fbb8:	ec41 0b19 	vmov	d9, r0, r1
 800fbbc:	463b      	mov	r3, r7
 800fbbe:	4640      	mov	r0, r8
 800fbc0:	4649      	mov	r1, r9
 800fbc2:	f7f0 fd19 	bl	80005f8 <__aeabi_dmul>
 800fbc6:	4602      	mov	r2, r0
 800fbc8:	460b      	mov	r3, r1
 800fbca:	ec51 0b19 	vmov	r0, r1, d9
 800fbce:	f7f0 fb5b 	bl	8000288 <__aeabi_dsub>
 800fbd2:	4652      	mov	r2, sl
 800fbd4:	465b      	mov	r3, fp
 800fbd6:	f7f0 fd0f 	bl	80005f8 <__aeabi_dmul>
 800fbda:	ec53 2b18 	vmov	r2, r3, d8
 800fbde:	f7f0 fb53 	bl	8000288 <__aeabi_dsub>
 800fbe2:	a30b      	add	r3, pc, #44	; (adr r3, 800fc10 <__kernel_sin+0x148>)
 800fbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe8:	4606      	mov	r6, r0
 800fbea:	460f      	mov	r7, r1
 800fbec:	4640      	mov	r0, r8
 800fbee:	4649      	mov	r1, r9
 800fbf0:	f7f0 fd02 	bl	80005f8 <__aeabi_dmul>
 800fbf4:	4602      	mov	r2, r0
 800fbf6:	460b      	mov	r3, r1
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	4639      	mov	r1, r7
 800fbfc:	f7f0 fb46 	bl	800028c <__adddf3>
 800fc00:	4602      	mov	r2, r0
 800fc02:	460b      	mov	r3, r1
 800fc04:	4620      	mov	r0, r4
 800fc06:	4629      	mov	r1, r5
 800fc08:	f7f0 fb3e 	bl	8000288 <__aeabi_dsub>
 800fc0c:	e7c4      	b.n	800fb98 <__kernel_sin+0xd0>
 800fc0e:	bf00      	nop
 800fc10:	55555549 	.word	0x55555549
 800fc14:	3fc55555 	.word	0x3fc55555
 800fc18:	3fe00000 	.word	0x3fe00000
 800fc1c:	5acfd57c 	.word	0x5acfd57c
 800fc20:	3de5d93a 	.word	0x3de5d93a
 800fc24:	8a2b9ceb 	.word	0x8a2b9ceb
 800fc28:	3e5ae5e6 	.word	0x3e5ae5e6
 800fc2c:	57b1fe7d 	.word	0x57b1fe7d
 800fc30:	3ec71de3 	.word	0x3ec71de3
 800fc34:	19c161d5 	.word	0x19c161d5
 800fc38:	3f2a01a0 	.word	0x3f2a01a0
 800fc3c:	1110f8a6 	.word	0x1110f8a6
 800fc40:	3f811111 	.word	0x3f811111

0800fc44 <fabs>:
 800fc44:	ec51 0b10 	vmov	r0, r1, d0
 800fc48:	ee10 2a10 	vmov	r2, s0
 800fc4c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fc50:	ec43 2b10 	vmov	d0, r2, r3
 800fc54:	4770      	bx	lr
	...

0800fc58 <scalbn>:
 800fc58:	b570      	push	{r4, r5, r6, lr}
 800fc5a:	ec55 4b10 	vmov	r4, r5, d0
 800fc5e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800fc62:	4606      	mov	r6, r0
 800fc64:	462b      	mov	r3, r5
 800fc66:	b999      	cbnz	r1, 800fc90 <scalbn+0x38>
 800fc68:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fc6c:	4323      	orrs	r3, r4
 800fc6e:	d03f      	beq.n	800fcf0 <scalbn+0x98>
 800fc70:	4b35      	ldr	r3, [pc, #212]	; (800fd48 <scalbn+0xf0>)
 800fc72:	4629      	mov	r1, r5
 800fc74:	ee10 0a10 	vmov	r0, s0
 800fc78:	2200      	movs	r2, #0
 800fc7a:	f7f0 fcbd 	bl	80005f8 <__aeabi_dmul>
 800fc7e:	4b33      	ldr	r3, [pc, #204]	; (800fd4c <scalbn+0xf4>)
 800fc80:	429e      	cmp	r6, r3
 800fc82:	4604      	mov	r4, r0
 800fc84:	460d      	mov	r5, r1
 800fc86:	da10      	bge.n	800fcaa <scalbn+0x52>
 800fc88:	a327      	add	r3, pc, #156	; (adr r3, 800fd28 <scalbn+0xd0>)
 800fc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc8e:	e01f      	b.n	800fcd0 <scalbn+0x78>
 800fc90:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800fc94:	4291      	cmp	r1, r2
 800fc96:	d10c      	bne.n	800fcb2 <scalbn+0x5a>
 800fc98:	ee10 2a10 	vmov	r2, s0
 800fc9c:	4620      	mov	r0, r4
 800fc9e:	4629      	mov	r1, r5
 800fca0:	f7f0 faf4 	bl	800028c <__adddf3>
 800fca4:	4604      	mov	r4, r0
 800fca6:	460d      	mov	r5, r1
 800fca8:	e022      	b.n	800fcf0 <scalbn+0x98>
 800fcaa:	460b      	mov	r3, r1
 800fcac:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800fcb0:	3936      	subs	r1, #54	; 0x36
 800fcb2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800fcb6:	4296      	cmp	r6, r2
 800fcb8:	dd0d      	ble.n	800fcd6 <scalbn+0x7e>
 800fcba:	2d00      	cmp	r5, #0
 800fcbc:	a11c      	add	r1, pc, #112	; (adr r1, 800fd30 <scalbn+0xd8>)
 800fcbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcc2:	da02      	bge.n	800fcca <scalbn+0x72>
 800fcc4:	a11c      	add	r1, pc, #112	; (adr r1, 800fd38 <scalbn+0xe0>)
 800fcc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcca:	a319      	add	r3, pc, #100	; (adr r3, 800fd30 <scalbn+0xd8>)
 800fccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcd0:	f7f0 fc92 	bl	80005f8 <__aeabi_dmul>
 800fcd4:	e7e6      	b.n	800fca4 <scalbn+0x4c>
 800fcd6:	1872      	adds	r2, r6, r1
 800fcd8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fcdc:	428a      	cmp	r2, r1
 800fcde:	dcec      	bgt.n	800fcba <scalbn+0x62>
 800fce0:	2a00      	cmp	r2, #0
 800fce2:	dd08      	ble.n	800fcf6 <scalbn+0x9e>
 800fce4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fce8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fcec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800fcf0:	ec45 4b10 	vmov	d0, r4, r5
 800fcf4:	bd70      	pop	{r4, r5, r6, pc}
 800fcf6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800fcfa:	da08      	bge.n	800fd0e <scalbn+0xb6>
 800fcfc:	2d00      	cmp	r5, #0
 800fcfe:	a10a      	add	r1, pc, #40	; (adr r1, 800fd28 <scalbn+0xd0>)
 800fd00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd04:	dac0      	bge.n	800fc88 <scalbn+0x30>
 800fd06:	a10e      	add	r1, pc, #56	; (adr r1, 800fd40 <scalbn+0xe8>)
 800fd08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd0c:	e7bc      	b.n	800fc88 <scalbn+0x30>
 800fd0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fd12:	3236      	adds	r2, #54	; 0x36
 800fd14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fd18:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800fd1c:	4620      	mov	r0, r4
 800fd1e:	4b0c      	ldr	r3, [pc, #48]	; (800fd50 <scalbn+0xf8>)
 800fd20:	2200      	movs	r2, #0
 800fd22:	e7d5      	b.n	800fcd0 <scalbn+0x78>
 800fd24:	f3af 8000 	nop.w
 800fd28:	c2f8f359 	.word	0xc2f8f359
 800fd2c:	01a56e1f 	.word	0x01a56e1f
 800fd30:	8800759c 	.word	0x8800759c
 800fd34:	7e37e43c 	.word	0x7e37e43c
 800fd38:	8800759c 	.word	0x8800759c
 800fd3c:	fe37e43c 	.word	0xfe37e43c
 800fd40:	c2f8f359 	.word	0xc2f8f359
 800fd44:	81a56e1f 	.word	0x81a56e1f
 800fd48:	43500000 	.word	0x43500000
 800fd4c:	ffff3cb0 	.word	0xffff3cb0
 800fd50:	3c900000 	.word	0x3c900000
 800fd54:	00000000 	.word	0x00000000

0800fd58 <floor>:
 800fd58:	ec51 0b10 	vmov	r0, r1, d0
 800fd5c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fd60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd64:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800fd68:	2e13      	cmp	r6, #19
 800fd6a:	ee10 5a10 	vmov	r5, s0
 800fd6e:	ee10 8a10 	vmov	r8, s0
 800fd72:	460c      	mov	r4, r1
 800fd74:	dc31      	bgt.n	800fdda <floor+0x82>
 800fd76:	2e00      	cmp	r6, #0
 800fd78:	da14      	bge.n	800fda4 <floor+0x4c>
 800fd7a:	a333      	add	r3, pc, #204	; (adr r3, 800fe48 <floor+0xf0>)
 800fd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd80:	f7f0 fa84 	bl	800028c <__adddf3>
 800fd84:	2200      	movs	r2, #0
 800fd86:	2300      	movs	r3, #0
 800fd88:	f7f0 fec6 	bl	8000b18 <__aeabi_dcmpgt>
 800fd8c:	b138      	cbz	r0, 800fd9e <floor+0x46>
 800fd8e:	2c00      	cmp	r4, #0
 800fd90:	da53      	bge.n	800fe3a <floor+0xe2>
 800fd92:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800fd96:	4325      	orrs	r5, r4
 800fd98:	d052      	beq.n	800fe40 <floor+0xe8>
 800fd9a:	4c2d      	ldr	r4, [pc, #180]	; (800fe50 <floor+0xf8>)
 800fd9c:	2500      	movs	r5, #0
 800fd9e:	4621      	mov	r1, r4
 800fda0:	4628      	mov	r0, r5
 800fda2:	e024      	b.n	800fdee <floor+0x96>
 800fda4:	4f2b      	ldr	r7, [pc, #172]	; (800fe54 <floor+0xfc>)
 800fda6:	4137      	asrs	r7, r6
 800fda8:	ea01 0307 	and.w	r3, r1, r7
 800fdac:	4303      	orrs	r3, r0
 800fdae:	d01e      	beq.n	800fdee <floor+0x96>
 800fdb0:	a325      	add	r3, pc, #148	; (adr r3, 800fe48 <floor+0xf0>)
 800fdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdb6:	f7f0 fa69 	bl	800028c <__adddf3>
 800fdba:	2200      	movs	r2, #0
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	f7f0 feab 	bl	8000b18 <__aeabi_dcmpgt>
 800fdc2:	2800      	cmp	r0, #0
 800fdc4:	d0eb      	beq.n	800fd9e <floor+0x46>
 800fdc6:	2c00      	cmp	r4, #0
 800fdc8:	bfbe      	ittt	lt
 800fdca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fdce:	4133      	asrlt	r3, r6
 800fdd0:	18e4      	addlt	r4, r4, r3
 800fdd2:	ea24 0407 	bic.w	r4, r4, r7
 800fdd6:	2500      	movs	r5, #0
 800fdd8:	e7e1      	b.n	800fd9e <floor+0x46>
 800fdda:	2e33      	cmp	r6, #51	; 0x33
 800fddc:	dd0b      	ble.n	800fdf6 <floor+0x9e>
 800fdde:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fde2:	d104      	bne.n	800fdee <floor+0x96>
 800fde4:	ee10 2a10 	vmov	r2, s0
 800fde8:	460b      	mov	r3, r1
 800fdea:	f7f0 fa4f 	bl	800028c <__adddf3>
 800fdee:	ec41 0b10 	vmov	d0, r0, r1
 800fdf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800fdfa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800fdfe:	40df      	lsrs	r7, r3
 800fe00:	4238      	tst	r0, r7
 800fe02:	d0f4      	beq.n	800fdee <floor+0x96>
 800fe04:	a310      	add	r3, pc, #64	; (adr r3, 800fe48 <floor+0xf0>)
 800fe06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe0a:	f7f0 fa3f 	bl	800028c <__adddf3>
 800fe0e:	2200      	movs	r2, #0
 800fe10:	2300      	movs	r3, #0
 800fe12:	f7f0 fe81 	bl	8000b18 <__aeabi_dcmpgt>
 800fe16:	2800      	cmp	r0, #0
 800fe18:	d0c1      	beq.n	800fd9e <floor+0x46>
 800fe1a:	2c00      	cmp	r4, #0
 800fe1c:	da0a      	bge.n	800fe34 <floor+0xdc>
 800fe1e:	2e14      	cmp	r6, #20
 800fe20:	d101      	bne.n	800fe26 <floor+0xce>
 800fe22:	3401      	adds	r4, #1
 800fe24:	e006      	b.n	800fe34 <floor+0xdc>
 800fe26:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	40b3      	lsls	r3, r6
 800fe2e:	441d      	add	r5, r3
 800fe30:	45a8      	cmp	r8, r5
 800fe32:	d8f6      	bhi.n	800fe22 <floor+0xca>
 800fe34:	ea25 0507 	bic.w	r5, r5, r7
 800fe38:	e7b1      	b.n	800fd9e <floor+0x46>
 800fe3a:	2500      	movs	r5, #0
 800fe3c:	462c      	mov	r4, r5
 800fe3e:	e7ae      	b.n	800fd9e <floor+0x46>
 800fe40:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800fe44:	e7ab      	b.n	800fd9e <floor+0x46>
 800fe46:	bf00      	nop
 800fe48:	8800759c 	.word	0x8800759c
 800fe4c:	7e37e43c 	.word	0x7e37e43c
 800fe50:	bff00000 	.word	0xbff00000
 800fe54:	000fffff 	.word	0x000fffff

0800fe58 <_init>:
 800fe58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe5a:	bf00      	nop
 800fe5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe5e:	bc08      	pop	{r3}
 800fe60:	469e      	mov	lr, r3
 800fe62:	4770      	bx	lr

0800fe64 <_fini>:
 800fe64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe66:	bf00      	nop
 800fe68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe6a:	bc08      	pop	{r3}
 800fe6c:	469e      	mov	lr, r3
 800fe6e:	4770      	bx	lr
