 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:28:39 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db)
    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)
    saed32lvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db)

Number of ports:                          199
Number of nets:                          1657
Number of cells:                         1521
Number of combinational cells:           1318
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        144
Number of references:                      42

Combinational area:               3132.070652
Buf/Inv area:                      193.149441
Noncombinational area:            1292.068138
Macro/Black Box area:                0.000000
Net Interconnect area:            1078.508922

Total cell area:                  4424.138790
Total area:                       5502.647712
1
