-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity moments_atan2_cordic_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y_in : IN STD_LOGIC_VECTOR (63 downto 0);
    x_in : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of moments_atan2_cordic_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_3FE921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111101001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_C00921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_400921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_C002D97C7F3321D2 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000000010110110010111110001111111001100110010000111010010";
    constant ap_const_lv64_4002D97C7F3321D2 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000000010110110010111110001111111001100110010000111010010";
    constant ap_const_lv64_BFE921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111101001001000011111101101010100010001000010110100011000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_7FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "0111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv64_3FF921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111001001000011111101101010100010001000010110100011000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_BFF921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111111001001000011111101101010100010001000010110100011000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_32 : BOOLEAN;
    signal grp_fu_206_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_demorgan_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_demorgan_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_demorgan_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_demorgan_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_moments_atan2_range_redux_cordic_fu_173_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_219 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_76 : BOOLEAN;
    signal grp_moments_atan2_range_redux_cordic_fu_173_ap_done : STD_LOGIC;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_87 : BOOLEAN;
    signal tmp_demorgan_reg_472 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_demorgan_reg_476 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_fu_318_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_reg_484 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_488 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_demorgan_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_demorgan_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_reg_500 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal b_reg_506 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_195_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_41_i_reg_518 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_116 : BOOLEAN;
    signal d_reg_523 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_124 : BOOLEAN;
    signal tmp_29_fu_454_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_moments_atan2_range_redux_cordic_fu_173_ap_start : STD_LOGIC;
    signal grp_moments_atan2_range_redux_cordic_fu_173_ap_idle : STD_LOGIC;
    signal grp_moments_atan2_range_redux_cordic_fu_173_ap_ready : STD_LOGIC;
    signal grp_moments_atan2_range_redux_cordic_fu_173_y_in : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_moments_atan2_range_redux_cordic_fu_173_x_in : STD_LOGIC_VECTOR (63 downto 0);
    signal c_reg_82 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_149 : BOOLEAN;
    signal tmp_i2_27_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_phi_fu_108_p38 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_s_reg_96 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_30_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_207 : BOOLEAN;
    signal UnifiedRetVal_phi_fu_166_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal UnifiedRetVal_reg_163 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_grp_moments_atan2_range_redux_cordic_fu_173_ap_start : STD_LOGIC := '0';
    signal tmp_10_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_195_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_294 : BOOLEAN;
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_301 : BOOLEAN;
    signal tmp_9_fu_202_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_17_fu_251_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_225_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_16_fu_247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loc_V_4_fu_260_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal loc_V_5_fu_270_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_i_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_25_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_fu_237_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal loc_V_6_fu_292_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_i1_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_26_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i3_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_364_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_41_fu_368_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_50_fu_383_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_42_fu_387_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal notlhs_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_to_int_fu_444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_84_neg_fu_448_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_85_to_int_fu_458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_85_neg_fu_461_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_557 : BOOLEAN;

    component moments_atan2_range_redux_cordic IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_in : IN STD_LOGIC_VECTOR (63 downto 0);
        x_in : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component moments_dsub_64ns_64ns_64_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component moments_dcmp_64ns_64ns_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_moments_atan2_range_redux_cordic_fu_173 : component moments_atan2_range_redux_cordic
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_moments_atan2_range_redux_cordic_fu_173_ap_start,
        ap_done => grp_moments_atan2_range_redux_cordic_fu_173_ap_done,
        ap_idle => grp_moments_atan2_range_redux_cordic_fu_173_ap_idle,
        ap_ready => grp_moments_atan2_range_redux_cordic_fu_173_ap_ready,
        y_in => grp_moments_atan2_range_redux_cordic_fu_173_y_in,
        x_in => grp_moments_atan2_range_redux_cordic_fu_173_x_in,
        ap_return => grp_moments_atan2_range_redux_cordic_fu_173_ap_return);

    moments_dsub_64ns_64ns_64_5_full_dsp_U31 : component moments_dsub_64ns_64ns_64_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_195_p0,
        din1 => grp_fu_195_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_195_p2);

    moments_dcmp_64ns_64ns_1_1_U32 : component moments_dcmp_64ns_64ns_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_9_fu_202_p0,
        din1 => tmp_9_fu_202_p1,
        opcode => ap_const_lv5_2,
        dout => tmp_9_fu_202_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_moments_atan2_range_redux_cordic_fu_173_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_moments_atan2_range_redux_cordic_fu_173_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and (ap_const_lv1_0 = tmp_i2_27_fu_402_p2) and (ap_const_lv1_0 = tmp_10_fu_438_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and (ap_const_lv1_0 = tmp_i2_27_fu_402_p2) and not((ap_const_lv1_0 = tmp_10_fu_438_p2))))) then 
                    ap_reg_grp_moments_atan2_range_redux_cordic_fu_173_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_moments_atan2_range_redux_cordic_fu_173_ap_ready)) then 
                    ap_reg_grp_moments_atan2_range_redux_cordic_fu_173_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv64_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
                    ap_return_preg <= UnifiedRetVal_phi_fu_166_p4;
                end if; 
            end if;
        end if;
    end process;


    UnifiedRetVal_reg_163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and ((ap_const_lv1_0 = tmp_28_reg_488) or not((ap_const_lv1_0 = tmp_demorgan_reg_472)) or not((ap_const_lv1_0 = tmp_44_demorgan_reg_476)) or not((ap_const_lv1_0 = tmp_27_reg_484))))) then 
                UnifiedRetVal_reg_163 <= p_s_phi_fu_108_p38;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and not((ap_const_lv1_0 = tmp_28_fu_334_p2)))) then 
                UnifiedRetVal_reg_163 <= grp_fu_206_p3;
            end if; 
        end if;
    end process;

    c_reg_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and not((ap_const_lv1_0 = tmp_i2_27_fu_402_p2)))) then 
                c_reg_82 <= ap_const_lv64_3FE921FB54442D18;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_logic_0 = grp_moments_atan2_range_redux_cordic_fu_173_ap_done)))) then 
                c_reg_82 <= grp_moments_atan2_range_redux_cordic_fu_173_ap_return;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
                c_reg_82 <= tmp_41_i_reg_518;
            end if; 
        end if;
    end process;

    p_s_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and not((ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2)))) then 
                p_s_reg_96 <= grp_fu_206_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (not((tmp_demorgan_fu_286_p2 = ap_const_lv1_0)) or not((ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2))))) then 
                p_s_reg_96 <= ap_const_lv64_7FFFFFFFFFFFFFFF;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and not((ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2)) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)) and (ap_const_lv32_0 = m_fu_318_p4))) then 
                p_s_reg_96 <= ap_const_lv64_3FE921FB54442D18;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (ap_const_lv32_0 = m_fu_318_p4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)) and (ap_const_lv32_0 = m_fu_318_p4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((ap_const_lv32_0 = m_reg_480)) and not((ap_const_lv32_1 = m_reg_480)) and not((ap_const_lv32_2 = m_reg_480)) and not((m_reg_480 = ap_const_lv32_3))))) then 
                p_s_reg_96 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (ap_const_lv1_0 = tmp_27_reg_484) and (ap_const_lv1_0 = tmp_56_demorgan_reg_492) and (ap_const_lv32_0 = m_reg_480))) then 
                p_s_reg_96 <= c_reg_82;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (ap_const_lv1_0 = tmp_27_reg_484) and (ap_const_lv1_0 = tmp_56_demorgan_reg_492) and (ap_const_lv32_1 = m_reg_480))) then 
                p_s_reg_96 <= tmp_29_fu_454_p1;
            elsif (((ap_const_lv1_0 = tmp_27_reg_484) and (ap_const_lv1_0 = tmp_56_demorgan_reg_492) and (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_demorgan_reg_472) and (ap_const_lv1_0 = tmp_44_demorgan_reg_476) and (ap_const_lv1_0 = tmp_28_reg_488) and (ap_const_lv1_0 = tmp_61_demorgan_reg_496) and (ap_const_lv32_2 = m_reg_480))) then 
                p_s_reg_96 <= d_reg_523;
            elsif (((ap_const_lv1_0 = tmp_27_reg_484) and (ap_const_lv1_0 = tmp_56_demorgan_reg_492) and (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_demorgan_reg_472) and (ap_const_lv1_0 = tmp_44_demorgan_reg_476) and (ap_const_lv1_0 = tmp_28_reg_488) and (ap_const_lv1_0 = tmp_61_demorgan_reg_496) and (m_reg_480 = ap_const_lv32_3))) then 
                p_s_reg_96 <= tmp_30_fu_467_p1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and not((ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2)) and (ap_const_lv32_1 = m_fu_318_p4) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)))) then 
                p_s_reg_96 <= ap_const_lv64_BFE921FB54442D18;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and not((ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2)) and (ap_const_lv32_2 = m_fu_318_p4) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)))) then 
                p_s_reg_96 <= ap_const_lv64_4002D97C7F3321D2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and not((ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2)) and (m_fu_318_p4 = ap_const_lv32_3) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)))) then 
                p_s_reg_96 <= ap_const_lv64_C002D97C7F3321D2;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (ap_const_lv32_1 = m_fu_318_p4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and (ap_const_lv32_1 = m_fu_318_p4) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2))))) then 
                p_s_reg_96 <= ap_const_lv64_8000000000000000;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (ap_const_lv32_2 = m_fu_318_p4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and (ap_const_lv32_2 = m_fu_318_p4) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2))))) then 
                p_s_reg_96 <= ap_const_lv64_400921FB54442D18;
            elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (m_fu_318_p4 = ap_const_lv32_3)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and (m_fu_318_p4 = ap_const_lv32_3) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2))))) then 
                p_s_reg_96 <= ap_const_lv64_C00921FB54442D18;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2))) then
                    a_reg_500(62 downto 0) <= a_fu_376_p1(62 downto 0);
                    b_reg_506(62 downto 0) <= b_fu_395_p1(62 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (ap_const_lv1_0 = tmp_27_reg_484) and (ap_const_lv1_0 = tmp_56_demorgan_reg_492))) then
                d_reg_523 <= grp_fu_195_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2))) then
                m_reg_480 <= m_fu_318_p4;
                tmp_27_reg_484 <= tmp_27_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_logic_0 = grp_moments_atan2_range_redux_cordic_fu_173_ap_done))) or (not((ap_const_logic_0 = grp_moments_atan2_range_redux_cordic_fu_173_ap_done)) and (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)))) then
                reg_219 <= grp_moments_atan2_range_redux_cordic_fu_173_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2))) then
                tmp_28_reg_488 <= tmp_28_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then
                tmp_41_i_reg_518 <= grp_fu_195_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0))) then
                tmp_44_demorgan_reg_476 <= tmp_44_demorgan_fu_308_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2))) then
                tmp_56_demorgan_reg_492 <= tmp_56_demorgan_fu_346_p2;
                tmp_61_demorgan_reg_496 <= tmp_61_demorgan_fu_358_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                tmp_demorgan_reg_472 <= tmp_demorgan_fu_286_p2;
            end if;
        end if;
    end process;
    a_reg_500(63) <= '0';
    b_reg_506(63) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_demorgan_fu_286_p2, tmp_44_demorgan_fu_308_p2, tmp_27_fu_328_p2, tmp_28_fu_334_p2, tmp_56_demorgan_fu_346_p2, tmp_61_demorgan_fu_358_p2, grp_moments_atan2_range_redux_cordic_fu_173_ap_done, m_fu_318_p4, tmp_i2_27_fu_402_p2, tmp_10_fu_438_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if ((not((ap_start = ap_const_logic_0)) and (((tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and not((ap_const_lv32_0 = m_fu_318_p4)) and not((ap_const_lv32_1 = m_fu_318_p4)) and not((ap_const_lv32_2 = m_fu_318_p4)) and not((m_fu_318_p4 = ap_const_lv32_3))) or ((tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)) and not((ap_const_lv32_0 = m_fu_318_p4)) and not((ap_const_lv32_1 = m_fu_318_p4)) and not((ap_const_lv32_2 = m_fu_318_p4)) and not((m_fu_318_p4 = ap_const_lv32_3)))))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                elsif ((not((ap_start = ap_const_logic_0)) and (not((tmp_demorgan_fu_286_p2 = ap_const_lv1_0)) or not((ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2)) or ((ap_const_lv1_0 = tmp_27_fu_328_p2) and not((ap_const_lv1_0 = tmp_28_fu_334_p2))) or (not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (ap_const_lv32_0 = m_fu_318_p4)) or (not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (ap_const_lv32_1 = m_fu_318_p4)) or ((ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and not((ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2))) or (not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)) and (ap_const_lv32_0 = m_fu_318_p4)) or (not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (ap_const_lv32_2 = m_fu_318_p4)) or ((ap_const_lv32_1 = m_fu_318_p4) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2))) or (not((ap_const_lv1_0 = tmp_27_fu_328_p2)) and (m_fu_318_p4 = ap_const_lv32_3)) or ((ap_const_lv32_2 = m_fu_318_p4) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2))) or ((m_fu_318_p4 = ap_const_lv32_3) and not((ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2)))))) then
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                elsif ((not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and (ap_const_lv1_0 = tmp_i2_27_fu_402_p2) and not((ap_const_lv1_0 = tmp_10_fu_438_p2)))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                elsif ((not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and (ap_const_lv1_0 = tmp_i2_27_fu_402_p2) and (ap_const_lv1_0 = tmp_10_fu_438_p2))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                elsif ((not((ap_start = ap_const_logic_0)) and (tmp_demorgan_fu_286_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_44_demorgan_fu_308_p2) and (ap_const_lv1_0 = tmp_27_fu_328_p2) and (ap_const_lv1_0 = tmp_28_fu_334_p2) and (ap_const_lv1_0 = tmp_56_demorgan_fu_346_p2) and (ap_const_lv1_0 = tmp_61_demorgan_fu_358_p2) and not((ap_const_lv1_0 = tmp_i2_27_fu_402_p2)))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_logic_0 = grp_moments_atan2_range_redux_cordic_fu_173_ap_done))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_logic_0 = grp_moments_atan2_range_redux_cordic_fu_173_ap_done))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    UnifiedRetVal_phi_fu_166_p4_assign_proc : process(tmp_demorgan_reg_472, tmp_44_demorgan_reg_476, tmp_27_reg_484, tmp_28_reg_488, p_s_phi_fu_108_p38, ap_sig_cseq_ST_st15_fsm_14, UnifiedRetVal_reg_163)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and ((ap_const_lv1_0 = tmp_28_reg_488) or not((ap_const_lv1_0 = tmp_demorgan_reg_472)) or not((ap_const_lv1_0 = tmp_44_demorgan_reg_476)) or not((ap_const_lv1_0 = tmp_27_reg_484))))) then 
            UnifiedRetVal_phi_fu_166_p4 <= p_s_phi_fu_108_p38;
        else 
            UnifiedRetVal_phi_fu_166_p4 <= UnifiedRetVal_reg_163;
        end if; 
    end process;

    a_fu_376_p1 <= p_Result_41_fu_368_p3;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st15_fsm_14)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, UnifiedRetVal_phi_fu_166_p4, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            ap_return <= UnifiedRetVal_phi_fu_166_p4;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    ap_sig_116_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_116 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_124_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_124 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_149_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_149 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_207_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_207 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_294_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_294 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_301_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_301 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_32_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_32 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_557_assign_proc : process(tmp_demorgan_reg_472, tmp_44_demorgan_reg_476, tmp_27_reg_484, tmp_28_reg_488, tmp_56_demorgan_reg_492, tmp_61_demorgan_reg_496, ap_sig_cseq_ST_st15_fsm_14)
    begin
                ap_sig_557 <= ((ap_const_lv1_0 = tmp_27_reg_484) and (ap_const_lv1_0 = tmp_56_demorgan_reg_492) and (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = tmp_demorgan_reg_472) and (ap_const_lv1_0 = tmp_44_demorgan_reg_476) and (ap_const_lv1_0 = tmp_28_reg_488) and (ap_const_lv1_0 = tmp_61_demorgan_reg_496));
    end process;


    ap_sig_76_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_76 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_87_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_87 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_301)
    begin
        if (ap_sig_301) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_124)
    begin
        if (ap_sig_124) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_207)
    begin
        if (ap_sig_207) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_32)
    begin
        if (ap_sig_32) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_76)
    begin
        if (ap_sig_76) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_87)
    begin
        if (ap_sig_87) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_294)
    begin
        if (ap_sig_294) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_116)
    begin
        if (ap_sig_116) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_149)
    begin
        if (ap_sig_149) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    b_fu_395_p1 <= p_Result_42_fu_387_p3;

    grp_fu_195_p0_assign_proc : process(ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_fu_195_p0 <= ap_const_lv64_400921FB54442D18;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_fu_195_p0 <= ap_const_lv64_3FF921FB54442D18;
        else 
            grp_fu_195_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_195_p1_assign_proc : process(reg_219, c_reg_82, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            grp_fu_195_p1 <= c_reg_82;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            grp_fu_195_p1 <= reg_219;
        else 
            grp_fu_195_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_206_p3 <= 
        ap_const_lv64_BFF921FB54442D18 when (p_Result_17_fu_251_p3(0) = '1') else 
        ap_const_lv64_3FF921FB54442D18;
    grp_moments_atan2_range_redux_cordic_fu_173_ap_start <= ap_reg_grp_moments_atan2_range_redux_cordic_fu_173_ap_start;

    grp_moments_atan2_range_redux_cordic_fu_173_x_in_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, a_reg_500, b_reg_506)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_moments_atan2_range_redux_cordic_fu_173_x_in <= a_reg_500;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_moments_atan2_range_redux_cordic_fu_173_x_in <= b_reg_506;
        else 
            grp_moments_atan2_range_redux_cordic_fu_173_x_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_moments_atan2_range_redux_cordic_fu_173_y_in_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, a_reg_500, b_reg_506)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_moments_atan2_range_redux_cordic_fu_173_y_in <= b_reg_506;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_moments_atan2_range_redux_cordic_fu_173_y_in <= a_reg_500;
        else 
            grp_moments_atan2_range_redux_cordic_fu_173_y_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    loc_V_4_fu_260_p4 <= p_Val2_16_fu_247_p1(62 downto 52);
    loc_V_5_fu_270_p1 <= p_Val2_16_fu_247_p1(52 - 1 downto 0);
    loc_V_6_fu_292_p1 <= p_Val2_s_fu_225_p1(52 - 1 downto 0);
    loc_V_fu_237_p4 <= p_Val2_s_fu_225_p1(62 downto 52);
    
    m_fu_318_p4_proc : process(tmp_s_fu_314_p1, p_Result_s_fu_229_p3)
    begin
        m_fu_318_p4 <= tmp_s_fu_314_p1;
        m_fu_318_p4(1) <= p_Result_s_fu_229_p3(0);
    end process;

    notlhs1_fu_420_p2 <= "0" when (loc_V_fu_237_p4 = ap_const_lv11_7FF) else "1";
    notlhs_fu_408_p2 <= "0" when (loc_V_4_fu_260_p4 = ap_const_lv11_7FF) else "1";
    p_Result_17_fu_251_p3 <= p_Val2_16_fu_247_p1(63 downto 63);
    p_Result_41_fu_368_p3 <= (ap_const_lv1_0 & tmp_fu_364_p1);
    p_Result_42_fu_387_p3 <= (ap_const_lv1_0 & tmp_50_fu_383_p1);
    p_Result_s_fu_229_p3 <= p_Val2_s_fu_225_p1(63 downto 63);
    p_Val2_16_fu_247_p1 <= y_in;
    p_Val2_s_fu_225_p1 <= x_in;

    p_s_phi_fu_108_p38_assign_proc : process(m_reg_480, d_reg_523, p_s_reg_96, tmp_30_fu_467_p1, ap_sig_557)
    begin
        if (ap_sig_557) then
            if ((ap_const_lv32_2 = m_reg_480)) then 
                p_s_phi_fu_108_p38 <= d_reg_523;
            elsif ((m_reg_480 = ap_const_lv32_3)) then 
                p_s_phi_fu_108_p38 <= tmp_30_fu_467_p1;
            else 
                p_s_phi_fu_108_p38 <= p_s_reg_96;
            end if;
        else 
            p_s_phi_fu_108_p38 <= p_s_reg_96;
        end if; 
    end process;

    tmp_10_fu_438_p2 <= (tmp_8_fu_432_p2 and tmp_9_fu_202_p2);
    tmp_27_fu_328_p2 <= "1" when (loc_V_4_fu_260_p4 = ap_const_lv11_0) else "0";
    tmp_28_fu_334_p2 <= "1" when (loc_V_fu_237_p4 = ap_const_lv11_0) else "0";
    tmp_29_fu_454_p1 <= tmp_84_neg_fu_448_p2;
    tmp_30_fu_467_p1 <= tmp_85_neg_fu_461_p2;
    tmp_44_demorgan_fu_308_p2 <= (tmp_i1_fu_296_p2 and tmp_i1_26_fu_302_p2);
    tmp_50_fu_383_p1 <= p_Val2_s_fu_225_p1(63 - 1 downto 0);
    tmp_56_demorgan_fu_346_p2 <= (tmp_i1_fu_296_p2 and tmp_i2_fu_340_p2);
    tmp_61_demorgan_fu_358_p2 <= (tmp_i_fu_274_p2 and tmp_i3_fu_352_p2);
    tmp_6_fu_414_p2 <= (tmp_i3_fu_352_p2 or notlhs_fu_408_p2);
    tmp_7_fu_426_p2 <= (tmp_i2_fu_340_p2 or notlhs1_fu_420_p2);
    tmp_84_neg_fu_448_p2 <= (tmp_84_to_int_fu_444_p1 xor ap_const_lv64_8000000000000000);
    tmp_84_to_int_fu_444_p1 <= c_reg_82;
    tmp_85_neg_fu_461_p2 <= (tmp_85_to_int_fu_458_p1 xor ap_const_lv64_8000000000000000);
    tmp_85_to_int_fu_458_p1 <= d_reg_523;
    tmp_8_fu_432_p2 <= (tmp_6_fu_414_p2 and tmp_7_fu_426_p2);
    tmp_9_fu_202_p0 <= p_Result_41_fu_368_p3;
    tmp_9_fu_202_p1 <= p_Result_42_fu_387_p3;
    tmp_demorgan_fu_286_p2 <= (tmp_i_fu_274_p2 and tmp_i_25_fu_280_p2);
    tmp_fu_364_p1 <= p_Val2_16_fu_247_p1(63 - 1 downto 0);
    tmp_i1_26_fu_302_p2 <= "0" when (loc_V_6_fu_292_p1 = ap_const_lv52_0) else "1";
    tmp_i1_fu_296_p2 <= "1" when (loc_V_fu_237_p4 = ap_const_lv11_7FF) else "0";
    tmp_i2_27_fu_402_p2 <= "1" when (p_Result_42_fu_387_p3 = p_Result_41_fu_368_p3) else "0";
    tmp_i2_fu_340_p2 <= "1" when (loc_V_6_fu_292_p1 = ap_const_lv52_0) else "0";
    tmp_i3_fu_352_p2 <= "1" when (loc_V_5_fu_270_p1 = ap_const_lv52_0) else "0";
    tmp_i_25_fu_280_p2 <= "0" when (loc_V_5_fu_270_p1 = ap_const_lv52_0) else "1";
    tmp_i_fu_274_p2 <= "1" when (loc_V_4_fu_260_p4 = ap_const_lv11_7FF) else "0";
    tmp_s_fu_314_p1 <= std_logic_vector(resize(unsigned(p_Result_17_fu_251_p3),32));
end behav;
