#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun  5 16:53:27 2021
# Process ID: 12368
# Current directory: D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent384 D:\STUDIA\Magisterka\1ROK\SDUP\RLC\src\RLC.xpr
# Log file: D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/vivado.log
# Journal file: D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.xpr
INFO: [Project 1-313] Project file moved from 'D:/Dokumenty/Pulpit/Studia/II_stopien/8sem/SDUP/Projekt/RLC/src' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 717.895 ; gain = 96.566
update_compile_order -fileset sources_1
close [ open D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv w ]
add_files D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv w ]
add_files -fileset sim_1 D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_coder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_coder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_coder_rtl_TB_behav xil_defaultlib.RLC_coder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_coder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_coder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_coder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_coder_rtl_TB} -tclbatch {RLC_coder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
source RLC_coder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_coder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 789.027 ; gain = 11.629
set_property top RLC_decoder_rtl [current_fileset]
update_compile_order -fileset sources_1
set_property top RLC_decoder_rtl_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'oversize' [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim/xsim.dir/RLC_decoder_rtl_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  5 18:24:40 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_datain was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/vector_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_info_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount_size was not found in the design.
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 842.191 ; gain = 10.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'oversize' [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:77]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv:78]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_datain was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/vector_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_info_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount_size was not found in the design.
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_decoder_rtl_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.RLC_decoder_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RLC_decoder_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_datain was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/vector_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_info_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount_size was not found in the design.
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 849.465 ; gain = 7.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_datain was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/vector_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_info_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount_size was not found in the design.
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_datain was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/vector_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_info_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount_size was not found in the design.
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 852.719 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Pulpit/RLC/RLC_decoder_rtl_TB_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_datain was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/vector_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_info_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount_size was not found in the design.
open_wave_config D:/Pulpit/RLC/RLC_decoder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/data_in_tmp was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/waste was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_rtl_TB/is_correct_waste was not found in the design.
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 852.719 ; gain = 0.000
save_wave_config {D:/Pulpit/RLC/RLC_decoder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RLC_decoder_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RLC_decoder_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 457786ea28de4a93a8cb30b4f6b944ca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RLC_decoder_rtl_TB_behav xil_defaultlib.RLC_decoder_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:53]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:54]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:76]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_decoder_rtl.sv:94]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RLC_decoder_rtl_TB_behav -key {Behavioral:sim_1:Functional:RLC_decoder_rtl_TB} -tclbatch {RLC_decoder_rtl_TB.tcl} -view {D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg} -view {D:/Pulpit/RLC/RLC_decoder_rtl_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/STUDIA/Magisterka/1ROK/SDUP/RLC/src/RLC_coder_rtl_TB_behav.wcfg
WARNING: Simulation object /RLC_coder_rtl_TB/clock was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/set_reset was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/in_ready was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/out_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_data_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/is_oversize_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_valid was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/compression_done was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_oversize was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/test_iterator was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_in was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[0] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[1] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[2] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[3] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/data_out_correct[4] was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_datain was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/a_dataout was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/vector_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_info_size was not found in the design.
WARNING: Simulation object /RLC_coder_rtl_TB/coder/letter_amount_size was not found in the design.
open_wave_config D:/Pulpit/RLC/RLC_decoder_rtl_TB_behav.wcfg
source RLC_decoder_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RLC_decoder_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 852.719 ; gain = 0.000
save_wave_config {D:/Pulpit/RLC/RLC_decoder_rtl_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  5 18:31:36 2021...
