$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # enable $end
  $var wire 3 $ in_i [2:0] $end
  $var wire 8 % out_o [7:0] $end
  $scope module decoder_3x8 $end
   $var wire 1 # enable $end
   $var wire 3 $ in_i [2:0] $end
   $var wire 8 % out_o [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b100 $
b00000000 %
#1
1#
b00010000 %
#2
b010 $
b00000100 %
#3
b111 $
b10000000 %
#4
b110 $
b01000000 %
#5
b001 $
b00000010 %
#8
