// Seed: 4167316743
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    output wand id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    output uwire id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12
);
  assign id_9 = id_7 === 1;
  assign module_1._id_16 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd48,
    parameter id_10 = 32'd3,
    parameter id_16 = 32'd33,
    parameter id_17 = 32'd33,
    parameter id_20 = 32'd48,
    parameter id_21 = 32'd90,
    parameter id_22 = 32'd54,
    parameter id_23 = 32'd67,
    parameter id_5  = 32'd46,
    parameter id_6  = 32'd68,
    parameter id_9  = 32'd29
) (
    input wire _id_0,
    inout supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    output uwire _id_5,
    output tri0 _id_6,
    output wor id_7,
    input uwire id_8,
    output tri1 _id_9,
    output wire _id_10,
    input wand id_11,
    output wire id_12,
    input supply0 id_13,
    output supply1 id_14,
    input tri0 id_15,
    input wor _id_16,
    output supply0 _id_17,
    output tri id_18,
    output tri id_19,
    input tri0 _id_20,
    input uwire _id_21,
    input tri1 _id_22,
    input tri1 _id_23,
    input supply1 id_24
);
  logic [id_9  #  (
      .  id_6 (  id_16  ),
      .  id_0 (  id_23  ),
      .  id_10(  id_20  <=  id_17  ),
      .  id_22(  -1  ),
      .  id_22(  id_21  )
) : id_5] id_26;
  ;
  assign id_26 = (id_13);
  module_0 modCall_1 (
      id_1,
      id_13,
      id_18,
      id_24,
      id_19,
      id_19,
      id_1,
      id_24,
      id_11,
      id_14,
      id_8,
      id_4,
      id_4
  );
endmodule
