// Seed: 1901062493
module module_0 (
    output logic id_0
);
  wire id_2;
  wire id_3;
  always id_0 <= 1;
  assign module_1.type_1 = 0;
  wire id_4, id_5 = id_2;
  always id_2 = id_5;
endmodule
module module_1 (
    output tri0  id_0,
    input  logic id_1
);
  function id_3;
    output id_4;
    input id_5;
    id_3 <= 1;
  endfunction
  wire id_6;
  always id_3 = id_1;
  reg id_7, id_8, id_9, id_10 = id_8;
  supply0 id_11;
  initial id_7 <= id_8;
  tri1 id_12 = 1;
  wire id_13;
  parameter id_14 = 1'b0;
  genvar id_15;
  parameter id_16 = id_11;
  assign id_7 = !id_15;
  logic id_17, \id_18 , id_19 = id_4;
  assign id_16 = id_1;
  module_0 modCall_1 (id_4);
  id_20(
      id_14
  );
endmodule
