// Seed: 991788236
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2
);
  wand id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_10 = -1;
  logic id_12;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri id_9
    , id_35,
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri0 id_14,
    output wire id_15,
    output wire id_16,
    output wand id_17,
    output tri1 id_18,
    input supply0 id_19,
    input wire id_20,
    input tri0 id_21,
    output tri1 id_22,
    input tri0 id_23,
    output wor id_24,
    output supply0 id_25,
    output wire id_26,
    output wor id_27,
    input supply0 id_28,
    output supply1 id_29,
    input tri id_30,
    input supply1 id_31,
    output wor id_32,
    input tri id_33
);
  wire id_36;
  nand primCall (
      id_16,
      id_36,
      id_13,
      id_8,
      id_19,
      id_9,
      id_33,
      id_4,
      id_28,
      id_23,
      id_12,
      id_20,
      id_6,
      id_21,
      id_35,
      id_2,
      id_31,
      id_7,
      id_30,
      id_1
  );
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5
  );
endmodule
