# VLSI_1-3_ROUTER
# Design and Verification of 1Ã—3 Router Using UVM

## ðŸ“Œ Project Overview
This project focuses on the design and verification of a **1Ã—3 VLSI Router**
using **RTL design methodology and UVM-based verification**.

Routers are critical components in modern digital communication systems and
Network-on-Chip (NoC) architectures. The proposed router is designed to achieve
**high-speed data routing with low power consumption**.

---

## ðŸŽ¯ Objectives
- Design a synthesizable 1Ã—3 router using Verilog/SystemVerilog
- Implement FIFO-based buffering and FSM-based control
- Apply clock gating for low-power operation
- Verify functionality using **UVM methodology**
- Achieve reliable and reusable verification environment

---

## ðŸ§  Key Modules
- Input Register
- FIFO Buffers
- Synchronizer
- FSM Controller
- Routing Logic

---

## ðŸ§ª Verification Methodology
- UVM-based testbench
- Driver, Monitor, Sequencer, Scoreboard
- Constrained-random testing
- Functional coverage

---
