// Seed: 4126928952
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_6  = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1
);
  id_3(
      1, 1, 1, 1, 1, 1
  );
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1
  );
  wire id_4;
endmodule
module module_2 (
    output tri id_0
    , id_10,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8
);
  assign id_10 = 1;
endmodule
