13:58:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\eFPGA\OPDRACHT_2\Workspace_Exercises\temp_xsdb_launch_script.tcl
13:58:55 INFO  : XSCT server has started successfully.
13:58:55 INFO  : plnx-install-location is set to ''
13:58:55 INFO  : Successfully done setting XSCT server connection channel  
13:59:00 INFO  : Registering command handlers for Vitis TCF services
13:59:03 INFO  : Successfully done setting workspace for the tool. 
13:59:03 INFO  : Successfully done query RDI_DATADIR 
14:00:51 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:00:51 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:01:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:01:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:01:13 INFO  : (SwPlatform) Successfully done update_mss 
14:01:15 INFO  : Successfully done sdx_reload_mss "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:11:28 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:11:28 INFO  : Updating application flags with new BSP settings...
14:11:29 INFO  : Successfully updated application flags for project EX_1_ROT_ENC_App.
14:13:09 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:13:33 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:58 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:13:58 INFO  : 'jtag frequency' command is executed.
14:13:58 INFO  : Context for 'APU' is selected.
14:13:58 INFO  : System reset is completed.
14:14:01 INFO  : 'after 3000' command is executed.
14:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:14:04 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:14:04 INFO  : Context for 'APU' is selected.
14:14:05 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:05 INFO  : Context for 'APU' is selected.
14:14:05 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:14:06 INFO  : 'ps7_init' command is executed.
14:14:06 INFO  : 'ps7_post_config' command is executed.
14:14:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:06 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:07 INFO  : Memory regions updated for context APU
14:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:07 INFO  : 'con' command is executed.
14:14:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:07 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:15:36 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:15:49 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:16:10 INFO  : Disconnected from the channel tcfchan#3.
14:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:11 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:16:11 INFO  : 'jtag frequency' command is executed.
14:16:11 INFO  : Context for 'APU' is selected.
14:16:12 INFO  : System reset is completed.
14:16:15 INFO  : 'after 3000' command is executed.
14:16:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:16:16 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:16:16 INFO  : Context for 'APU' is selected.
14:16:16 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:16 INFO  : Context for 'APU' is selected.
14:16:16 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:16:17 INFO  : 'ps7_init' command is executed.
14:16:17 INFO  : 'ps7_post_config' command is executed.
14:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:17 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:17 INFO  : Memory regions updated for context APU
14:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:17 INFO  : 'con' command is executed.
14:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:16:17 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:17:49 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:18:48 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:20:58 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:21:07 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:21:31 INFO  : Disconnected from the channel tcfchan#5.
14:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:33 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:21:33 INFO  : 'jtag frequency' command is executed.
14:21:33 INFO  : Context for 'APU' is selected.
14:21:33 INFO  : System reset is completed.
14:21:36 INFO  : 'after 3000' command is executed.
14:21:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:21:37 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:21:37 INFO  : Context for 'APU' is selected.
14:21:37 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:37 INFO  : Context for 'APU' is selected.
14:21:37 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:21:38 INFO  : 'ps7_init' command is executed.
14:21:38 INFO  : 'ps7_post_config' command is executed.
14:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:38 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:38 INFO  : Memory regions updated for context APU
14:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:38 INFO  : 'con' command is executed.
14:21:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:38 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:22:45 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:22:53 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:23:12 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:23:28 INFO  : Disconnected from the channel tcfchan#8.
14:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:29 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:23:29 INFO  : 'jtag frequency' command is executed.
14:23:29 INFO  : Context for 'APU' is selected.
14:23:29 INFO  : System reset is completed.
14:23:32 INFO  : 'after 3000' command is executed.
14:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:23:34 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:23:34 INFO  : Context for 'APU' is selected.
14:23:34 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:34 INFO  : Context for 'APU' is selected.
14:23:34 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:23:34 INFO  : 'ps7_init' command is executed.
14:23:34 INFO  : 'ps7_post_config' command is executed.
14:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:35 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:35 INFO  : Memory regions updated for context APU
14:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:35 INFO  : 'con' command is executed.
14:23:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:23:35 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:25:24 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:25:40 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:25:55 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:26:45 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:27:25 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:27:29 INFO  : Disconnected from the channel tcfchan#11.
14:27:38 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:03 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:28:03 INFO  : 'jtag frequency' command is executed.
14:28:03 INFO  : Context for 'APU' is selected.
14:28:03 INFO  : System reset is completed.
14:28:06 INFO  : 'after 3000' command is executed.
14:28:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:28:08 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:28:08 INFO  : Context for 'APU' is selected.
14:28:08 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:28:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:08 INFO  : Context for 'APU' is selected.
14:28:08 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:28:08 INFO  : 'ps7_init' command is executed.
14:28:08 INFO  : 'ps7_post_config' command is executed.
14:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:09 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:09 INFO  : Memory regions updated for context APU
14:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:09 INFO  : 'con' command is executed.
14:28:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:28:09 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:38:20 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:38:31 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:38:56 INFO  : Disconnected from the channel tcfchan#14.
14:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:57 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:38:57 INFO  : 'jtag frequency' command is executed.
14:38:57 INFO  : Context for 'APU' is selected.
14:38:57 INFO  : System reset is completed.
14:39:00 INFO  : 'after 3000' command is executed.
14:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:39:02 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:39:02 INFO  : Context for 'APU' is selected.
14:39:02 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:02 INFO  : Context for 'APU' is selected.
14:39:02 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:39:02 INFO  : 'ps7_init' command is executed.
14:39:02 INFO  : 'ps7_post_config' command is executed.
14:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:03 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:03 INFO  : Memory regions updated for context APU
14:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:03 INFO  : 'con' command is executed.
14:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:03 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:39:39 INFO  : Disconnected from the channel tcfchan#16.
14:39:44 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:39:49 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:08 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:40:08 INFO  : 'jtag frequency' command is executed.
14:40:08 INFO  : Context for 'APU' is selected.
14:40:08 INFO  : System reset is completed.
14:40:11 INFO  : 'after 3000' command is executed.
14:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:40:13 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:40:13 INFO  : Context for 'APU' is selected.
14:40:13 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:13 INFO  : Context for 'APU' is selected.
14:40:13 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:40:14 INFO  : 'ps7_init' command is executed.
14:40:14 INFO  : 'ps7_post_config' command is executed.
14:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:14 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:14 INFO  : Memory regions updated for context APU
14:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:14 INFO  : 'con' command is executed.
14:40:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:40:14 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:40:18 INFO  : Disconnected from the channel tcfchan#18.
14:40:24 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:40:29 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:54 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:40:54 INFO  : 'jtag frequency' command is executed.
14:40:54 INFO  : Context for 'APU' is selected.
14:40:54 INFO  : System reset is completed.
14:40:57 INFO  : 'after 3000' command is executed.
14:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:40:59 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:40:59 INFO  : Context for 'APU' is selected.
14:40:59 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:40:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:59 INFO  : Context for 'APU' is selected.
14:40:59 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:41:00 INFO  : 'ps7_init' command is executed.
14:41:00 INFO  : 'ps7_post_config' command is executed.
14:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:00 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:00 INFO  : Memory regions updated for context APU
14:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:00 INFO  : 'con' command is executed.
14:41:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:00 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:41:56 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:42:11 ERROR : Failed to openhw "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:42:11 ERROR : Failed to openhw "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:42:15 ERROR : Failed to openhw "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:42:15 ERROR : Failed to openhw "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:43:38 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:43:46 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:44:13 INFO  : Disconnected from the channel tcfchan#20.
14:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:44:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:44:37 INFO  : 'jtag frequency' command is executed.
14:44:38 INFO  : Context for 'APU' is selected.
14:44:38 INFO  : System reset is completed.
14:44:41 INFO  : 'after 3000' command is executed.
14:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:44:42 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:44:42 INFO  : Context for 'APU' is selected.
14:44:43 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:43 INFO  : Context for 'APU' is selected.
14:44:43 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:44:43 INFO  : 'ps7_init' command is executed.
14:44:43 INFO  : 'ps7_post_config' command is executed.
14:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:43 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:44 INFO  : Memory regions updated for context APU
14:44:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:44 INFO  : 'con' command is executed.
14:44:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:44 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:45:21 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:45:33 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:45:59 INFO  : Disconnected from the channel tcfchan#24.
14:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:00 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:46:00 INFO  : 'jtag frequency' command is executed.
14:46:00 INFO  : Context for 'APU' is selected.
14:46:00 INFO  : System reset is completed.
14:46:03 INFO  : 'after 3000' command is executed.
14:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:46:05 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:46:05 INFO  : Context for 'APU' is selected.
14:46:05 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:46:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:05 INFO  : Context for 'APU' is selected.
14:46:05 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:46:05 INFO  : 'ps7_init' command is executed.
14:46:05 INFO  : 'ps7_post_config' command is executed.
14:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:06 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:06 INFO  : Memory regions updated for context APU
14:46:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:06 INFO  : 'con' command is executed.
14:46:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:46:06 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:47:18 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:47:23 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:47:45 INFO  : Disconnected from the channel tcfchan#26.
14:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:47 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:47:47 INFO  : 'jtag frequency' command is executed.
14:47:47 INFO  : Context for 'APU' is selected.
14:47:47 INFO  : System reset is completed.
14:47:50 INFO  : 'after 3000' command is executed.
14:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:47:51 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:47:51 INFO  : Context for 'APU' is selected.
14:47:51 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:51 INFO  : Context for 'APU' is selected.
14:47:51 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:47:52 INFO  : 'ps7_init' command is executed.
14:47:52 INFO  : 'ps7_post_config' command is executed.
14:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:52 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:52 INFO  : Memory regions updated for context APU
14:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:52 INFO  : 'con' command is executed.
14:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:52 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:51:09 INFO  : Disconnected from the channel tcfchan#28.
14:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:10 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:51:10 INFO  : 'jtag frequency' command is executed.
14:51:10 INFO  : Context for 'APU' is selected.
14:51:10 INFO  : System reset is completed.
14:51:14 INFO  : 'after 3000' command is executed.
14:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:51:15 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:51:15 INFO  : Context for 'APU' is selected.
14:51:15 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:15 INFO  : Context for 'APU' is selected.
14:51:15 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:51:15 INFO  : 'ps7_init' command is executed.
14:51:16 INFO  : 'ps7_post_config' command is executed.
14:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:16 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:16 INFO  : Memory regions updated for context APU
14:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:16 INFO  : 'con' command is executed.
14:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:51:16 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:54:42 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:55:14 INFO  : Disconnected from the channel tcfchan#29.
14:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:16 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:55:16 INFO  : 'jtag frequency' command is executed.
14:55:16 INFO  : Context for 'APU' is selected.
14:55:16 INFO  : System reset is completed.
14:55:19 INFO  : 'after 3000' command is executed.
14:55:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:55:20 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:55:20 INFO  : Context for 'APU' is selected.
14:55:20 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:20 INFO  : Context for 'APU' is selected.
14:55:20 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:55:21 INFO  : 'ps7_init' command is executed.
14:55:21 INFO  : 'ps7_post_config' command is executed.
14:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:21 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:21 INFO  : Memory regions updated for context APU
14:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:21 INFO  : 'con' command is executed.
14:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:21 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:55:56 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:56:03 INFO  : Disconnected from the channel tcfchan#30.
14:56:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:04 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:56:04 INFO  : 'jtag frequency' command is executed.
14:56:04 INFO  : Context for 'APU' is selected.
14:56:04 INFO  : System reset is completed.
14:56:07 INFO  : 'after 3000' command is executed.
14:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:56:09 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:56:09 INFO  : Context for 'APU' is selected.
14:56:09 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:56:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:09 INFO  : Context for 'APU' is selected.
14:56:09 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:56:09 INFO  : 'ps7_init' command is executed.
14:56:09 INFO  : 'ps7_post_config' command is executed.
14:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:10 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:10 INFO  : Memory regions updated for context APU
14:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:10 INFO  : 'con' command is executed.
14:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:56:10 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:56:46 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:56:57 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:57:13 INFO  : Disconnected from the channel tcfchan#31.
14:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:15 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:57:15 INFO  : 'jtag frequency' command is executed.
14:57:15 INFO  : Context for 'APU' is selected.
14:57:15 INFO  : System reset is completed.
14:57:18 INFO  : 'after 3000' command is executed.
14:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:57:19 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:57:19 INFO  : Context for 'APU' is selected.
14:57:19 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:19 INFO  : Context for 'APU' is selected.
14:57:19 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:57:20 INFO  : 'ps7_init' command is executed.
14:57:20 INFO  : 'ps7_post_config' command is executed.
14:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:20 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:21 INFO  : Memory regions updated for context APU
14:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:21 INFO  : 'con' command is executed.
14:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:21 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:57:59 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:58:07 INFO  : Disconnected from the channel tcfchan#33.
14:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:08 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:58:08 INFO  : 'jtag frequency' command is executed.
14:58:08 INFO  : Context for 'APU' is selected.
14:58:08 INFO  : System reset is completed.
14:58:11 INFO  : 'after 3000' command is executed.
14:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:58:13 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:58:13 INFO  : Context for 'APU' is selected.
14:58:13 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:13 INFO  : Context for 'APU' is selected.
14:58:13 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:58:13 INFO  : 'ps7_init' command is executed.
14:58:13 INFO  : 'ps7_post_config' command is executed.
14:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:14 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:14 INFO  : Memory regions updated for context APU
14:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:14 INFO  : 'con' command is executed.
14:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:14 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
14:59:17 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
14:59:36 INFO  : Disconnected from the channel tcfchan#34.
14:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
14:59:37 INFO  : 'jtag frequency' command is executed.
14:59:37 INFO  : Context for 'APU' is selected.
14:59:37 INFO  : System reset is completed.
14:59:40 INFO  : 'after 3000' command is executed.
14:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
14:59:42 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
14:59:42 INFO  : Context for 'APU' is selected.
14:59:42 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
14:59:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:42 INFO  : Context for 'APU' is selected.
14:59:42 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
14:59:42 INFO  : 'ps7_init' command is executed.
14:59:43 INFO  : 'ps7_post_config' command is executed.
14:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:43 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:43 INFO  : Memory regions updated for context APU
14:59:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:43 INFO  : 'con' command is executed.
14:59:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:59:43 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:00:28 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:00:35 INFO  : Disconnected from the channel tcfchan#35.
15:00:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:37 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:00:37 INFO  : 'jtag frequency' command is executed.
15:00:37 INFO  : Context for 'APU' is selected.
15:00:37 INFO  : System reset is completed.
15:00:40 INFO  : 'after 3000' command is executed.
15:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:00:41 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:00:41 INFO  : Context for 'APU' is selected.
15:00:41 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:41 INFO  : Context for 'APU' is selected.
15:00:41 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:00:42 INFO  : 'ps7_init' command is executed.
15:00:42 INFO  : 'ps7_post_config' command is executed.
15:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:42 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:42 INFO  : Memory regions updated for context APU
15:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:42 INFO  : 'con' command is executed.
15:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:42 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:01:12 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:01:29 INFO  : Disconnected from the channel tcfchan#36.
15:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:31 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:01:31 INFO  : 'jtag frequency' command is executed.
15:01:31 INFO  : Context for 'APU' is selected.
15:01:31 INFO  : System reset is completed.
15:01:34 INFO  : 'after 3000' command is executed.
15:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:01:36 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:01:36 INFO  : Context for 'APU' is selected.
15:01:36 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:36 INFO  : Context for 'APU' is selected.
15:01:36 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:01:36 INFO  : 'ps7_init' command is executed.
15:01:36 INFO  : 'ps7_post_config' command is executed.
15:01:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:37 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:37 INFO  : Memory regions updated for context APU
15:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:37 INFO  : 'con' command is executed.
15:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:37 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:06:32 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:06:41 INFO  : Disconnected from the channel tcfchan#37.
15:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:42 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:06:43 INFO  : 'jtag frequency' command is executed.
15:06:43 INFO  : Context for 'APU' is selected.
15:06:43 INFO  : System reset is completed.
15:06:46 INFO  : 'after 3000' command is executed.
15:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:06:47 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:06:47 INFO  : Context for 'APU' is selected.
15:06:47 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:47 INFO  : Context for 'APU' is selected.
15:06:47 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:06:48 INFO  : 'ps7_init' command is executed.
15:06:48 INFO  : 'ps7_post_config' command is executed.
15:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:48 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:48 INFO  : Memory regions updated for context APU
15:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:49 INFO  : 'con' command is executed.
15:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:49 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:10:47 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:10:55 INFO  : Disconnected from the channel tcfchan#38.
15:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:56 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:10:56 INFO  : 'jtag frequency' command is executed.
15:10:56 INFO  : Context for 'APU' is selected.
15:10:56 INFO  : System reset is completed.
15:10:59 INFO  : 'after 3000' command is executed.
15:10:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:11:01 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:11:01 INFO  : Context for 'APU' is selected.
15:11:01 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:01 INFO  : Context for 'APU' is selected.
15:11:01 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:11:01 INFO  : 'ps7_init' command is executed.
15:11:01 INFO  : 'ps7_post_config' command is executed.
15:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:02 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:02 INFO  : Memory regions updated for context APU
15:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:02 INFO  : 'con' command is executed.
15:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:02 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:14:49 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:15:00 INFO  : Disconnected from the channel tcfchan#39.
15:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:01 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:15:01 INFO  : 'jtag frequency' command is executed.
15:15:01 INFO  : Context for 'APU' is selected.
15:15:01 INFO  : System reset is completed.
15:15:04 INFO  : 'after 3000' command is executed.
15:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:15:06 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:15:06 INFO  : Context for 'APU' is selected.
15:15:06 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:06 INFO  : Context for 'APU' is selected.
15:15:06 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:15:06 INFO  : 'ps7_init' command is executed.
15:15:06 INFO  : 'ps7_post_config' command is executed.
15:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:07 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:07 INFO  : Memory regions updated for context APU
15:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:07 INFO  : 'con' command is executed.
15:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:07 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:16:03 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:16:14 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:16:24 INFO  : Disconnected from the channel tcfchan#40.
15:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:25 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:16:25 INFO  : 'jtag frequency' command is executed.
15:16:25 INFO  : Context for 'APU' is selected.
15:16:25 INFO  : System reset is completed.
15:16:28 INFO  : 'after 3000' command is executed.
15:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:16:30 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:16:30 INFO  : Context for 'APU' is selected.
15:16:30 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:30 INFO  : Context for 'APU' is selected.
15:16:30 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:16:31 INFO  : 'ps7_init' command is executed.
15:16:31 INFO  : 'ps7_post_config' command is executed.
15:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:31 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:31 INFO  : Memory regions updated for context APU
15:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:31 INFO  : 'con' command is executed.
15:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:16:31 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:20:27 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:20:39 INFO  : Disconnected from the channel tcfchan#41.
15:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:41 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:20:41 INFO  : 'jtag frequency' command is executed.
15:20:41 INFO  : Context for 'APU' is selected.
15:20:41 INFO  : System reset is completed.
15:20:44 INFO  : 'after 3000' command is executed.
15:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:20:45 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:20:45 INFO  : Context for 'APU' is selected.
15:20:45 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:45 INFO  : Context for 'APU' is selected.
15:20:45 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:20:46 INFO  : 'ps7_init' command is executed.
15:20:46 INFO  : 'ps7_post_config' command is executed.
15:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:46 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:46 INFO  : Memory regions updated for context APU
15:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:46 INFO  : 'con' command is executed.
15:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:46 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:21:19 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:21:35 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:21:44 INFO  : Disconnected from the channel tcfchan#42.
15:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:45 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:21:45 INFO  : 'jtag frequency' command is executed.
15:21:45 INFO  : Context for 'APU' is selected.
15:21:45 INFO  : System reset is completed.
15:21:48 INFO  : 'after 3000' command is executed.
15:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:21:50 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:21:50 INFO  : Context for 'APU' is selected.
15:21:50 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:21:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:50 INFO  : Context for 'APU' is selected.
15:21:50 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:21:50 INFO  : 'ps7_init' command is executed.
15:21:50 INFO  : 'ps7_post_config' command is executed.
15:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:51 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:51 INFO  : Memory regions updated for context APU
15:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:51 INFO  : 'con' command is executed.
15:21:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:21:51 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:22:19 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:22:26 INFO  : Disconnected from the channel tcfchan#43.
15:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:28 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:22:28 INFO  : 'jtag frequency' command is executed.
15:22:28 INFO  : Context for 'APU' is selected.
15:22:28 INFO  : System reset is completed.
15:22:31 INFO  : 'after 3000' command is executed.
15:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:22:32 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:22:32 INFO  : Context for 'APU' is selected.
15:22:32 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:22:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:32 INFO  : Context for 'APU' is selected.
15:22:32 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:22:33 INFO  : 'ps7_init' command is executed.
15:22:33 INFO  : 'ps7_post_config' command is executed.
15:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:33 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:33 INFO  : Memory regions updated for context APU
15:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:33 INFO  : 'con' command is executed.
15:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:22:33 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:24:23 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:24:39 INFO  : Checking for BSP changes to sync application flags for project 'EX_1_ROT_ENC_App'...
15:24:48 INFO  : Disconnected from the channel tcfchan#44.
15:24:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:49 INFO  : Jtag cable 'Avnet MiniZed V1 1234-oj1A' is selected.
15:24:49 INFO  : 'jtag frequency' command is executed.
15:24:49 INFO  : Context for 'APU' is selected.
15:24:49 INFO  : System reset is completed.
15:24:53 INFO  : 'after 3000' command is executed.
15:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1' command is executed.
15:24:54 INFO  : FPGA configured successfully with bitstream "C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit"
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : Hardware design information is loaded from 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa'.
15:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:54 INFO  : Context for 'APU' is selected.
15:24:54 INFO  : Sourcing of 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl' is done.
15:24:55 INFO  : 'ps7_init' command is executed.
15:24:55 INFO  : 'ps7_post_config' command is executed.
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : The application 'C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet MiniZed V1 1234-oj1A" && level==0} -index 1
fpga -file C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC/export/EX_1_ROT_ENC/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/eFPGA/OPDRACHT_2/Workspace_Exercises/EX_1_ROT_ENC_App/Debug/EX_1_ROT_ENC_App.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:55 INFO  : Memory regions updated for context APU
15:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:55 INFO  : 'con' command is executed.
15:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:24:55 INFO  : Launch script is exported to file 'C:\eFPGA\OPDRACHT_2\Workspace_Exercises\.sdk\launch_scripts\single_application_debug\debugger_ex_1_rot_enc_app-default.tcl'
15:26:32 INFO  : Disconnected from the channel tcfchan#45.
