--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Schieberegister_preroute.twx Schieberegister_map.ncd -o
Schieberegister_preroute.twr Schieberegister.pcf -ucf Z:/CEP/CE_A1.ucf

Design file:              Schieberegister_map.ncd
Physical constraint file: Schieberegister.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLKIN       |   -0.645(R)|    1.682(R)|CLK_BUFGP         |   0.000|
D0          |   -0.169(R)|    1.301(R)|CLK_BUFGP         |   0.000|
D23         |   -0.169(R)|    1.301(R)|CLK_BUFGP         |   0.000|
S0          |    0.353(R)|    1.301(R)|CLK_BUFGP         |   0.000|
S1          |    0.353(R)|    1.301(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    7.700(R)|CLK_BUFGP         |   0.000|
LED<1>      |    7.700(R)|CLK_BUFGP         |   0.000|
LED<2>      |    7.700(R)|CLK_BUFGP         |   0.000|
LED<3>      |    7.700(R)|CLK_BUFGP         |   0.000|
LED<4>      |    7.700(R)|CLK_BUFGP         |   0.000|
LED<5>      |    7.700(R)|CLK_BUFGP         |   0.000|
Q<0>        |    7.696(R)|CLK_BUFGP         |   0.000|
Q<1>        |    7.700(R)|CLK_BUFGP         |   0.000|
Q<2>        |    7.696(R)|CLK_BUFGP         |   0.000|
Q<3>        |    7.700(R)|CLK_BUFGP         |   0.000|
Q<4>        |    7.696(R)|CLK_BUFGP         |   0.000|
Q<5>        |    7.700(R)|CLK_BUFGP         |   0.000|
Q<6>        |    7.696(R)|CLK_BUFGP         |   0.000|
Q<7>        |    7.700(R)|CLK_BUFGP         |   0.000|
Q<8>        |    7.696(R)|CLK_BUFGP         |   0.000|
Q<9>        |    7.700(R)|CLK_BUFGP         |   0.000|
Q<10>       |    7.696(R)|CLK_BUFGP         |   0.000|
Q<11>       |    7.700(R)|CLK_BUFGP         |   0.000|
Q<12>       |    7.696(R)|CLK_BUFGP         |   0.000|
Q<13>       |    7.700(R)|CLK_BUFGP         |   0.000|
Q<14>       |    7.696(R)|CLK_BUFGP         |   0.000|
Q<15>       |    7.700(R)|CLK_BUFGP         |   0.000|
Q<16>       |    7.696(R)|CLK_BUFGP         |   0.000|
Q<17>       |    7.700(R)|CLK_BUFGP         |   0.000|
Q<18>       |    7.696(R)|CLK_BUFGP         |   0.000|
Q<19>       |    7.700(R)|CLK_BUFGP         |   0.000|
Q<20>       |    7.696(R)|CLK_BUFGP         |   0.000|
Q<21>       |    7.700(R)|CLK_BUFGP         |   0.000|
Q<22>       |    7.696(R)|CLK_BUFGP         |   0.000|
Q<23>       |    7.700(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.481|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
MR             |Q<0>           |    5.452|
MR             |Q<1>           |    5.452|
MR             |Q<2>           |    5.452|
MR             |Q<3>           |    5.452|
MR             |Q<4>           |    5.452|
MR             |Q<5>           |    5.452|
MR             |Q<6>           |    5.452|
MR             |Q<7>           |    5.452|
MR             |Q<8>           |    5.452|
MR             |Q<9>           |    5.452|
MR             |Q<10>          |    5.452|
MR             |Q<11>          |    5.452|
MR             |Q<12>          |    5.452|
MR             |Q<13>          |    5.452|
MR             |Q<14>          |    5.452|
MR             |Q<15>          |    5.452|
MR             |Q<16>          |    5.452|
MR             |Q<17>          |    5.452|
MR             |Q<18>          |    5.452|
MR             |Q<19>          |    5.452|
MR             |Q<20>          |    5.452|
MR             |Q<21>          |    5.452|
MR             |Q<22>          |    5.452|
MR             |Q<23>          |    5.452|
---------------+---------------+---------+


Analysis completed Thu Oct 20 15:09:18 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 92 MB



