VB=trigger !< /^Trig/  < design  $.. (S < (VP < TO < (VP=target < (VB !< AUX))))

insert (TargIntend) >1 target
insert (TrigIntend) >2 trigger

% design (trigger) [him] to go (target)