
GM_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00009704  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60009b74  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000a40  20000008  60009b7c  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000520  20000a48  6000a5bc  00018a48  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  00018a48  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000b00  00000000  00000000  00018d23  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001cd7  00000000  00000000  00019823  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000abf3  00000000  00000000  0001b4fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000017bc  00000000  00000000  000260ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000624c  00000000  00000000  000278a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000037e0  00000000  00000000  0002daf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003ad7  00000000  00000000  000312d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000400c  00000000  00000000  00034daf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00067f2d  00000000  00000000  00038dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000a0ce8  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000a90  00000000  00000000  000a0d0d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:

int array_cell_t_full(array_cell_t* array) {
    return (array->num_els == array->capacity);
}

int array_cell_t_inbounds(array_cell_t* array, size_t i) {
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
    return (i < array->num_els);
}

size_t array_cell_t_num_els(array_cell_t* array) {
    return array->num_els;
   8:	00000309 	.word	0x00000309
}
   c:	0000030b 	.word	0x0000030b
        return map_cell_t_double_put(map, key);
    }
}

void map_cell_t_double_remove(map_cell_t_double* map, cell_t key) {
    bucket_cell_t_double* bucket = map_cell_t_double_find(map, key);
  10:	0000030d 	.word	0x0000030d
    return array->els + array->num_els - 1;
}

cell_t* array_cell_t_end(array_cell_t* array) {
    return array_cell_t_back(array) + 1;
}
  14:	0000030f 	.word	0x0000030f
    return (array->num_els == array->capacity);
}

int array_cell_t_inbounds(array_cell_t* array, size_t i) {
    return (i < array->num_els);
}
  18:	00000311 	.word	0x00000311
	...
		return;
	}
	MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
	MSS_TIM1_enable_irq();
	MSS_TIM1_load_immediate(nsecs_to_cycles(nsecs));
	timer_complete = 0;
  2c:	00000313 	.word	0x00000313
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
	MSS_TIM1_start();
  38:	00000317 	.word	0x00000317
	while(!timer_complete) {}
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
}
  4c:	00000321 	.word	0x00000321
	return (uint32_t)((double)usecs * ((double)clk_get_freq_hz(CLK_P0) / (double)1E6));
}

uint32_t nsecs_to_cycles(uint32_t nsecs) {
	return (uint32_t)((double)nsecs * ((double)clk_get_freq_hz(CLK_P0) / (double)1E9));
}
  50:	00000323 	.word	0x00000323
			if(link_list->comp(&(cur->data), &(min->data))) {
				min = cur;
			}
			cur = cur->next;
		}
		link_list_cell_t_swap(start, min);
  54:	00000325 	.word	0x00000325
		min = 0;
	else min = 1;
	if(rgb[2] < rgb[min])
		min = 2;
	return min;
}
  58:	00000327 	.word	0x00000327
	double Cmax = max(red, green, blue);
	double Cmin = min(red, green, blue);
	double delta = Cmax - Cmin;
	double hue;
	double saturation;
	double value = Cmax;
  5c:	00000329 	.word	0x00000329

double max(double a, double b, double c) {
	if(a > b)
		b = a;
	if(b > c)
		c = b;
  60:	0000032b 	.word	0x0000032b
	int i = 0;
	for(; i < 3; i++) {
		if(reading[i] < COLOR_CORRECTION_LVL1_THRESHOLD)
			reading[i] = subtract_without_underflow(reading[i], COLOR_CORRECTION_LVL1_AMOUNT);
		else if(reading[i] < COLOR_CORRECTION_LVL2_THRESHOLD)
			reading[i] = subtract_without_underflow(reading[i], COLOR_CORRECTION_LVL2_AMOUNT);
  64:	0000032d 	.word	0x0000032d
double max(double a, double b, double c) {
	if(a > b)
		b = a;
	if(b > c)
		c = b;
	return c;
  68:	000048d1 	.word	0x000048d1
}
  6c:	000048fd 	.word	0x000048fd
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
	double hue;
	double saturation;
	double value = Cmax;

	if(Cmax != 0)
		saturation = delta / Cmax;
  78:	00000337 	.word	0x00000337
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	0000033d 	.word	0x0000033d
}

uint8_t is_same_color(uint16_t base[3], uint16_t reading[3]) {
	//correct for bad color readings
	int i = 0;
	for(; i < 3; i++) {
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
	double saturation;
	double value = Cmax;

	if(Cmax != 0)
		saturation = delta / Cmax;
	else saturation = 0;
  90:	000030e5 	.word	0x000030e5
  94:	000030fd 	.word	0x000030fd
		else if(reading[i] < COLOR_CORRECTION_LVL2_THRESHOLD)
			reading[i] = subtract_without_underflow(reading[i], COLOR_CORRECTION_LVL2_AMOUNT);
	}


	uint16_t diff = abs(total_light(base) - total_light(reading));
  98:	00000347 	.word	0x00000347

	if(Cmax != 0)
		saturation = delta / Cmax;
	else saturation = 0;

	if(delta == 0)
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
	}


	uint16_t diff = abs(total_light(base) - total_light(reading));
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
  bc:	00001bb1 	.word	0x00001bb1
		saturation = delta / Cmax;
	else saturation = 0;

	if(delta == 0)
		hue = 0;
	else if(Cmax == red) {
  c0:	0000034f 	.word	0x0000034f


	uint16_t diff = abs(total_light(base) - total_light(reading));
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	i = 0;
  c4:	00000351 	.word	0x00000351
	for(; i < 3; i++) {
  c8:	00000353 	.word	0x00000353
		diff = abs(base[i] - reading[i]);
  cc:	00000355 	.word	0x00000355
	else saturation = 0;

	if(delta == 0)
		hue = 0;
	else if(Cmax == red) {
		hue = 60 * ((green - blue) / delta);
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	i = 0;
	for(; i < 3; i++) {
		diff = abs(base[i] - reading[i]);
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
			return 0;
  fc:	0000036d 	.word	0x0000036d

	uint16_t diff = abs(total_light(base) - total_light(reading));
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	i = 0;
	for(; i < 3; i++) {
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
		diff = abs(base[i] - reading[i]);
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
			return 0;
	}
	return 1;
 110:	00000377 	.word	0x00000377
}
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
    			hue = (hue + step) % 360;
    			led_set_color(led_inst, idx, buf, rgb);
    		}
    	}
    }
}
 11c:	0000037d 	.word	0x0000037d
		Rs = X;
		Gs = C;
		Bs = 0;
	}
	else if(H >= 120 && H < 180) {
		Rs = 0;
 120:	0000037f 	.word	0x0000037f
		hue = 0;
	else if(Cmax == red) {
		hue = 60 * ((green - blue) / delta);
	}
	else if(Cmax == green) {
		hue = 60 * (((blue - red) / delta) + 2);
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
		Gs = C;
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
		Bs = X;
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
	else if(H >= 60 && H < 120) {
		Rs = X;
		Gs = C;
		Bs = 0;
	}
	else if(H >= 120 && H < 180) {
 13c:	0000038d 	.word	0x0000038d
		Rs = 0;
		Gs = C;
		Bs = X;
	}
	else if(H >= 180 && H < 240) {
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
        *r = 0.0;
        *g = x;
        *b = 1.0;
    } else if (x >= 0.2 && x < 0.4) {
        x = (x - 0.2) / 0.2;
        *r = 0.0;
 148:	00000393 	.word	0x00000393
        *g = 1.0;
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
        *b = 1.0 - x;
 154:	00000399 	.word	0x00000399
		Gs = C;
		Bs = X;
	}
	else if(H >= 180 && H < 240) {
		Rs = 0;
		Gs = X;
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
		Bs = C;
 160:	0000039f 	.word	0x0000039f
    } else if (x >= 0.2 && x < 0.4) {
        x = (x - 0.2) / 0.2;
        *r = 0.0;
        *g = 1.0;
        *b = 1.0 - x;
    } else if (x >= 0.4 && x < 0.6) {
 164:	000003a1 	.word	0x000003a1
	else if(H >= 180 && H < 240) {
		Rs = 0;
		Gs = X;
		Bs = C;
	}
	else if(H >= 240 && H < 300) {
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
		Rs = X;
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
		Gs = 0;
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
		Bs = C;
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
	else if(H >= 180 && H < 240) {
		Rs = 0;
		Gs = X;
		Bs = C;
	}
	else if(H >= 240 && H < 300) {
 194:	000003b9 	.word	0x000003b9
		Rs = X;
		Gs = 0;
		Bs = C;
	}
	else {
		Rs = C;
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
		Gs = 0;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
		Bs = X;
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
	}
	return (color_t){(Rs + m) * 255, (Gs + m) * 255, (Bs + m) * 255};
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
        x = (x - 0.2) / 0.2;
        *r = 0.0;
        *g = 1.0;
        *b = 1.0 - x;
    } else if (x >= 0.4 && x < 0.6) {
        x = (x - 0.4) / 0.2;
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
        *r = x;
 200:	000003ef 	.word	0x000003ef
        *g = 1.0;
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
        *b = 0.0;
 20c:	000003f5 	.word	0x000003f5
    } else if (x >= 0.2 && x < 0.4) {
        x = (x - 0.2) / 0.2;
        *r = 0.0;
        *g = 1.0;
        *b = 1.0 - x;
    } else if (x >= 0.4 && x < 0.6) {
 210:	000003f7 	.word	0x000003f7
        x = (x - 0.4) / 0.2;
        *r = x;
        *g = 1.0;
        *b = 0.0;
    } else if (x >= 0.6 && x < 0.8) {
 214:	000003f9 	.word	0x000003f9
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
 23c:	0000040d 	.word	0x0000040d
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
 248:	00000413 	.word	0x00000413
 24c:	00000415 	.word	0x00000415
 250:	00000417 	.word	0x00000417
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
		Rs = C;
		Gs = 0;
		Bs = X;
	}
	return (color_t){(Rs + m) * 255, (Gs + m) * 255, (Bs + m) * 255};
}
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425
 270:	00000427 	.word	0x00000427
        x = (x - 0.4) / 0.2;
        *r = x;
        *g = 1.0;
        *b = 0.0;
    } else if (x >= 0.6 && x < 0.8) {
        x = (x - 0.6) / 0.2;
 274:	00000429 	.word	0x00000429
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
 288:	00000433 	.word	0x00000433
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
        *r = 1.0;
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
        *g = 1.0 - x;
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
 2c0:	4288      	cmp	r0, r1
        *b = 0.0;
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
    } else if (x >= 0.4 && x < 0.6) {
        x = (x - 0.4) / 0.2;
        *r = x;
        *g = 1.0;
        *b = 0.0;
    } else if (x >= 0.6 && x < 0.8) {
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
        x = (x - 0.6) / 0.2;
        *r = 1.0;
        *g = 1.0 - x;
        *b = 0.0;
    } else if (x >= 0.8 && x <= 1.0) {
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
        x = (x - 0.8) / 0.2;
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>
 344:	e7fe      	b.n	344 <I2C1_SMBus_IRQHandler+0x4>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>
 34c:	e7fe      	b.n	34c <CommError_IRQHandler+0x2>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
        *r = 1.0;
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
        *g = 0.0;
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
        *b = x;
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
    }
}
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
 43a:	0000      	.short	0x0000
 43c:	00005369 	.word	0x00005369
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	60009b7c 	.word	0x60009b7c
 454:	20000008 	.word	0x20000008
 458:	20000a48 	.word	0x20000a48
 45c:	00000000 	.word	0x00000000
 460:	20000a48 	.word	0x20000a48
 464:	20000f68 	.word	0x20000f68
 468:	0000663d 	.word	0x0000663d
 46c:	00002a65 	.word	0x00002a65

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f640 2348 	movw	r3, #2632	; 0xa48
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <array_cell_t_init>:
cell_t array_cell_t_pop(array_cell_t* array);
void array_cell_t_set(array_cell_t* array, size_t i, cell_t* el);
void array_cell_t_grow(array_cell_t* array);
cell_t* array_cell_t_push(array_cell_t* array, cell_t* el);

void array_cell_t_init(array_cell_t* array, size_t capacity) {
     4a0:	b580      	push	{r7, lr}
     4a2:	b082      	sub	sp, #8
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
     4a8:	6039      	str	r1, [r7, #0]
    array->num_els = 0;
     4aa:	687b      	ldr	r3, [r7, #4]
     4ac:	f04f 0200 	mov.w	r2, #0
     4b0:	601a      	str	r2, [r3, #0]
    array->capacity = capacity;
     4b2:	687b      	ldr	r3, [r7, #4]
     4b4:	683a      	ldr	r2, [r7, #0]
     4b6:	605a      	str	r2, [r3, #4]
    array->els = (cell_t*)malloc(capacity * sizeof(cell_t));
     4b8:	683b      	ldr	r3, [r7, #0]
     4ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     4be:	4618      	mov	r0, r3
     4c0:	f006 f8ec 	bl	669c <malloc>
     4c4:	4603      	mov	r3, r0
     4c6:	461a      	mov	r2, r3
     4c8:	687b      	ldr	r3, [r7, #4]
     4ca:	609a      	str	r2, [r3, #8]
}
     4cc:	f107 0708 	add.w	r7, r7, #8
     4d0:	46bd      	mov	sp, r7
     4d2:	bd80      	pop	{r7, pc}

000004d4 <array_cell_t_destroy>:

void array_cell_t_destroy(array_cell_t* array) {
     4d4:	b580      	push	{r7, lr}
     4d6:	b082      	sub	sp, #8
     4d8:	af00      	add	r7, sp, #0
     4da:	6078      	str	r0, [r7, #4]
    if(array->els) {
     4dc:	687b      	ldr	r3, [r7, #4]
     4de:	689b      	ldr	r3, [r3, #8]
     4e0:	2b00      	cmp	r3, #0
     4e2:	d004      	beq.n	4ee <array_cell_t_destroy+0x1a>
        free(array->els);
     4e4:	687b      	ldr	r3, [r7, #4]
     4e6:	689b      	ldr	r3, [r3, #8]
     4e8:	4618      	mov	r0, r3
     4ea:	f006 f8cf 	bl	668c <free>
    }
    array->num_els = 0;
     4ee:	687b      	ldr	r3, [r7, #4]
     4f0:	f04f 0200 	mov.w	r2, #0
     4f4:	601a      	str	r2, [r3, #0]
    array->capacity = 0;
     4f6:	687b      	ldr	r3, [r7, #4]
     4f8:	f04f 0200 	mov.w	r2, #0
     4fc:	605a      	str	r2, [r3, #4]
}
     4fe:	f107 0708 	add.w	r7, r7, #8
     502:	46bd      	mov	sp, r7
     504:	bd80      	pop	{r7, pc}
     506:	bf00      	nop

00000508 <array_cell_t_empty>:

int array_cell_t_empty(array_cell_t* array) {
     508:	b480      	push	{r7}
     50a:	b083      	sub	sp, #12
     50c:	af00      	add	r7, sp, #0
     50e:	6078      	str	r0, [r7, #4]
    return (array->num_els == 0);
     510:	687b      	ldr	r3, [r7, #4]
     512:	681b      	ldr	r3, [r3, #0]
     514:	2b00      	cmp	r3, #0
     516:	bf14      	ite	ne
     518:	2300      	movne	r3, #0
     51a:	2301      	moveq	r3, #1
}
     51c:	4618      	mov	r0, r3
     51e:	f107 070c 	add.w	r7, r7, #12
     522:	46bd      	mov	sp, r7
     524:	bc80      	pop	{r7}
     526:	4770      	bx	lr

00000528 <array_cell_t_full>:

int array_cell_t_full(array_cell_t* array) {
     528:	b480      	push	{r7}
     52a:	b083      	sub	sp, #12
     52c:	af00      	add	r7, sp, #0
     52e:	6078      	str	r0, [r7, #4]
    return (array->num_els == array->capacity);
     530:	687b      	ldr	r3, [r7, #4]
     532:	681a      	ldr	r2, [r3, #0]
     534:	687b      	ldr	r3, [r7, #4]
     536:	685b      	ldr	r3, [r3, #4]
     538:	429a      	cmp	r2, r3
     53a:	bf14      	ite	ne
     53c:	2300      	movne	r3, #0
     53e:	2301      	moveq	r3, #1
}
     540:	4618      	mov	r0, r3
     542:	f107 070c 	add.w	r7, r7, #12
     546:	46bd      	mov	sp, r7
     548:	bc80      	pop	{r7}
     54a:	4770      	bx	lr

0000054c <array_cell_t_back>:
cell_t* array_cell_t_ith(array_cell_t* array, size_t i) {
    ASSERT(array_cell_t_inbounds(array, i));
    return array->els + i;
}

cell_t* array_cell_t_back(array_cell_t* array) {
     54c:	b580      	push	{r7, lr}
     54e:	b082      	sub	sp, #8
     550:	af00      	add	r7, sp, #0
     552:	6078      	str	r0, [r7, #4]
    ASSERT(!array_cell_t_empty(array));
     554:	6878      	ldr	r0, [r7, #4]
     556:	f7ff ffd7 	bl	508 <array_cell_t_empty>
     55a:	4603      	mov	r3, r0
     55c:	2b00      	cmp	r3, #0
     55e:	d000      	beq.n	562 <array_cell_t_back+0x16>
     560:	be00      	bkpt	0x0000
    return array->els + array->num_els - 1;
     562:	687b      	ldr	r3, [r7, #4]
     564:	689a      	ldr	r2, [r3, #8]
     566:	687b      	ldr	r3, [r7, #4]
     568:	681b      	ldr	r3, [r3, #0]
     56a:	f103 33ff 	add.w	r3, r3, #4294967295
     56e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     572:	4413      	add	r3, r2
}
     574:	4618      	mov	r0, r3
     576:	f107 0708 	add.w	r7, r7, #8
     57a:	46bd      	mov	sp, r7
     57c:	bd80      	pop	{r7, pc}
     57e:	bf00      	nop

00000580 <array_cell_t_grow>:
void array_cell_t_set(array_cell_t* array, size_t i, cell_t* el) {
    ASSERT(array_cell_t_inbounds(array, i));
    array->els[i] = *el;
}

void array_cell_t_grow(array_cell_t* array) {
     580:	b580      	push	{r7, lr}
     582:	b084      	sub	sp, #16
     584:	af00      	add	r7, sp, #0
     586:	6078      	str	r0, [r7, #4]
    cell_t* els_new = (cell_t*)malloc(sizeof(cell_t) * array->num_els * 2);
     588:	687b      	ldr	r3, [r7, #4]
     58a:	681b      	ldr	r3, [r3, #0]
     58c:	ea4f 1303 	mov.w	r3, r3, lsl #4
     590:	4618      	mov	r0, r3
     592:	f006 f883 	bl	669c <malloc>
     596:	4603      	mov	r3, r0
     598:	60bb      	str	r3, [r7, #8]
    int i = 0;
     59a:	f04f 0300 	mov.w	r3, #0
     59e:	60fb      	str	r3, [r7, #12]
    for(;i < array->num_els; ++i) {
     5a0:	e012      	b.n	5c8 <array_cell_t_grow+0x48>
        els_new[i] = array->els[i];
     5a2:	68fb      	ldr	r3, [r7, #12]
     5a4:	ea4f 02c3 	mov.w	r2, r3, lsl #3
     5a8:	68bb      	ldr	r3, [r7, #8]
     5aa:	4413      	add	r3, r2
     5ac:	687a      	ldr	r2, [r7, #4]
     5ae:	6891      	ldr	r1, [r2, #8]
     5b0:	68fa      	ldr	r2, [r7, #12]
     5b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     5b6:	440a      	add	r2, r1
     5b8:	e892 0003 	ldmia.w	r2, {r0, r1}
     5bc:	e883 0003 	stmia.w	r3, {r0, r1}
}

void array_cell_t_grow(array_cell_t* array) {
    cell_t* els_new = (cell_t*)malloc(sizeof(cell_t) * array->num_els * 2);
    int i = 0;
    for(;i < array->num_els; ++i) {
     5c0:	68fb      	ldr	r3, [r7, #12]
     5c2:	f103 0301 	add.w	r3, r3, #1
     5c6:	60fb      	str	r3, [r7, #12]
     5c8:	68fa      	ldr	r2, [r7, #12]
     5ca:	687b      	ldr	r3, [r7, #4]
     5cc:	681b      	ldr	r3, [r3, #0]
     5ce:	429a      	cmp	r2, r3
     5d0:	d3e7      	bcc.n	5a2 <array_cell_t_grow+0x22>
        els_new[i] = array->els[i];
    }
    free(array->els);
     5d2:	687b      	ldr	r3, [r7, #4]
     5d4:	689b      	ldr	r3, [r3, #8]
     5d6:	4618      	mov	r0, r3
     5d8:	f006 f858 	bl	668c <free>
    array->els = els_new;
     5dc:	687b      	ldr	r3, [r7, #4]
     5de:	68ba      	ldr	r2, [r7, #8]
     5e0:	609a      	str	r2, [r3, #8]
    array->capacity = 2 * array->num_els;
     5e2:	687b      	ldr	r3, [r7, #4]
     5e4:	681b      	ldr	r3, [r3, #0]
     5e6:	ea4f 0243 	mov.w	r2, r3, lsl #1
     5ea:	687b      	ldr	r3, [r7, #4]
     5ec:	605a      	str	r2, [r3, #4]
}
     5ee:	f107 0710 	add.w	r7, r7, #16
     5f2:	46bd      	mov	sp, r7
     5f4:	bd80      	pop	{r7, pc}
     5f6:	bf00      	nop

000005f8 <array_cell_t_push>:

cell_t* array_cell_t_push(array_cell_t* array, cell_t* el) {
     5f8:	b580      	push	{r7, lr}
     5fa:	b082      	sub	sp, #8
     5fc:	af00      	add	r7, sp, #0
     5fe:	6078      	str	r0, [r7, #4]
     600:	6039      	str	r1, [r7, #0]
    if(array_cell_t_full(array)) {
     602:	6878      	ldr	r0, [r7, #4]
     604:	f7ff ff90 	bl	528 <array_cell_t_full>
     608:	4603      	mov	r3, r0
     60a:	2b00      	cmp	r3, #0
     60c:	d002      	beq.n	614 <array_cell_t_push+0x1c>
        array_cell_t_grow(array);
     60e:	6878      	ldr	r0, [r7, #4]
     610:	f7ff ffb6 	bl	580 <array_cell_t_grow>
    }
    array->els[(array->num_els++)] = *el;
     614:	687b      	ldr	r3, [r7, #4]
     616:	6899      	ldr	r1, [r3, #8]
     618:	687b      	ldr	r3, [r7, #4]
     61a:	681b      	ldr	r3, [r3, #0]
     61c:	ea4f 02c3 	mov.w	r2, r3, lsl #3
     620:	440a      	add	r2, r1
     622:	6839      	ldr	r1, [r7, #0]
     624:	c903      	ldmia	r1!, {r0, r1}
     626:	e882 0003 	stmia.w	r2, {r0, r1}
     62a:	f103 0201 	add.w	r2, r3, #1
     62e:	687b      	ldr	r3, [r7, #4]
     630:	601a      	str	r2, [r3, #0]
    return array_cell_t_back(array);
     632:	6878      	ldr	r0, [r7, #4]
     634:	f7ff ff8a 	bl	54c <array_cell_t_back>
     638:	4603      	mov	r3, r0
}
     63a:	4618      	mov	r0, r3
     63c:	f107 0708 	add.w	r7, r7, #8
     640:	46bd      	mov	sp, r7
     642:	bd80      	pop	{r7, pc}

00000644 <array_bucket_cell_t_double_init>:
bucket_cell_t_double array_bucket_cell_t_double_pop(array_bucket_cell_t_double* array);
void array_bucket_cell_t_double_set(array_bucket_cell_t_double* array, size_t i, bucket_cell_t_double* el);
void array_bucket_cell_t_double_grow(array_bucket_cell_t_double* array);
bucket_cell_t_double* array_bucket_cell_t_double_push(array_bucket_cell_t_double* array, bucket_cell_t_double* el);

void array_bucket_cell_t_double_init(array_bucket_cell_t_double* array, size_t capacity) {
     644:	b580      	push	{r7, lr}
     646:	b082      	sub	sp, #8
     648:	af00      	add	r7, sp, #0
     64a:	6078      	str	r0, [r7, #4]
     64c:	6039      	str	r1, [r7, #0]
    array->num_els = 0;
     64e:	687b      	ldr	r3, [r7, #4]
     650:	f04f 0200 	mov.w	r2, #0
     654:	601a      	str	r2, [r3, #0]
    array->capacity = capacity;
     656:	687b      	ldr	r3, [r7, #4]
     658:	683a      	ldr	r2, [r7, #0]
     65a:	605a      	str	r2, [r3, #4]
    array->els = (bucket_cell_t_double*)malloc(capacity * sizeof(bucket_cell_t_double));
     65c:	683a      	ldr	r2, [r7, #0]
     65e:	4613      	mov	r3, r2
     660:	ea4f 0343 	mov.w	r3, r3, lsl #1
     664:	4413      	add	r3, r2
     666:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     66a:	4618      	mov	r0, r3
     66c:	f006 f816 	bl	669c <malloc>
     670:	4603      	mov	r3, r0
     672:	461a      	mov	r2, r3
     674:	687b      	ldr	r3, [r7, #4]
     676:	609a      	str	r2, [r3, #8]
}
     678:	f107 0708 	add.w	r7, r7, #8
     67c:	46bd      	mov	sp, r7
     67e:	bd80      	pop	{r7, pc}

00000680 <array_bucket_cell_t_double_destroy>:

void array_bucket_cell_t_double_destroy(array_bucket_cell_t_double* array) {
     680:	b580      	push	{r7, lr}
     682:	b082      	sub	sp, #8
     684:	af00      	add	r7, sp, #0
     686:	6078      	str	r0, [r7, #4]
    if(array->els) {
     688:	687b      	ldr	r3, [r7, #4]
     68a:	689b      	ldr	r3, [r3, #8]
     68c:	2b00      	cmp	r3, #0
     68e:	d004      	beq.n	69a <array_bucket_cell_t_double_destroy+0x1a>
        free(array->els);
     690:	687b      	ldr	r3, [r7, #4]
     692:	689b      	ldr	r3, [r3, #8]
     694:	4618      	mov	r0, r3
     696:	f005 fff9 	bl	668c <free>
    }
    array->num_els = 0;
     69a:	687b      	ldr	r3, [r7, #4]
     69c:	f04f 0200 	mov.w	r2, #0
     6a0:	601a      	str	r2, [r3, #0]
    array->capacity = 0;
     6a2:	687b      	ldr	r3, [r7, #4]
     6a4:	f04f 0200 	mov.w	r2, #0
     6a8:	605a      	str	r2, [r3, #4]
}
     6aa:	f107 0708 	add.w	r7, r7, #8
     6ae:	46bd      	mov	sp, r7
     6b0:	bd80      	pop	{r7, pc}
     6b2:	bf00      	nop

000006b4 <array_bucket_cell_t_double_empty>:

int array_bucket_cell_t_double_empty(array_bucket_cell_t_double* array) {
     6b4:	b480      	push	{r7}
     6b6:	b083      	sub	sp, #12
     6b8:	af00      	add	r7, sp, #0
     6ba:	6078      	str	r0, [r7, #4]
    return (array->num_els == 0);
     6bc:	687b      	ldr	r3, [r7, #4]
     6be:	681b      	ldr	r3, [r3, #0]
     6c0:	2b00      	cmp	r3, #0
     6c2:	bf14      	ite	ne
     6c4:	2300      	movne	r3, #0
     6c6:	2301      	moveq	r3, #1
}
     6c8:	4618      	mov	r0, r3
     6ca:	f107 070c 	add.w	r7, r7, #12
     6ce:	46bd      	mov	sp, r7
     6d0:	bc80      	pop	{r7}
     6d2:	4770      	bx	lr

000006d4 <array_bucket_cell_t_double_full>:

int array_bucket_cell_t_double_full(array_bucket_cell_t_double* array) {
     6d4:	b480      	push	{r7}
     6d6:	b083      	sub	sp, #12
     6d8:	af00      	add	r7, sp, #0
     6da:	6078      	str	r0, [r7, #4]
    return (array->num_els == array->capacity);
     6dc:	687b      	ldr	r3, [r7, #4]
     6de:	681a      	ldr	r2, [r3, #0]
     6e0:	687b      	ldr	r3, [r7, #4]
     6e2:	685b      	ldr	r3, [r3, #4]
     6e4:	429a      	cmp	r2, r3
     6e6:	bf14      	ite	ne
     6e8:	2300      	movne	r3, #0
     6ea:	2301      	moveq	r3, #1
}
     6ec:	4618      	mov	r0, r3
     6ee:	f107 070c 	add.w	r7, r7, #12
     6f2:	46bd      	mov	sp, r7
     6f4:	bc80      	pop	{r7}
     6f6:	4770      	bx	lr

000006f8 <array_bucket_cell_t_double_inbounds>:

int array_bucket_cell_t_double_inbounds(array_bucket_cell_t_double* array, size_t i) {
     6f8:	b480      	push	{r7}
     6fa:	b083      	sub	sp, #12
     6fc:	af00      	add	r7, sp, #0
     6fe:	6078      	str	r0, [r7, #4]
     700:	6039      	str	r1, [r7, #0]
    return (i < array->num_els);
     702:	687b      	ldr	r3, [r7, #4]
     704:	681a      	ldr	r2, [r3, #0]
     706:	683b      	ldr	r3, [r7, #0]
     708:	429a      	cmp	r2, r3
     70a:	bf94      	ite	ls
     70c:	2300      	movls	r3, #0
     70e:	2301      	movhi	r3, #1
}
     710:	4618      	mov	r0, r3
     712:	f107 070c 	add.w	r7, r7, #12
     716:	46bd      	mov	sp, r7
     718:	bc80      	pop	{r7}
     71a:	4770      	bx	lr

0000071c <array_bucket_cell_t_double_num_els>:

size_t array_bucket_cell_t_double_num_els(array_bucket_cell_t_double* array) {
     71c:	b480      	push	{r7}
     71e:	b083      	sub	sp, #12
     720:	af00      	add	r7, sp, #0
     722:	6078      	str	r0, [r7, #4]
    return array->num_els;
     724:	687b      	ldr	r3, [r7, #4]
     726:	681b      	ldr	r3, [r3, #0]
}
     728:	4618      	mov	r0, r3
     72a:	f107 070c 	add.w	r7, r7, #12
     72e:	46bd      	mov	sp, r7
     730:	bc80      	pop	{r7}
     732:	4770      	bx	lr

00000734 <array_bucket_cell_t_double_front>:

size_t array_bucket_cell_t_double_capacity(array_bucket_cell_t_double* array) {
    return array->capacity;
}

bucket_cell_t_double* array_bucket_cell_t_double_front(array_bucket_cell_t_double* array) {
     734:	b580      	push	{r7, lr}
     736:	b082      	sub	sp, #8
     738:	af00      	add	r7, sp, #0
     73a:	6078      	str	r0, [r7, #4]
    ASSERT(!array_bucket_cell_t_double_empty(array));
     73c:	6878      	ldr	r0, [r7, #4]
     73e:	f7ff ffb9 	bl	6b4 <array_bucket_cell_t_double_empty>
     742:	4603      	mov	r3, r0
     744:	2b00      	cmp	r3, #0
     746:	d000      	beq.n	74a <array_bucket_cell_t_double_front+0x16>
     748:	be00      	bkpt	0x0000
    return array->els;
     74a:	687b      	ldr	r3, [r7, #4]
     74c:	689b      	ldr	r3, [r3, #8]
}
     74e:	4618      	mov	r0, r3
     750:	f107 0708 	add.w	r7, r7, #8
     754:	46bd      	mov	sp, r7
     756:	bd80      	pop	{r7, pc}

00000758 <array_bucket_cell_t_double_ith>:

bucket_cell_t_double* array_bucket_cell_t_double_ith(array_bucket_cell_t_double* array, size_t i) {
     758:	b580      	push	{r7, lr}
     75a:	b082      	sub	sp, #8
     75c:	af00      	add	r7, sp, #0
     75e:	6078      	str	r0, [r7, #4]
     760:	6039      	str	r1, [r7, #0]
    ASSERT(array_bucket_cell_t_double_inbounds(array, i));
     762:	6878      	ldr	r0, [r7, #4]
     764:	6839      	ldr	r1, [r7, #0]
     766:	f7ff ffc7 	bl	6f8 <array_bucket_cell_t_double_inbounds>
     76a:	4603      	mov	r3, r0
     76c:	2b00      	cmp	r3, #0
     76e:	d100      	bne.n	772 <array_bucket_cell_t_double_ith+0x1a>
     770:	be00      	bkpt	0x0000
    return array->els + i;
     772:	687b      	ldr	r3, [r7, #4]
     774:	6899      	ldr	r1, [r3, #8]
     776:	683a      	ldr	r2, [r7, #0]
     778:	4613      	mov	r3, r2
     77a:	ea4f 0343 	mov.w	r3, r3, lsl #1
     77e:	4413      	add	r3, r2
     780:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     784:	440b      	add	r3, r1
}
     786:	4618      	mov	r0, r3
     788:	f107 0708 	add.w	r7, r7, #8
     78c:	46bd      	mov	sp, r7
     78e:	bd80      	pop	{r7, pc}

00000790 <array_bucket_cell_t_double_back>:

bucket_cell_t_double* array_bucket_cell_t_double_back(array_bucket_cell_t_double* array) {
     790:	b580      	push	{r7, lr}
     792:	b082      	sub	sp, #8
     794:	af00      	add	r7, sp, #0
     796:	6078      	str	r0, [r7, #4]
    ASSERT(!array_bucket_cell_t_double_empty(array));
     798:	6878      	ldr	r0, [r7, #4]
     79a:	f7ff ff8b 	bl	6b4 <array_bucket_cell_t_double_empty>
     79e:	4603      	mov	r3, r0
     7a0:	2b00      	cmp	r3, #0
     7a2:	d000      	beq.n	7a6 <array_bucket_cell_t_double_back+0x16>
     7a4:	be00      	bkpt	0x0000
    return array->els + array->num_els - 1;
     7a6:	687b      	ldr	r3, [r7, #4]
     7a8:	6899      	ldr	r1, [r3, #8]
     7aa:	687b      	ldr	r3, [r7, #4]
     7ac:	681b      	ldr	r3, [r3, #0]
     7ae:	f103 32ff 	add.w	r2, r3, #4294967295
     7b2:	4613      	mov	r3, r2
     7b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
     7b8:	4413      	add	r3, r2
     7ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     7be:	440b      	add	r3, r1
}
     7c0:	4618      	mov	r0, r3
     7c2:	f107 0708 	add.w	r7, r7, #8
     7c6:	46bd      	mov	sp, r7
     7c8:	bd80      	pop	{r7, pc}
     7ca:	bf00      	nop

000007cc <array_bucket_cell_t_double_end>:

bucket_cell_t_double* array_bucket_cell_t_double_end(array_bucket_cell_t_double* array) {
     7cc:	b580      	push	{r7, lr}
     7ce:	b082      	sub	sp, #8
     7d0:	af00      	add	r7, sp, #0
     7d2:	6078      	str	r0, [r7, #4]
    return array_bucket_cell_t_double_back(array) + 1;
     7d4:	6878      	ldr	r0, [r7, #4]
     7d6:	f7ff ffdb 	bl	790 <array_bucket_cell_t_double_back>
     7da:	4603      	mov	r3, r0
     7dc:	f103 0318 	add.w	r3, r3, #24
}
     7e0:	4618      	mov	r0, r3
     7e2:	f107 0708 	add.w	r7, r7, #8
     7e6:	46bd      	mov	sp, r7
     7e8:	bd80      	pop	{r7, pc}
     7ea:	bf00      	nop

000007ec <array_bucket_cell_t_double_grow>:
void array_bucket_cell_t_double_set(array_bucket_cell_t_double* array, size_t i, bucket_cell_t_double* el) {
    ASSERT(array_bucket_cell_t_double_inbounds(array, i));
    array->els[i] = *el;
}

void array_bucket_cell_t_double_grow(array_bucket_cell_t_double* array) {
     7ec:	b580      	push	{r7, lr}
     7ee:	b084      	sub	sp, #16
     7f0:	af00      	add	r7, sp, #0
     7f2:	6078      	str	r0, [r7, #4]
    bucket_cell_t_double* els_new = (bucket_cell_t_double*)malloc(sizeof(bucket_cell_t_double) * array->num_els * 2);
     7f4:	687b      	ldr	r3, [r7, #4]
     7f6:	681a      	ldr	r2, [r3, #0]
     7f8:	4613      	mov	r3, r2
     7fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
     7fe:	4413      	add	r3, r2
     800:	ea4f 1303 	mov.w	r3, r3, lsl #4
     804:	4618      	mov	r0, r3
     806:	f005 ff49 	bl	669c <malloc>
     80a:	4603      	mov	r3, r0
     80c:	60bb      	str	r3, [r7, #8]
    int i = 0;
     80e:	f04f 0300 	mov.w	r3, #0
     812:	60fb      	str	r3, [r7, #12]
    for(;i < array->num_els; ++i) {
     814:	e022      	b.n	85c <array_bucket_cell_t_double_grow+0x70>
        els_new[i] = array->els[i];
     816:	68fa      	ldr	r2, [r7, #12]
     818:	4613      	mov	r3, r2
     81a:	ea4f 0343 	mov.w	r3, r3, lsl #1
     81e:	4413      	add	r3, r2
     820:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     824:	461a      	mov	r2, r3
     826:	68bb      	ldr	r3, [r7, #8]
     828:	eb02 0103 	add.w	r1, r2, r3
     82c:	687b      	ldr	r3, [r7, #4]
     82e:	6898      	ldr	r0, [r3, #8]
     830:	68fa      	ldr	r2, [r7, #12]
     832:	4613      	mov	r3, r2
     834:	ea4f 0343 	mov.w	r3, r3, lsl #1
     838:	4413      	add	r3, r2
     83a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     83e:	4403      	add	r3, r0
     840:	468c      	mov	ip, r1
     842:	469e      	mov	lr, r3
     844:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     848:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     84c:	e89e 0003 	ldmia.w	lr, {r0, r1}
     850:	e88c 0003 	stmia.w	ip, {r0, r1}
}

void array_bucket_cell_t_double_grow(array_bucket_cell_t_double* array) {
    bucket_cell_t_double* els_new = (bucket_cell_t_double*)malloc(sizeof(bucket_cell_t_double) * array->num_els * 2);
    int i = 0;
    for(;i < array->num_els; ++i) {
     854:	68fb      	ldr	r3, [r7, #12]
     856:	f103 0301 	add.w	r3, r3, #1
     85a:	60fb      	str	r3, [r7, #12]
     85c:	68fa      	ldr	r2, [r7, #12]
     85e:	687b      	ldr	r3, [r7, #4]
     860:	681b      	ldr	r3, [r3, #0]
     862:	429a      	cmp	r2, r3
     864:	d3d7      	bcc.n	816 <array_bucket_cell_t_double_grow+0x2a>
        els_new[i] = array->els[i];
    }
    free(array->els);
     866:	687b      	ldr	r3, [r7, #4]
     868:	689b      	ldr	r3, [r3, #8]
     86a:	4618      	mov	r0, r3
     86c:	f005 ff0e 	bl	668c <free>
    array->els = els_new;
     870:	687b      	ldr	r3, [r7, #4]
     872:	68ba      	ldr	r2, [r7, #8]
     874:	609a      	str	r2, [r3, #8]
    array->capacity = 2 * array->num_els;
     876:	687b      	ldr	r3, [r7, #4]
     878:	681b      	ldr	r3, [r3, #0]
     87a:	ea4f 0243 	mov.w	r2, r3, lsl #1
     87e:	687b      	ldr	r3, [r7, #4]
     880:	605a      	str	r2, [r3, #4]
}
     882:	f107 0710 	add.w	r7, r7, #16
     886:	46bd      	mov	sp, r7
     888:	bd80      	pop	{r7, pc}
     88a:	bf00      	nop

0000088c <array_bucket_cell_t_double_push>:

bucket_cell_t_double* array_bucket_cell_t_double_push(array_bucket_cell_t_double* array, bucket_cell_t_double* el) {
     88c:	b590      	push	{r4, r7, lr}
     88e:	b083      	sub	sp, #12
     890:	af00      	add	r7, sp, #0
     892:	6078      	str	r0, [r7, #4]
     894:	6039      	str	r1, [r7, #0]
    if(array_bucket_cell_t_double_full(array)) {
     896:	6878      	ldr	r0, [r7, #4]
     898:	f7ff ff1c 	bl	6d4 <array_bucket_cell_t_double_full>
     89c:	4603      	mov	r3, r0
     89e:	2b00      	cmp	r3, #0
     8a0:	d002      	beq.n	8a8 <array_bucket_cell_t_double_push+0x1c>
        array_bucket_cell_t_double_grow(array);
     8a2:	6878      	ldr	r0, [r7, #4]
     8a4:	f7ff ffa2 	bl	7ec <array_bucket_cell_t_double_grow>
    }
    array->els[(array->num_els++)] = *el;
     8a8:	687b      	ldr	r3, [r7, #4]
     8aa:	689a      	ldr	r2, [r3, #8]
     8ac:	687b      	ldr	r3, [r7, #4]
     8ae:	681c      	ldr	r4, [r3, #0]
     8b0:	4623      	mov	r3, r4
     8b2:	ea4f 0343 	mov.w	r3, r3, lsl #1
     8b6:	4423      	add	r3, r4
     8b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     8bc:	441a      	add	r2, r3
     8be:	683b      	ldr	r3, [r7, #0]
     8c0:	4694      	mov	ip, r2
     8c2:	469e      	mov	lr, r3
     8c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     8c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     8cc:	e89e 0003 	ldmia.w	lr, {r0, r1}
     8d0:	e88c 0003 	stmia.w	ip, {r0, r1}
     8d4:	f104 0201 	add.w	r2, r4, #1
     8d8:	687b      	ldr	r3, [r7, #4]
     8da:	601a      	str	r2, [r3, #0]
    return array_bucket_cell_t_double_back(array);
     8dc:	6878      	ldr	r0, [r7, #4]
     8de:	f7ff ff57 	bl	790 <array_bucket_cell_t_double_back>
     8e2:	4603      	mov	r3, r0
}
     8e4:	4618      	mov	r0, r3
     8e6:	f107 070c 	add.w	r7, r7, #12
     8ea:	46bd      	mov	sp, r7
     8ec:	bd90      	pop	{r4, r7, pc}
     8ee:	bf00      	nop

000008f0 <map_cell_t_double_destroy>:
void map_cell_t_double_grow(map_cell_t_double* map);
double* map_cell_t_double_put(map_cell_t_double* map, cell_t key);
double* map_cell_t_double_get(map_cell_t_double* map, cell_t key);
void map_cell_t_double_remove(map_cell_t_double* map, cell_t key);

void map_cell_t_double_destroy(map_cell_t_double* map) {
     8f0:	b580      	push	{r7, lr}
     8f2:	b082      	sub	sp, #8
     8f4:	af00      	add	r7, sp, #0
     8f6:	6078      	str	r0, [r7, #4]
    array_bucket_cell_t_double_destroy(&(map->buckets));
     8f8:	687b      	ldr	r3, [r7, #4]
     8fa:	4618      	mov	r0, r3
     8fc:	f7ff fec0 	bl	680 <array_bucket_cell_t_double_destroy>
}
     900:	f107 0708 	add.w	r7, r7, #8
     904:	46bd      	mov	sp, r7
     906:	bd80      	pop	{r7, pc}

00000908 <map_cell_t_double_init>:
                size_t num_buckets,
                size_t(*hash)(cell_t),
                int(*match)(cell_t, cell_t),
                cell_t(*default_key)(void),
                double(*default_val)(void))
{
     908:	b5b0      	push	{r4, r5, r7, lr}
     90a:	b090      	sub	sp, #64	; 0x40
     90c:	af00      	add	r7, sp, #0
     90e:	6178      	str	r0, [r7, #20]
     910:	6139      	str	r1, [r7, #16]
     912:	60fa      	str	r2, [r7, #12]
     914:	60bb      	str	r3, [r7, #8]
    map->hash = hash;
     916:	697b      	ldr	r3, [r7, #20]
     918:	68fa      	ldr	r2, [r7, #12]
     91a:	60da      	str	r2, [r3, #12]
    map->match = match;
     91c:	697b      	ldr	r3, [r7, #20]
     91e:	68ba      	ldr	r2, [r7, #8]
     920:	611a      	str	r2, [r3, #16]
    map->default_key = default_key;
     922:	697b      	ldr	r3, [r7, #20]
     924:	6d3a      	ldr	r2, [r7, #80]	; 0x50
     926:	615a      	str	r2, [r3, #20]
    map->default_val = default_val;
     928:	697b      	ldr	r3, [r7, #20]
     92a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     92c:	619a      	str	r2, [r3, #24]
    array_bucket_cell_t_double* buckets = &(map->buckets);
     92e:	697b      	ldr	r3, [r7, #20]
     930:	63bb      	str	r3, [r7, #56]	; 0x38
    array_bucket_cell_t_double_init(buckets, num_buckets);
     932:	6bb8      	ldr	r0, [r7, #56]	; 0x38
     934:	6939      	ldr	r1, [r7, #16]
     936:	f7ff fe85 	bl	644 <array_bucket_cell_t_double_init>

    bucket_cell_t_double default_bucket = (bucket_cell_t_double){1, map->default_key(), map->default_val()};
     93a:	697b      	ldr	r3, [r7, #20]
     93c:	695b      	ldr	r3, [r3, #20]
     93e:	463a      	mov	r2, r7
     940:	4610      	mov	r0, r2
     942:	4798      	blx	r3
     944:	f107 0330 	add.w	r3, r7, #48	; 0x30
     948:	463a      	mov	r2, r7
     94a:	e892 0003 	ldmia.w	r2, {r0, r1}
     94e:	e883 0003 	stmia.w	r3, {r0, r1}
     952:	697b      	ldr	r3, [r7, #20]
     954:	699b      	ldr	r3, [r3, #24]
     956:	4798      	blx	r3
     958:	4604      	mov	r4, r0
     95a:	460d      	mov	r5, r1
     95c:	f107 0318 	add.w	r3, r7, #24
     960:	f04f 0200 	mov.w	r2, #0
     964:	601a      	str	r2, [r3, #0]
     966:	f103 0304 	add.w	r3, r3, #4
     96a:	f04f 0200 	mov.w	r2, #0
     96e:	601a      	str	r2, [r3, #0]
     970:	f103 0304 	add.w	r3, r3, #4
     974:	f04f 0200 	mov.w	r2, #0
     978:	601a      	str	r2, [r3, #0]
     97a:	f103 0304 	add.w	r3, r3, #4
     97e:	f04f 0200 	mov.w	r2, #0
     982:	601a      	str	r2, [r3, #0]
     984:	f103 0304 	add.w	r3, r3, #4
     988:	f04f 0200 	mov.w	r2, #0
     98c:	601a      	str	r2, [r3, #0]
     98e:	f103 0304 	add.w	r3, r3, #4
     992:	f04f 0200 	mov.w	r2, #0
     996:	601a      	str	r2, [r3, #0]
     998:	f103 0304 	add.w	r3, r3, #4
     99c:	f04f 0301 	mov.w	r3, #1
     9a0:	763b      	strb	r3, [r7, #24]
     9a2:	f107 031c 	add.w	r3, r7, #28
     9a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
     9aa:	e892 0003 	ldmia.w	r2, {r0, r1}
     9ae:	e883 0003 	stmia.w	r3, {r0, r1}
     9b2:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
    int i = 0;
     9b6:	f04f 0300 	mov.w	r3, #0
     9ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    for(; i < num_buckets; ++i) {
     9bc:	e009      	b.n	9d2 <map_cell_t_double_init+0xca>
        array_bucket_cell_t_double_push(buckets, &default_bucket);
     9be:	f107 0318 	add.w	r3, r7, #24
     9c2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
     9c4:	4619      	mov	r1, r3
     9c6:	f7ff ff61 	bl	88c <array_bucket_cell_t_double_push>
    array_bucket_cell_t_double* buckets = &(map->buckets);
    array_bucket_cell_t_double_init(buckets, num_buckets);

    bucket_cell_t_double default_bucket = (bucket_cell_t_double){1, map->default_key(), map->default_val()};
    int i = 0;
    for(; i < num_buckets; ++i) {
     9ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     9cc:	f103 0301 	add.w	r3, r3, #1
     9d0:	63fb      	str	r3, [r7, #60]	; 0x3c
     9d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     9d4:	693b      	ldr	r3, [r7, #16]
     9d6:	429a      	cmp	r2, r3
     9d8:	d3f1      	bcc.n	9be <map_cell_t_double_init+0xb6>
        array_bucket_cell_t_double_push(buckets, &default_bucket);
    }
    assert(array_bucket_cell_t_double_full(buckets));
     9da:	6bb8      	ldr	r0, [r7, #56]	; 0x38
     9dc:	f7ff fe7a 	bl	6d4 <array_bucket_cell_t_double_full>
     9e0:	4603      	mov	r3, r0
     9e2:	2b00      	cmp	r3, #0
     9e4:	d10f      	bne.n	a06 <map_cell_t_double_init+0xfe>
     9e6:	f249 7048 	movw	r0, #38728	; 0x9748
     9ea:	f2c0 0000 	movt	r0, #0
     9ee:	f04f 013d 	mov.w	r1, #61	; 0x3d
     9f2:	f649 02dc 	movw	r2, #39132	; 0x98dc
     9f6:	f2c0 0200 	movt	r2, #0
     9fa:	f249 7364 	movw	r3, #38756	; 0x9764
     9fe:	f2c0 0300 	movt	r3, #0
     a02:	f005 faa1 	bl	5f48 <__assert_func>
}
     a06:	f107 0740 	add.w	r7, r7, #64	; 0x40
     a0a:	46bd      	mov	sp, r7
     a0c:	bdb0      	pop	{r4, r5, r7, pc}
     a0e:	bf00      	nop

00000a10 <map_cell_t_double_num_buckets>:

size_t map_cell_t_double_num_buckets(map_cell_t_double* map) {
     a10:	b580      	push	{r7, lr}
     a12:	b082      	sub	sp, #8
     a14:	af00      	add	r7, sp, #0
     a16:	6078      	str	r0, [r7, #4]
    //return array_bucket_cell_t_double_capacity(&(map->buckets));
    return array_bucket_cell_t_double_num_els(&(map->buckets));
     a18:	687b      	ldr	r3, [r7, #4]
     a1a:	4618      	mov	r0, r3
     a1c:	f7ff fe7e 	bl	71c <array_bucket_cell_t_double_num_els>
     a20:	4603      	mov	r3, r0
}
     a22:	4618      	mov	r0, r3
     a24:	f107 0708 	add.w	r7, r7, #8
     a28:	46bd      	mov	sp, r7
     a2a:	bd80      	pop	{r7, pc}

00000a2c <map_cell_t_double_hash>:

size_t map_cell_t_double_hash(map_cell_t_double* map, cell_t key) {
     a2c:	b590      	push	{r4, r7, lr}
     a2e:	b085      	sub	sp, #20
     a30:	af00      	add	r7, sp, #0
     a32:	60f8      	str	r0, [r7, #12]
     a34:	f107 0304 	add.w	r3, r7, #4
     a38:	e883 0006 	stmia.w	r3, {r1, r2}
    return (map->hash(key) % map_cell_t_double_num_buckets(map));
     a3c:	68fb      	ldr	r3, [r7, #12]
     a3e:	68db      	ldr	r3, [r3, #12]
     a40:	f107 0204 	add.w	r2, r7, #4
     a44:	e892 0003 	ldmia.w	r2, {r0, r1}
     a48:	4798      	blx	r3
     a4a:	4604      	mov	r4, r0
     a4c:	68f8      	ldr	r0, [r7, #12]
     a4e:	f7ff ffdf 	bl	a10 <map_cell_t_double_num_buckets>
     a52:	4603      	mov	r3, r0
     a54:	fbb4 f2f3 	udiv	r2, r4, r3
     a58:	fb03 f302 	mul.w	r3, r3, r2
     a5c:	ebc3 0304 	rsb	r3, r3, r4
}
     a60:	4618      	mov	r0, r3
     a62:	f107 0714 	add.w	r7, r7, #20
     a66:	46bd      	mov	sp, r7
     a68:	bd90      	pop	{r4, r7, pc}
     a6a:	bf00      	nop

00000a6c <map_cell_t_double_match>:

int map_cell_t_double_match(map_cell_t_double* map, cell_t a, cell_t b) {
     a6c:	b082      	sub	sp, #8
     a6e:	b580      	push	{r7, lr}
     a70:	b084      	sub	sp, #16
     a72:	af00      	add	r7, sp, #0
     a74:	60f8      	str	r0, [r7, #12]
     a76:	f107 0004 	add.w	r0, r7, #4
     a7a:	e880 0006 	stmia.w	r0, {r1, r2}
     a7e:	61fb      	str	r3, [r7, #28]
    return map->match(a, b);
     a80:	68fb      	ldr	r3, [r7, #12]
     a82:	f8d3 c010 	ldr.w	ip, [r3, #16]
     a86:	f107 0304 	add.w	r3, r7, #4
     a8a:	e893 0003 	ldmia.w	r3, {r0, r1}
     a8e:	f107 031c 	add.w	r3, r7, #28
     a92:	cb0c      	ldmia	r3!, {r2, r3}
     a94:	47e0      	blx	ip
     a96:	4603      	mov	r3, r0
}
     a98:	4618      	mov	r0, r3
     a9a:	f107 0710 	add.w	r7, r7, #16
     a9e:	46bd      	mov	sp, r7
     aa0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
     aa4:	b002      	add	sp, #8
     aa6:	4770      	bx	lr

00000aa8 <map_cell_t_double_find>:

bucket_cell_t_double* map_cell_t_double_find(map_cell_t_double* map, cell_t key) {
     aa8:	b580      	push	{r7, lr}
     aaa:	b08a      	sub	sp, #40	; 0x28
     aac:	af02      	add	r7, sp, #8
     aae:	60f8      	str	r0, [r7, #12]
     ab0:	f107 0304 	add.w	r3, r7, #4
     ab4:	e883 0006 	stmia.w	r3, {r1, r2}
    array_bucket_cell_t_double* buckets = &(map->buckets);
     ab8:	68fb      	ldr	r3, [r7, #12]
     aba:	617b      	str	r3, [r7, #20]
    bucket_cell_t_double* bucket = array_bucket_cell_t_double_ith(buckets, map_cell_t_double_hash(map, key));
     abc:	68f8      	ldr	r0, [r7, #12]
     abe:	f107 0304 	add.w	r3, r7, #4
     ac2:	e893 0006 	ldmia.w	r3, {r1, r2}
     ac6:	f7ff ffb1 	bl	a2c <map_cell_t_double_hash>
     aca:	4603      	mov	r3, r0
     acc:	6978      	ldr	r0, [r7, #20]
     ace:	4619      	mov	r1, r3
     ad0:	f7ff fe42 	bl	758 <array_bucket_cell_t_double_ith>
     ad4:	4603      	mov	r3, r0
     ad6:	61bb      	str	r3, [r7, #24]
    bucket_cell_t_double* end = array_bucket_cell_t_double_end(buckets);
     ad8:	6978      	ldr	r0, [r7, #20]
     ada:	f7ff fe77 	bl	7cc <array_bucket_cell_t_double_end>
     ade:	4603      	mov	r3, r0
     ae0:	61fb      	str	r3, [r7, #28]
    for(; bucket != end; ++bucket) {
     ae2:	e016      	b.n	b12 <map_cell_t_double_find+0x6a>
        if(!bucket->empty && map_cell_t_double_match(map, bucket->key, key)) {
     ae4:	69bb      	ldr	r3, [r7, #24]
     ae6:	781b      	ldrb	r3, [r3, #0]
     ae8:	2b00      	cmp	r3, #0
     aea:	d10e      	bne.n	b0a <map_cell_t_double_find+0x62>
     aec:	69ba      	ldr	r2, [r7, #24]
     aee:	68bb      	ldr	r3, [r7, #8]
     af0:	9300      	str	r3, [sp, #0]
     af2:	687b      	ldr	r3, [r7, #4]
     af4:	68f8      	ldr	r0, [r7, #12]
     af6:	f102 0204 	add.w	r2, r2, #4
     afa:	ca06      	ldmia	r2!, {r1, r2}
     afc:	f7ff ffb6 	bl	a6c <map_cell_t_double_match>
     b00:	4603      	mov	r3, r0
     b02:	2b00      	cmp	r3, #0
     b04:	d001      	beq.n	b0a <map_cell_t_double_find+0x62>
            return bucket;
     b06:	69bb      	ldr	r3, [r7, #24]
     b08:	e009      	b.n	b1e <map_cell_t_double_find+0x76>

bucket_cell_t_double* map_cell_t_double_find(map_cell_t_double* map, cell_t key) {
    array_bucket_cell_t_double* buckets = &(map->buckets);
    bucket_cell_t_double* bucket = array_bucket_cell_t_double_ith(buckets, map_cell_t_double_hash(map, key));
    bucket_cell_t_double* end = array_bucket_cell_t_double_end(buckets);
    for(; bucket != end; ++bucket) {
     b0a:	69bb      	ldr	r3, [r7, #24]
     b0c:	f103 0318 	add.w	r3, r3, #24
     b10:	61bb      	str	r3, [r7, #24]
     b12:	69ba      	ldr	r2, [r7, #24]
     b14:	69fb      	ldr	r3, [r7, #28]
     b16:	429a      	cmp	r2, r3
     b18:	d1e4      	bne.n	ae4 <map_cell_t_double_find+0x3c>
        if(!bucket->empty && map_cell_t_double_match(map, bucket->key, key)) {
            return bucket;
        }
    }
    return NULL;
     b1a:	f04f 0300 	mov.w	r3, #0
}
     b1e:	4618      	mov	r0, r3
     b20:	f107 0720 	add.w	r7, r7, #32
     b24:	46bd      	mov	sp, r7
     b26:	bd80      	pop	{r7, pc}

00000b28 <map_cell_t_double_grow>:

void map_cell_t_double_grow(map_cell_t_double* map) {
     b28:	b590      	push	{r4, r7, lr}
     b2a:	b08f      	sub	sp, #60	; 0x3c
     b2c:	af02      	add	r7, sp, #8
     b2e:	6078      	str	r0, [r7, #4]
    map_cell_t_double new_map;
    map_cell_t_double_init(&new_map,
     b30:	6878      	ldr	r0, [r7, #4]
     b32:	f7ff ff6d 	bl	a10 <map_cell_t_double_num_buckets>
     b36:	4603      	mov	r3, r0
     b38:	ea4f 0143 	mov.w	r1, r3, lsl #1
     b3c:	687b      	ldr	r3, [r7, #4]
     b3e:	68da      	ldr	r2, [r3, #12]
     b40:	687b      	ldr	r3, [r7, #4]
     b42:	691b      	ldr	r3, [r3, #16]
     b44:	6878      	ldr	r0, [r7, #4]
     b46:	f8d0 e014 	ldr.w	lr, [r0, #20]
     b4a:	6878      	ldr	r0, [r7, #4]
     b4c:	f8d0 c018 	ldr.w	ip, [r0, #24]
     b50:	f107 000c 	add.w	r0, r7, #12
     b54:	f8cd e000 	str.w	lr, [sp]
     b58:	f8cd c004 	str.w	ip, [sp, #4]
     b5c:	f7ff fed4 	bl	908 <map_cell_t_double_init>
                2*map_cell_t_double_num_buckets(map),
                map->hash,
                map->match,
                map->default_key,
                map->default_val);
    bucket_cell_t_double* bucket = array_bucket_cell_t_double_front(&(map->buckets));
     b60:	687b      	ldr	r3, [r7, #4]
     b62:	4618      	mov	r0, r3
     b64:	f7ff fde6 	bl	734 <array_bucket_cell_t_double_front>
     b68:	4603      	mov	r3, r0
     b6a:	62bb      	str	r3, [r7, #40]	; 0x28
    bucket_cell_t_double* end = array_bucket_cell_t_double_end(&(map->buckets));
     b6c:	687b      	ldr	r3, [r7, #4]
     b6e:	4618      	mov	r0, r3
     b70:	f7ff fe2c 	bl	7cc <array_bucket_cell_t_double_end>
     b74:	4603      	mov	r3, r0
     b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    for(; bucket != end; ++bucket) {
     b78:	e013      	b.n	ba2 <map_cell_t_double_grow+0x7a>
        *map_cell_t_double_put(&new_map, bucket->key) = bucket->val;
     b7a:	f107 020c 	add.w	r2, r7, #12
     b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
     b80:	4610      	mov	r0, r2
     b82:	f103 0304 	add.w	r3, r3, #4
     b86:	e893 0006 	ldmia.w	r3, {r1, r2}
     b8a:	f000 f821 	bl	bd0 <map_cell_t_double_put>
     b8e:	4601      	mov	r1, r0
     b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
     b92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
     b96:	e9c1 2300 	strd	r2, r3, [r1]
                map->match,
                map->default_key,
                map->default_val);
    bucket_cell_t_double* bucket = array_bucket_cell_t_double_front(&(map->buckets));
    bucket_cell_t_double* end = array_bucket_cell_t_double_end(&(map->buckets));
    for(; bucket != end; ++bucket) {
     b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
     b9c:	f103 0318 	add.w	r3, r3, #24
     ba0:	62bb      	str	r3, [r7, #40]	; 0x28
     ba2:	6aba      	ldr	r2, [r7, #40]	; 0x28
     ba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     ba6:	429a      	cmp	r2, r3
     ba8:	d1e7      	bne.n	b7a <map_cell_t_double_grow+0x52>
        *map_cell_t_double_put(&new_map, bucket->key) = bucket->val;
    }
    map_cell_t_double_destroy(map);
     baa:	6878      	ldr	r0, [r7, #4]
     bac:	f7ff fea0 	bl	8f0 <map_cell_t_double_destroy>
    *map = new_map;
     bb0:	687b      	ldr	r3, [r7, #4]
     bb2:	469c      	mov	ip, r3
     bb4:	f107 040c 	add.w	r4, r7, #12
     bb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     bba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     bbe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
     bc2:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
     bc6:	f107 0734 	add.w	r7, r7, #52	; 0x34
     bca:	46bd      	mov	sp, r7
     bcc:	bd90      	pop	{r4, r7, pc}
     bce:	bf00      	nop

00000bd0 <map_cell_t_double_put>:

double* map_cell_t_double_put(map_cell_t_double* map, cell_t key) {
     bd0:	b5b0      	push	{r4, r5, r7, lr}
     bd2:	b08e      	sub	sp, #56	; 0x38
     bd4:	af00      	add	r7, sp, #0
     bd6:	60f8      	str	r0, [r7, #12]
     bd8:	f107 0304 	add.w	r3, r7, #4
     bdc:	e883 0006 	stmia.w	r3, {r1, r2}
    bucket_cell_t_double new_bucket = (bucket_cell_t_double){0, key, map->default_val()};
     be0:	68fb      	ldr	r3, [r7, #12]
     be2:	699b      	ldr	r3, [r3, #24]
     be4:	4798      	blx	r3
     be6:	4604      	mov	r4, r0
     be8:	460d      	mov	r5, r1
     bea:	f107 0310 	add.w	r3, r7, #16
     bee:	f04f 0200 	mov.w	r2, #0
     bf2:	601a      	str	r2, [r3, #0]
     bf4:	f103 0304 	add.w	r3, r3, #4
     bf8:	f04f 0200 	mov.w	r2, #0
     bfc:	601a      	str	r2, [r3, #0]
     bfe:	f103 0304 	add.w	r3, r3, #4
     c02:	f04f 0200 	mov.w	r2, #0
     c06:	601a      	str	r2, [r3, #0]
     c08:	f103 0304 	add.w	r3, r3, #4
     c0c:	f04f 0200 	mov.w	r2, #0
     c10:	601a      	str	r2, [r3, #0]
     c12:	f103 0304 	add.w	r3, r3, #4
     c16:	f04f 0200 	mov.w	r2, #0
     c1a:	601a      	str	r2, [r3, #0]
     c1c:	f103 0304 	add.w	r3, r3, #4
     c20:	f04f 0200 	mov.w	r2, #0
     c24:	601a      	str	r2, [r3, #0]
     c26:	f103 0304 	add.w	r3, r3, #4
     c2a:	f107 0314 	add.w	r3, r7, #20
     c2e:	f107 0204 	add.w	r2, r7, #4
     c32:	e892 0003 	ldmia.w	r2, {r0, r1}
     c36:	e883 0003 	stmia.w	r3, {r0, r1}
     c3a:	e9c7 4508 	strd	r4, r5, [r7, #32]
    array_bucket_cell_t_double* buckets = &(map->buckets);
     c3e:	68fb      	ldr	r3, [r7, #12]
     c40:	62fb      	str	r3, [r7, #44]	; 0x2c
    bucket_cell_t_double* bucket = array_bucket_cell_t_double_ith(buckets, map_cell_t_double_hash(map, key));
     c42:	68f8      	ldr	r0, [r7, #12]
     c44:	f107 0304 	add.w	r3, r7, #4
     c48:	e893 0006 	ldmia.w	r3, {r1, r2}
     c4c:	f7ff feee 	bl	a2c <map_cell_t_double_hash>
     c50:	4603      	mov	r3, r0
     c52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     c54:	4619      	mov	r1, r3
     c56:	f7ff fd7f 	bl	758 <array_bucket_cell_t_double_ith>
     c5a:	4603      	mov	r3, r0
     c5c:	633b      	str	r3, [r7, #48]	; 0x30
    bucket_cell_t_double* end = array_bucket_cell_t_double_end(buckets);
     c5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
     c60:	f7ff fdb4 	bl	7cc <array_bucket_cell_t_double_end>
     c64:	4603      	mov	r3, r0
     c66:	637b      	str	r3, [r7, #52]	; 0x34
    for(; bucket != end; ++bucket) {
     c68:	e016      	b.n	c98 <map_cell_t_double_put+0xc8>
        if(bucket->empty) {
     c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     c6c:	781b      	ldrb	r3, [r3, #0]
     c6e:	2b00      	cmp	r3, #0
     c70:	d00e      	beq.n	c90 <map_cell_t_double_put+0xc0>
            *bucket = new_bucket;
     c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     c74:	469c      	mov	ip, r3
     c76:	f107 0410 	add.w	r4, r7, #16
     c7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     c7c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     c80:	e894 0003 	ldmia.w	r4, {r0, r1}
     c84:	e88c 0003 	stmia.w	ip, {r0, r1}
            return &(bucket->val);
     c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     c8a:	f103 0310 	add.w	r3, r3, #16
     c8e:	e012      	b.n	cb6 <map_cell_t_double_put+0xe6>
double* map_cell_t_double_put(map_cell_t_double* map, cell_t key) {
    bucket_cell_t_double new_bucket = (bucket_cell_t_double){0, key, map->default_val()};
    array_bucket_cell_t_double* buckets = &(map->buckets);
    bucket_cell_t_double* bucket = array_bucket_cell_t_double_ith(buckets, map_cell_t_double_hash(map, key));
    bucket_cell_t_double* end = array_bucket_cell_t_double_end(buckets);
    for(; bucket != end; ++bucket) {
     c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     c92:	f103 0318 	add.w	r3, r3, #24
     c96:	633b      	str	r3, [r7, #48]	; 0x30
     c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     c9c:	429a      	cmp	r2, r3
     c9e:	d1e4      	bne.n	c6a <map_cell_t_double_put+0x9a>
        if(bucket->empty) {
            *bucket = new_bucket;
            return &(bucket->val);
        }
    }
    map_cell_t_double_grow(map);
     ca0:	68f8      	ldr	r0, [r7, #12]
     ca2:	f7ff ff41 	bl	b28 <map_cell_t_double_grow>
    return map_cell_t_double_put(map, key);
     ca6:	68f8      	ldr	r0, [r7, #12]
     ca8:	f107 0304 	add.w	r3, r7, #4
     cac:	e893 0006 	ldmia.w	r3, {r1, r2}
     cb0:	f7ff ff8e 	bl	bd0 <map_cell_t_double_put>
     cb4:	4603      	mov	r3, r0
}
     cb6:	4618      	mov	r0, r3
     cb8:	f107 0738 	add.w	r7, r7, #56	; 0x38
     cbc:	46bd      	mov	sp, r7
     cbe:	bdb0      	pop	{r4, r5, r7, pc}

00000cc0 <map_cell_t_double_get>:

double* map_cell_t_double_get(map_cell_t_double* map, cell_t key) {
     cc0:	b580      	push	{r7, lr}
     cc2:	b086      	sub	sp, #24
     cc4:	af00      	add	r7, sp, #0
     cc6:	60f8      	str	r0, [r7, #12]
     cc8:	f107 0304 	add.w	r3, r7, #4
     ccc:	e883 0006 	stmia.w	r3, {r1, r2}
    bucket_cell_t_double* bucket = map_cell_t_double_find(map, key);
     cd0:	68f8      	ldr	r0, [r7, #12]
     cd2:	f107 0304 	add.w	r3, r7, #4
     cd6:	e893 0006 	ldmia.w	r3, {r1, r2}
     cda:	f7ff fee5 	bl	aa8 <map_cell_t_double_find>
     cde:	4603      	mov	r3, r0
     ce0:	617b      	str	r3, [r7, #20]
    if(bucket) {
     ce2:	697b      	ldr	r3, [r7, #20]
     ce4:	2b00      	cmp	r3, #0
     ce6:	d003      	beq.n	cf0 <map_cell_t_double_get+0x30>
        return &(bucket->val);
     ce8:	697b      	ldr	r3, [r7, #20]
     cea:	f103 0310 	add.w	r3, r3, #16
     cee:	e007      	b.n	d00 <map_cell_t_double_get+0x40>
    }
    else {
        return map_cell_t_double_put(map, key);
     cf0:	68f8      	ldr	r0, [r7, #12]
     cf2:	f107 0304 	add.w	r3, r7, #4
     cf6:	e893 0006 	ldmia.w	r3, {r1, r2}
     cfa:	f7ff ff69 	bl	bd0 <map_cell_t_double_put>
     cfe:	4603      	mov	r3, r0
    }
}
     d00:	4618      	mov	r0, r3
     d02:	f107 0718 	add.w	r7, r7, #24
     d06:	46bd      	mov	sp, r7
     d08:	bd80      	pop	{r7, pc}
     d0a:	bf00      	nop

00000d0c <array_bucket_cell_t_cell_t_init>:
bucket_cell_t_cell_t array_bucket_cell_t_cell_t_pop(array_bucket_cell_t_cell_t* array);
void array_bucket_cell_t_cell_t_set(array_bucket_cell_t_cell_t* array, size_t i, bucket_cell_t_cell_t* el);
void array_bucket_cell_t_cell_t_grow(array_bucket_cell_t_cell_t* array);
bucket_cell_t_cell_t* array_bucket_cell_t_cell_t_push(array_bucket_cell_t_cell_t* array, bucket_cell_t_cell_t* el);

void array_bucket_cell_t_cell_t_init(array_bucket_cell_t_cell_t* array, size_t capacity) {
     d0c:	b580      	push	{r7, lr}
     d0e:	b082      	sub	sp, #8
     d10:	af00      	add	r7, sp, #0
     d12:	6078      	str	r0, [r7, #4]
     d14:	6039      	str	r1, [r7, #0]
    array->num_els = 0;
     d16:	687b      	ldr	r3, [r7, #4]
     d18:	f04f 0200 	mov.w	r2, #0
     d1c:	601a      	str	r2, [r3, #0]
    array->capacity = capacity;
     d1e:	687b      	ldr	r3, [r7, #4]
     d20:	683a      	ldr	r2, [r7, #0]
     d22:	605a      	str	r2, [r3, #4]
    array->els = (bucket_cell_t_cell_t*)malloc(capacity * sizeof(bucket_cell_t_cell_t));
     d24:	683a      	ldr	r2, [r7, #0]
     d26:	4613      	mov	r3, r2
     d28:	ea4f 0383 	mov.w	r3, r3, lsl #2
     d2c:	4413      	add	r3, r2
     d2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
     d32:	4618      	mov	r0, r3
     d34:	f005 fcb2 	bl	669c <malloc>
     d38:	4603      	mov	r3, r0
     d3a:	461a      	mov	r2, r3
     d3c:	687b      	ldr	r3, [r7, #4]
     d3e:	609a      	str	r2, [r3, #8]
}
     d40:	f107 0708 	add.w	r7, r7, #8
     d44:	46bd      	mov	sp, r7
     d46:	bd80      	pop	{r7, pc}

00000d48 <array_bucket_cell_t_cell_t_destroy>:

void array_bucket_cell_t_cell_t_destroy(array_bucket_cell_t_cell_t* array) {
     d48:	b580      	push	{r7, lr}
     d4a:	b082      	sub	sp, #8
     d4c:	af00      	add	r7, sp, #0
     d4e:	6078      	str	r0, [r7, #4]
    if(array->els) {
     d50:	687b      	ldr	r3, [r7, #4]
     d52:	689b      	ldr	r3, [r3, #8]
     d54:	2b00      	cmp	r3, #0
     d56:	d004      	beq.n	d62 <array_bucket_cell_t_cell_t_destroy+0x1a>
        free(array->els);
     d58:	687b      	ldr	r3, [r7, #4]
     d5a:	689b      	ldr	r3, [r3, #8]
     d5c:	4618      	mov	r0, r3
     d5e:	f005 fc95 	bl	668c <free>
    }
    array->num_els = 0;
     d62:	687b      	ldr	r3, [r7, #4]
     d64:	f04f 0200 	mov.w	r2, #0
     d68:	601a      	str	r2, [r3, #0]
    array->capacity = 0;
     d6a:	687b      	ldr	r3, [r7, #4]
     d6c:	f04f 0200 	mov.w	r2, #0
     d70:	605a      	str	r2, [r3, #4]
}
     d72:	f107 0708 	add.w	r7, r7, #8
     d76:	46bd      	mov	sp, r7
     d78:	bd80      	pop	{r7, pc}
     d7a:	bf00      	nop

00000d7c <array_bucket_cell_t_cell_t_empty>:

int array_bucket_cell_t_cell_t_empty(array_bucket_cell_t_cell_t* array) {
     d7c:	b480      	push	{r7}
     d7e:	b083      	sub	sp, #12
     d80:	af00      	add	r7, sp, #0
     d82:	6078      	str	r0, [r7, #4]
    return (array->num_els == 0);
     d84:	687b      	ldr	r3, [r7, #4]
     d86:	681b      	ldr	r3, [r3, #0]
     d88:	2b00      	cmp	r3, #0
     d8a:	bf14      	ite	ne
     d8c:	2300      	movne	r3, #0
     d8e:	2301      	moveq	r3, #1
}
     d90:	4618      	mov	r0, r3
     d92:	f107 070c 	add.w	r7, r7, #12
     d96:	46bd      	mov	sp, r7
     d98:	bc80      	pop	{r7}
     d9a:	4770      	bx	lr

00000d9c <array_bucket_cell_t_cell_t_full>:

int array_bucket_cell_t_cell_t_full(array_bucket_cell_t_cell_t* array) {
     d9c:	b480      	push	{r7}
     d9e:	b083      	sub	sp, #12
     da0:	af00      	add	r7, sp, #0
     da2:	6078      	str	r0, [r7, #4]
    return (array->num_els == array->capacity);
     da4:	687b      	ldr	r3, [r7, #4]
     da6:	681a      	ldr	r2, [r3, #0]
     da8:	687b      	ldr	r3, [r7, #4]
     daa:	685b      	ldr	r3, [r3, #4]
     dac:	429a      	cmp	r2, r3
     dae:	bf14      	ite	ne
     db0:	2300      	movne	r3, #0
     db2:	2301      	moveq	r3, #1
}
     db4:	4618      	mov	r0, r3
     db6:	f107 070c 	add.w	r7, r7, #12
     dba:	46bd      	mov	sp, r7
     dbc:	bc80      	pop	{r7}
     dbe:	4770      	bx	lr

00000dc0 <array_bucket_cell_t_cell_t_inbounds>:

int array_bucket_cell_t_cell_t_inbounds(array_bucket_cell_t_cell_t* array, size_t i) {
     dc0:	b480      	push	{r7}
     dc2:	b083      	sub	sp, #12
     dc4:	af00      	add	r7, sp, #0
     dc6:	6078      	str	r0, [r7, #4]
     dc8:	6039      	str	r1, [r7, #0]
    return (i < array->num_els);
     dca:	687b      	ldr	r3, [r7, #4]
     dcc:	681a      	ldr	r2, [r3, #0]
     dce:	683b      	ldr	r3, [r7, #0]
     dd0:	429a      	cmp	r2, r3
     dd2:	bf94      	ite	ls
     dd4:	2300      	movls	r3, #0
     dd6:	2301      	movhi	r3, #1
}
     dd8:	4618      	mov	r0, r3
     dda:	f107 070c 	add.w	r7, r7, #12
     dde:	46bd      	mov	sp, r7
     de0:	bc80      	pop	{r7}
     de2:	4770      	bx	lr

00000de4 <array_bucket_cell_t_cell_t_num_els>:

size_t array_bucket_cell_t_cell_t_num_els(array_bucket_cell_t_cell_t* array) {
     de4:	b480      	push	{r7}
     de6:	b083      	sub	sp, #12
     de8:	af00      	add	r7, sp, #0
     dea:	6078      	str	r0, [r7, #4]
    return array->num_els;
     dec:	687b      	ldr	r3, [r7, #4]
     dee:	681b      	ldr	r3, [r3, #0]
}
     df0:	4618      	mov	r0, r3
     df2:	f107 070c 	add.w	r7, r7, #12
     df6:	46bd      	mov	sp, r7
     df8:	bc80      	pop	{r7}
     dfa:	4770      	bx	lr

00000dfc <array_bucket_cell_t_cell_t_front>:

size_t array_bucket_cell_t_cell_t_capacity(array_bucket_cell_t_cell_t* array) {
    return array->capacity;
}

bucket_cell_t_cell_t* array_bucket_cell_t_cell_t_front(array_bucket_cell_t_cell_t* array) {
     dfc:	b580      	push	{r7, lr}
     dfe:	b082      	sub	sp, #8
     e00:	af00      	add	r7, sp, #0
     e02:	6078      	str	r0, [r7, #4]
    ASSERT(!array_bucket_cell_t_cell_t_empty(array));
     e04:	6878      	ldr	r0, [r7, #4]
     e06:	f7ff ffb9 	bl	d7c <array_bucket_cell_t_cell_t_empty>
     e0a:	4603      	mov	r3, r0
     e0c:	2b00      	cmp	r3, #0
     e0e:	d000      	beq.n	e12 <array_bucket_cell_t_cell_t_front+0x16>
     e10:	be00      	bkpt	0x0000
    return array->els;
     e12:	687b      	ldr	r3, [r7, #4]
     e14:	689b      	ldr	r3, [r3, #8]
}
     e16:	4618      	mov	r0, r3
     e18:	f107 0708 	add.w	r7, r7, #8
     e1c:	46bd      	mov	sp, r7
     e1e:	bd80      	pop	{r7, pc}

00000e20 <array_bucket_cell_t_cell_t_ith>:

bucket_cell_t_cell_t* array_bucket_cell_t_cell_t_ith(array_bucket_cell_t_cell_t* array, size_t i) {
     e20:	b580      	push	{r7, lr}
     e22:	b082      	sub	sp, #8
     e24:	af00      	add	r7, sp, #0
     e26:	6078      	str	r0, [r7, #4]
     e28:	6039      	str	r1, [r7, #0]
    ASSERT(array_bucket_cell_t_cell_t_inbounds(array, i));
     e2a:	6878      	ldr	r0, [r7, #4]
     e2c:	6839      	ldr	r1, [r7, #0]
     e2e:	f7ff ffc7 	bl	dc0 <array_bucket_cell_t_cell_t_inbounds>
     e32:	4603      	mov	r3, r0
     e34:	2b00      	cmp	r3, #0
     e36:	d100      	bne.n	e3a <array_bucket_cell_t_cell_t_ith+0x1a>
     e38:	be00      	bkpt	0x0000
    return array->els + i;
     e3a:	687b      	ldr	r3, [r7, #4]
     e3c:	6899      	ldr	r1, [r3, #8]
     e3e:	683a      	ldr	r2, [r7, #0]
     e40:	4613      	mov	r3, r2
     e42:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e46:	4413      	add	r3, r2
     e48:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e4c:	440b      	add	r3, r1
}
     e4e:	4618      	mov	r0, r3
     e50:	f107 0708 	add.w	r7, r7, #8
     e54:	46bd      	mov	sp, r7
     e56:	bd80      	pop	{r7, pc}

00000e58 <array_bucket_cell_t_cell_t_back>:

bucket_cell_t_cell_t* array_bucket_cell_t_cell_t_back(array_bucket_cell_t_cell_t* array) {
     e58:	b580      	push	{r7, lr}
     e5a:	b082      	sub	sp, #8
     e5c:	af00      	add	r7, sp, #0
     e5e:	6078      	str	r0, [r7, #4]
    ASSERT(!array_bucket_cell_t_cell_t_empty(array));
     e60:	6878      	ldr	r0, [r7, #4]
     e62:	f7ff ff8b 	bl	d7c <array_bucket_cell_t_cell_t_empty>
     e66:	4603      	mov	r3, r0
     e68:	2b00      	cmp	r3, #0
     e6a:	d000      	beq.n	e6e <array_bucket_cell_t_cell_t_back+0x16>
     e6c:	be00      	bkpt	0x0000
    return array->els + array->num_els - 1;
     e6e:	687b      	ldr	r3, [r7, #4]
     e70:	6899      	ldr	r1, [r3, #8]
     e72:	687b      	ldr	r3, [r7, #4]
     e74:	681b      	ldr	r3, [r3, #0]
     e76:	f103 32ff 	add.w	r2, r3, #4294967295
     e7a:	4613      	mov	r3, r2
     e7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e80:	4413      	add	r3, r2
     e82:	ea4f 0383 	mov.w	r3, r3, lsl #2
     e86:	440b      	add	r3, r1
}
     e88:	4618      	mov	r0, r3
     e8a:	f107 0708 	add.w	r7, r7, #8
     e8e:	46bd      	mov	sp, r7
     e90:	bd80      	pop	{r7, pc}
     e92:	bf00      	nop

00000e94 <array_bucket_cell_t_cell_t_end>:

bucket_cell_t_cell_t* array_bucket_cell_t_cell_t_end(array_bucket_cell_t_cell_t* array) {
     e94:	b580      	push	{r7, lr}
     e96:	b082      	sub	sp, #8
     e98:	af00      	add	r7, sp, #0
     e9a:	6078      	str	r0, [r7, #4]
    return array_bucket_cell_t_cell_t_back(array) + 1;
     e9c:	6878      	ldr	r0, [r7, #4]
     e9e:	f7ff ffdb 	bl	e58 <array_bucket_cell_t_cell_t_back>
     ea2:	4603      	mov	r3, r0
     ea4:	f103 0314 	add.w	r3, r3, #20
}
     ea8:	4618      	mov	r0, r3
     eaa:	f107 0708 	add.w	r7, r7, #8
     eae:	46bd      	mov	sp, r7
     eb0:	bd80      	pop	{r7, pc}
     eb2:	bf00      	nop

00000eb4 <array_bucket_cell_t_cell_t_grow>:
void array_bucket_cell_t_cell_t_set(array_bucket_cell_t_cell_t* array, size_t i, bucket_cell_t_cell_t* el) {
    ASSERT(array_bucket_cell_t_cell_t_inbounds(array, i));
    array->els[i] = *el;
}

void array_bucket_cell_t_cell_t_grow(array_bucket_cell_t_cell_t* array) {
     eb4:	b580      	push	{r7, lr}
     eb6:	b084      	sub	sp, #16
     eb8:	af00      	add	r7, sp, #0
     eba:	6078      	str	r0, [r7, #4]
    bucket_cell_t_cell_t* els_new = (bucket_cell_t_cell_t*)malloc(sizeof(bucket_cell_t_cell_t) * array->num_els * 2);
     ebc:	687b      	ldr	r3, [r7, #4]
     ebe:	681a      	ldr	r2, [r3, #0]
     ec0:	4613      	mov	r3, r2
     ec2:	ea4f 0383 	mov.w	r3, r3, lsl #2
     ec6:	4413      	add	r3, r2
     ec8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     ecc:	4618      	mov	r0, r3
     ece:	f005 fbe5 	bl	669c <malloc>
     ed2:	4603      	mov	r3, r0
     ed4:	60bb      	str	r3, [r7, #8]
    int i = 0;
     ed6:	f04f 0300 	mov.w	r3, #0
     eda:	60fb      	str	r3, [r7, #12]
    for(;i < array->num_els; ++i) {
     edc:	e022      	b.n	f24 <array_bucket_cell_t_cell_t_grow+0x70>
        els_new[i] = array->els[i];
     ede:	68fa      	ldr	r2, [r7, #12]
     ee0:	4613      	mov	r3, r2
     ee2:	ea4f 0383 	mov.w	r3, r3, lsl #2
     ee6:	4413      	add	r3, r2
     ee8:	ea4f 0383 	mov.w	r3, r3, lsl #2
     eec:	461a      	mov	r2, r3
     eee:	68bb      	ldr	r3, [r7, #8]
     ef0:	eb02 0103 	add.w	r1, r2, r3
     ef4:	687b      	ldr	r3, [r7, #4]
     ef6:	6898      	ldr	r0, [r3, #8]
     ef8:	68fa      	ldr	r2, [r7, #12]
     efa:	4613      	mov	r3, r2
     efc:	ea4f 0383 	mov.w	r3, r3, lsl #2
     f00:	4413      	add	r3, r2
     f02:	ea4f 0383 	mov.w	r3, r3, lsl #2
     f06:	4403      	add	r3, r0
     f08:	468c      	mov	ip, r1
     f0a:	469e      	mov	lr, r3
     f0c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     f10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     f14:	f8de 3000 	ldr.w	r3, [lr]
     f18:	f8cc 3000 	str.w	r3, [ip]
}

void array_bucket_cell_t_cell_t_grow(array_bucket_cell_t_cell_t* array) {
    bucket_cell_t_cell_t* els_new = (bucket_cell_t_cell_t*)malloc(sizeof(bucket_cell_t_cell_t) * array->num_els * 2);
    int i = 0;
    for(;i < array->num_els; ++i) {
     f1c:	68fb      	ldr	r3, [r7, #12]
     f1e:	f103 0301 	add.w	r3, r3, #1
     f22:	60fb      	str	r3, [r7, #12]
     f24:	68fa      	ldr	r2, [r7, #12]
     f26:	687b      	ldr	r3, [r7, #4]
     f28:	681b      	ldr	r3, [r3, #0]
     f2a:	429a      	cmp	r2, r3
     f2c:	d3d7      	bcc.n	ede <array_bucket_cell_t_cell_t_grow+0x2a>
        els_new[i] = array->els[i];
    }
    free(array->els);
     f2e:	687b      	ldr	r3, [r7, #4]
     f30:	689b      	ldr	r3, [r3, #8]
     f32:	4618      	mov	r0, r3
     f34:	f005 fbaa 	bl	668c <free>
    array->els = els_new;
     f38:	687b      	ldr	r3, [r7, #4]
     f3a:	68ba      	ldr	r2, [r7, #8]
     f3c:	609a      	str	r2, [r3, #8]
    array->capacity = 2 * array->num_els;
     f3e:	687b      	ldr	r3, [r7, #4]
     f40:	681b      	ldr	r3, [r3, #0]
     f42:	ea4f 0243 	mov.w	r2, r3, lsl #1
     f46:	687b      	ldr	r3, [r7, #4]
     f48:	605a      	str	r2, [r3, #4]
}
     f4a:	f107 0710 	add.w	r7, r7, #16
     f4e:	46bd      	mov	sp, r7
     f50:	bd80      	pop	{r7, pc}
     f52:	bf00      	nop

00000f54 <array_bucket_cell_t_cell_t_push>:

bucket_cell_t_cell_t* array_bucket_cell_t_cell_t_push(array_bucket_cell_t_cell_t* array, bucket_cell_t_cell_t* el) {
     f54:	b590      	push	{r4, r7, lr}
     f56:	b083      	sub	sp, #12
     f58:	af00      	add	r7, sp, #0
     f5a:	6078      	str	r0, [r7, #4]
     f5c:	6039      	str	r1, [r7, #0]
    if(array_bucket_cell_t_cell_t_full(array)) {
     f5e:	6878      	ldr	r0, [r7, #4]
     f60:	f7ff ff1c 	bl	d9c <array_bucket_cell_t_cell_t_full>
     f64:	4603      	mov	r3, r0
     f66:	2b00      	cmp	r3, #0
     f68:	d002      	beq.n	f70 <array_bucket_cell_t_cell_t_push+0x1c>
        array_bucket_cell_t_cell_t_grow(array);
     f6a:	6878      	ldr	r0, [r7, #4]
     f6c:	f7ff ffa2 	bl	eb4 <array_bucket_cell_t_cell_t_grow>
    }
    array->els[(array->num_els++)] = *el;
     f70:	687b      	ldr	r3, [r7, #4]
     f72:	689a      	ldr	r2, [r3, #8]
     f74:	687b      	ldr	r3, [r7, #4]
     f76:	681c      	ldr	r4, [r3, #0]
     f78:	4623      	mov	r3, r4
     f7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
     f7e:	4423      	add	r3, r4
     f80:	ea4f 0383 	mov.w	r3, r3, lsl #2
     f84:	441a      	add	r2, r3
     f86:	683b      	ldr	r3, [r7, #0]
     f88:	4694      	mov	ip, r2
     f8a:	469e      	mov	lr, r3
     f8c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     f90:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     f94:	f8de 3000 	ldr.w	r3, [lr]
     f98:	f8cc 3000 	str.w	r3, [ip]
     f9c:	f104 0201 	add.w	r2, r4, #1
     fa0:	687b      	ldr	r3, [r7, #4]
     fa2:	601a      	str	r2, [r3, #0]
    return array_bucket_cell_t_cell_t_back(array);
     fa4:	6878      	ldr	r0, [r7, #4]
     fa6:	f7ff ff57 	bl	e58 <array_bucket_cell_t_cell_t_back>
     faa:	4603      	mov	r3, r0
}
     fac:	4618      	mov	r0, r3
     fae:	f107 070c 	add.w	r7, r7, #12
     fb2:	46bd      	mov	sp, r7
     fb4:	bd90      	pop	{r4, r7, pc}
     fb6:	bf00      	nop

00000fb8 <map_cell_t_cell_t_destroy>:
void map_cell_t_cell_t_grow(map_cell_t_cell_t* map);
cell_t* map_cell_t_cell_t_put(map_cell_t_cell_t* map, cell_t key);
cell_t* map_cell_t_cell_t_get(map_cell_t_cell_t* map, cell_t key);
void map_cell_t_cell_t_remove(map_cell_t_cell_t* map, cell_t key);

void map_cell_t_cell_t_destroy(map_cell_t_cell_t* map) {
     fb8:	b580      	push	{r7, lr}
     fba:	b082      	sub	sp, #8
     fbc:	af00      	add	r7, sp, #0
     fbe:	6078      	str	r0, [r7, #4]
    array_bucket_cell_t_cell_t_destroy(&(map->buckets));
     fc0:	687b      	ldr	r3, [r7, #4]
     fc2:	4618      	mov	r0, r3
     fc4:	f7ff fec0 	bl	d48 <array_bucket_cell_t_cell_t_destroy>
}
     fc8:	f107 0708 	add.w	r7, r7, #8
     fcc:	46bd      	mov	sp, r7
     fce:	bd80      	pop	{r7, pc}

00000fd0 <map_cell_t_cell_t_init>:
                size_t num_buckets,
                size_t(*hash)(cell_t),
                int(*match)(cell_t, cell_t),
                cell_t(*default_key)(void),
                cell_t(*default_val)(void))
{
     fd0:	b580      	push	{r7, lr}
     fd2:	b092      	sub	sp, #72	; 0x48
     fd4:	af00      	add	r7, sp, #0
     fd6:	6178      	str	r0, [r7, #20]
     fd8:	6139      	str	r1, [r7, #16]
     fda:	60fa      	str	r2, [r7, #12]
     fdc:	60bb      	str	r3, [r7, #8]
    map->hash = hash;
     fde:	697b      	ldr	r3, [r7, #20]
     fe0:	68fa      	ldr	r2, [r7, #12]
     fe2:	60da      	str	r2, [r3, #12]
    map->match = match;
     fe4:	697b      	ldr	r3, [r7, #20]
     fe6:	68ba      	ldr	r2, [r7, #8]
     fe8:	611a      	str	r2, [r3, #16]
    map->default_key = default_key;
     fea:	697b      	ldr	r3, [r7, #20]
     fec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
     fee:	615a      	str	r2, [r3, #20]
    map->default_val = default_val;
     ff0:	697b      	ldr	r3, [r7, #20]
     ff2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
     ff4:	619a      	str	r2, [r3, #24]
    array_bucket_cell_t_cell_t* buckets = &(map->buckets);
     ff6:	697b      	ldr	r3, [r7, #20]
     ff8:	643b      	str	r3, [r7, #64]	; 0x40
    array_bucket_cell_t_cell_t_init(buckets, num_buckets);
     ffa:	6c38      	ldr	r0, [r7, #64]	; 0x40
     ffc:	6939      	ldr	r1, [r7, #16]
     ffe:	f7ff fe85 	bl	d0c <array_bucket_cell_t_cell_t_init>

    bucket_cell_t_cell_t default_bucket = (bucket_cell_t_cell_t){1, map->default_key(), map->default_val()};
    1002:	697b      	ldr	r3, [r7, #20]
    1004:	695b      	ldr	r3, [r3, #20]
    1006:	463a      	mov	r2, r7
    1008:	4610      	mov	r0, r2
    100a:	4798      	blx	r3
    100c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    1010:	463a      	mov	r2, r7
    1012:	e892 0003 	ldmia.w	r2, {r0, r1}
    1016:	e883 0003 	stmia.w	r3, {r0, r1}
    101a:	697b      	ldr	r3, [r7, #20]
    101c:	699b      	ldr	r3, [r3, #24]
    101e:	463a      	mov	r2, r7
    1020:	4610      	mov	r0, r2
    1022:	4798      	blx	r3
    1024:	f107 0338 	add.w	r3, r7, #56	; 0x38
    1028:	463a      	mov	r2, r7
    102a:	e892 0003 	ldmia.w	r2, {r0, r1}
    102e:	e883 0003 	stmia.w	r3, {r0, r1}
    1032:	f107 031c 	add.w	r3, r7, #28
    1036:	f04f 0200 	mov.w	r2, #0
    103a:	601a      	str	r2, [r3, #0]
    103c:	f103 0304 	add.w	r3, r3, #4
    1040:	f04f 0200 	mov.w	r2, #0
    1044:	601a      	str	r2, [r3, #0]
    1046:	f103 0304 	add.w	r3, r3, #4
    104a:	f04f 0200 	mov.w	r2, #0
    104e:	601a      	str	r2, [r3, #0]
    1050:	f103 0304 	add.w	r3, r3, #4
    1054:	f04f 0200 	mov.w	r2, #0
    1058:	601a      	str	r2, [r3, #0]
    105a:	f103 0304 	add.w	r3, r3, #4
    105e:	f04f 0200 	mov.w	r2, #0
    1062:	601a      	str	r2, [r3, #0]
    1064:	f103 0304 	add.w	r3, r3, #4
    1068:	f04f 0301 	mov.w	r3, #1
    106c:	773b      	strb	r3, [r7, #28]
    106e:	f107 0320 	add.w	r3, r7, #32
    1072:	f107 0230 	add.w	r2, r7, #48	; 0x30
    1076:	e892 0003 	ldmia.w	r2, {r0, r1}
    107a:	e883 0003 	stmia.w	r3, {r0, r1}
    107e:	f107 0328 	add.w	r3, r7, #40	; 0x28
    1082:	f107 0238 	add.w	r2, r7, #56	; 0x38
    1086:	e892 0003 	ldmia.w	r2, {r0, r1}
    108a:	e883 0003 	stmia.w	r3, {r0, r1}
    int i = 0;
    108e:	f04f 0300 	mov.w	r3, #0
    1092:	647b      	str	r3, [r7, #68]	; 0x44
    for(; i < num_buckets; ++i) {
    1094:	e009      	b.n	10aa <PROCESS_STACK_SIZE+0xaa>
        array_bucket_cell_t_cell_t_push(buckets, &default_bucket);
    1096:	f107 031c 	add.w	r3, r7, #28
    109a:	6c38      	ldr	r0, [r7, #64]	; 0x40
    109c:	4619      	mov	r1, r3
    109e:	f7ff ff59 	bl	f54 <array_bucket_cell_t_cell_t_push>
    array_bucket_cell_t_cell_t* buckets = &(map->buckets);
    array_bucket_cell_t_cell_t_init(buckets, num_buckets);

    bucket_cell_t_cell_t default_bucket = (bucket_cell_t_cell_t){1, map->default_key(), map->default_val()};
    int i = 0;
    for(; i < num_buckets; ++i) {
    10a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    10a4:	f103 0301 	add.w	r3, r3, #1
    10a8:	647b      	str	r3, [r7, #68]	; 0x44
    10aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    10ac:	693b      	ldr	r3, [r7, #16]
    10ae:	429a      	cmp	r2, r3
    10b0:	d3f1      	bcc.n	1096 <PROCESS_STACK_SIZE+0x96>
        array_bucket_cell_t_cell_t_push(buckets, &default_bucket);
    }
    assert(array_bucket_cell_t_cell_t_full(buckets));
    10b2:	6c38      	ldr	r0, [r7, #64]	; 0x40
    10b4:	f7ff fe72 	bl	d9c <array_bucket_cell_t_cell_t_full>
    10b8:	4603      	mov	r3, r0
    10ba:	2b00      	cmp	r3, #0
    10bc:	d10f      	bne.n	10de <PROCESS_STACK_SIZE+0xde>
    10be:	f249 7090 	movw	r0, #38800	; 0x9790
    10c2:	f2c0 0000 	movt	r0, #0
    10c6:	f04f 013d 	mov.w	r1, #61	; 0x3d
    10ca:	f649 02c4 	movw	r2, #39108	; 0x98c4
    10ce:	f2c0 0200 	movt	r2, #0
    10d2:	f249 73ac 	movw	r3, #38828	; 0x97ac
    10d6:	f2c0 0300 	movt	r3, #0
    10da:	f004 ff35 	bl	5f48 <__assert_func>
}
    10de:	f107 0748 	add.w	r7, r7, #72	; 0x48
    10e2:	46bd      	mov	sp, r7
    10e4:	bd80      	pop	{r7, pc}
    10e6:	bf00      	nop

000010e8 <map_cell_t_cell_t_num_buckets>:

size_t map_cell_t_cell_t_num_buckets(map_cell_t_cell_t* map) {
    10e8:	b580      	push	{r7, lr}
    10ea:	b082      	sub	sp, #8
    10ec:	af00      	add	r7, sp, #0
    10ee:	6078      	str	r0, [r7, #4]
    //return array_bucket_cell_t_cell_t_capacity(&(map->buckets));
    return array_bucket_cell_t_cell_t_num_els(&(map->buckets));
    10f0:	687b      	ldr	r3, [r7, #4]
    10f2:	4618      	mov	r0, r3
    10f4:	f7ff fe76 	bl	de4 <array_bucket_cell_t_cell_t_num_els>
    10f8:	4603      	mov	r3, r0
}
    10fa:	4618      	mov	r0, r3
    10fc:	f107 0708 	add.w	r7, r7, #8
    1100:	46bd      	mov	sp, r7
    1102:	bd80      	pop	{r7, pc}

00001104 <map_cell_t_cell_t_hash>:

size_t map_cell_t_cell_t_hash(map_cell_t_cell_t* map, cell_t key) {
    1104:	b590      	push	{r4, r7, lr}
    1106:	b085      	sub	sp, #20
    1108:	af00      	add	r7, sp, #0
    110a:	60f8      	str	r0, [r7, #12]
    110c:	f107 0304 	add.w	r3, r7, #4
    1110:	e883 0006 	stmia.w	r3, {r1, r2}
    return (map->hash(key) % map_cell_t_cell_t_num_buckets(map));
    1114:	68fb      	ldr	r3, [r7, #12]
    1116:	68db      	ldr	r3, [r3, #12]
    1118:	f107 0204 	add.w	r2, r7, #4
    111c:	e892 0003 	ldmia.w	r2, {r0, r1}
    1120:	4798      	blx	r3
    1122:	4604      	mov	r4, r0
    1124:	68f8      	ldr	r0, [r7, #12]
    1126:	f7ff ffdf 	bl	10e8 <map_cell_t_cell_t_num_buckets>
    112a:	4603      	mov	r3, r0
    112c:	fbb4 f2f3 	udiv	r2, r4, r3
    1130:	fb03 f302 	mul.w	r3, r3, r2
    1134:	ebc3 0304 	rsb	r3, r3, r4
}
    1138:	4618      	mov	r0, r3
    113a:	f107 0714 	add.w	r7, r7, #20
    113e:	46bd      	mov	sp, r7
    1140:	bd90      	pop	{r4, r7, pc}
    1142:	bf00      	nop

00001144 <map_cell_t_cell_t_match>:

int map_cell_t_cell_t_match(map_cell_t_cell_t* map, cell_t a, cell_t b) {
    1144:	b082      	sub	sp, #8
    1146:	b580      	push	{r7, lr}
    1148:	b084      	sub	sp, #16
    114a:	af00      	add	r7, sp, #0
    114c:	60f8      	str	r0, [r7, #12]
    114e:	f107 0004 	add.w	r0, r7, #4
    1152:	e880 0006 	stmia.w	r0, {r1, r2}
    1156:	61fb      	str	r3, [r7, #28]
    return map->match(a, b);
    1158:	68fb      	ldr	r3, [r7, #12]
    115a:	f8d3 c010 	ldr.w	ip, [r3, #16]
    115e:	f107 0304 	add.w	r3, r7, #4
    1162:	e893 0003 	ldmia.w	r3, {r0, r1}
    1166:	f107 031c 	add.w	r3, r7, #28
    116a:	cb0c      	ldmia	r3!, {r2, r3}
    116c:	47e0      	blx	ip
    116e:	4603      	mov	r3, r0
}
    1170:	4618      	mov	r0, r3
    1172:	f107 0710 	add.w	r7, r7, #16
    1176:	46bd      	mov	sp, r7
    1178:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    117c:	b002      	add	sp, #8
    117e:	4770      	bx	lr

00001180 <map_cell_t_cell_t_find>:

bucket_cell_t_cell_t* map_cell_t_cell_t_find(map_cell_t_cell_t* map, cell_t key) {
    1180:	b580      	push	{r7, lr}
    1182:	b08a      	sub	sp, #40	; 0x28
    1184:	af02      	add	r7, sp, #8
    1186:	60f8      	str	r0, [r7, #12]
    1188:	f107 0304 	add.w	r3, r7, #4
    118c:	e883 0006 	stmia.w	r3, {r1, r2}
    array_bucket_cell_t_cell_t* buckets = &(map->buckets);
    1190:	68fb      	ldr	r3, [r7, #12]
    1192:	617b      	str	r3, [r7, #20]
    bucket_cell_t_cell_t* bucket = array_bucket_cell_t_cell_t_ith(buckets, map_cell_t_cell_t_hash(map, key));
    1194:	68f8      	ldr	r0, [r7, #12]
    1196:	f107 0304 	add.w	r3, r7, #4
    119a:	e893 0006 	ldmia.w	r3, {r1, r2}
    119e:	f7ff ffb1 	bl	1104 <map_cell_t_cell_t_hash>
    11a2:	4603      	mov	r3, r0
    11a4:	6978      	ldr	r0, [r7, #20]
    11a6:	4619      	mov	r1, r3
    11a8:	f7ff fe3a 	bl	e20 <array_bucket_cell_t_cell_t_ith>
    11ac:	4603      	mov	r3, r0
    11ae:	61bb      	str	r3, [r7, #24]
    bucket_cell_t_cell_t* end = array_bucket_cell_t_cell_t_end(buckets);
    11b0:	6978      	ldr	r0, [r7, #20]
    11b2:	f7ff fe6f 	bl	e94 <array_bucket_cell_t_cell_t_end>
    11b6:	4603      	mov	r3, r0
    11b8:	61fb      	str	r3, [r7, #28]
    for(; bucket != end; ++bucket) {
    11ba:	e016      	b.n	11ea <map_cell_t_cell_t_find+0x6a>
        if(!bucket->empty && map_cell_t_cell_t_match(map, bucket->key, key)) {
    11bc:	69bb      	ldr	r3, [r7, #24]
    11be:	781b      	ldrb	r3, [r3, #0]
    11c0:	2b00      	cmp	r3, #0
    11c2:	d10e      	bne.n	11e2 <map_cell_t_cell_t_find+0x62>
    11c4:	69ba      	ldr	r2, [r7, #24]
    11c6:	68bb      	ldr	r3, [r7, #8]
    11c8:	9300      	str	r3, [sp, #0]
    11ca:	687b      	ldr	r3, [r7, #4]
    11cc:	68f8      	ldr	r0, [r7, #12]
    11ce:	f102 0204 	add.w	r2, r2, #4
    11d2:	ca06      	ldmia	r2!, {r1, r2}
    11d4:	f7ff ffb6 	bl	1144 <map_cell_t_cell_t_match>
    11d8:	4603      	mov	r3, r0
    11da:	2b00      	cmp	r3, #0
    11dc:	d001      	beq.n	11e2 <map_cell_t_cell_t_find+0x62>
            return bucket;
    11de:	69bb      	ldr	r3, [r7, #24]
    11e0:	e009      	b.n	11f6 <map_cell_t_cell_t_find+0x76>

bucket_cell_t_cell_t* map_cell_t_cell_t_find(map_cell_t_cell_t* map, cell_t key) {
    array_bucket_cell_t_cell_t* buckets = &(map->buckets);
    bucket_cell_t_cell_t* bucket = array_bucket_cell_t_cell_t_ith(buckets, map_cell_t_cell_t_hash(map, key));
    bucket_cell_t_cell_t* end = array_bucket_cell_t_cell_t_end(buckets);
    for(; bucket != end; ++bucket) {
    11e2:	69bb      	ldr	r3, [r7, #24]
    11e4:	f103 0314 	add.w	r3, r3, #20
    11e8:	61bb      	str	r3, [r7, #24]
    11ea:	69ba      	ldr	r2, [r7, #24]
    11ec:	69fb      	ldr	r3, [r7, #28]
    11ee:	429a      	cmp	r2, r3
    11f0:	d1e4      	bne.n	11bc <map_cell_t_cell_t_find+0x3c>
        if(!bucket->empty && map_cell_t_cell_t_match(map, bucket->key, key)) {
            return bucket;
        }
    }
    return NULL;
    11f2:	f04f 0300 	mov.w	r3, #0
}
    11f6:	4618      	mov	r0, r3
    11f8:	f107 0720 	add.w	r7, r7, #32
    11fc:	46bd      	mov	sp, r7
    11fe:	bd80      	pop	{r7, pc}

00001200 <map_cell_t_cell_t_grow>:

void map_cell_t_cell_t_grow(map_cell_t_cell_t* map) {
    1200:	b590      	push	{r4, r7, lr}
    1202:	b08f      	sub	sp, #60	; 0x3c
    1204:	af02      	add	r7, sp, #8
    1206:	6078      	str	r0, [r7, #4]
    map_cell_t_cell_t new_map;
    map_cell_t_cell_t_init(&new_map,
    1208:	6878      	ldr	r0, [r7, #4]
    120a:	f7ff ff6d 	bl	10e8 <map_cell_t_cell_t_num_buckets>
    120e:	4603      	mov	r3, r0
    1210:	ea4f 0143 	mov.w	r1, r3, lsl #1
    1214:	687b      	ldr	r3, [r7, #4]
    1216:	68da      	ldr	r2, [r3, #12]
    1218:	687b      	ldr	r3, [r7, #4]
    121a:	691b      	ldr	r3, [r3, #16]
    121c:	6878      	ldr	r0, [r7, #4]
    121e:	f8d0 e014 	ldr.w	lr, [r0, #20]
    1222:	6878      	ldr	r0, [r7, #4]
    1224:	f8d0 c018 	ldr.w	ip, [r0, #24]
    1228:	f107 000c 	add.w	r0, r7, #12
    122c:	f8cd e000 	str.w	lr, [sp]
    1230:	f8cd c004 	str.w	ip, [sp, #4]
    1234:	f7ff fecc 	bl	fd0 <map_cell_t_cell_t_init>
                2*map_cell_t_cell_t_num_buckets(map),
                map->hash,
                map->match,
                map->default_key,
                map->default_val);
    bucket_cell_t_cell_t* bucket = array_bucket_cell_t_cell_t_front(&(map->buckets));
    1238:	687b      	ldr	r3, [r7, #4]
    123a:	4618      	mov	r0, r3
    123c:	f7ff fdde 	bl	dfc <array_bucket_cell_t_cell_t_front>
    1240:	4603      	mov	r3, r0
    1242:	62bb      	str	r3, [r7, #40]	; 0x28
    bucket_cell_t_cell_t* end = array_bucket_cell_t_cell_t_end(&(map->buckets));
    1244:	687b      	ldr	r3, [r7, #4]
    1246:	4618      	mov	r0, r3
    1248:	f7ff fe24 	bl	e94 <array_bucket_cell_t_cell_t_end>
    124c:	4603      	mov	r3, r0
    124e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for(; bucket != end; ++bucket) {
    1250:	e015      	b.n	127e <map_cell_t_cell_t_grow+0x7e>
        *map_cell_t_cell_t_put(&new_map, bucket->key) = bucket->val;
    1252:	f107 020c 	add.w	r2, r7, #12
    1256:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1258:	4610      	mov	r0, r2
    125a:	f103 0304 	add.w	r3, r3, #4
    125e:	e893 0006 	ldmia.w	r3, {r1, r2}
    1262:	f000 f823 	bl	12ac <map_cell_t_cell_t_put>
    1266:	4603      	mov	r3, r0
    1268:	6aba      	ldr	r2, [r7, #40]	; 0x28
    126a:	f102 020c 	add.w	r2, r2, #12
    126e:	e892 0003 	ldmia.w	r2, {r0, r1}
    1272:	e883 0003 	stmia.w	r3, {r0, r1}
                map->match,
                map->default_key,
                map->default_val);
    bucket_cell_t_cell_t* bucket = array_bucket_cell_t_cell_t_front(&(map->buckets));
    bucket_cell_t_cell_t* end = array_bucket_cell_t_cell_t_end(&(map->buckets));
    for(; bucket != end; ++bucket) {
    1276:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1278:	f103 0314 	add.w	r3, r3, #20
    127c:	62bb      	str	r3, [r7, #40]	; 0x28
    127e:	6aba      	ldr	r2, [r7, #40]	; 0x28
    1280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1282:	429a      	cmp	r2, r3
    1284:	d1e5      	bne.n	1252 <map_cell_t_cell_t_grow+0x52>
        *map_cell_t_cell_t_put(&new_map, bucket->key) = bucket->val;
    }
    map_cell_t_cell_t_destroy(map);
    1286:	6878      	ldr	r0, [r7, #4]
    1288:	f7ff fe96 	bl	fb8 <map_cell_t_cell_t_destroy>
    *map = new_map;
    128c:	687b      	ldr	r3, [r7, #4]
    128e:	469c      	mov	ip, r3
    1290:	f107 040c 	add.w	r4, r7, #12
    1294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1296:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    129a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    129e:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
}
    12a2:	f107 0734 	add.w	r7, r7, #52	; 0x34
    12a6:	46bd      	mov	sp, r7
    12a8:	bd90      	pop	{r4, r7, pc}
    12aa:	bf00      	nop

000012ac <map_cell_t_cell_t_put>:

cell_t* map_cell_t_cell_t_put(map_cell_t_cell_t* map, cell_t key) {
    12ac:	b590      	push	{r4, r7, lr}
    12ae:	b091      	sub	sp, #68	; 0x44
    12b0:	af00      	add	r7, sp, #0
    12b2:	6178      	str	r0, [r7, #20]
    12b4:	f107 030c 	add.w	r3, r7, #12
    12b8:	e883 0006 	stmia.w	r3, {r1, r2}
    bucket_cell_t_cell_t new_bucket = (bucket_cell_t_cell_t){0, key, map->default_val()};
    12bc:	697b      	ldr	r3, [r7, #20]
    12be:	699b      	ldr	r3, [r3, #24]
    12c0:	463a      	mov	r2, r7
    12c2:	4610      	mov	r0, r2
    12c4:	4798      	blx	r3
    12c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    12ca:	463a      	mov	r2, r7
    12cc:	e892 0003 	ldmia.w	r2, {r0, r1}
    12d0:	e883 0003 	stmia.w	r3, {r0, r1}
    12d4:	f107 0318 	add.w	r3, r7, #24
    12d8:	f04f 0200 	mov.w	r2, #0
    12dc:	601a      	str	r2, [r3, #0]
    12de:	f103 0304 	add.w	r3, r3, #4
    12e2:	f04f 0200 	mov.w	r2, #0
    12e6:	601a      	str	r2, [r3, #0]
    12e8:	f103 0304 	add.w	r3, r3, #4
    12ec:	f04f 0200 	mov.w	r2, #0
    12f0:	601a      	str	r2, [r3, #0]
    12f2:	f103 0304 	add.w	r3, r3, #4
    12f6:	f04f 0200 	mov.w	r2, #0
    12fa:	601a      	str	r2, [r3, #0]
    12fc:	f103 0304 	add.w	r3, r3, #4
    1300:	f04f 0200 	mov.w	r2, #0
    1304:	601a      	str	r2, [r3, #0]
    1306:	f103 0304 	add.w	r3, r3, #4
    130a:	f107 031c 	add.w	r3, r7, #28
    130e:	f107 020c 	add.w	r2, r7, #12
    1312:	e892 0003 	ldmia.w	r2, {r0, r1}
    1316:	e883 0003 	stmia.w	r3, {r0, r1}
    131a:	f107 0324 	add.w	r3, r7, #36	; 0x24
    131e:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    1322:	e892 0003 	ldmia.w	r2, {r0, r1}
    1326:	e883 0003 	stmia.w	r3, {r0, r1}
    array_bucket_cell_t_cell_t* buckets = &(map->buckets);
    132a:	697b      	ldr	r3, [r7, #20]
    132c:	637b      	str	r3, [r7, #52]	; 0x34
    bucket_cell_t_cell_t* bucket = array_bucket_cell_t_cell_t_ith(buckets, map_cell_t_cell_t_hash(map, key));
    132e:	6978      	ldr	r0, [r7, #20]
    1330:	f107 030c 	add.w	r3, r7, #12
    1334:	e893 0006 	ldmia.w	r3, {r1, r2}
    1338:	f7ff fee4 	bl	1104 <map_cell_t_cell_t_hash>
    133c:	4603      	mov	r3, r0
    133e:	6b78      	ldr	r0, [r7, #52]	; 0x34
    1340:	4619      	mov	r1, r3
    1342:	f7ff fd6d 	bl	e20 <array_bucket_cell_t_cell_t_ith>
    1346:	4603      	mov	r3, r0
    1348:	63bb      	str	r3, [r7, #56]	; 0x38
    bucket_cell_t_cell_t* end = array_bucket_cell_t_cell_t_end(buckets);
    134a:	6b78      	ldr	r0, [r7, #52]	; 0x34
    134c:	f7ff fda2 	bl	e94 <array_bucket_cell_t_cell_t_end>
    1350:	4603      	mov	r3, r0
    1352:	63fb      	str	r3, [r7, #60]	; 0x3c
    for(; bucket != end; ++bucket) {
    1354:	e015      	b.n	1382 <map_cell_t_cell_t_put+0xd6>
        if(bucket->empty) {
    1356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1358:	781b      	ldrb	r3, [r3, #0]
    135a:	2b00      	cmp	r3, #0
    135c:	d00d      	beq.n	137a <map_cell_t_cell_t_put+0xce>
            *bucket = new_bucket;
    135e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1360:	469c      	mov	ip, r3
    1362:	f107 0418 	add.w	r4, r7, #24
    1366:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    1368:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    136c:	6823      	ldr	r3, [r4, #0]
    136e:	f8cc 3000 	str.w	r3, [ip]
            return &(bucket->val);
    1372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1374:	f103 030c 	add.w	r3, r3, #12
    1378:	e012      	b.n	13a0 <map_cell_t_cell_t_put+0xf4>
cell_t* map_cell_t_cell_t_put(map_cell_t_cell_t* map, cell_t key) {
    bucket_cell_t_cell_t new_bucket = (bucket_cell_t_cell_t){0, key, map->default_val()};
    array_bucket_cell_t_cell_t* buckets = &(map->buckets);
    bucket_cell_t_cell_t* bucket = array_bucket_cell_t_cell_t_ith(buckets, map_cell_t_cell_t_hash(map, key));
    bucket_cell_t_cell_t* end = array_bucket_cell_t_cell_t_end(buckets);
    for(; bucket != end; ++bucket) {
    137a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    137c:	f103 0314 	add.w	r3, r3, #20
    1380:	63bb      	str	r3, [r7, #56]	; 0x38
    1382:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1384:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1386:	429a      	cmp	r2, r3
    1388:	d1e5      	bne.n	1356 <map_cell_t_cell_t_put+0xaa>
        if(bucket->empty) {
            *bucket = new_bucket;
            return &(bucket->val);
        }
    }
    map_cell_t_cell_t_grow(map);
    138a:	6978      	ldr	r0, [r7, #20]
    138c:	f7ff ff38 	bl	1200 <map_cell_t_cell_t_grow>
    return map_cell_t_cell_t_put(map, key);
    1390:	6978      	ldr	r0, [r7, #20]
    1392:	f107 030c 	add.w	r3, r7, #12
    1396:	e893 0006 	ldmia.w	r3, {r1, r2}
    139a:	f7ff ff87 	bl	12ac <map_cell_t_cell_t_put>
    139e:	4603      	mov	r3, r0
}
    13a0:	4618      	mov	r0, r3
    13a2:	f107 0744 	add.w	r7, r7, #68	; 0x44
    13a6:	46bd      	mov	sp, r7
    13a8:	bd90      	pop	{r4, r7, pc}
    13aa:	bf00      	nop

000013ac <map_cell_t_cell_t_get>:

cell_t* map_cell_t_cell_t_get(map_cell_t_cell_t* map, cell_t key) {
    13ac:	b580      	push	{r7, lr}
    13ae:	b086      	sub	sp, #24
    13b0:	af00      	add	r7, sp, #0
    13b2:	60f8      	str	r0, [r7, #12]
    13b4:	f107 0304 	add.w	r3, r7, #4
    13b8:	e883 0006 	stmia.w	r3, {r1, r2}
    bucket_cell_t_cell_t* bucket = map_cell_t_cell_t_find(map, key);
    13bc:	68f8      	ldr	r0, [r7, #12]
    13be:	f107 0304 	add.w	r3, r7, #4
    13c2:	e893 0006 	ldmia.w	r3, {r1, r2}
    13c6:	f7ff fedb 	bl	1180 <map_cell_t_cell_t_find>
    13ca:	4603      	mov	r3, r0
    13cc:	617b      	str	r3, [r7, #20]
    if(bucket) {
    13ce:	697b      	ldr	r3, [r7, #20]
    13d0:	2b00      	cmp	r3, #0
    13d2:	d003      	beq.n	13dc <map_cell_t_cell_t_get+0x30>
        return &(bucket->val);
    13d4:	697b      	ldr	r3, [r7, #20]
    13d6:	f103 030c 	add.w	r3, r3, #12
    13da:	e007      	b.n	13ec <map_cell_t_cell_t_get+0x40>
    }
    else {
        return map_cell_t_cell_t_put(map, key);
    13dc:	68f8      	ldr	r0, [r7, #12]
    13de:	f107 0304 	add.w	r3, r7, #4
    13e2:	e893 0006 	ldmia.w	r3, {r1, r2}
    13e6:	f7ff ff61 	bl	12ac <map_cell_t_cell_t_put>
    13ea:	4603      	mov	r3, r0
    }
}
    13ec:	4618      	mov	r0, r3
    13ee:	f107 0718 	add.w	r7, r7, #24
    13f2:	46bd      	mov	sp, r7
    13f4:	bd80      	pop	{r7, pc}
    13f6:	bf00      	nop

000013f8 <link_list_cell_t_init>:
cell_t link_list_cell_t_remove_back(link_list_cell_t* link_list);
void link_list_cell_t_update(link_list_cell_t* link_list, void(*update)(node_cell_t*));
void link_list_cell_t_swap(node_cell_t* a, node_cell_t* b);
void link_list_cell_t_sort(link_list_cell_t* link_list);

void link_list_cell_t_init(link_list_cell_t* link_list, int(*comp)(cell_t*, cell_t*)) {
    13f8:	b480      	push	{r7}
    13fa:	b083      	sub	sp, #12
    13fc:	af00      	add	r7, sp, #0
    13fe:	6078      	str	r0, [r7, #4]
    1400:	6039      	str	r1, [r7, #0]
	link_list->head = NULL;
    1402:	687b      	ldr	r3, [r7, #4]
    1404:	f04f 0200 	mov.w	r2, #0
    1408:	601a      	str	r2, [r3, #0]
	link_list->tail = NULL;
    140a:	687b      	ldr	r3, [r7, #4]
    140c:	f04f 0200 	mov.w	r2, #0
    1410:	605a      	str	r2, [r3, #4]
	link_list->comp = comp;
    1412:	687b      	ldr	r3, [r7, #4]
    1414:	683a      	ldr	r2, [r7, #0]
    1416:	609a      	str	r2, [r3, #8]
}
    1418:	f107 070c 	add.w	r7, r7, #12
    141c:	46bd      	mov	sp, r7
    141e:	bc80      	pop	{r7}
    1420:	4770      	bx	lr
    1422:	bf00      	nop

00001424 <link_list_cell_t_destroy>:

void link_list_cell_t_destroy(link_list_cell_t* link_list ) {
    1424:	b580      	push	{r7, lr}
    1426:	b084      	sub	sp, #16
    1428:	af00      	add	r7, sp, #0
    142a:	6078      	str	r0, [r7, #4]
   node_cell_t* cur = link_list->head;
    142c:	687b      	ldr	r3, [r7, #4]
    142e:	681b      	ldr	r3, [r3, #0]
    1430:	60bb      	str	r3, [r7, #8]
   node_cell_t* next = cur;
    1432:	68bb      	ldr	r3, [r7, #8]
    1434:	60fb      	str	r3, [r7, #12]
   while(cur) {
    1436:	e007      	b.n	1448 <link_list_cell_t_destroy+0x24>
       next = cur->next;
    1438:	68bb      	ldr	r3, [r7, #8]
    143a:	685b      	ldr	r3, [r3, #4]
    143c:	60fb      	str	r3, [r7, #12]
       free(cur);
    143e:	68b8      	ldr	r0, [r7, #8]
    1440:	f005 f924 	bl	668c <free>
       cur = next;
    1444:	68fb      	ldr	r3, [r7, #12]
    1446:	60bb      	str	r3, [r7, #8]
}

void link_list_cell_t_destroy(link_list_cell_t* link_list ) {
   node_cell_t* cur = link_list->head;
   node_cell_t* next = cur;
   while(cur) {
    1448:	68bb      	ldr	r3, [r7, #8]
    144a:	2b00      	cmp	r3, #0
    144c:	d1f4      	bne.n	1438 <link_list_cell_t_destroy+0x14>
       next = cur->next;
       free(cur);
       cur = next;
   }
   link_list->head = NULL;
    144e:	687b      	ldr	r3, [r7, #4]
    1450:	f04f 0200 	mov.w	r2, #0
    1454:	601a      	str	r2, [r3, #0]
   link_list->tail = NULL;
    1456:	687b      	ldr	r3, [r7, #4]
    1458:	f04f 0200 	mov.w	r2, #0
    145c:	605a      	str	r2, [r3, #4]
}
    145e:	f107 0710 	add.w	r7, r7, #16
    1462:	46bd      	mov	sp, r7
    1464:	bd80      	pop	{r7, pc}
    1466:	bf00      	nop

00001468 <link_list_cell_t_empty>:

int link_list_cell_t_empty(link_list_cell_t* link_list) {
    1468:	b480      	push	{r7}
    146a:	b083      	sub	sp, #12
    146c:	af00      	add	r7, sp, #0
    146e:	6078      	str	r0, [r7, #4]
	return (link_list->head == NULL);
    1470:	687b      	ldr	r3, [r7, #4]
    1472:	681b      	ldr	r3, [r3, #0]
    1474:	2b00      	cmp	r3, #0
    1476:	bf14      	ite	ne
    1478:	2300      	movne	r3, #0
    147a:	2301      	moveq	r3, #1
}
    147c:	4618      	mov	r0, r3
    147e:	f107 070c 	add.w	r7, r7, #12
    1482:	46bd      	mov	sp, r7
    1484:	bc80      	pop	{r7}
    1486:	4770      	bx	lr

00001488 <link_list_cell_t_new_node>:

node_cell_t* link_list_cell_t_new_node(cell_t* data) {
    1488:	b580      	push	{r7, lr}
    148a:	b084      	sub	sp, #16
    148c:	af00      	add	r7, sp, #0
    148e:	6078      	str	r0, [r7, #4]
	node_cell_t* node = (node_cell_t*)malloc(sizeof(node_cell_t));
    1490:	f04f 0010 	mov.w	r0, #16
    1494:	f005 f902 	bl	669c <malloc>
    1498:	4603      	mov	r3, r0
    149a:	60fb      	str	r3, [r7, #12]
	node->prev = NULL;
    149c:	68fb      	ldr	r3, [r7, #12]
    149e:	f04f 0200 	mov.w	r2, #0
    14a2:	601a      	str	r2, [r3, #0]
	node->next = NULL;
    14a4:	68fb      	ldr	r3, [r7, #12]
    14a6:	f04f 0200 	mov.w	r2, #0
    14aa:	605a      	str	r2, [r3, #4]
	node->data = *data;
    14ac:	68fb      	ldr	r3, [r7, #12]
    14ae:	687a      	ldr	r2, [r7, #4]
    14b0:	f103 0308 	add.w	r3, r3, #8
    14b4:	e892 0003 	ldmia.w	r2, {r0, r1}
    14b8:	e883 0003 	stmia.w	r3, {r0, r1}
	return node;
    14bc:	68fb      	ldr	r3, [r7, #12]
}
    14be:	4618      	mov	r0, r3
    14c0:	f107 0710 	add.w	r7, r7, #16
    14c4:	46bd      	mov	sp, r7
    14c6:	bd80      	pop	{r7, pc}

000014c8 <link_list_cell_t_insert_after>:
	node_cell_t* node = link_list_cell_t_find_ith(link_list, i);
	ASSERT(node);
	return &(node->data);
}

cell_t *link_list_cell_t_insert_after(link_list_cell_t* link_list, node_cell_t* target, cell_t* data) {
    14c8:	b580      	push	{r7, lr}
    14ca:	b086      	sub	sp, #24
    14cc:	af00      	add	r7, sp, #0
    14ce:	60f8      	str	r0, [r7, #12]
    14d0:	60b9      	str	r1, [r7, #8]
    14d2:	607a      	str	r2, [r7, #4]
	node_cell_t* node = link_list_cell_t_new_node(data);
    14d4:	6878      	ldr	r0, [r7, #4]
    14d6:	f7ff ffd7 	bl	1488 <link_list_cell_t_new_node>
    14da:	4603      	mov	r3, r0
    14dc:	617b      	str	r3, [r7, #20]
	if(link_list_cell_t_empty(link_list)) {
    14de:	68f8      	ldr	r0, [r7, #12]
    14e0:	f7ff ffc2 	bl	1468 <link_list_cell_t_empty>
    14e4:	4603      	mov	r3, r0
    14e6:	2b00      	cmp	r3, #0
    14e8:	d00e      	beq.n	1508 <link_list_cell_t_insert_after+0x40>
		link_list->head = node;
    14ea:	68fb      	ldr	r3, [r7, #12]
    14ec:	697a      	ldr	r2, [r7, #20]
    14ee:	601a      	str	r2, [r3, #0]
		link_list->tail = node;
    14f0:	68fb      	ldr	r3, [r7, #12]
    14f2:	697a      	ldr	r2, [r7, #20]
    14f4:	605a      	str	r2, [r3, #4]
		node->prev = NULL;
    14f6:	697b      	ldr	r3, [r7, #20]
    14f8:	f04f 0200 	mov.w	r2, #0
    14fc:	601a      	str	r2, [r3, #0]
		node->next = NULL;
    14fe:	697b      	ldr	r3, [r7, #20]
    1500:	f04f 0200 	mov.w	r2, #0
    1504:	605a      	str	r2, [r3, #4]
    1506:	e025      	b.n	1554 <link_list_cell_t_insert_after+0x8c>
	}
	else if(!target || (target == link_list->tail)) {
    1508:	68bb      	ldr	r3, [r7, #8]
    150a:	2b00      	cmp	r3, #0
    150c:	d004      	beq.n	1518 <link_list_cell_t_insert_after+0x50>
    150e:	68fb      	ldr	r3, [r7, #12]
    1510:	685a      	ldr	r2, [r3, #4]
    1512:	68bb      	ldr	r3, [r7, #8]
    1514:	429a      	cmp	r2, r3
    1516:	d10f      	bne.n	1538 <link_list_cell_t_insert_after+0x70>
		node->prev = link_list->tail;
    1518:	68fb      	ldr	r3, [r7, #12]
    151a:	685a      	ldr	r2, [r3, #4]
    151c:	697b      	ldr	r3, [r7, #20]
    151e:	601a      	str	r2, [r3, #0]
		node->next = NULL;
    1520:	697b      	ldr	r3, [r7, #20]
    1522:	f04f 0200 	mov.w	r2, #0
    1526:	605a      	str	r2, [r3, #4]
		link_list->tail->next = node;
    1528:	68fb      	ldr	r3, [r7, #12]
    152a:	685b      	ldr	r3, [r3, #4]
    152c:	697a      	ldr	r2, [r7, #20]
    152e:	605a      	str	r2, [r3, #4]
		link_list->tail = node;
    1530:	68fb      	ldr	r3, [r7, #12]
    1532:	697a      	ldr	r2, [r7, #20]
    1534:	605a      	str	r2, [r3, #4]
		link_list->head = node;
		link_list->tail = node;
		node->prev = NULL;
		node->next = NULL;
	}
	else if(!target || (target == link_list->tail)) {
    1536:	e00d      	b.n	1554 <link_list_cell_t_insert_after+0x8c>
		node->next = NULL;
		link_list->tail->next = node;
		link_list->tail = node;
	}
	else {
		node->next = target->next;
    1538:	68bb      	ldr	r3, [r7, #8]
    153a:	685a      	ldr	r2, [r3, #4]
    153c:	697b      	ldr	r3, [r7, #20]
    153e:	605a      	str	r2, [r3, #4]
		node->prev = target;
    1540:	697b      	ldr	r3, [r7, #20]
    1542:	68ba      	ldr	r2, [r7, #8]
    1544:	601a      	str	r2, [r3, #0]
		target->next->prev = node;
    1546:	68bb      	ldr	r3, [r7, #8]
    1548:	685b      	ldr	r3, [r3, #4]
    154a:	697a      	ldr	r2, [r7, #20]
    154c:	601a      	str	r2, [r3, #0]
		target->next = node;
    154e:	68bb      	ldr	r3, [r7, #8]
    1550:	697a      	ldr	r2, [r7, #20]
    1552:	605a      	str	r2, [r3, #4]
	}
	if (node)
    1554:	697b      	ldr	r3, [r7, #20]
    1556:	2b00      	cmp	r3, #0
    1558:	d003      	beq.n	1562 <link_list_cell_t_insert_after+0x9a>
		return &node->data;
    155a:	697b      	ldr	r3, [r7, #20]
    155c:	f103 0308 	add.w	r3, r3, #8
    1560:	e001      	b.n	1566 <link_list_cell_t_insert_after+0x9e>
	return NULL;
    1562:	f04f 0300 	mov.w	r3, #0
}
    1566:	4618      	mov	r0, r3
    1568:	f107 0718 	add.w	r7, r7, #24
    156c:	46bd      	mov	sp, r7
    156e:	bd80      	pop	{r7, pc}

00001570 <link_list_cell_t_push>:
	node_cell_t* target = link_list_cell_t_find_ith(link_list, i);
	//ASSERT(target);
	link_list_cell_t_insert_after(link_list, target, data);
}

void link_list_cell_t_push(link_list_cell_t* link_list, cell_t* data) {
    1570:	b580      	push	{r7, lr}
    1572:	b084      	sub	sp, #16
    1574:	af00      	add	r7, sp, #0
    1576:	6078      	str	r0, [r7, #4]
    1578:	6039      	str	r1, [r7, #0]
	node_cell_t* target = link_list->tail;
    157a:	687b      	ldr	r3, [r7, #4]
    157c:	685b      	ldr	r3, [r3, #4]
    157e:	60fb      	str	r3, [r7, #12]
	if(link_list->comp != NULL) {
    1580:	687b      	ldr	r3, [r7, #4]
    1582:	689b      	ldr	r3, [r3, #8]
    1584:	2b00      	cmp	r3, #0
    1586:	d014      	beq.n	15b2 <link_list_cell_t_push+0x42>
		target = link_list->head;
    1588:	687b      	ldr	r3, [r7, #4]
    158a:	681b      	ldr	r3, [r3, #0]
    158c:	60fb      	str	r3, [r7, #12]
		while(target && link_list->comp(data, &(target->data))) {
    158e:	e002      	b.n	1596 <link_list_cell_t_push+0x26>
			target = target->next;
    1590:	68fb      	ldr	r3, [r7, #12]
    1592:	685b      	ldr	r3, [r3, #4]
    1594:	60fb      	str	r3, [r7, #12]

void link_list_cell_t_push(link_list_cell_t* link_list, cell_t* data) {
	node_cell_t* target = link_list->tail;
	if(link_list->comp != NULL) {
		target = link_list->head;
		while(target && link_list->comp(data, &(target->data))) {
    1596:	68fb      	ldr	r3, [r7, #12]
    1598:	2b00      	cmp	r3, #0
    159a:	d00a      	beq.n	15b2 <link_list_cell_t_push+0x42>
    159c:	687b      	ldr	r3, [r7, #4]
    159e:	689b      	ldr	r3, [r3, #8]
    15a0:	68fa      	ldr	r2, [r7, #12]
    15a2:	f102 0208 	add.w	r2, r2, #8
    15a6:	6838      	ldr	r0, [r7, #0]
    15a8:	4611      	mov	r1, r2
    15aa:	4798      	blx	r3
    15ac:	4603      	mov	r3, r0
    15ae:	2b00      	cmp	r3, #0
    15b0:	d1ee      	bne.n	1590 <link_list_cell_t_push+0x20>
			target = target->next;
		}
	}
	link_list_cell_t_insert_after(link_list, target, data);
    15b2:	6878      	ldr	r0, [r7, #4]
    15b4:	68f9      	ldr	r1, [r7, #12]
    15b6:	683a      	ldr	r2, [r7, #0]
    15b8:	f7ff ff86 	bl	14c8 <link_list_cell_t_insert_after>
}
    15bc:	f107 0710 	add.w	r7, r7, #16
    15c0:	46bd      	mov	sp, r7
    15c2:	bd80      	pop	{r7, pc}

000015c4 <link_list_cell_t_remove>:

void link_list_cell_t_remove(link_list_cell_t* link_list, node_cell_t* node) {
    15c4:	b580      	push	{r7, lr}
    15c6:	b082      	sub	sp, #8
    15c8:	af00      	add	r7, sp, #0
    15ca:	6078      	str	r0, [r7, #4]
    15cc:	6039      	str	r1, [r7, #0]
	if(node == link_list->head && node == link_list->tail) {
    15ce:	687b      	ldr	r3, [r7, #4]
    15d0:	681a      	ldr	r2, [r3, #0]
    15d2:	683b      	ldr	r3, [r7, #0]
    15d4:	429a      	cmp	r2, r3
    15d6:	d10d      	bne.n	15f4 <link_list_cell_t_remove+0x30>
    15d8:	687b      	ldr	r3, [r7, #4]
    15da:	685a      	ldr	r2, [r3, #4]
    15dc:	683b      	ldr	r3, [r7, #0]
    15de:	429a      	cmp	r2, r3
    15e0:	d108      	bne.n	15f4 <link_list_cell_t_remove+0x30>
		link_list->head = NULL;
    15e2:	687b      	ldr	r3, [r7, #4]
    15e4:	f04f 0200 	mov.w	r2, #0
    15e8:	601a      	str	r2, [r3, #0]
		link_list->tail = NULL;
    15ea:	687b      	ldr	r3, [r7, #4]
    15ec:	f04f 0200 	mov.w	r2, #0
    15f0:	605a      	str	r2, [r3, #4]
	}
	link_list_cell_t_insert_after(link_list, target, data);
}

void link_list_cell_t_remove(link_list_cell_t* link_list, node_cell_t* node) {
	if(node == link_list->head && node == link_list->tail) {
    15f2:	e027      	b.n	1644 <link_list_cell_t_remove+0x80>
		link_list->head = NULL;
		link_list->tail = NULL;
	}
	else if(node == link_list->head) {
    15f4:	687b      	ldr	r3, [r7, #4]
    15f6:	681a      	ldr	r2, [r3, #0]
    15f8:	683b      	ldr	r3, [r7, #0]
    15fa:	429a      	cmp	r2, r3
    15fc:	d109      	bne.n	1612 <link_list_cell_t_remove+0x4e>
		link_list->head = node->next;
    15fe:	683b      	ldr	r3, [r7, #0]
    1600:	685a      	ldr	r2, [r3, #4]
    1602:	687b      	ldr	r3, [r7, #4]
    1604:	601a      	str	r2, [r3, #0]
		link_list->head->prev = NULL;
    1606:	687b      	ldr	r3, [r7, #4]
    1608:	681b      	ldr	r3, [r3, #0]
    160a:	f04f 0200 	mov.w	r2, #0
    160e:	601a      	str	r2, [r3, #0]
    1610:	e018      	b.n	1644 <link_list_cell_t_remove+0x80>
	}
	else if(node == link_list->tail) {
    1612:	687b      	ldr	r3, [r7, #4]
    1614:	685a      	ldr	r2, [r3, #4]
    1616:	683b      	ldr	r3, [r7, #0]
    1618:	429a      	cmp	r2, r3
    161a:	d109      	bne.n	1630 <link_list_cell_t_remove+0x6c>
		link_list->tail = node->prev;
    161c:	683b      	ldr	r3, [r7, #0]
    161e:	681a      	ldr	r2, [r3, #0]
    1620:	687b      	ldr	r3, [r7, #4]
    1622:	605a      	str	r2, [r3, #4]
		link_list->tail->next = NULL;
    1624:	687b      	ldr	r3, [r7, #4]
    1626:	685b      	ldr	r3, [r3, #4]
    1628:	f04f 0200 	mov.w	r2, #0
    162c:	605a      	str	r2, [r3, #4]
    162e:	e009      	b.n	1644 <link_list_cell_t_remove+0x80>
	}
	else {
		node->prev->next = node->next;
    1630:	683b      	ldr	r3, [r7, #0]
    1632:	681b      	ldr	r3, [r3, #0]
    1634:	683a      	ldr	r2, [r7, #0]
    1636:	6852      	ldr	r2, [r2, #4]
    1638:	605a      	str	r2, [r3, #4]
		node->next->prev = node->prev;
    163a:	683b      	ldr	r3, [r7, #0]
    163c:	685b      	ldr	r3, [r3, #4]
    163e:	683a      	ldr	r2, [r7, #0]
    1640:	6812      	ldr	r2, [r2, #0]
    1642:	601a      	str	r2, [r3, #0]
	}
	free(node);
    1644:	6838      	ldr	r0, [r7, #0]
    1646:	f005 f821 	bl	668c <free>
}
    164a:	f107 0708 	add.w	r7, r7, #8
    164e:	46bd      	mov	sp, r7
    1650:	bd80      	pop	{r7, pc}
    1652:	bf00      	nop

00001654 <link_list_cell_t_remove_front>:

cell_t link_list_cell_t_remove_front(link_list_cell_t* link_list) {
    1654:	b590      	push	{r4, r7, lr}
    1656:	b085      	sub	sp, #20
    1658:	af00      	add	r7, sp, #0
    165a:	4604      	mov	r4, r0
    165c:	6079      	str	r1, [r7, #4]
	cell_t data = link_list->head->data;
    165e:	687b      	ldr	r3, [r7, #4]
    1660:	681a      	ldr	r2, [r3, #0]
    1662:	f107 0308 	add.w	r3, r7, #8
    1666:	f102 0208 	add.w	r2, r2, #8
    166a:	e892 0003 	ldmia.w	r2, {r0, r1}
    166e:	e883 0003 	stmia.w	r3, {r0, r1}
	link_list_cell_t_remove(link_list, link_list->head);
    1672:	687b      	ldr	r3, [r7, #4]
    1674:	681b      	ldr	r3, [r3, #0]
    1676:	6878      	ldr	r0, [r7, #4]
    1678:	4619      	mov	r1, r3
    167a:	f7ff ffa3 	bl	15c4 <link_list_cell_t_remove>
	return data;
    167e:	4623      	mov	r3, r4
    1680:	f107 0208 	add.w	r2, r7, #8
    1684:	e892 0003 	ldmia.w	r2, {r0, r1}
    1688:	e883 0003 	stmia.w	r3, {r0, r1}
}
    168c:	4620      	mov	r0, r4
    168e:	f107 0714 	add.w	r7, r7, #20
    1692:	46bd      	mov	sp, r7
    1694:	bd90      	pop	{r4, r7, pc}
    1696:	bf00      	nop

00001698 <f_score_lowest_cost>:
map_cell_t_double g_score; // cost pose->(x,y)
map_cell_t_double f_score; // estimated cost pose->(x,y)->goal
map_cell_t_cell_t came_from;
link_list_cell_t open_set;

int f_score_lowest_cost(cell_t* a, cell_t* b) {
    1698:	b590      	push	{r4, r7, lr}
    169a:	b083      	sub	sp, #12
    169c:	af00      	add	r7, sp, #0
    169e:	6078      	str	r0, [r7, #4]
    16a0:	6039      	str	r1, [r7, #0]
    return map_cell_t_double_get(&f_score, *a) > map_cell_t_double_get(&f_score, *b);
    16a2:	687b      	ldr	r3, [r7, #4]
    16a4:	f640 20c8 	movw	r0, #2760	; 0xac8
    16a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16ac:	e893 0006 	ldmia.w	r3, {r1, r2}
    16b0:	f7ff fb06 	bl	cc0 <map_cell_t_double_get>
    16b4:	4604      	mov	r4, r0
    16b6:	683b      	ldr	r3, [r7, #0]
    16b8:	f640 20c8 	movw	r0, #2760	; 0xac8
    16bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16c0:	e893 0006 	ldmia.w	r3, {r1, r2}
    16c4:	f7ff fafc 	bl	cc0 <map_cell_t_double_get>
    16c8:	4603      	mov	r3, r0
    16ca:	429c      	cmp	r4, r3
    16cc:	bf94      	ite	ls
    16ce:	2300      	movls	r3, #0
    16d0:	2301      	movhi	r3, #1
}
    16d2:	4618      	mov	r0, r3
    16d4:	f107 070c 	add.w	r7, r7, #12
    16d8:	46bd      	mov	sp, r7
    16da:	bd90      	pop	{r4, r7, pc}

000016dc <f_score_heuristic>:

double f_score_heuristic(cell_t a, cell_t b) {
    16dc:	b580      	push	{r7, lr}
    16de:	b086      	sub	sp, #24
    16e0:	af00      	add	r7, sp, #0
    16e2:	f107 0c08 	add.w	ip, r7, #8
    16e6:	e88c 0003 	stmia.w	ip, {r0, r1}
    16ea:	4639      	mov	r1, r7
    16ec:	e881 000c 	stmia.w	r1, {r2, r3}
    int dx = abs(a.col - b.col);
    16f0:	68fa      	ldr	r2, [r7, #12]
    16f2:	687b      	ldr	r3, [r7, #4]
    16f4:	ebc3 0302 	rsb	r3, r3, r2
    16f8:	2b00      	cmp	r3, #0
    16fa:	bfb8      	it	lt
    16fc:	425b      	neglt	r3, r3
    16fe:	613b      	str	r3, [r7, #16]
    int dy = abs(a.row - b.row);
    1700:	68ba      	ldr	r2, [r7, #8]
    1702:	683b      	ldr	r3, [r7, #0]
    1704:	ebc3 0302 	rsb	r3, r3, r2
    1708:	2b00      	cmp	r3, #0
    170a:	bfb8      	it	lt
    170c:	425b      	neglt	r3, r3
    170e:	617b      	str	r3, [r7, #20]
	return sqrt((double)(dx*dx + dy*dy));
    1710:	693b      	ldr	r3, [r7, #16]
    1712:	693a      	ldr	r2, [r7, #16]
    1714:	fb02 f203 	mul.w	r2, r2, r3
    1718:	697b      	ldr	r3, [r7, #20]
    171a:	6979      	ldr	r1, [r7, #20]
    171c:	fb01 f303 	mul.w	r3, r1, r3
    1720:	4413      	add	r3, r2
    1722:	4618      	mov	r0, r3
    1724:	f004 f8f0 	bl	5908 <__aeabi_i2d>
    1728:	4602      	mov	r2, r0
    172a:	460b      	mov	r3, r1
    172c:	4610      	mov	r0, r2
    172e:	4619      	mov	r1, r3
    1730:	f007 fec4 	bl	94bc <sqrt>
    1734:	4602      	mov	r2, r0
    1736:	460b      	mov	r3, r1
}
    1738:	4610      	mov	r0, r2
    173a:	4619      	mov	r1, r3
    173c:	f107 0718 	add.w	r7, r7, #24
    1740:	46bd      	mov	sp, r7
    1742:	bd80      	pop	{r7, pc}

00001744 <path>:

path_t path() {
    1744:	b590      	push	{r4, r7, lr}
    1746:	b085      	sub	sp, #20
    1748:	af00      	add	r7, sp, #0
    174a:	4604      	mov	r4, r0
	path_t path;
	memset(&path, 0, sizeof(path));
    174c:	f107 0304 	add.w	r3, r7, #4
    1750:	4618      	mov	r0, r3
    1752:	f04f 0100 	mov.w	r1, #0
    1756:	f04f 020c 	mov.w	r2, #12
    175a:	f005 fb9d 	bl	6e98 <memset>
	return path;
    175e:	4623      	mov	r3, r4
    1760:	f107 0204 	add.w	r2, r7, #4
    1764:	ca07      	ldmia	r2!, {r0, r1, r2}
    1766:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
    176a:	4620      	mov	r0, r4
    176c:	f107 0714 	add.w	r7, r7, #20
    1770:	46bd      	mov	sp, r7
    1772:	bd90      	pop	{r4, r7, pc}

00001774 <path_get>:

path_t path_get(grid_t* grid, cell_t start_cell, cell_t end_cell) {
    1774:	b5b0      	push	{r4, r5, r7, lr}
    1776:	b096      	sub	sp, #88	; 0x58
    1778:	af02      	add	r7, sp, #8
    177a:	4604      	mov	r4, r0
    177c:	60f9      	str	r1, [r7, #12]
    177e:	f107 0104 	add.w	r1, r7, #4
    1782:	e881 000c 	stmia.w	r1, {r2, r3}
	path_t path;
    array_cell_t_init(&path, 12);
    1786:	f107 0338 	add.w	r3, r7, #56	; 0x38
    178a:	4618      	mov	r0, r3
    178c:	f04f 010c 	mov.w	r1, #12
    1790:	f7fe fe86 	bl	4a0 <array_cell_t_init>
    ASSERT(grid_cell_inbounds(grid, start_cell) && grid_cell_inbounds(grid, end_cell));
    1794:	68f8      	ldr	r0, [r7, #12]
    1796:	f107 0304 	add.w	r3, r7, #4
    179a:	e893 0006 	ldmia.w	r3, {r1, r2}
    179e:	f002 f9ef 	bl	3b80 <grid_cell_inbounds>
    17a2:	4603      	mov	r3, r0
    17a4:	2b00      	cmp	r3, #0
    17a6:	d009      	beq.n	17bc <path_get+0x48>
    17a8:	68f8      	ldr	r0, [r7, #12]
    17aa:	f107 0360 	add.w	r3, r7, #96	; 0x60
    17ae:	e893 0006 	ldmia.w	r3, {r1, r2}
    17b2:	f002 f9e5 	bl	3b80 <grid_cell_inbounds>
    17b6:	4603      	mov	r3, r0
    17b8:	2b00      	cmp	r3, #0
    17ba:	d100      	bne.n	17be <path_get+0x4a>
    17bc:	be00      	bkpt	0x0000

    map_cell_t_cell_t_init(&came_from, 200, grid_cell_hash, grid_cell_match, grid_cell_new, grid_cell_new);
    17be:	f643 4325 	movw	r3, #15397	; 0x3c25
    17c2:	f2c0 0300 	movt	r3, #0
    17c6:	9300      	str	r3, [sp, #0]
    17c8:	f643 4325 	movw	r3, #15397	; 0x3c25
    17cc:	f2c0 0300 	movt	r3, #0
    17d0:	9301      	str	r3, [sp, #4]
    17d2:	f640 6028 	movw	r0, #3624	; 0xe28
    17d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17da:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    17de:	f643 32bd 	movw	r2, #15293	; 0x3bbd
    17e2:	f2c0 0200 	movt	r2, #0
    17e6:	f643 33e9 	movw	r3, #15337	; 0x3be9
    17ea:	f2c0 0300 	movt	r3, #0
    17ee:	f7ff fbef 	bl	fd0 <map_cell_t_cell_t_init>
    map_cell_t_double_init(&g_score, 200, grid_cell_hash, grid_cell_match, grid_cell_new, grid_cell_inf_weight);
    17f2:	f643 4325 	movw	r3, #15397	; 0x3c25
    17f6:	f2c0 0300 	movt	r3, #0
    17fa:	9300      	str	r3, [sp, #0]
    17fc:	f643 4341 	movw	r3, #15425	; 0x3c41
    1800:	f2c0 0300 	movt	r3, #0
    1804:	9301      	str	r3, [sp, #4]
    1806:	f640 300c 	movw	r0, #2828	; 0xb0c
    180a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    180e:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    1812:	f643 32bd 	movw	r2, #15293	; 0x3bbd
    1816:	f2c0 0200 	movt	r2, #0
    181a:	f643 33e9 	movw	r3, #15337	; 0x3be9
    181e:	f2c0 0300 	movt	r3, #0
    1822:	f7ff f871 	bl	908 <map_cell_t_double_init>
    map_cell_t_double_init(&f_score, 200, grid_cell_hash, grid_cell_match, grid_cell_new, grid_cell_inf_weight);
    1826:	f643 4325 	movw	r3, #15397	; 0x3c25
    182a:	f2c0 0300 	movt	r3, #0
    182e:	9300      	str	r3, [sp, #0]
    1830:	f643 4341 	movw	r3, #15425	; 0x3c41
    1834:	f2c0 0300 	movt	r3, #0
    1838:	9301      	str	r3, [sp, #4]
    183a:	f640 20c8 	movw	r0, #2760	; 0xac8
    183e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1842:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    1846:	f643 32bd 	movw	r2, #15293	; 0x3bbd
    184a:	f2c0 0200 	movt	r2, #0
    184e:	f643 33e9 	movw	r3, #15337	; 0x3be9
    1852:	f2c0 0300 	movt	r3, #0
    1856:	f7ff f857 	bl	908 <map_cell_t_double_init>

    *map_cell_t_double_get(&g_score, start_cell) = 0.0;
    185a:	f640 300c 	movw	r0, #2828	; 0xb0c
    185e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1862:	f107 0304 	add.w	r3, r7, #4
    1866:	e893 0006 	ldmia.w	r3, {r1, r2}
    186a:	f7ff fa29 	bl	cc0 <map_cell_t_double_get>
    186e:	4601      	mov	r1, r0
    1870:	f04f 0200 	mov.w	r2, #0
    1874:	f04f 0300 	mov.w	r3, #0
    1878:	e9c1 2300 	strd	r2, r3, [r1]
    *map_cell_t_double_get(&f_score, start_cell) = f_score_heuristic(start_cell, end_cell);
    187c:	f640 20c8 	movw	r0, #2760	; 0xac8
    1880:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1884:	f107 0304 	add.w	r3, r7, #4
    1888:	e893 0006 	ldmia.w	r3, {r1, r2}
    188c:	f7ff fa18 	bl	cc0 <map_cell_t_double_get>
    1890:	4605      	mov	r5, r0
    1892:	f107 0304 	add.w	r3, r7, #4
    1896:	e893 0003 	ldmia.w	r3, {r0, r1}
    189a:	f107 0c60 	add.w	ip, r7, #96	; 0x60
    189e:	e89c 000c 	ldmia.w	ip, {r2, r3}
    18a2:	f7ff ff1b 	bl	16dc <f_score_heuristic>
    18a6:	4602      	mov	r2, r0
    18a8:	460b      	mov	r3, r1
    18aa:	e9c5 2300 	strd	r2, r3, [r5]

    link_list_cell_t_init(&open_set, f_score_lowest_cost);
    18ae:	f640 20a8 	movw	r0, #2728	; 0xaa8
    18b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18b6:	f241 6199 	movw	r1, #5785	; 0x1699
    18ba:	f2c0 0100 	movt	r1, #0
    18be:	f7ff fd9b 	bl	13f8 <link_list_cell_t_init>
    link_list_cell_t_push(&open_set, &start_cell);
    18c2:	f107 0304 	add.w	r3, r7, #4
    18c6:	f640 20a8 	movw	r0, #2728	; 0xaa8
    18ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    18ce:	4619      	mov	r1, r3
    18d0:	f7ff fe4e 	bl	1570 <link_list_cell_t_push>

	while (!link_list_cell_t_empty(&open_set)) {
    18d4:	e13f      	b.n	1b56 <path_get+0x3e2>
		cell_t current = link_list_cell_t_remove_front(&open_set);
    18d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
    18da:	4618      	mov	r0, r3
    18dc:	f640 21a8 	movw	r1, #2728	; 0xaa8
    18e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    18e4:	f7ff feb6 	bl	1654 <link_list_cell_t_remove_front>

		if (grid_cell_match(current, end_cell)) { //successful end
    18e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
    18ec:	e893 0003 	ldmia.w	r3, {r0, r1}
    18f0:	f107 0c60 	add.w	ip, r7, #96	; 0x60
    18f4:	e89c 000c 	ldmia.w	ip, {r2, r3}
    18f8:	f002 f976 	bl	3be8 <grid_cell_match>
    18fc:	4603      	mov	r3, r0
    18fe:	2b00      	cmp	r3, #0
    1900:	d026      	beq.n	1950 <path_get+0x1dc>
            while(!grid_cell_match(current, start_cell)) {
    1902:	e018      	b.n	1936 <path_get+0x1c2>
                array_cell_t_push(&path, &current);
    1904:	f107 0238 	add.w	r2, r7, #56	; 0x38
    1908:	f107 0330 	add.w	r3, r7, #48	; 0x30
    190c:	4610      	mov	r0, r2
    190e:	4619      	mov	r1, r3
    1910:	f7fe fe72 	bl	5f8 <array_cell_t_push>
                current = *map_cell_t_cell_t_get(&came_from, current);
    1914:	f640 6028 	movw	r0, #3624	; 0xe28
    1918:	f2c2 0000 	movt	r0, #8192	; 0x2000
    191c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    1920:	e893 0006 	ldmia.w	r3, {r1, r2}
    1924:	f7ff fd42 	bl	13ac <map_cell_t_cell_t_get>
    1928:	4602      	mov	r2, r0
    192a:	f107 0330 	add.w	r3, r7, #48	; 0x30
    192e:	e892 0003 	ldmia.w	r2, {r0, r1}
    1932:	e883 0003 	stmia.w	r3, {r0, r1}

	while (!link_list_cell_t_empty(&open_set)) {
		cell_t current = link_list_cell_t_remove_front(&open_set);

		if (grid_cell_match(current, end_cell)) { //successful end
            while(!grid_cell_match(current, start_cell)) {
    1936:	f107 0330 	add.w	r3, r7, #48	; 0x30
    193a:	e893 0003 	ldmia.w	r3, {r0, r1}
    193e:	f107 0304 	add.w	r3, r7, #4
    1942:	cb0c      	ldmia	r3!, {r2, r3}
    1944:	f002 f950 	bl	3be8 <grid_cell_match>
    1948:	4603      	mov	r3, r0
    194a:	2b00      	cmp	r3, #0
    194c:	d0da      	beq.n	1904 <path_get+0x190>
                array_cell_t_push(&path, &current);
                current = *map_cell_t_cell_t_get(&came_from, current);
            }
            //array_cell_t_push(&path, &current);
            break;
    194e:	e10c      	b.n	1b6a <path_get+0x3f6>
		}

		cell_t neighbors[4];
		neighbors[0] = (cell_t){current.row + 1, current.col};
    1950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1952:	f103 0201 	add.w	r2, r3, #1
    1956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1958:	613a      	str	r2, [r7, #16]
    195a:	617b      	str	r3, [r7, #20]
		neighbors[1] = (cell_t){current.row, current.col + 1};
    195c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    195e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1960:	f103 0301 	add.w	r3, r3, #1
    1964:	61ba      	str	r2, [r7, #24]
    1966:	61fb      	str	r3, [r7, #28]
		neighbors[2] = (cell_t){current.row - 1, current.col};
    1968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    196a:	f103 32ff 	add.w	r2, r3, #4294967295
    196e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1970:	623a      	str	r2, [r7, #32]
    1972:	627b      	str	r3, [r7, #36]	; 0x24
		neighbors[3] = (cell_t){current.row, current.col - 1};
    1974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    1976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1978:	f103 33ff 	add.w	r3, r3, #4294967295
    197c:	62ba      	str	r2, [r7, #40]	; 0x28
    197e:	62fb      	str	r3, [r7, #44]	; 0x2c

		size_t i;
		for (i = 0; i < 4; ++i) {
    1980:	f04f 0300 	mov.w	r3, #0
    1984:	647b      	str	r3, [r7, #68]	; 0x44
    1986:	e0e2      	b.n	1b4e <path_get+0x3da>
			if (!grid_cell_inbounds(grid, neighbors[i])) {
    1988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    198a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    198e:	f107 0250 	add.w	r2, r7, #80	; 0x50
    1992:	4413      	add	r3, r2
    1994:	68f8      	ldr	r0, [r7, #12]
    1996:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    199a:	e893 0006 	ldmia.w	r3, {r1, r2}
    199e:	f002 f8ef 	bl	3b80 <grid_cell_inbounds>
    19a2:	4603      	mov	r3, r0
    19a4:	2b00      	cmp	r3, #0
    19a6:	f000 80cb 	beq.w	1b40 <path_get+0x3cc>
				continue;
            }
			if (grid_cell_occupied(grid, neighbors[i])) {
    19aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    19ac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    19b0:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    19b4:	4463      	add	r3, ip
    19b6:	68f8      	ldr	r0, [r7, #12]
    19b8:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    19bc:	e893 0006 	ldmia.w	r3, {r1, r2}
    19c0:	f002 f8c4 	bl	3b4c <grid_cell_occupied>
    19c4:	4603      	mov	r3, r0
    19c6:	2b00      	cmp	r3, #0
    19c8:	f040 80bc 	bne.w	1b44 <path_get+0x3d0>
				continue;
            }

            double tent_g_score = *map_cell_t_double_get(&g_score, current) + 1.0;
    19cc:	f640 300c 	movw	r0, #2828	; 0xb0c
    19d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    19d8:	e893 0006 	ldmia.w	r3, {r1, r2}
    19dc:	f7ff f970 	bl	cc0 <map_cell_t_double_get>
    19e0:	4603      	mov	r3, r0
    19e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    19e6:	4610      	mov	r0, r2
    19e8:	4619      	mov	r1, r3
    19ea:	f04f 0200 	mov.w	r2, #0
    19ee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    19f2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    19f6:	f003 fe3b 	bl	5670 <__adddf3>
    19fa:	4602      	mov	r2, r0
    19fc:	460b      	mov	r3, r1
    19fe:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
			if (!map_cell_t_double_find(&g_score, neighbors[i])) { //Not in open set. This path is new
    1a02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1a04:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1a08:	f107 0250 	add.w	r2, r7, #80	; 0x50
    1a0c:	4413      	add	r3, r2
    1a0e:	f640 300c 	movw	r0, #2828	; 0xb0c
    1a12:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a16:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    1a1a:	e893 0006 	ldmia.w	r3, {r1, r2}
    1a1e:	f7ff f843 	bl	aa8 <map_cell_t_double_find>
    1a22:	4603      	mov	r3, r0
    1a24:	2b00      	cmp	r3, #0
    1a26:	d10c      	bne.n	1a42 <path_get+0x2ce>
                link_list_cell_t_push(&open_set, &(neighbors[i]));
    1a28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1a2a:	ea4f 02c3 	mov.w	r2, r3, lsl #3
    1a2e:	f107 0310 	add.w	r3, r7, #16
    1a32:	4413      	add	r3, r2
    1a34:	f640 20a8 	movw	r0, #2728	; 0xaa8
    1a38:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a3c:	4619      	mov	r1, r3
    1a3e:	f7ff fd97 	bl	1570 <link_list_cell_t_push>
            }
            if(tent_g_score < *map_cell_t_double_get(&g_score, neighbors[i])) { //This path is new or better than before
    1a42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1a44:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1a48:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    1a4c:	4463      	add	r3, ip
    1a4e:	f640 300c 	movw	r0, #2828	; 0xb0c
    1a52:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a56:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    1a5a:	e893 0006 	ldmia.w	r3, {r1, r2}
    1a5e:	f7ff f92f 	bl	cc0 <map_cell_t_double_get>
    1a62:	4603      	mov	r3, r0
    1a64:	e9d3 2300 	ldrd	r2, r3, [r3]
    1a68:	f04f 0100 	mov.w	r1, #0
    1a6c:	460d      	mov	r5, r1
    1a6e:	4610      	mov	r0, r2
    1a70:	4619      	mov	r1, r3
    1a72:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
    1a76:	f004 fa3d 	bl	5ef4 <__aeabi_dcmpgt>
    1a7a:	4603      	mov	r3, r0
    1a7c:	2b00      	cmp	r3, #0
    1a7e:	d002      	beq.n	1a86 <path_get+0x312>
    1a80:	f04f 0301 	mov.w	r3, #1
    1a84:	461d      	mov	r5, r3
    1a86:	b2eb      	uxtb	r3, r5
    1a88:	2b00      	cmp	r3, #0
    1a8a:	d05c      	beq.n	1b46 <path_get+0x3d2>
                *map_cell_t_cell_t_get(&came_from, neighbors[i]) = current;
    1a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1a8e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1a92:	f107 0250 	add.w	r2, r7, #80	; 0x50
    1a96:	4413      	add	r3, r2
    1a98:	f640 6028 	movw	r0, #3624	; 0xe28
    1a9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1aa0:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    1aa4:	e893 0006 	ldmia.w	r3, {r1, r2}
    1aa8:	f7ff fc80 	bl	13ac <map_cell_t_cell_t_get>
    1aac:	4603      	mov	r3, r0
    1aae:	f107 0230 	add.w	r2, r7, #48	; 0x30
    1ab2:	e892 0003 	ldmia.w	r2, {r0, r1}
    1ab6:	e883 0003 	stmia.w	r3, {r0, r1}
				*map_cell_t_double_get(&g_score, neighbors[i]) = tent_g_score;
    1aba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1abc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1ac0:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    1ac4:	4463      	add	r3, ip
    1ac6:	f640 300c 	movw	r0, #2828	; 0xb0c
    1aca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ace:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    1ad2:	e893 0006 	ldmia.w	r3, {r1, r2}
    1ad6:	f7ff f8f3 	bl	cc0 <map_cell_t_double_get>
    1ada:	4601      	mov	r1, r0
    1adc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
    1ae0:	e9c1 2300 	strd	r2, r3, [r1]
                *map_cell_t_double_get(&f_score, neighbors[i]) = tent_g_score + f_score_heuristic(neighbors[i], end_cell);
    1ae4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1ae6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1aea:	f107 0250 	add.w	r2, r7, #80	; 0x50
    1aee:	4413      	add	r3, r2
    1af0:	f640 20c8 	movw	r0, #2760	; 0xac8
    1af4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1af8:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    1afc:	e893 0006 	ldmia.w	r3, {r1, r2}
    1b00:	f7ff f8de 	bl	cc0 <map_cell_t_double_get>
    1b04:	4605      	mov	r5, r0
    1b06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1b08:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1b0c:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    1b10:	4463      	add	r3, ip
    1b12:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
    1b16:	e893 0003 	ldmia.w	r3, {r0, r1}
    1b1a:	f107 0c60 	add.w	ip, r7, #96	; 0x60
    1b1e:	e89c 000c 	ldmia.w	ip, {r2, r3}
    1b22:	f7ff fddb 	bl	16dc <f_score_heuristic>
    1b26:	4602      	mov	r2, r0
    1b28:	460b      	mov	r3, r1
    1b2a:	4610      	mov	r0, r2
    1b2c:	4619      	mov	r1, r3
    1b2e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
    1b32:	f003 fd9d 	bl	5670 <__adddf3>
    1b36:	4602      	mov	r2, r0
    1b38:	460b      	mov	r3, r1
    1b3a:	e9c5 2300 	strd	r2, r3, [r5]
    1b3e:	e002      	b.n	1b46 <path_get+0x3d2>
		neighbors[3] = (cell_t){current.row, current.col - 1};

		size_t i;
		for (i = 0; i < 4; ++i) {
			if (!grid_cell_inbounds(grid, neighbors[i])) {
				continue;
    1b40:	bf00      	nop
    1b42:	e000      	b.n	1b46 <path_get+0x3d2>
            }
			if (grid_cell_occupied(grid, neighbors[i])) {
				continue;
    1b44:	bf00      	nop
		neighbors[1] = (cell_t){current.row, current.col + 1};
		neighbors[2] = (cell_t){current.row - 1, current.col};
		neighbors[3] = (cell_t){current.row, current.col - 1};

		size_t i;
		for (i = 0; i < 4; ++i) {
    1b46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1b48:	f103 0301 	add.w	r3, r3, #1
    1b4c:	647b      	str	r3, [r7, #68]	; 0x44
    1b4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1b50:	2b03      	cmp	r3, #3
    1b52:	f67f af19 	bls.w	1988 <path_get+0x214>
    *map_cell_t_double_get(&f_score, start_cell) = f_score_heuristic(start_cell, end_cell);

    link_list_cell_t_init(&open_set, f_score_lowest_cost);
    link_list_cell_t_push(&open_set, &start_cell);

	while (!link_list_cell_t_empty(&open_set)) {
    1b56:	f640 20a8 	movw	r0, #2728	; 0xaa8
    1b5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b5e:	f7ff fc83 	bl	1468 <link_list_cell_t_empty>
    1b62:	4603      	mov	r3, r0
    1b64:	2b00      	cmp	r3, #0
    1b66:	f43f aeb6 	beq.w	18d6 <path_get+0x162>
                *map_cell_t_double_get(&f_score, neighbors[i]) = tent_g_score + f_score_heuristic(neighbors[i], end_cell);
            }
		}
	}

    map_cell_t_cell_t_destroy(&came_from);
    1b6a:	f640 6028 	movw	r0, #3624	; 0xe28
    1b6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b72:	f7ff fa21 	bl	fb8 <map_cell_t_cell_t_destroy>
    map_cell_t_double_destroy(&g_score);
    1b76:	f640 300c 	movw	r0, #2828	; 0xb0c
    1b7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b7e:	f7fe feb7 	bl	8f0 <map_cell_t_double_destroy>
    map_cell_t_double_destroy(&f_score);
    1b82:	f640 20c8 	movw	r0, #2760	; 0xac8
    1b86:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b8a:	f7fe feb1 	bl	8f0 <map_cell_t_double_destroy>
    link_list_cell_t_destroy(&open_set);
    1b8e:	f640 20a8 	movw	r0, #2728	; 0xaa8
    1b92:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1b96:	f7ff fc45 	bl	1424 <link_list_cell_t_destroy>

	return path;
    1b9a:	4623      	mov	r3, r4
    1b9c:	f107 0238 	add.w	r2, r7, #56	; 0x38
    1ba0:	ca07      	ldmia	r2!, {r0, r1, r2}
    1ba2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
    1ba6:	4620      	mov	r0, r4
    1ba8:	f107 0750 	add.w	r7, r7, #80	; 0x50
    1bac:	46bd      	mov	sp, r7
    1bae:	bdb0      	pop	{r4, r5, r7, pc}

00001bb0 <Fabric_IRQHandler>:

void eat_cherry(cell_t dot);
void eat_powerup(cell_t dot);

__attribute__ ((interrupt)) void Fabric_IRQHandler( void )
{
    1bb0:	4668      	mov	r0, sp
    1bb2:	f020 0107 	bic.w	r1, r0, #7
    1bb6:	468d      	mov	sp, r1
    1bb8:	b589      	push	{r0, r3, r7, lr}
    1bba:	af00      	add	r7, sp, #0
	N64GetState(&n64);
    1bbc:	f640 20e4 	movw	r0, #2788	; 0xae4
    1bc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bc4:	f002 f99a 	bl	3efc <N64GetState>
	//N64PrintState(&inst, 1);
}
    1bc8:	46bd      	mov	sp, r7
    1bca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1bce:	4685      	mov	sp, r0
    1bd0:	4770      	bx	lr
    1bd2:	bf00      	nop

00001bd4 <set_char_color_pair>:

void set_char_color_pair(char_color_pair_t* char_color_pair) {
    1bd4:	b580      	push	{r7, lr}
    1bd6:	b082      	sub	sp, #8
    1bd8:	af00      	add	r7, sp, #0
    1bda:	6078      	str	r0, [r7, #4]
	char_colors[(uint8_t)(char_color_pair->character)] = char_color_pair->color;
    1bdc:	687b      	ldr	r3, [r7, #4]
    1bde:	781b      	ldrb	r3, [r3, #0]
    1be0:	4619      	mov	r1, r3
    1be2:	f640 3228 	movw	r2, #2856	; 0xb28
    1be6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1bea:	460b      	mov	r3, r1
    1bec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1bf0:	440b      	add	r3, r1
    1bf2:	441a      	add	r2, r3
    1bf4:	687b      	ldr	r3, [r7, #4]
    1bf6:	4611      	mov	r1, r2
    1bf8:	f103 0201 	add.w	r2, r3, #1
    1bfc:	f04f 0303 	mov.w	r3, #3
    1c00:	4608      	mov	r0, r1
    1c02:	4611      	mov	r1, r2
    1c04:	461a      	mov	r2, r3
    1c06:	f005 f823 	bl	6c50 <memcpy>
}
    1c0a:	f107 0708 	add.w	r7, r7, #8
    1c0e:	46bd      	mov	sp, r7
    1c10:	bd80      	pop	{r7, pc}
    1c12:	bf00      	nop

00001c14 <set_char_color_pairs>:

void set_char_color_pairs(char_color_pair_t* char_color_pairs) {
    1c14:	b580      	push	{r7, lr}
    1c16:	b082      	sub	sp, #8
    1c18:	af00      	add	r7, sp, #0
    1c1a:	6078      	str	r0, [r7, #4]
	while(char_color_pairs->character) {
    1c1c:	e007      	b.n	1c2e <set_char_color_pairs+0x1a>
		set_char_color_pair(char_color_pairs++);
    1c1e:	687b      	ldr	r3, [r7, #4]
    1c20:	687a      	ldr	r2, [r7, #4]
    1c22:	f102 0204 	add.w	r2, r2, #4
    1c26:	607a      	str	r2, [r7, #4]
    1c28:	4618      	mov	r0, r3
    1c2a:	f7ff ffd3 	bl	1bd4 <set_char_color_pair>
void set_char_color_pair(char_color_pair_t* char_color_pair) {
	char_colors[(uint8_t)(char_color_pair->character)] = char_color_pair->color;
}

void set_char_color_pairs(char_color_pair_t* char_color_pairs) {
	while(char_color_pairs->character) {
    1c2e:	687b      	ldr	r3, [r7, #4]
    1c30:	781b      	ldrb	r3, [r3, #0]
    1c32:	2b00      	cmp	r3, #0
    1c34:	d1f3      	bne.n	1c1e <set_char_color_pairs+0xa>
		set_char_color_pair(char_color_pairs++);

	}
}
    1c36:	f107 0708 	add.w	r7, r7, #8
    1c3a:	46bd      	mov	sp, r7
    1c3c:	bd80      	pop	{r7, pc}
    1c3e:	bf00      	nop

00001c40 <get_char_color>:

color_t get_char_color(char character) {
    1c40:	b580      	push	{r7, lr}
    1c42:	b084      	sub	sp, #16
    1c44:	af00      	add	r7, sp, #0
    1c46:	4603      	mov	r3, r0
    1c48:	71fb      	strb	r3, [r7, #7]
	return char_colors[(uint8_t)character];
    1c4a:	79f9      	ldrb	r1, [r7, #7]
    1c4c:	f640 3228 	movw	r2, #2856	; 0xb28
    1c50:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1c54:	460b      	mov	r3, r1
    1c56:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1c5a:	440b      	add	r3, r1
    1c5c:	4413      	add	r3, r2
    1c5e:	f107 010c 	add.w	r1, r7, #12
    1c62:	461a      	mov	r2, r3
    1c64:	f04f 0303 	mov.w	r3, #3
    1c68:	4608      	mov	r0, r1
    1c6a:	4611      	mov	r1, r2
    1c6c:	461a      	mov	r2, r3
    1c6e:	f004 ffef 	bl	6c50 <memcpy>
    1c72:	f04f 0300 	mov.w	r3, #0
    1c76:	7b3a      	ldrb	r2, [r7, #12]
    1c78:	f362 0307 	bfi	r3, r2, #0, #8
    1c7c:	7b7a      	ldrb	r2, [r7, #13]
    1c7e:	f362 230f 	bfi	r3, r2, #8, #8
    1c82:	7bba      	ldrb	r2, [r7, #14]
    1c84:	f362 4317 	bfi	r3, r2, #16, #8
}
    1c88:	4618      	mov	r0, r3
    1c8a:	f107 0710 	add.w	r7, r7, #16
    1c8e:	46bd      	mov	sp, r7
    1c90:	bd80      	pop	{r7, pc}
    1c92:	bf00      	nop

00001c94 <set_colors_grid>:

void set_colors_grid(led_inst_t* led_inst, grid_t* grid_inst, size_t color_buf_idx)
{
    1c94:	b580      	push	{r7, lr}
    1c96:	b08e      	sub	sp, #56	; 0x38
    1c98:	af00      	add	r7, sp, #0
    1c9a:	6178      	str	r0, [r7, #20]
    1c9c:	6139      	str	r1, [r7, #16]
    1c9e:	60fa      	str	r2, [r7, #12]
	size_t row, col;
	for(row = 0; row < grid_inst->num_rows; ++row) {
    1ca0:	f04f 0300 	mov.w	r3, #0
    1ca4:	62bb      	str	r3, [r7, #40]	; 0x28
    1ca6:	e045      	b.n	1d34 <set_colors_grid+0xa0>
		for(col = 0; col < grid_inst->num_cols; ++col) {
    1ca8:	f04f 0300 	mov.w	r3, #0
    1cac:	62fb      	str	r3, [r7, #44]	; 0x2c
    1cae:	e038      	b.n	1d22 <set_colors_grid+0x8e>
			size_t strip_index = led_grid_idx_to_strip_idx(led_inst, row, col);
    1cb0:	6978      	ldr	r0, [r7, #20]
    1cb2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
    1cb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1cb6:	f001 fda9 	bl	380c <led_grid_idx_to_strip_idx>
    1cba:	4603      	mov	r3, r0
    1cbc:	633b      	str	r3, [r7, #48]	; 0x30
			uint8_t occ = grid_get_occupancy(grid_inst, grid_cell(row,col));
    1cbe:	f107 0320 	add.w	r3, r7, #32
    1cc2:	4618      	mov	r0, r3
    1cc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
    1cc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1cc8:	f001 feb0 	bl	3a2c <grid_cell>
    1ccc:	6938      	ldr	r0, [r7, #16]
    1cce:	f107 0320 	add.w	r3, r7, #32
    1cd2:	e893 0006 	ldmia.w	r3, {r1, r2}
    1cd6:	f001 ff07 	bl	3ae8 <grid_get_occupancy>
    1cda:	4603      	mov	r3, r0
    1cdc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			color_t color = get_char_color(occ);
    1ce0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    1ce4:	4618      	mov	r0, r3
    1ce6:	f7ff ffab 	bl	1c40 <get_char_color>
    1cea:	7038      	strb	r0, [r7, #0]
    1cec:	f3c0 2307 	ubfx	r3, r0, #8, #8
    1cf0:	707b      	strb	r3, [r7, #1]
    1cf2:	f3c0 4307 	ubfx	r3, r0, #16, #8
    1cf6:	70bb      	strb	r3, [r7, #2]
    1cf8:	f107 031c 	add.w	r3, r7, #28
    1cfc:	463a      	mov	r2, r7
    1cfe:	6812      	ldr	r2, [r2, #0]
    1d00:	4611      	mov	r1, r2
    1d02:	8019      	strh	r1, [r3, #0]
    1d04:	f103 0302 	add.w	r3, r3, #2
    1d08:	ea4f 4212 	mov.w	r2, r2, lsr #16
    1d0c:	701a      	strb	r2, [r3, #0]
			led_set_color(led_inst, strip_index, color_buf_idx, color);
    1d0e:	6978      	ldr	r0, [r7, #20]
    1d10:	6b39      	ldr	r1, [r7, #48]	; 0x30
    1d12:	68fa      	ldr	r2, [r7, #12]
    1d14:	69fb      	ldr	r3, [r7, #28]
    1d16:	f001 fc45 	bl	35a4 <led_set_color>

void set_colors_grid(led_inst_t* led_inst, grid_t* grid_inst, size_t color_buf_idx)
{
	size_t row, col;
	for(row = 0; row < grid_inst->num_rows; ++row) {
		for(col = 0; col < grid_inst->num_cols; ++col) {
    1d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1d1c:	f103 0301 	add.w	r3, r3, #1
    1d20:	62fb      	str	r3, [r7, #44]	; 0x2c
    1d22:	693b      	ldr	r3, [r7, #16]
    1d24:	685a      	ldr	r2, [r3, #4]
    1d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1d28:	429a      	cmp	r2, r3
    1d2a:	d8c1      	bhi.n	1cb0 <set_colors_grid+0x1c>
}

void set_colors_grid(led_inst_t* led_inst, grid_t* grid_inst, size_t color_buf_idx)
{
	size_t row, col;
	for(row = 0; row < grid_inst->num_rows; ++row) {
    1d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1d2e:	f103 0301 	add.w	r3, r3, #1
    1d32:	62bb      	str	r3, [r7, #40]	; 0x28
    1d34:	693b      	ldr	r3, [r7, #16]
    1d36:	681a      	ldr	r2, [r3, #0]
    1d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1d3a:	429a      	cmp	r2, r3
    1d3c:	d8b4      	bhi.n	1ca8 <set_colors_grid+0x14>
			uint8_t occ = grid_get_occupancy(grid_inst, grid_cell(row,col));
			color_t color = get_char_color(occ);
			led_set_color(led_inst, strip_index, color_buf_idx, color);
		}
	}
}
    1d3e:	f107 0738 	add.w	r7, r7, #56	; 0x38
    1d42:	46bd      	mov	sp, r7
    1d44:	bd80      	pop	{r7, pc}
    1d46:	bf00      	nop

00001d48 <player_init>:

void player_init(player_state_t* player, char player_type) {
    1d48:	b590      	push	{r4, r7, lr}
    1d4a:	b089      	sub	sp, #36	; 0x24
    1d4c:	af00      	add	r7, sp, #0
    1d4e:	61f8      	str	r0, [r7, #28]
    1d50:	460b      	mov	r3, r1
    1d52:	76fb      	strb	r3, [r7, #27]
	player->pos = grid_find(&grid_inst, player_type);
    1d54:	69fc      	ldr	r4, [r7, #28]
    1d56:	f107 0210 	add.w	r2, r7, #16
    1d5a:	7efb      	ldrb	r3, [r7, #27]
    1d5c:	4610      	mov	r0, r2
    1d5e:	f640 21f0 	movw	r1, #2800	; 0xaf0
    1d62:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1d66:	461a      	mov	r2, r3
    1d68:	f001 fe70 	bl	3a4c <grid_find>
    1d6c:	f104 0304 	add.w	r3, r4, #4
    1d70:	f107 0210 	add.w	r2, r7, #16
    1d74:	e892 0003 	ldmia.w	r2, {r0, r1}
    1d78:	e883 0003 	stmia.w	r3, {r0, r1}
	player->color = get_char_color(player_type);
    1d7c:	69fc      	ldr	r4, [r7, #28]
    1d7e:	7efb      	ldrb	r3, [r7, #27]
    1d80:	4618      	mov	r0, r3
    1d82:	f7ff ff5d 	bl	1c40 <get_char_color>
    1d86:	7360      	strb	r0, [r4, #13]
    1d88:	f3c0 2307 	ubfx	r3, r0, #8, #8
    1d8c:	73a3      	strb	r3, [r4, #14]
    1d8e:	f3c0 4307 	ubfx	r3, r0, #16, #8
    1d92:	73e3      	strb	r3, [r4, #15]
	player->color_swap = get_char_color('D');
    1d94:	69fc      	ldr	r4, [r7, #28]
    1d96:	f04f 0044 	mov.w	r0, #68	; 0x44
    1d9a:	f7ff ff51 	bl	1c40 <get_char_color>
    1d9e:	7420      	strb	r0, [r4, #16]
    1da0:	f3c0 2307 	ubfx	r3, r0, #8, #8
    1da4:	7463      	strb	r3, [r4, #17]
    1da6:	f3c0 4307 	ubfx	r3, r0, #16, #8
    1daa:	74a3      	strb	r3, [r4, #18]
	player->path = path();
    1dac:	69fc      	ldr	r4, [r7, #28]
    1dae:	463b      	mov	r3, r7
    1db0:	4618      	mov	r0, r3
    1db2:	f7ff fcc7 	bl	1744 <path>
    1db6:	f104 0314 	add.w	r3, r4, #20
    1dba:	463a      	mov	r2, r7
    1dbc:	ca07      	ldmia	r2!, {r0, r1, r2}
    1dbe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	player->dir = NONE;
    1dc2:	69fb      	ldr	r3, [r7, #28]
    1dc4:	f04f 0200 	mov.w	r2, #0
    1dc8:	731a      	strb	r2, [r3, #12]
	player->player_type = player_type;
    1dca:	69fb      	ldr	r3, [r7, #28]
    1dcc:	7efa      	ldrb	r2, [r7, #27]
    1dce:	701a      	strb	r2, [r3, #0]
	player->prev_occupancy = 'D';
    1dd0:	69fb      	ldr	r3, [r7, #28]
    1dd2:	f04f 0244 	mov.w	r2, #68	; 0x44
    1dd6:	74da      	strb	r2, [r3, #19]
}
    1dd8:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1ddc:	46bd      	mov	sp, r7
    1dde:	bd90      	pop	{r4, r7, pc}

00001de0 <master_robot_rcv>:

void master_robot_rcv(const struct Robot *robot)
{
    1de0:	b580      	push	{r7, lr}
    1de2:	b084      	sub	sp, #16
    1de4:	af00      	add	r7, sp, #0
    1de6:	6078      	str	r0, [r7, #4]
	robot_id_t rid = RobotGetId(robot);
    1de8:	6878      	ldr	r0, [r7, #4]
    1dea:	f001 f9cb 	bl	3184 <RobotGetId>
    1dee:	4603      	mov	r3, r0
    1df0:	73fb      	strb	r3, [r7, #15]
	if (RobotGetId(players) == rid)
    1df2:	f640 3000 	movw	r0, #2816	; 0xb00
    1df6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1dfa:	f001 f9c3 	bl	3184 <RobotGetId>
    1dfe:	4603      	mov	r3, r0
    1e00:	7bfa      	ldrb	r2, [r7, #15]
    1e02:	429a      	cmp	r2, r3
    1e04:	d144      	bne.n	1e90 <master_robot_rcv+0xb0>
	{
		if (is_powerup(robot->data.seen_color) && grid_get_occupancy(&grid_inst, pacman.pos) == 'U')
    1e06:	687b      	ldr	r3, [r7, #4]
    1e08:	4618      	mov	r0, r3
    1e0a:	f001 fa63 	bl	32d4 <is_powerup>
    1e0e:	4603      	mov	r3, r0
    1e10:	2b00      	cmp	r3, #0
    1e12:	d01b      	beq.n	1e4c <master_robot_rcv+0x6c>
    1e14:	f640 6344 	movw	r3, #3652	; 0xe44
    1e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e1c:	f640 20f0 	movw	r0, #2800	; 0xaf0
    1e20:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e24:	f103 0304 	add.w	r3, r3, #4
    1e28:	e893 0006 	ldmia.w	r3, {r1, r2}
    1e2c:	f001 fe5c 	bl	3ae8 <grid_get_occupancy>
    1e30:	4603      	mov	r3, r0
    1e32:	2b55      	cmp	r3, #85	; 0x55
    1e34:	d10a      	bne.n	1e4c <master_robot_rcv+0x6c>
			eat_powerup(pacman.pos);
    1e36:	f640 6344 	movw	r3, #3652	; 0xe44
    1e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e3e:	f103 0304 	add.w	r3, r3, #4
    1e42:	e893 0003 	ldmia.w	r3, {r0, r1}
    1e46:	f000 f8eb 	bl	2020 <eat_powerup>
void master_robot_rcv(const struct Robot *robot)
{
	robot_id_t rid = RobotGetId(robot);
	if (RobotGetId(players) == rid)
	{
		if (is_powerup(robot->data.seen_color) && grid_get_occupancy(&grid_inst, pacman.pos) == 'U')
    1e4a:	e021      	b.n	1e90 <master_robot_rcv+0xb0>
			eat_powerup(pacman.pos);
		else if (is_cherry(robot->data.seen_color) && grid_get_occupancy(&grid_inst, pacman.pos) == 'C')
    1e4c:	687b      	ldr	r3, [r7, #4]
    1e4e:	4618      	mov	r0, r3
    1e50:	f001 fa0e 	bl	3270 <is_cherry>
    1e54:	4603      	mov	r3, r0
    1e56:	2b00      	cmp	r3, #0
    1e58:	d01a      	beq.n	1e90 <master_robot_rcv+0xb0>
    1e5a:	f640 6344 	movw	r3, #3652	; 0xe44
    1e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e62:	f640 20f0 	movw	r0, #2800	; 0xaf0
    1e66:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e6a:	f103 0304 	add.w	r3, r3, #4
    1e6e:	e893 0006 	ldmia.w	r3, {r1, r2}
    1e72:	f001 fe39 	bl	3ae8 <grid_get_occupancy>
    1e76:	4603      	mov	r3, r0
    1e78:	2b43      	cmp	r3, #67	; 0x43
    1e7a:	d109      	bne.n	1e90 <master_robot_rcv+0xb0>
			eat_cherry(pacman.pos);
    1e7c:	f640 6344 	movw	r3, #3652	; 0xe44
    1e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e84:	f103 0304 	add.w	r3, r3, #4
    1e88:	e893 0003 	ldmia.w	r3, {r0, r1}
    1e8c:	f000 f852 	bl	1f34 <eat_cherry>
	}
	//RobotPrint(&robot);
}
    1e90:	f107 0710 	add.w	r7, r7, #16
    1e94:	46bd      	mov	sp, r7
    1e96:	bd80      	pop	{r7, pc}

00001e98 <send_robot_cmd>:

void send_robot_cmd(robot_cmd_t cmd)
{
    1e98:	b580      	push	{r7, lr}
    1e9a:	b084      	sub	sp, #16
    1e9c:	af00      	add	r7, sp, #0
    1e9e:	4603      	mov	r3, r0
    1ea0:	71fb      	strb	r3, [r7, #7]
	struct Robot toSend = players[0];
    1ea2:	f640 3300 	movw	r3, #2816	; 0xb00
    1ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eaa:	f107 0208 	add.w	r2, r7, #8
    1eae:	e893 0003 	ldmia.w	r3, {r0, r1}
    1eb2:	e882 0003 	stmia.w	r2, {r0, r1}
	toSend.data.cmd = cmd;
    1eb6:	79fb      	ldrb	r3, [r7, #7]
    1eb8:	723b      	strb	r3, [r7, #8]
	RobotBroadcast(&toSend);
    1eba:	f107 0308 	add.w	r3, r7, #8
    1ebe:	4618      	mov	r0, r3
    1ec0:	f001 f9b0 	bl	3224 <RobotBroadcast>
}
    1ec4:	f107 0710 	add.w	r7, r7, #16
    1ec8:	46bd      	mov	sp, r7
    1eca:	bd80      	pop	{r7, pc}

00001ecc <eat_dot>:

void eat_dot(cell_t dot)
{
    1ecc:	b580      	push	{r7, lr}
    1ece:	b084      	sub	sp, #16
    1ed0:	af00      	add	r7, sp, #0
    1ed2:	463b      	mov	r3, r7
    1ed4:	e883 0003 	stmia.w	r3, {r0, r1}
	grid_set_occupancy(&grid_inst, dot, '0');
    1ed8:	f640 20f0 	movw	r0, #2800	; 0xaf0
    1edc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1ee0:	463b      	mov	r3, r7
    1ee2:	e893 0006 	ldmia.w	r3, {r1, r2}
    1ee6:	f04f 0330 	mov.w	r3, #48	; 0x30
    1eea:	f001 fe15 	bl	3b18 <grid_set_occupancy>
	size_t ledIdx = led_grid_idx_to_strip_idx(&led_inst, dot.row, dot.col);
    1eee:	683a      	ldr	r2, [r7, #0]
    1ef0:	687b      	ldr	r3, [r7, #4]
    1ef2:	f640 6068 	movw	r0, #3688	; 0xe68
    1ef6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1efa:	4611      	mov	r1, r2
    1efc:	461a      	mov	r2, r3
    1efe:	f001 fc85 	bl	380c <led_grid_idx_to_strip_idx>
    1f02:	4603      	mov	r3, r0
    1f04:	60fb      	str	r3, [r7, #12]
	led_set_color(&led_inst, ledIdx, 0, COLOR_BLACK);
    1f06:	f04f 0300 	mov.w	r3, #0
    1f0a:	723b      	strb	r3, [r7, #8]
    1f0c:	f04f 0300 	mov.w	r3, #0
    1f10:	727b      	strb	r3, [r7, #9]
    1f12:	f04f 0300 	mov.w	r3, #0
    1f16:	72bb      	strb	r3, [r7, #10]
    1f18:	f640 6068 	movw	r0, #3688	; 0xe68
    1f1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f20:	68f9      	ldr	r1, [r7, #12]
    1f22:	f04f 0200 	mov.w	r2, #0
    1f26:	68bb      	ldr	r3, [r7, #8]
    1f28:	f001 fb3c 	bl	35a4 <led_set_color>
}
    1f2c:	f107 0710 	add.w	r7, r7, #16
    1f30:	46bd      	mov	sp, r7
    1f32:	bd80      	pop	{r7, pc}

00001f34 <eat_cherry>:

void eat_cherry(cell_t dot) {
    1f34:	b580      	push	{r7, lr}
    1f36:	b08a      	sub	sp, #40	; 0x28
    1f38:	af00      	add	r7, sp, #0
    1f3a:	463b      	mov	r3, r7
    1f3c:	e883 0003 	stmia.w	r3, {r0, r1}
	grid_set_occupancy(&grid_inst, dot, '0');
    1f40:	f640 20f0 	movw	r0, #2800	; 0xaf0
    1f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f48:	463b      	mov	r3, r7
    1f4a:	e893 0006 	ldmia.w	r3, {r1, r2}
    1f4e:	f04f 0330 	mov.w	r3, #48	; 0x30
    1f52:	f001 fde1 	bl	3b18 <grid_set_occupancy>
	size_t ledIdx = led_grid_idx_to_strip_idx(&led_inst, dot.row, dot.col);
    1f56:	683a      	ldr	r2, [r7, #0]
    1f58:	687b      	ldr	r3, [r7, #4]
    1f5a:	f640 6068 	movw	r0, #3688	; 0xe68
    1f5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f62:	4611      	mov	r1, r2
    1f64:	461a      	mov	r2, r3
    1f66:	f001 fc51 	bl	380c <led_grid_idx_to_strip_idx>
    1f6a:	4603      	mov	r3, r0
    1f6c:	61bb      	str	r3, [r7, #24]
	led_set_color(&led_inst, ledIdx, 0, COLOR_BLACK);
    1f6e:	f04f 0300 	mov.w	r3, #0
    1f72:	753b      	strb	r3, [r7, #20]
    1f74:	f04f 0300 	mov.w	r3, #0
    1f78:	757b      	strb	r3, [r7, #21]
    1f7a:	f04f 0300 	mov.w	r3, #0
    1f7e:	75bb      	strb	r3, [r7, #22]
    1f80:	f640 6068 	movw	r0, #3688	; 0xe68
    1f84:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1f88:	69b9      	ldr	r1, [r7, #24]
    1f8a:	f04f 0200 	mov.w	r2, #0
    1f8e:	697b      	ldr	r3, [r7, #20]
    1f90:	f001 fb08 	bl	35a4 <led_set_color>
	// UP TO 5 random dots are eaten
	int i;
	for (i = 0; i < 5; i++)
    1f94:	f04f 0300 	mov.w	r3, #0
    1f98:	61fb      	str	r3, [r7, #28]
    1f9a:	e03a      	b.n	2012 <MAIN_STACK_SIZE+0x12>
	{
		size_t row = rand() % grid_inst.num_rows;
    1f9c:	f004 ffec 	bl	6f78 <rand>
    1fa0:	4603      	mov	r3, r0
    1fa2:	461a      	mov	r2, r3
    1fa4:	f640 23f0 	movw	r3, #2800	; 0xaf0
    1fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fac:	681b      	ldr	r3, [r3, #0]
    1fae:	fbb2 f1f3 	udiv	r1, r2, r3
    1fb2:	fb03 f301 	mul.w	r3, r3, r1
    1fb6:	ebc3 0302 	rsb	r3, r3, r2
    1fba:	623b      	str	r3, [r7, #32]
		size_t col = rand() % grid_inst.num_cols;
    1fbc:	f004 ffdc 	bl	6f78 <rand>
    1fc0:	4603      	mov	r3, r0
    1fc2:	461a      	mov	r2, r3
    1fc4:	f640 23f0 	movw	r3, #2800	; 0xaf0
    1fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fcc:	685b      	ldr	r3, [r3, #4]
    1fce:	fbb2 f1f3 	udiv	r1, r2, r3
    1fd2:	fb03 f301 	mul.w	r3, r3, r1
    1fd6:	ebc3 0302 	rsb	r3, r3, r2
    1fda:	627b      	str	r3, [r7, #36]	; 0x24
		cell_t cell = (cell_t){ row, col };
    1fdc:	6a3b      	ldr	r3, [r7, #32]
    1fde:	60fb      	str	r3, [r7, #12]
    1fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1fe2:	613b      	str	r3, [r7, #16]
		if (grid_get_occupancy(&grid_inst, cell) == 'D')
    1fe4:	f640 20f0 	movw	r0, #2800	; 0xaf0
    1fe8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1fec:	f107 030c 	add.w	r3, r7, #12
    1ff0:	e893 0006 	ldmia.w	r3, {r1, r2}
    1ff4:	f001 fd78 	bl	3ae8 <grid_get_occupancy>
    1ff8:	4603      	mov	r3, r0
    1ffa:	2b44      	cmp	r3, #68	; 0x44
    1ffc:	d105      	bne.n	200a <MAIN_STACK_SIZE+0xa>
			eat_dot(cell);
    1ffe:	f107 030c 	add.w	r3, r7, #12
    2002:	e893 0003 	ldmia.w	r3, {r0, r1}
    2006:	f7ff ff61 	bl	1ecc <eat_dot>
	grid_set_occupancy(&grid_inst, dot, '0');
	size_t ledIdx = led_grid_idx_to_strip_idx(&led_inst, dot.row, dot.col);
	led_set_color(&led_inst, ledIdx, 0, COLOR_BLACK);
	// UP TO 5 random dots are eaten
	int i;
	for (i = 0; i < 5; i++)
    200a:	69fb      	ldr	r3, [r7, #28]
    200c:	f103 0301 	add.w	r3, r3, #1
    2010:	61fb      	str	r3, [r7, #28]
    2012:	69fb      	ldr	r3, [r7, #28]
    2014:	2b04      	cmp	r3, #4
    2016:	ddc1      	ble.n	1f9c <eat_cherry+0x68>
		size_t col = rand() % grid_inst.num_cols;
		cell_t cell = (cell_t){ row, col };
		if (grid_get_occupancy(&grid_inst, cell) == 'D')
			eat_dot(cell);
	}
}
    2018:	f107 0728 	add.w	r7, r7, #40	; 0x28
    201c:	46bd      	mov	sp, r7
    201e:	bd80      	pop	{r7, pc}

00002020 <eat_powerup>:

void eat_powerup(cell_t dot) {
    2020:	b580      	push	{r7, lr}
    2022:	b084      	sub	sp, #16
    2024:	af00      	add	r7, sp, #0
    2026:	463b      	mov	r3, r7
    2028:	e883 0003 	stmia.w	r3, {r0, r1}
	grid_set_occupancy(&grid_inst, dot, '0');
    202c:	f640 20f0 	movw	r0, #2800	; 0xaf0
    2030:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2034:	463b      	mov	r3, r7
    2036:	e893 0006 	ldmia.w	r3, {r1, r2}
    203a:	f04f 0330 	mov.w	r3, #48	; 0x30
    203e:	f001 fd6b 	bl	3b18 <grid_set_occupancy>
	size_t ledIdx = led_grid_idx_to_strip_idx(&led_inst, dot.row, dot.col);
    2042:	683a      	ldr	r2, [r7, #0]
    2044:	687b      	ldr	r3, [r7, #4]
    2046:	f640 6068 	movw	r0, #3688	; 0xe68
    204a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    204e:	4611      	mov	r1, r2
    2050:	461a      	mov	r2, r3
    2052:	f001 fbdb 	bl	380c <led_grid_idx_to_strip_idx>
    2056:	4603      	mov	r3, r0
    2058:	60fb      	str	r3, [r7, #12]
	led_set_color(&led_inst, ledIdx, 0, COLOR_BLACK);
    205a:	f04f 0300 	mov.w	r3, #0
    205e:	723b      	strb	r3, [r7, #8]
    2060:	f04f 0300 	mov.w	r3, #0
    2064:	727b      	strb	r3, [r7, #9]
    2066:	f04f 0300 	mov.w	r3, #0
    206a:	72bb      	strb	r3, [r7, #10]
    206c:	f640 6068 	movw	r0, #3688	; 0xe68
    2070:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2074:	68f9      	ldr	r1, [r7, #12]
    2076:	f04f 0200 	mov.w	r2, #0
    207a:	68bb      	ldr	r3, [r7, #8]
    207c:	f001 fa92 	bl	35a4 <led_set_color>
	// ghost stay still for 5 rounds
	num_rounds_ghosts_still = 5;
    2080:	f640 23ec 	movw	r3, #2796	; 0xaec
    2084:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2088:	f04f 0205 	mov.w	r2, #5
    208c:	601a      	str	r2, [r3, #0]
}
    208e:	f107 0710 	add.w	r7, r7, #16
    2092:	46bd      	mov	sp, r7
    2094:	bd80      	pop	{r7, pc}
    2096:	bf00      	nop

00002098 <move_piece>:

void move_piece(player_state_t* player, cell_t new_pos)
{
    2098:	b590      	push	{r4, r7, lr}
    209a:	b089      	sub	sp, #36	; 0x24
    209c:	af02      	add	r7, sp, #8
    209e:	60f8      	str	r0, [r7, #12]
    20a0:	f107 0304 	add.w	r3, r7, #4
    20a4:	e883 0006 	stmia.w	r3, {r1, r2}
	if (grid_cell_match(player->pos, new_pos)) {
    20a8:	68fb      	ldr	r3, [r7, #12]
    20aa:	f103 0304 	add.w	r3, r3, #4
    20ae:	e893 0003 	ldmia.w	r3, {r0, r1}
    20b2:	f107 0304 	add.w	r3, r7, #4
    20b6:	cb0c      	ldmia	r3!, {r2, r3}
    20b8:	f001 fd96 	bl	3be8 <grid_cell_match>
    20bc:	4603      	mov	r3, r0
    20be:	2b00      	cmp	r3, #0
    20c0:	f040 80ec 	bne.w	229c <move_piece+0x204>
		return;
	}

	led_set_color_grid(&led_inst, player->pos, 0, player->color_swap);
    20c4:	68f9      	ldr	r1, [r7, #12]
    20c6:	68fa      	ldr	r2, [r7, #12]
    20c8:	466b      	mov	r3, sp
    20ca:	f102 0210 	add.w	r2, r2, #16
    20ce:	6812      	ldr	r2, [r2, #0]
    20d0:	4610      	mov	r0, r2
    20d2:	8018      	strh	r0, [r3, #0]
    20d4:	f103 0302 	add.w	r3, r3, #2
    20d8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    20dc:	701a      	strb	r2, [r3, #0]
    20de:	f640 6068 	movw	r0, #3688	; 0xe68
    20e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    20e6:	f101 0304 	add.w	r3, r1, #4
    20ea:	e893 0006 	ldmia.w	r3, {r1, r2}
    20ee:	f04f 0300 	mov.w	r3, #0
    20f2:	f001 fbb1 	bl	3858 <led_set_color_grid>
	player->color_swap = get_char_color(grid_get_occupancy(&grid_inst, new_pos));
    20f6:	f640 20f0 	movw	r0, #2800	; 0xaf0
    20fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    20fe:	f107 0304 	add.w	r3, r7, #4
    2102:	e893 0006 	ldmia.w	r3, {r1, r2}
    2106:	f001 fcef 	bl	3ae8 <grid_get_occupancy>
    210a:	4603      	mov	r3, r0
    210c:	68fc      	ldr	r4, [r7, #12]
    210e:	4618      	mov	r0, r3
    2110:	f7ff fd96 	bl	1c40 <get_char_color>
    2114:	7420      	strb	r0, [r4, #16]
    2116:	f3c0 2307 	ubfx	r3, r0, #8, #8
    211a:	7463      	strb	r3, [r4, #17]
    211c:	f3c0 4307 	ubfx	r3, r0, #16, #8
    2120:	74a3      	strb	r3, [r4, #18]
	led_set_color_grid(&led_inst, new_pos, 0, player->color);
    2122:	68fb      	ldr	r3, [r7, #12]
    2124:	4669      	mov	r1, sp
    2126:	f103 020d 	add.w	r2, r3, #13
    212a:	f04f 0303 	mov.w	r3, #3
    212e:	4608      	mov	r0, r1
    2130:	4611      	mov	r1, r2
    2132:	461a      	mov	r2, r3
    2134:	f004 fd8c 	bl	6c50 <memcpy>
    2138:	f640 6068 	movw	r0, #3688	; 0xe68
    213c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2140:	f107 0304 	add.w	r3, r7, #4
    2144:	e893 0006 	ldmia.w	r3, {r1, r2}
    2148:	f04f 0300 	mov.w	r3, #0
    214c:	f001 fb84 	bl	3858 <led_set_color_grid>
	char new_occupancy = grid_get_occupancy(&grid_inst, new_pos);
    2150:	f640 20f0 	movw	r0, #2800	; 0xaf0
    2154:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2158:	f107 0304 	add.w	r3, r7, #4
    215c:	e893 0006 	ldmia.w	r3, {r1, r2}
    2160:	f001 fcc2 	bl	3ae8 <grid_get_occupancy>
    2164:	4603      	mov	r3, r0
    2166:	75bb      	strb	r3, [r7, #22]
	if(player->player_type == 'P') {
    2168:	68fb      	ldr	r3, [r7, #12]
    216a:	781b      	ldrb	r3, [r3, #0]
    216c:	2b50      	cmp	r3, #80	; 0x50
    216e:	d167      	bne.n	2240 <move_piece+0x1a8>
		// check for eating stuff
		char occ = player->prev_occupancy;
    2170:	68fb      	ldr	r3, [r7, #12]
    2172:	7cdb      	ldrb	r3, [r3, #19]
    2174:	75fb      	strb	r3, [r7, #23]
		grid_set_occupancy(&grid_inst, player->pos, occ);
    2176:	68fa      	ldr	r2, [r7, #12]
    2178:	7dfb      	ldrb	r3, [r7, #23]
    217a:	f640 20f0 	movw	r0, #2800	; 0xaf0
    217e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2182:	f102 0204 	add.w	r2, r2, #4
    2186:	ca06      	ldmia	r2!, {r1, r2}
    2188:	f001 fcc6 	bl	3b18 <grid_set_occupancy>
		//char occ = grid_get_occupancy(&grid_inst, player->pos);
		switch(occ) {
    218c:	7dfb      	ldrb	r3, [r7, #23]
    218e:	f1a3 0343 	sub.w	r3, r3, #67	; 0x43
    2192:	2b12      	cmp	r3, #18
    2194:	d847      	bhi.n	2226 <move_piece+0x18e>
    2196:	a201      	add	r2, pc, #4	; (adr r2, 219c <move_piece+0x104>)
    2198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    219c:	00002219 	.word	0x00002219
    21a0:	000021e9 	.word	0x000021e9
    21a4:	00002227 	.word	0x00002227
    21a8:	00002227 	.word	0x00002227
    21ac:	00002227 	.word	0x00002227
    21b0:	00002227 	.word	0x00002227
    21b4:	00002227 	.word	0x00002227
    21b8:	00002227 	.word	0x00002227
    21bc:	00002227 	.word	0x00002227
    21c0:	00002227 	.word	0x00002227
    21c4:	00002227 	.word	0x00002227
    21c8:	00002227 	.word	0x00002227
    21cc:	00002227 	.word	0x00002227
    21d0:	000021f9 	.word	0x000021f9
    21d4:	00002227 	.word	0x00002227
    21d8:	00002227 	.word	0x00002227
    21dc:	00002227 	.word	0x00002227
    21e0:	00002227 	.word	0x00002227
    21e4:	00002209 	.word	0x00002209
			case 'D' : eat_dot(player->pos);
    21e8:	68fb      	ldr	r3, [r7, #12]
    21ea:	f103 0304 	add.w	r3, r3, #4
    21ee:	e893 0003 	ldmia.w	r3, {r0, r1}
    21f2:	f7ff fe6b 	bl	1ecc <eat_dot>
					   break;
    21f6:	e016      	b.n	2226 <move_piece+0x18e>
			case 'P' : eat_dot(player->pos);
    21f8:	68fb      	ldr	r3, [r7, #12]
    21fa:	f103 0304 	add.w	r3, r3, #4
    21fe:	e893 0003 	ldmia.w	r3, {r0, r1}
    2202:	f7ff fe63 	bl	1ecc <eat_dot>
					   break;
    2206:	e00e      	b.n	2226 <move_piece+0x18e>
			case 'U' : eat_powerup(player->pos);
    2208:	68fb      	ldr	r3, [r7, #12]
    220a:	f103 0304 	add.w	r3, r3, #4
    220e:	e893 0003 	ldmia.w	r3, {r0, r1}
    2212:	f7ff ff05 	bl	2020 <eat_powerup>
					   break;
    2216:	e006      	b.n	2226 <move_piece+0x18e>
			case 'C' : eat_cherry(player->pos);
    2218:	68fb      	ldr	r3, [r7, #12]
    221a:	f103 0304 	add.w	r3, r3, #4
    221e:	e893 0003 	ldmia.w	r3, {r0, r1}
    2222:	f7ff fe87 	bl	1f34 <eat_cherry>
					   break;
			default:   break;
		}
		grid_set_occupancy(&grid_inst, new_pos, 'P');
    2226:	f640 20f0 	movw	r0, #2800	; 0xaf0
    222a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    222e:	f107 0304 	add.w	r3, r7, #4
    2232:	e893 0006 	ldmia.w	r3, {r1, r2}
    2236:	f04f 0350 	mov.w	r3, #80	; 0x50
    223a:	f001 fc6d 	bl	3b18 <grid_set_occupancy>
    223e:	e020      	b.n	2282 <move_piece+0x1ea>
	}
	else {
		grid_set_occupancy(&grid_inst, new_pos, grid_get_occupancy(&grid_inst, player->pos));
    2240:	68fb      	ldr	r3, [r7, #12]
    2242:	f640 20f0 	movw	r0, #2800	; 0xaf0
    2246:	f2c2 0000 	movt	r0, #8192	; 0x2000
    224a:	f103 0304 	add.w	r3, r3, #4
    224e:	e893 0006 	ldmia.w	r3, {r1, r2}
    2252:	f001 fc49 	bl	3ae8 <grid_get_occupancy>
    2256:	4603      	mov	r3, r0
    2258:	f640 20f0 	movw	r0, #2800	; 0xaf0
    225c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2260:	f107 0204 	add.w	r2, r7, #4
    2264:	ca06      	ldmia	r2!, {r1, r2}
    2266:	f001 fc57 	bl	3b18 <grid_set_occupancy>
		grid_set_occupancy(&grid_inst, player->pos, player->prev_occupancy);
    226a:	68fb      	ldr	r3, [r7, #12]
    226c:	7cdb      	ldrb	r3, [r3, #19]
    226e:	68fa      	ldr	r2, [r7, #12]
    2270:	f640 20f0 	movw	r0, #2800	; 0xaf0
    2274:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2278:	f102 0204 	add.w	r2, r2, #4
    227c:	ca06      	ldmia	r2!, {r1, r2}
    227e:	f001 fc4b 	bl	3b18 <grid_set_occupancy>
		//grid_swap_occupancy(&grid_inst, new_pos, player->pos);
	}
	player->prev_occupancy = new_occupancy;
    2282:	68fb      	ldr	r3, [r7, #12]
    2284:	7dba      	ldrb	r2, [r7, #22]
    2286:	74da      	strb	r2, [r3, #19]
	player->pos = new_pos;
    2288:	68fb      	ldr	r3, [r7, #12]
    228a:	f103 0304 	add.w	r3, r3, #4
    228e:	f107 0204 	add.w	r2, r7, #4
    2292:	e892 0003 	ldmia.w	r2, {r0, r1}
    2296:	e883 0003 	stmia.w	r3, {r0, r1}
    229a:	e000      	b.n	229e <move_piece+0x206>
}

void move_piece(player_state_t* player, cell_t new_pos)
{
	if (grid_cell_match(player->pos, new_pos)) {
		return;
    229c:	bf00      	nop
		grid_set_occupancy(&grid_inst, player->pos, player->prev_occupancy);
		//grid_swap_occupancy(&grid_inst, new_pos, player->pos);
	}
	player->prev_occupancy = new_occupancy;
	player->pos = new_pos;
}
    229e:	f107 071c 	add.w	r7, r7, #28
    22a2:	46bd      	mov	sp, r7
    22a4:	bd90      	pop	{r4, r7, pc}
    22a6:	bf00      	nop

000022a8 <GameInit>:

void GameInit(char** occupancy, char_color_pair_t* char_color_pairs, volatile uint32_t *led_addr, volatile uint32_t *n64_addr)
{
    22a8:	b580      	push	{r7, lr}
    22aa:	b088      	sub	sp, #32
    22ac:	af02      	add	r7, sp, #8
    22ae:	60f8      	str	r0, [r7, #12]
    22b0:	60b9      	str	r1, [r7, #8]
    22b2:	607a      	str	r2, [r7, #4]
    22b4:	603b      	str	r3, [r7, #0]
	LED_ADDR = led_addr;
    22b6:	f640 6364 	movw	r3, #3684	; 0xe64
    22ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22be:	687a      	ldr	r2, [r7, #4]
    22c0:	601a      	str	r2, [r3, #0]
	N64_ADDR = n64_addr;
    22c2:	f640 2384 	movw	r3, #2692	; 0xa84
    22c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ca:	683a      	ldr	r2, [r7, #0]
    22cc:	601a      	str	r2, [r3, #0]
	grid_init(&grid_inst_init, occupancy);
    22ce:	f640 20b8 	movw	r0, #2744	; 0xab8
    22d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    22d6:	68f9      	ldr	r1, [r7, #12]
    22d8:	f001 fada 	bl	3890 <grid_init>
	grid_init(&grid_inst, NULL);
    22dc:	f640 20f0 	movw	r0, #2800	; 0xaf0
    22e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    22e4:	f04f 0100 	mov.w	r1, #0
    22e8:	f001 fad2 	bl	3890 <grid_init>
	// initialize led_inst
	set_char_color_pairs(char_color_pairs);
    22ec:	68b8      	ldr	r0, [r7, #8]
    22ee:	f7ff fc91 	bl	1c14 <set_char_color_pairs>
	led_init(&led_inst, grid_inst_init.num_rows, grid_inst_init.num_cols, 2, led_addr);
    22f2:	f640 23b8 	movw	r3, #2744	; 0xab8
    22f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22fa:	681a      	ldr	r2, [r3, #0]
    22fc:	f640 23b8 	movw	r3, #2744	; 0xab8
    2300:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2304:	685b      	ldr	r3, [r3, #4]
    2306:	6879      	ldr	r1, [r7, #4]
    2308:	9100      	str	r1, [sp, #0]
    230a:	f640 6068 	movw	r0, #3688	; 0xe68
    230e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2312:	4611      	mov	r1, r2
    2314:	461a      	mov	r2, r3
    2316:	f04f 0302 	mov.w	r3, #2
    231a:	f001 f849 	bl	33b0 <led_init>
	N64Init(&n64, N64_ADDR);
    231e:	f640 2384 	movw	r3, #2692	; 0xa84
    2322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2326:	681b      	ldr	r3, [r3, #0]
    2328:	f640 20e4 	movw	r0, #2788	; 0xae4
    232c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2330:	4619      	mov	r1, r3
    2332:	f001 fd95 	bl	3e60 <N64Init>
	ServerInit(&master_robot_rcv);
    2336:	f641 50e1 	movw	r0, #7649	; 0x1de1
    233a:	f2c0 0000 	movt	r0, #0
    233e:	f000 ff5f 	bl	3200 <ServerInit>
	send_robot_cmd(STOP);
    2342:	f04f 0001 	mov.w	r0, #1
    2346:	f7ff fda7 	bl	1e98 <send_robot_cmd>
	memset(players, 0, sizeof(robot));
    234a:	f640 3000 	movw	r0, #2816	; 0xb00
    234e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2352:	f04f 0100 	mov.w	r1, #0
    2356:	f04f 0208 	mov.w	r2, #8
    235a:	f004 fd9d 	bl	6e98 <memset>
	RobotSetId(players, PLAYER);
    235e:	f640 3000 	movw	r0, #2816	; 0xb00
    2362:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2366:	f04f 0101 	mov.w	r1, #1
    236a:	f000 fefd 	bl	3168 <RobotSetId>
	num_rounds_ghosts_still = 0;
    236e:	f640 23ec 	movw	r3, #2796	; 0xaec
    2372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2376:	f04f 0200 	mov.w	r2, #0
    237a:	601a      	str	r2, [r3, #0]
	state = idle;
    237c:	f640 3308 	movw	r3, #2824	; 0xb08
    2380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2384:	f04f 0206 	mov.w	r2, #6
    2388:	701a      	strb	r2, [r3, #0]
	prev_state = kill;
    238a:	f640 23b4 	movw	r3, #2740	; 0xab4
    238e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2392:	f04f 0207 	mov.w	r2, #7
    2396:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		int init = (state != prev_state);
    2398:	f640 3308 	movw	r3, #2824	; 0xb08
    239c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23a0:	781a      	ldrb	r2, [r3, #0]
    23a2:	f640 23b4 	movw	r3, #2740	; 0xab4
    23a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23aa:	781b      	ldrb	r3, [r3, #0]
    23ac:	429a      	cmp	r2, r3
    23ae:	bf0c      	ite	eq
    23b0:	2300      	moveq	r3, #0
    23b2:	2301      	movne	r3, #1
    23b4:	617b      	str	r3, [r7, #20]
		prev_state = state;
    23b6:	f640 3308 	movw	r3, #2824	; 0xb08
    23ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23be:	781a      	ldrb	r2, [r3, #0]
    23c0:	f640 23b4 	movw	r3, #2740	; 0xab4
    23c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23c8:	701a      	strb	r2, [r3, #0]
		switch(state) {
    23ca:	f640 3308 	movw	r3, #2824	; 0xb08
    23ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23d2:	781b      	ldrb	r3, [r3, #0]
    23d4:	2b07      	cmp	r3, #7
    23d6:	d836      	bhi.n	2446 <GameInit+0x19e>
    23d8:	a201      	add	r2, pc, #4	; (adr r2, 23e0 <GameInit+0x138>)
    23da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    23de:	bf00      	nop
    23e0:	00002401 	.word	0x00002401
    23e4:	00002409 	.word	0x00002409
    23e8:	00002411 	.word	0x00002411
    23ec:	00002419 	.word	0x00002419
    23f0:	00002421 	.word	0x00002421
    23f4:	00002429 	.word	0x00002429
    23f8:	00002431 	.word	0x00002431
    23fc:	00002439 	.word	0x00002439
			case calibrate : GameCalibrate(init);
    2400:	6978      	ldr	r0, [r7, #20]
    2402:	f000 f823 	bl	244c <GameCalibrate>
							 break;
    2406:	e020      	b.n	244a <GameInit+0x1a2>
			case reset 	 : 	 GameReset(init);
    2408:	6978      	ldr	r0, [r7, #20]
    240a:	f000 f87f 	bl	250c <GameReset>
						     break;
    240e:	e01c      	b.n	244a <GameInit+0x1a2>
			case start	 :   GameStart(init);
    2410:	6978      	ldr	r0, [r7, #20]
    2412:	f000 f8c1 	bl	2598 <GameStart>
						     break;
    2416:	e018      	b.n	244a <GameInit+0x1a2>
			case advance :   GameAdvance(init);
    2418:	6978      	ldr	r0, [r7, #20]
    241a:	f000 f8ff 	bl	261c <GameAdvance>
						     break;
    241e:	e014      	b.n	244a <GameInit+0x1a2>
			case won	 :   GameWon(init);
    2420:	6978      	ldr	r0, [r7, #20]
    2422:	f000 f9fb 	bl	281c <GameWon>
						     break;
    2426:	e010      	b.n	244a <GameInit+0x1a2>
			case lost	 :   GameLost(init);
    2428:	6978      	ldr	r0, [r7, #20]
    242a:	f000 fa23 	bl	2874 <GameLost>
						     break;
    242e:	e00c      	b.n	244a <GameInit+0x1a2>
			case idle	 :   GameIdle(init);
    2430:	6978      	ldr	r0, [r7, #20]
    2432:	f000 fa63 	bl	28fc <GameIdle>
						     break;
    2436:	e008      	b.n	244a <GameInit+0x1a2>
			case kill	 :   GameKill(init);
    2438:	6978      	ldr	r0, [r7, #20]
    243a:	f000 fab9 	bl	29b0 <GameKill>
						     return;
			default 	 :   ASSERT(0);
		}
	}
}
    243e:	f107 0718 	add.w	r7, r7, #24
    2442:	46bd      	mov	sp, r7
    2444:	bd80      	pop	{r7, pc}
						     break;
			case idle	 :   GameIdle(init);
						     break;
			case kill	 :   GameKill(init);
						     return;
			default 	 :   ASSERT(0);
    2446:	be00      	bkpt	0x0000
		}
	}
    2448:	e7a6      	b.n	2398 <GameInit+0xf0>
    244a:	e7a5      	b.n	2398 <GameInit+0xf0>

0000244c <GameCalibrate>:
}

void GameCalibrate(int init) {
    244c:	b580      	push	{r7, lr}
    244e:	b086      	sub	sp, #24
    2450:	af02      	add	r7, sp, #8
    2452:	6078      	str	r0, [r7, #4]
	if(init) {
    2454:	687b      	ldr	r3, [r7, #4]
    2456:	2b00      	cmp	r3, #0
    2458:	d003      	beq.n	2462 <GameCalibrate+0x16>
		//Send cmd to robot
		send_robot_cmd(CALIBRATE);
    245a:	f04f 0002 	mov.w	r0, #2
    245e:	f7ff fd1b 	bl	1e98 <send_robot_cmd>
	}

	led_set_colors(&led_inst, 0, led_inst.num_leds, 0, (color_t){64, 50, 0});
    2462:	f640 6368 	movw	r3, #3688	; 0xe68
    2466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    246a:	f8d3 c000 	ldr.w	ip, [r3]
    246e:	f649 02c0 	movw	r2, #39104	; 0x98c0
    2472:	f2c0 0200 	movt	r2, #0
    2476:	f107 030c 	add.w	r3, r7, #12
    247a:	6812      	ldr	r2, [r2, #0]
    247c:	4611      	mov	r1, r2
    247e:	8019      	strh	r1, [r3, #0]
    2480:	f103 0302 	add.w	r3, r3, #2
    2484:	ea4f 4212 	mov.w	r2, r2, lsr #16
    2488:	701a      	strb	r2, [r3, #0]
    248a:	466b      	mov	r3, sp
    248c:	f107 020c 	add.w	r2, r7, #12
    2490:	6812      	ldr	r2, [r2, #0]
    2492:	4611      	mov	r1, r2
    2494:	8019      	strh	r1, [r3, #0]
    2496:	f103 0302 	add.w	r3, r3, #2
    249a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    249e:	701a      	strb	r2, [r3, #0]
    24a0:	f640 6068 	movw	r0, #3688	; 0xe68
    24a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    24a8:	f04f 0100 	mov.w	r1, #0
    24ac:	4662      	mov	r2, ip
    24ae:	f04f 0300 	mov.w	r3, #0
    24b2:	f001 f8c9 	bl	3648 <led_set_colors>
	led_send(&led_inst, 0, 1000000);
    24b6:	f640 6068 	movw	r0, #3688	; 0xe68
    24ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    24be:	f04f 0100 	mov.w	r1, #0
    24c2:	f244 2240 	movw	r2, #16960	; 0x4240
    24c6:	f2c0 020f 	movt	r2, #15
    24ca:	f001 f8d9 	bl	3680 <led_send>
	if(N64ButtonPressed(&n64, BUTTON_START)) {
    24ce:	f640 20e4 	movw	r0, #2788	; 0xae4
    24d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    24d6:	f04f 0103 	mov.w	r1, #3
    24da:	f001 fd2f 	bl	3f3c <N64ButtonPressed>
    24de:	4603      	mov	r3, r0
    24e0:	2b00      	cmp	r3, #0
    24e2:	d007      	beq.n	24f4 <GameCalibrate+0xa8>
		state = reset;
    24e4:	f640 3308 	movw	r3, #2824	; 0xb08
    24e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24ec:	f04f 0201 	mov.w	r2, #1
    24f0:	701a      	strb	r2, [r3, #0]
    24f2:	e006      	b.n	2502 <GameCalibrate+0xb6>
	}
	else {
		state = calibrate;
    24f4:	f640 3308 	movw	r3, #2824	; 0xb08
    24f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24fc:	f04f 0200 	mov.w	r2, #0
    2500:	701a      	strb	r2, [r3, #0]
	}
}
    2502:	f107 0710 	add.w	r7, r7, #16
    2506:	46bd      	mov	sp, r7
    2508:	bd80      	pop	{r7, pc}
    250a:	bf00      	nop

0000250c <GameReset>:

void GameReset(int init) {
    250c:	b590      	push	{r4, r7, lr}
    250e:	b087      	sub	sp, #28
    2510:	af00      	add	r7, sp, #0
    2512:	6178      	str	r0, [r7, #20]
	send_robot_cmd(STOP);
    2514:	f04f 0001 	mov.w	r0, #1
    2518:	f7ff fcbe 	bl	1e98 <send_robot_cmd>
	grid_destroy(&grid_inst);
    251c:	f640 20f0 	movw	r0, #2800	; 0xaf0
    2520:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2524:	f001 fa46 	bl	39b4 <grid_destroy>
	grid_inst = grid_copy(&grid_inst_init);
    2528:	f640 24f0 	movw	r4, #2800	; 0xaf0
    252c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    2530:	463b      	mov	r3, r7
    2532:	4618      	mov	r0, r3
    2534:	f640 21b8 	movw	r1, #2744	; 0xab8
    2538:	f2c2 0100 	movt	r1, #8192	; 0x2000
    253c:	f001 fa5e 	bl	39fc <grid_copy>
    2540:	46a4      	mov	ip, r4
    2542:	463b      	mov	r3, r7
    2544:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    2546:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	set_colors_grid(&led_inst, &grid_inst, 0);
    254a:	f640 6068 	movw	r0, #3688	; 0xe68
    254e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2552:	f640 21f0 	movw	r1, #2800	; 0xaf0
    2556:	f2c2 0100 	movt	r1, #8192	; 0x2000
    255a:	f04f 0200 	mov.w	r2, #0
    255e:	f7ff fb99 	bl	1c94 <set_colors_grid>

	// init piece position led_inst
	player_init(&pacman, 'P');
    2562:	f640 6044 	movw	r0, #3652	; 0xe44
    2566:	f2c2 0000 	movt	r0, #8192	; 0x2000
    256a:	f04f 0150 	mov.w	r1, #80	; 0x50
    256e:	f7ff fbeb 	bl	1d48 <player_init>
	player_init(&ghost, 'G');
    2572:	f640 2088 	movw	r0, #2696	; 0xa88
    2576:	f2c2 0000 	movt	r0, #8192	; 0x2000
    257a:	f04f 0147 	mov.w	r1, #71	; 0x47
    257e:	f7ff fbe3 	bl	1d48 <player_init>

	//ServerInit(NULL);
	state = start;
    2582:	f640 3308 	movw	r3, #2824	; 0xb08
    2586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    258a:	f04f 0202 	mov.w	r2, #2
    258e:	701a      	strb	r2, [r3, #0]
}
    2590:	f107 071c 	add.w	r7, r7, #28
    2594:	46bd      	mov	sp, r7
    2596:	bd90      	pop	{r4, r7, pc}

00002598 <GameStart>:

void GameStart(int init)
{
    2598:	b580      	push	{r7, lr}
    259a:	b084      	sub	sp, #16
    259c:	af02      	add	r7, sp, #8
    259e:	6078      	str	r0, [r7, #4]
	if (init)
    25a0:	687b      	ldr	r3, [r7, #4]
    25a2:	2b00      	cmp	r3, #0
    25a4:	d019      	beq.n	25da <GameStart+0x42>
		led_rand_show(&led_inst, 0, led_inst.num_leds, 1, 1000000, 2000000);
    25a6:	f640 6368 	movw	r3, #3688	; 0xe68
    25aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25ae:	681a      	ldr	r2, [r3, #0]
    25b0:	f244 2340 	movw	r3, #16960	; 0x4240
    25b4:	f2c0 030f 	movt	r3, #15
    25b8:	9300      	str	r3, [sp, #0]
    25ba:	f248 4380 	movw	r3, #33920	; 0x8480
    25be:	f2c0 031e 	movt	r3, #30
    25c2:	9301      	str	r3, [sp, #4]
    25c4:	f640 6068 	movw	r0, #3688	; 0xe68
    25c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25cc:	f04f 0100 	mov.w	r1, #0
    25d0:	f04f 0301 	mov.w	r3, #1
    25d4:	f001 f8f8 	bl	37c8 <led_rand_show>
    25d8:	e01b      	b.n	2612 <GameStart+0x7a>
	else
	{
		if (N64DDir(&n64) != NONE)
    25da:	f640 20e4 	movw	r0, #2788	; 0xae4
    25de:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25e2:	f001 fcc5 	bl	3f70 <N64DDir>
    25e6:	4603      	mov	r3, r0
    25e8:	2b00      	cmp	r3, #0
    25ea:	d00b      	beq.n	2604 <GameStart+0x6c>
		{
			state = advance;
    25ec:	f640 3308 	movw	r3, #2824	; 0xb08
    25f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f4:	f04f 0203 	mov.w	r2, #3
    25f8:	701a      	strb	r2, [r3, #0]
			send_robot_cmd(START);
    25fa:	f04f 0000 	mov.w	r0, #0
    25fe:	f7ff fc4b 	bl	1e98 <send_robot_cmd>
    2602:	e006      	b.n	2612 <GameStart+0x7a>
		}
		else
		{
			state = start;
    2604:	f640 3308 	movw	r3, #2824	; 0xb08
    2608:	f2c2 0300 	movt	r3, #8192	; 0x2000
    260c:	f04f 0202 	mov.w	r2, #2
    2610:	701a      	strb	r2, [r3, #0]
		}
	}
}
    2612:	f107 0708 	add.w	r7, r7, #8
    2616:	46bd      	mov	sp, r7
    2618:	bd80      	pop	{r7, pc}
    261a:	bf00      	nop

0000261c <GameAdvance>:

void GameAdvance(int init)
{
    261c:	b590      	push	{r4, r7, lr}
    261e:	b08d      	sub	sp, #52	; 0x34
    2620:	af02      	add	r7, sp, #8
    2622:	6178      	str	r0, [r7, #20]
	// get player direction from n64
	if(timer_done())
    2624:	f000 fd04 	bl	3030 <timer_done>
    2628:	4603      	mov	r3, r0
    262a:	2b00      	cmp	r3, #0
    262c:	f000 80b5 	beq.w	279a <GameAdvance+0x17e>
	{
		uint32_t delay = piece_update_period_usecs * 2;
    2630:	f240 030c 	movw	r3, #12
    2634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2638:	681b      	ldr	r3, [r3, #0]
    263a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    263e:	623b      	str	r3, [r7, #32]
		// nextDelay = piece_update_period_usecs / 2;
		// update player position based on controller input
		direction_t direction = N64DDir(&n64);
    2640:	f640 20e4 	movw	r0, #2788	; 0xae4
    2644:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2648:	f001 fc92 	bl	3f70 <N64DDir>
    264c:	4603      	mov	r3, r0
    264e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if(direction != NONE) {
    2652:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    2656:	2b00      	cmp	r3, #0
    2658:	d006      	beq.n	2668 <GameAdvance+0x4c>
			//if (direction != pacman.dir)
				//nextDelay = piece_update_period_usecs * 2;
			pacman.dir = direction;
    265a:	f640 6344 	movw	r3, #3652	; 0xe44
    265e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2662:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
    2666:	731a      	strb	r2, [r3, #12]
			nextDelay = piece_update_period_usecs * 2;
			delay = nextDelay;
		}*/

		// Don't move if there's a wall or out of bounds
		cell_t pos_new = pacman.pos;
    2668:	f640 6344 	movw	r3, #3652	; 0xe44
    266c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2670:	f107 0218 	add.w	r2, r7, #24
    2674:	f103 0304 	add.w	r3, r3, #4
    2678:	e893 0003 	ldmia.w	r3, {r0, r1}
    267c:	e882 0003 	stmia.w	r2, {r0, r1}
		switch (pacman.dir)
    2680:	f640 6344 	movw	r3, #3652	; 0xe44
    2684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2688:	7b1b      	ldrb	r3, [r3, #12]
    268a:	f103 33ff 	add.w	r3, r3, #4294967295
    268e:	2b03      	cmp	r3, #3
    2690:	d81d      	bhi.n	26ce <GameAdvance+0xb2>
    2692:	a201      	add	r2, pc, #4	; (adr r2, 2698 <GameAdvance+0x7c>)
    2694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2698:	000026a9 	.word	0x000026a9
    269c:	000026b3 	.word	0x000026b3
    26a0:	000026bd 	.word	0x000026bd
    26a4:	000026c7 	.word	0x000026c7
		{
			case UP: 	pos_new.col += 1;
    26a8:	69fb      	ldr	r3, [r7, #28]
    26aa:	f103 0301 	add.w	r3, r3, #1
    26ae:	61fb      	str	r3, [r7, #28]
						break;
    26b0:	e00d      	b.n	26ce <GameAdvance+0xb2>
			case DOWN: 	pos_new.col -= 1;
    26b2:	69fb      	ldr	r3, [r7, #28]
    26b4:	f103 33ff 	add.w	r3, r3, #4294967295
    26b8:	61fb      	str	r3, [r7, #28]
						break;
    26ba:	e008      	b.n	26ce <GameAdvance+0xb2>
			case LEFT:  pos_new.row += 1;
    26bc:	69bb      	ldr	r3, [r7, #24]
    26be:	f103 0301 	add.w	r3, r3, #1
    26c2:	61bb      	str	r3, [r7, #24]
						break;
    26c4:	e003      	b.n	26ce <GameAdvance+0xb2>
			case RIGHT: pos_new.row -= 1;
    26c6:	69bb      	ldr	r3, [r7, #24]
    26c8:	f103 33ff 	add.w	r3, r3, #4294967295
    26cc:	61bb      	str	r3, [r7, #24]
						break;
			case NONE : break;
		}
		if(!grid_cell_occupied(&grid_inst, pos_new) && grid_cell_inbounds(&grid_inst, pos_new)) {
    26ce:	f640 20f0 	movw	r0, #2800	; 0xaf0
    26d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    26d6:	f107 0318 	add.w	r3, r7, #24
    26da:	e893 0006 	ldmia.w	r3, {r1, r2}
    26de:	f001 fa35 	bl	3b4c <grid_cell_occupied>
    26e2:	4603      	mov	r3, r0
    26e4:	2b00      	cmp	r3, #0
    26e6:	d138      	bne.n	275a <GameAdvance+0x13e>
    26e8:	f640 20f0 	movw	r0, #2800	; 0xaf0
    26ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    26f0:	f107 0318 	add.w	r3, r7, #24
    26f4:	e893 0006 	ldmia.w	r3, {r1, r2}
    26f8:	f001 fa42 	bl	3b80 <grid_cell_inbounds>
    26fc:	4603      	mov	r3, r0
    26fe:	2b00      	cmp	r3, #0
    2700:	d02b      	beq.n	275a <GameAdvance+0x13e>
			array_cell_t_destroy(&(ghost.path));
    2702:	4845      	ldr	r0, [pc, #276]	; (2818 <GameAdvance+0x1fc>)
    2704:	f7fd fee6 	bl	4d4 <array_cell_t_destroy>
			ghost.path = path_get(&grid_inst, ghost.pos, pos_new);
    2708:	f640 2488 	movw	r4, #2696	; 0xa88
    270c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    2710:	463a      	mov	r2, r7
    2712:	f640 2388 	movw	r3, #2696	; 0xa88
    2716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    271a:	46ec      	mov	ip, sp
    271c:	f107 0118 	add.w	r1, r7, #24
    2720:	c903      	ldmia	r1!, {r0, r1}
    2722:	e88c 0003 	stmia.w	ip, {r0, r1}
    2726:	4610      	mov	r0, r2
    2728:	f640 21f0 	movw	r1, #2800	; 0xaf0
    272c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2730:	f103 0304 	add.w	r3, r3, #4
    2734:	cb0c      	ldmia	r3!, {r2, r3}
    2736:	f7ff f81d 	bl	1774 <path_get>
    273a:	f104 0314 	add.w	r3, r4, #20
    273e:	463a      	mov	r2, r7
    2740:	ca07      	ldmia	r2!, {r0, r1, r2}
    2742:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			move_piece(&pacman, pos_new);
    2746:	f640 6044 	movw	r0, #3652	; 0xe44
    274a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    274e:	f107 0318 	add.w	r3, r7, #24
    2752:	e893 0006 	ldmia.w	r3, {r1, r2}
    2756:	f7ff fc9f 	bl	2098 <move_piece>
		}

		if (!array_cell_t_empty(&(ghost.path)) && !num_rounds_ghosts_still)
    275a:	482f      	ldr	r0, [pc, #188]	; (2818 <GameAdvance+0x1fc>)
    275c:	f7fd fed4 	bl	508 <array_cell_t_empty>
    2760:	4603      	mov	r3, r0
    2762:	2b00      	cmp	r3, #0
		{
			//cell_t pos_new = array_cell_t_pop(&(ghost.path));
			//move_piece(&ghost, pos_new);
		}

		num_rounds_ghosts_still = num_rounds_ghosts_still ? num_rounds_ghosts_still - 1 : 0;
    2764:	f640 23ec 	movw	r3, #2796	; 0xaec
    2768:	f2c2 0300 	movt	r3, #8192	; 0x2000
    276c:	681b      	ldr	r3, [r3, #0]
    276e:	2b00      	cmp	r3, #0
    2770:	d007      	beq.n	2782 <GameAdvance+0x166>
    2772:	f640 23ec 	movw	r3, #2796	; 0xaec
    2776:	f2c2 0300 	movt	r3, #8192	; 0x2000
    277a:	681b      	ldr	r3, [r3, #0]
    277c:	f103 32ff 	add.w	r2, r3, #4294967295
    2780:	e001      	b.n	2786 <GameAdvance+0x16a>
    2782:	f04f 0200 	mov.w	r2, #0
    2786:	f640 23ec 	movw	r3, #2796	; 0xaec
    278a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    278e:	601a      	str	r2, [r3, #0]

		timer_set(delay, NULL);
    2790:	6a38      	ldr	r0, [r7, #32]
    2792:	f04f 0100 	mov.w	r1, #0
    2796:	f000 fc57 	bl	3048 <timer_set>
	}
	led_send(&led_inst, 0, led_update_period_usecs);
    279a:	f240 0310 	movw	r3, #16
    279e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27a2:	681b      	ldr	r3, [r3, #0]
    27a4:	f640 6068 	movw	r0, #3688	; 0xe68
    27a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    27ac:	f04f 0100 	mov.w	r1, #0
    27b0:	461a      	mov	r2, r3
    27b2:	f000 ff65 	bl	3680 <led_send>

	if(N64ButtonPressed(&n64, BUTTON_R)) {
    27b6:	f640 20e4 	movw	r0, #2788	; 0xae4
    27ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    27be:	f04f 0109 	mov.w	r1, #9
    27c2:	f001 fbbb 	bl	3f3c <N64ButtonPressed>
    27c6:	4603      	mov	r3, r0
    27c8:	2b00      	cmp	r3, #0
    27ca:	d007      	beq.n	27dc <GameAdvance+0x1c0>
		state = kill;
    27cc:	f640 3308 	movw	r3, #2824	; 0xb08
    27d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d4:	f04f 0207 	mov.w	r2, #7
    27d8:	701a      	strb	r2, [r3, #0]
    27da:	e019      	b.n	2810 <GameAdvance+0x1f4>
	}
	else if(N64ButtonPressed(&n64, BUTTON_START)) {
    27dc:	f640 20e4 	movw	r0, #2788	; 0xae4
    27e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    27e4:	f04f 0103 	mov.w	r1, #3
    27e8:	f001 fba8 	bl	3f3c <N64ButtonPressed>
    27ec:	4603      	mov	r3, r0
    27ee:	2b00      	cmp	r3, #0
    27f0:	d007      	beq.n	2802 <GameAdvance+0x1e6>
		state = calibrate;
    27f2:	f640 3308 	movw	r3, #2824	; 0xb08
    27f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27fa:	f04f 0200 	mov.w	r2, #0
    27fe:	701a      	strb	r2, [r3, #0]
    2800:	e006      	b.n	2810 <GameAdvance+0x1f4>
		state = lost;
	}
	else if(grid_count(&grid_inst, 'D') == 0) {
		state = won;
	}*/ else {
		state = advance;
    2802:	f640 3308 	movw	r3, #2824	; 0xb08
    2806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    280a:	f04f 0203 	mov.w	r2, #3
    280e:	701a      	strb	r2, [r3, #0]
	}
}
    2810:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    2814:	46bd      	mov	sp, r7
    2816:	bd90      	pop	{r4, r7, pc}
    2818:	20000a9c 	.word	0x20000a9c

0000281c <GameWon>:

void GameWon(int init)
{
    281c:	b580      	push	{r7, lr}
    281e:	b084      	sub	sp, #16
    2820:	af02      	add	r7, sp, #8
    2822:	6078      	str	r0, [r7, #4]
	send_robot_cmd(STOP);
    2824:	f04f 0001 	mov.w	r0, #1
    2828:	f7ff fb36 	bl	1e98 <send_robot_cmd>
	led_rand_show(&led_inst, 0, led_inst.num_leds, 0, 1000000, 3000000);
    282c:	f640 6368 	movw	r3, #3688	; 0xe68
    2830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2834:	681a      	ldr	r2, [r3, #0]
    2836:	f244 2340 	movw	r3, #16960	; 0x4240
    283a:	f2c0 030f 	movt	r3, #15
    283e:	9300      	str	r3, [sp, #0]
    2840:	f24c 63c0 	movw	r3, #50880	; 0xc6c0
    2844:	f2c0 032d 	movt	r3, #45	; 0x2d
    2848:	9301      	str	r3, [sp, #4]
    284a:	f640 6068 	movw	r0, #3688	; 0xe68
    284e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2852:	f04f 0100 	mov.w	r1, #0
    2856:	f04f 0300 	mov.w	r3, #0
    285a:	f000 ffb5 	bl	37c8 <led_rand_show>
	state = idle;
    285e:	f640 3308 	movw	r3, #2824	; 0xb08
    2862:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2866:	f04f 0206 	mov.w	r2, #6
    286a:	701a      	strb	r2, [r3, #0]
}
    286c:	f107 0708 	add.w	r7, r7, #8
    2870:	46bd      	mov	sp, r7
    2872:	bd80      	pop	{r7, pc}

00002874 <GameLost>:

void GameLost(int init)
{
    2874:	b580      	push	{r7, lr}
    2876:	b086      	sub	sp, #24
    2878:	af02      	add	r7, sp, #8
    287a:	6078      	str	r0, [r7, #4]
	send_robot_cmd(STOP);
    287c:	f04f 0001 	mov.w	r0, #1
    2880:	f7ff fb0a 	bl	1e98 <send_robot_cmd>
	led_set_colors(&led_inst, 0, led_inst.num_leds, 0, COLOR_RED);
    2884:	f640 6368 	movw	r3, #3688	; 0xe68
    2888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    288c:	f8d3 c000 	ldr.w	ip, [r3]
    2890:	f04f 33ff 	mov.w	r3, #4294967295
    2894:	733b      	strb	r3, [r7, #12]
    2896:	f04f 0300 	mov.w	r3, #0
    289a:	737b      	strb	r3, [r7, #13]
    289c:	f04f 0300 	mov.w	r3, #0
    28a0:	73bb      	strb	r3, [r7, #14]
    28a2:	466b      	mov	r3, sp
    28a4:	f107 020c 	add.w	r2, r7, #12
    28a8:	6812      	ldr	r2, [r2, #0]
    28aa:	4611      	mov	r1, r2
    28ac:	8019      	strh	r1, [r3, #0]
    28ae:	f103 0302 	add.w	r3, r3, #2
    28b2:	ea4f 4212 	mov.w	r2, r2, lsr #16
    28b6:	701a      	strb	r2, [r3, #0]
    28b8:	f640 6068 	movw	r0, #3688	; 0xe68
    28bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28c0:	f04f 0100 	mov.w	r1, #0
    28c4:	4662      	mov	r2, ip
    28c6:	f04f 0300 	mov.w	r3, #0
    28ca:	f000 febd 	bl	3648 <led_set_colors>
	led_send(&led_inst, 0, 3000000);
    28ce:	f640 6068 	movw	r0, #3688	; 0xe68
    28d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28d6:	f04f 0100 	mov.w	r1, #0
    28da:	f24c 62c0 	movw	r2, #50880	; 0xc6c0
    28de:	f2c0 022d 	movt	r2, #45	; 0x2d
    28e2:	f000 fecd 	bl	3680 <led_send>
	state = idle;
    28e6:	f640 3308 	movw	r3, #2824	; 0xb08
    28ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ee:	f04f 0206 	mov.w	r2, #6
    28f2:	701a      	strb	r2, [r3, #0]
}
    28f4:	f107 0710 	add.w	r7, r7, #16
    28f8:	46bd      	mov	sp, r7
    28fa:	bd80      	pop	{r7, pc}

000028fc <GameIdle>:

void GameIdle(int init) {
    28fc:	b580      	push	{r7, lr}
    28fe:	b082      	sub	sp, #8
    2900:	af00      	add	r7, sp, #0
    2902:	6078      	str	r0, [r7, #4]
	if(init) {
    2904:	687b      	ldr	r3, [r7, #4]
    2906:	2b00      	cmp	r3, #0
    2908:	d015      	beq.n	2936 <GameIdle+0x3a>
		grid_init(&grid_inst, pacman_occupancy);
    290a:	f640 20f0 	movw	r0, #2800	; 0xaf0
    290e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2912:	f240 0114 	movw	r1, #20
    2916:	f2c2 0100 	movt	r1, #8192	; 0x2000
    291a:	f000 ffb9 	bl	3890 <grid_init>
		set_colors_grid(&led_inst, &grid_inst, 0);
    291e:	f640 6068 	movw	r0, #3688	; 0xe68
    2922:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2926:	f640 21f0 	movw	r1, #2800	; 0xaf0
    292a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    292e:	f04f 0200 	mov.w	r2, #0
    2932:	f7ff f9af 	bl	1c94 <set_colors_grid>
	}
	if(N64ButtonPressed(&n64, BUTTON_START)) {
    2936:	f640 20e4 	movw	r0, #2788	; 0xae4
    293a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    293e:	f04f 0103 	mov.w	r1, #3
    2942:	f001 fafb 	bl	3f3c <N64ButtonPressed>
    2946:	4603      	mov	r3, r0
    2948:	2b00      	cmp	r3, #0
    294a:	d007      	beq.n	295c <GameIdle+0x60>
		state = calibrate;
    294c:	f640 3308 	movw	r3, #2824	; 0xb08
    2950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2954:	f04f 0200 	mov.w	r2, #0
    2958:	701a      	strb	r2, [r3, #0]
    295a:	e019      	b.n	2990 <GameIdle+0x94>
	}
	else if(N64ButtonPressed(&n64, BUTTON_Z)) {
    295c:	f640 20e4 	movw	r0, #2788	; 0xae4
    2960:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2964:	f04f 0102 	mov.w	r1, #2
    2968:	f001 fae8 	bl	3f3c <N64ButtonPressed>
    296c:	4603      	mov	r3, r0
    296e:	2b00      	cmp	r3, #0
    2970:	d007      	beq.n	2982 <GameIdle+0x86>
		state = kill;
    2972:	f640 3308 	movw	r3, #2824	; 0xb08
    2976:	f2c2 0300 	movt	r3, #8192	; 0x2000
    297a:	f04f 0207 	mov.w	r2, #7
    297e:	701a      	strb	r2, [r3, #0]
    2980:	e006      	b.n	2990 <GameIdle+0x94>
	}
	else {
		state = idle;
    2982:	f640 3308 	movw	r3, #2824	; 0xb08
    2986:	f2c2 0300 	movt	r3, #8192	; 0x2000
    298a:	f04f 0206 	mov.w	r2, #6
    298e:	701a      	strb	r2, [r3, #0]
	}
	led_send(&led_inst, 0, 1000000);
    2990:	f640 6068 	movw	r0, #3688	; 0xe68
    2994:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2998:	f04f 0100 	mov.w	r1, #0
    299c:	f244 2240 	movw	r2, #16960	; 0x4240
    29a0:	f2c0 020f 	movt	r2, #15
    29a4:	f000 fe6c 	bl	3680 <led_send>
}
    29a8:	f107 0708 	add.w	r7, r7, #8
    29ac:	46bd      	mov	sp, r7
    29ae:	bd80      	pop	{r7, pc}

000029b0 <GameKill>:

void GameKill(int init)
{
    29b0:	b580      	push	{r7, lr}
    29b2:	b086      	sub	sp, #24
    29b4:	af02      	add	r7, sp, #8
    29b6:	6078      	str	r0, [r7, #4]
	send_robot_cmd(STOP);
    29b8:	f04f 0001 	mov.w	r0, #1
    29bc:	f7ff fa6c 	bl	1e98 <send_robot_cmd>
	led_set_colors(&led_inst, 0, led_inst.num_leds, 0, COLOR_BLACK);
    29c0:	f640 6368 	movw	r3, #3688	; 0xe68
    29c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29c8:	f8d3 c000 	ldr.w	ip, [r3]
    29cc:	f04f 0300 	mov.w	r3, #0
    29d0:	733b      	strb	r3, [r7, #12]
    29d2:	f04f 0300 	mov.w	r3, #0
    29d6:	737b      	strb	r3, [r7, #13]
    29d8:	f04f 0300 	mov.w	r3, #0
    29dc:	73bb      	strb	r3, [r7, #14]
    29de:	466b      	mov	r3, sp
    29e0:	f107 020c 	add.w	r2, r7, #12
    29e4:	6812      	ldr	r2, [r2, #0]
    29e6:	4611      	mov	r1, r2
    29e8:	8019      	strh	r1, [r3, #0]
    29ea:	f103 0302 	add.w	r3, r3, #2
    29ee:	ea4f 4212 	mov.w	r2, r2, lsr #16
    29f2:	701a      	strb	r2, [r3, #0]
    29f4:	f640 6068 	movw	r0, #3688	; 0xe68
    29f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    29fc:	f04f 0100 	mov.w	r1, #0
    2a00:	4662      	mov	r2, ip
    2a02:	f04f 0300 	mov.w	r3, #0
    2a06:	f000 fe1f 	bl	3648 <led_set_colors>
	led_send(&led_inst, 0, 0);
    2a0a:	f640 6068 	movw	r0, #3688	; 0xe68
    2a0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a12:	f04f 0100 	mov.w	r1, #0
    2a16:	f04f 0200 	mov.w	r2, #0
    2a1a:	f000 fe31 	bl	3680 <led_send>
	N64Disable(&n64);
    2a1e:	f640 20e4 	movw	r0, #2788	; 0xae4
    2a22:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a26:	f001 fa53 	bl	3ed0 <N64Disable>
	led_destroy(&led_inst);
    2a2a:	f640 6068 	movw	r0, #3688	; 0xe68
    2a2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a32:	f000 fd53 	bl	34dc <led_destroy>
	grid_destroy(&grid_inst);
    2a36:	f640 20f0 	movw	r0, #2800	; 0xaf0
    2a3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a3e:	f000 ffb9 	bl	39b4 <grid_destroy>
	grid_destroy(&grid_inst_init);
    2a42:	f640 20b8 	movw	r0, #2744	; 0xab8
    2a46:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a4a:	f000 ffb3 	bl	39b4 <grid_destroy>
	state = kill;
    2a4e:	f640 3308 	movw	r3, #2824	; 0xb08
    2a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a56:	f04f 0207 	mov.w	r2, #7
    2a5a:	701a      	strb	r2, [r3, #0]
}
    2a5c:	f107 0710 	add.w	r7, r7, #16
    2a60:	46bd      	mov	sp, r7
    2a62:	bd80      	pop	{r7, pc}

00002a64 <main>:
		{'D',  {64, 50, 0}},
		{'\0', {0, 0, 0}}
};

int main()
{
    2a64:	b580      	push	{r7, lr}
    2a66:	af00      	add	r7, sp, #0
	clk_init();
    2a68:	f001 f8f8 	bl	3c5c <clk_init>
	clk_set_freq_hz(CLK_FAB, 96E6);
    2a6c:	f04f 0000 	mov.w	r0, #0
    2a70:	f64d 0100 	movw	r1, #55296	; 0xd800
    2a74:	f2c0 51b8 	movt	r1, #1464	; 0x5b8
    2a78:	f001 f916 	bl	3ca8 <clk_set_freq_hz>
	clk_set_freq_hz(CLK_P0, 96E6);
    2a7c:	f04f 0001 	mov.w	r0, #1
    2a80:	f64d 0100 	movw	r1, #55296	; 0xd800
    2a84:	f2c0 51b8 	movt	r1, #1464	; 0x5b8
    2a88:	f001 f90e 	bl	3ca8 <clk_set_freq_hz>

	GameInit(occupancy, char_color_pairs, LED_UART_ADDR, N64_UART_ADDR);
    2a8c:	f240 0348 	movw	r3, #72	; 0x48
    2a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a94:	681a      	ldr	r2, [r3, #0]
    2a96:	f240 034c 	movw	r3, #76	; 0x4c
    2a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a9e:	681b      	ldr	r3, [r3, #0]
    2aa0:	f240 0050 	movw	r0, #80	; 0x50
    2aa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2aa8:	f240 0184 	movw	r1, #132	; 0x84
    2aac:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2ab0:	f7ff fbfa 	bl	22a8 <GameInit>
	return 0;
    2ab4:	f04f 0300 	mov.w	r3, #0
}
    2ab8:	4618      	mov	r0, r3
    2aba:	bd80      	pop	{r7, pc}

00002abc <reset_curr_packet>:
	struct XPacket packet;
	uint32_t curr_byte_pos;
} curr_packet;

void reset_curr_packet()
{
    2abc:	b580      	push	{r7, lr}
    2abe:	af00      	add	r7, sp, #0
	memset(&curr_packet, 0, sizeof(curr_packet));
    2ac0:	f640 607c 	movw	r0, #3708	; 0xe7c
    2ac4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2ac8:	f04f 0100 	mov.w	r1, #0
    2acc:	f04f 0218 	mov.w	r2, #24
    2ad0:	f004 f9e2 	bl	6e98 <memset>
}
    2ad4:	bd80      	pop	{r7, pc}
    2ad6:	bf00      	nop

00002ad8 <handle_recv_data>:

int handle_recv_data(uint8_t *data, size_t size_data)
{
    2ad8:	b580      	push	{r7, lr}
    2ada:	b084      	sub	sp, #16
    2adc:	af00      	add	r7, sp, #0
    2ade:	6078      	str	r0, [r7, #4]
    2ae0:	6039      	str	r1, [r7, #0]
	uint8_t *curr_pos = ((uint8_t *)(&curr_packet.packet)) + curr_packet.curr_byte_pos;
    2ae2:	f640 637c 	movw	r3, #3708	; 0xe7c
    2ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aea:	695a      	ldr	r2, [r3, #20]
    2aec:	f640 637c 	movw	r3, #3708	; 0xe7c
    2af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2af4:	4413      	add	r3, r2
    2af6:	60fb      	str	r3, [r7, #12]
	memcpy(curr_pos, data, size_data);
    2af8:	68f8      	ldr	r0, [r7, #12]
    2afa:	6879      	ldr	r1, [r7, #4]
    2afc:	683a      	ldr	r2, [r7, #0]
    2afe:	f004 f8a7 	bl	6c50 <memcpy>
	curr_packet.curr_byte_pos += size_data;
    2b02:	f640 637c 	movw	r3, #3708	; 0xe7c
    2b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b0a:	695a      	ldr	r2, [r3, #20]
    2b0c:	683b      	ldr	r3, [r7, #0]
    2b0e:	441a      	add	r2, r3
    2b10:	f640 637c 	movw	r3, #3708	; 0xe7c
    2b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b18:	615a      	str	r2, [r3, #20]
	return curr_packet.curr_byte_pos >= sizeof(struct XPacket);
    2b1a:	f640 637c 	movw	r3, #3708	; 0xe7c
    2b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b22:	695b      	ldr	r3, [r3, #20]
    2b24:	2b11      	cmp	r3, #17
    2b26:	bf94      	ite	ls
    2b28:	2300      	movls	r3, #0
    2b2a:	2301      	movhi	r3, #1
}
    2b2c:	4618      	mov	r0, r3
    2b2e:	f107 0710 	add.w	r7, r7, #16
    2b32:	46bd      	mov	sp, r7
    2b34:	bd80      	pop	{r7, pc}
    2b36:	bf00      	nop

00002b38 <extract_data>:

struct XData *extract_data(struct XPacket *packet)
{
    2b38:	b480      	push	{r7}
    2b3a:	b083      	sub	sp, #12
    2b3c:	af00      	add	r7, sp, #0
    2b3e:	6078      	str	r0, [r7, #4]
	if (packet->sender_id != device.xid &&
    2b40:	687b      	ldr	r3, [r7, #4]
    2b42:	7c1a      	ldrb	r2, [r3, #16]
    2b44:	f640 6394 	movw	r3, #3732	; 0xe94
    2b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b4c:	785b      	ldrb	r3, [r3, #1]
    2b4e:	429a      	cmp	r2, r3
    2b50:	d00e      	beq.n	2b70 <extract_data+0x38>
			(packet->target_id == device.xid || packet->target_id == (uint8_t)ID_BROADCAST))
    2b52:	687b      	ldr	r3, [r7, #4]
    2b54:	7c5a      	ldrb	r2, [r3, #17]
    2b56:	f640 6394 	movw	r3, #3732	; 0xe94
    2b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b5e:	785b      	ldrb	r3, [r3, #1]
	return curr_packet.curr_byte_pos >= sizeof(struct XPacket);
}

struct XData *extract_data(struct XPacket *packet)
{
	if (packet->sender_id != device.xid &&
    2b60:	429a      	cmp	r2, r3
    2b62:	d003      	beq.n	2b6c <extract_data+0x34>
			(packet->target_id == device.xid || packet->target_id == (uint8_t)ID_BROADCAST))
    2b64:	687b      	ldr	r3, [r7, #4]
    2b66:	7c5b      	ldrb	r3, [r3, #17]
	return curr_packet.curr_byte_pos >= sizeof(struct XPacket);
}

struct XData *extract_data(struct XPacket *packet)
{
	if (packet->sender_id != device.xid &&
    2b68:	2bff      	cmp	r3, #255	; 0xff
    2b6a:	d101      	bne.n	2b70 <extract_data+0x38>
			(packet->target_id == device.xid || packet->target_id == (uint8_t)ID_BROADCAST))
	{
		return &packet->data;
    2b6c:	687b      	ldr	r3, [r7, #4]
    2b6e:	e001      	b.n	2b74 <extract_data+0x3c>
	}
	return NULL;
    2b70:	f04f 0300 	mov.w	r3, #0
}
    2b74:	4618      	mov	r0, r3
    2b76:	f107 070c 	add.w	r7, r7, #12
    2b7a:	46bd      	mov	sp, r7
    2b7c:	bc80      	pop	{r7}
    2b7e:	4770      	bx	lr

00002b80 <data_rcv_irq>:

void data_rcv_irq(mss_uart_instance_t *this_uart)
{
    2b80:	b580      	push	{r7, lr}
    2b82:	b086      	sub	sp, #24
    2b84:	af00      	add	r7, sp, #0
    2b86:	6078      	str	r0, [r7, #4]
	uint8_t data[8];
	size_t num_bytes = MSS_UART_get_rx(&g_mss_uart1, data, sizeof(data));
    2b88:	f107 0308 	add.w	r3, r7, #8
    2b8c:	f640 7014 	movw	r0, #3860	; 0xf14
    2b90:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2b94:	4619      	mov	r1, r3
    2b96:	f04f 0208 	mov.w	r2, #8
    2b9a:	f001 fc87 	bl	44ac <MSS_UART_get_rx>
    2b9e:	4603      	mov	r3, r0
    2ba0:	613b      	str	r3, [r7, #16]
	if (handle_recv_data(data, num_bytes))
    2ba2:	f107 0308 	add.w	r3, r7, #8
    2ba6:	4618      	mov	r0, r3
    2ba8:	6939      	ldr	r1, [r7, #16]
    2baa:	f7ff ff95 	bl	2ad8 <handle_recv_data>
    2bae:	4603      	mov	r3, r0
    2bb0:	2b00      	cmp	r3, #0
    2bb2:	d01a      	beq.n	2bea <data_rcv_irq+0x6a>
	{
		struct XData *xdata = extract_data(&curr_packet.packet);
    2bb4:	f640 607c 	movw	r0, #3708	; 0xe7c
    2bb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2bbc:	f7ff ffbc 	bl	2b38 <extract_data>
    2bc0:	4603      	mov	r3, r0
    2bc2:	617b      	str	r3, [r7, #20]
		if (xdata && device.rcv)
    2bc4:	697b      	ldr	r3, [r7, #20]
    2bc6:	2b00      	cmp	r3, #0
    2bc8:	d00d      	beq.n	2be6 <data_rcv_irq+0x66>
    2bca:	f640 6394 	movw	r3, #3732	; 0xe94
    2bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd2:	685b      	ldr	r3, [r3, #4]
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	d006      	beq.n	2be6 <data_rcv_irq+0x66>
			device.rcv(xdata);
    2bd8:	f640 6394 	movw	r3, #3732	; 0xe94
    2bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2be0:	685b      	ldr	r3, [r3, #4]
    2be2:	6978      	ldr	r0, [r7, #20]
    2be4:	4798      	blx	r3
		reset_curr_packet();
    2be6:	f7ff ff69 	bl	2abc <reset_curr_packet>
	}
}
    2bea:	f107 0718 	add.w	r7, r7, #24
    2bee:	46bd      	mov	sp, r7
    2bf0:	bd80      	pop	{r7, pc}
    2bf2:	bf00      	nop

00002bf4 <send_data>:

void send_data(const struct XPacket *packet)
{
    2bf4:	b580      	push	{r7, lr}
    2bf6:	b082      	sub	sp, #8
    2bf8:	af00      	add	r7, sp, #0
    2bfa:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx(&g_mss_uart1, (const uint8_t *)(packet), sizeof(*packet));
    2bfc:	687b      	ldr	r3, [r7, #4]
    2bfe:	f640 7014 	movw	r0, #3860	; 0xf14
    2c02:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c06:	4619      	mov	r1, r3
    2c08:	f04f 0212 	mov.w	r2, #18
    2c0c:	f001 fbdc 	bl	43c8 <MSS_UART_polled_tx>
}
    2c10:	f107 0708 	add.w	r7, r7, #8
    2c14:	46bd      	mov	sp, r7
    2c16:	bd80      	pop	{r7, pc}

00002c18 <XInit>:

void XInit(XType type, uint8_t id, ReceiveFn fn)
{
    2c18:	b580      	push	{r7, lr}
    2c1a:	b082      	sub	sp, #8
    2c1c:	af00      	add	r7, sp, #0
    2c1e:	460b      	mov	r3, r1
    2c20:	603a      	str	r2, [r7, #0]
    2c22:	4602      	mov	r2, r0
    2c24:	71fa      	strb	r2, [r7, #7]
    2c26:	71bb      	strb	r3, [r7, #6]
	// init device
	device.type = type;
    2c28:	f640 6394 	movw	r3, #3732	; 0xe94
    2c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c30:	79fa      	ldrb	r2, [r7, #7]
    2c32:	701a      	strb	r2, [r3, #0]
	device.xid = id;
    2c34:	f640 6394 	movw	r3, #3732	; 0xe94
    2c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c3c:	79ba      	ldrb	r2, [r7, #6]
    2c3e:	705a      	strb	r2, [r3, #1]
	device.rcv = fn;
    2c40:	f640 6394 	movw	r3, #3732	; 0xe94
    2c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c48:	683a      	ldr	r2, [r7, #0]
    2c4a:	605a      	str	r2, [r3, #4]

	// init current packet
	reset_curr_packet();
    2c4c:	f7ff ff36 	bl	2abc <reset_curr_packet>

	// init uart
	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY);
    2c50:	f640 7014 	movw	r0, #3860	; 0xf14
    2c54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c58:	f44f 5116 	mov.w	r1, #9600	; 0x2580
    2c5c:	f04f 0203 	mov.w	r2, #3
    2c60:	f001 fab0 	bl	41c4 <MSS_UART_init>
	MSS_UART_set_rx_handler(&g_mss_uart1, &data_rcv_irq, MSS_UART_FIFO_EIGHT_BYTES);
    2c64:	f640 7014 	movw	r0, #3860	; 0xf14
    2c68:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c6c:	f642 3181 	movw	r1, #11137	; 0x2b81
    2c70:	f2c0 0100 	movt	r1, #0
    2c74:	f04f 0280 	mov.w	r2, #128	; 0x80
    2c78:	f001 fdd6 	bl	4828 <MSS_UART_set_rx_handler>
	MSS_UART_enable_irq(&g_mss_uart1, MSS_UART_RBF_IRQ);
    2c7c:	f640 7014 	movw	r0, #3860	; 0xf14
    2c80:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c84:	f04f 0101 	mov.w	r1, #1
    2c88:	f001 fc7e 	bl	4588 <MSS_UART_enable_irq>
}
    2c8c:	f107 0708 	add.w	r7, r7, #8
    2c90:	46bd      	mov	sp, r7
    2c92:	bd80      	pop	{r7, pc}

00002c94 <XBroadcast>:

void XBroadcast(const struct XData *data)
{
    2c94:	b580      	push	{r7, lr}
    2c96:	b082      	sub	sp, #8
    2c98:	af00      	add	r7, sp, #0
    2c9a:	6078      	str	r0, [r7, #4]
	ASSERT(device.type == COORDINATOR);
    2c9c:	f640 6394 	movw	r3, #3732	; 0xe94
    2ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ca4:	781b      	ldrb	r3, [r3, #0]
    2ca6:	2b00      	cmp	r3, #0
    2ca8:	d000      	beq.n	2cac <XBroadcast+0x18>
    2caa:	be00      	bkpt	0x0000
	XSend(data, ID_BROADCAST);
    2cac:	6878      	ldr	r0, [r7, #4]
    2cae:	f04f 01ff 	mov.w	r1, #255	; 0xff
    2cb2:	f000 f805 	bl	2cc0 <XSend>
}
    2cb6:	f107 0708 	add.w	r7, r7, #8
    2cba:	46bd      	mov	sp, r7
    2cbc:	bd80      	pop	{r7, pc}
    2cbe:	bf00      	nop

00002cc0 <XSend>:

void XSend(const struct XData *data, uint8_t target_id)
{
    2cc0:	b580      	push	{r7, lr}
    2cc2:	b088      	sub	sp, #32
    2cc4:	af00      	add	r7, sp, #0
    2cc6:	6078      	str	r0, [r7, #4]
    2cc8:	460b      	mov	r3, r1
    2cca:	70fb      	strb	r3, [r7, #3]
	struct XPacket packet;
	packet.data = *data;
    2ccc:	687b      	ldr	r3, [r7, #4]
    2cce:	f107 010c 	add.w	r1, r7, #12
    2cd2:	461a      	mov	r2, r3
    2cd4:	f04f 0310 	mov.w	r3, #16
    2cd8:	4608      	mov	r0, r1
    2cda:	4611      	mov	r1, r2
    2cdc:	461a      	mov	r2, r3
    2cde:	f003 ffb7 	bl	6c50 <memcpy>
	packet.target_id = target_id;
    2ce2:	78fb      	ldrb	r3, [r7, #3]
    2ce4:	777b      	strb	r3, [r7, #29]
	packet.sender_id = device.xid;
    2ce6:	f640 6394 	movw	r3, #3732	; 0xe94
    2cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cee:	785b      	ldrb	r3, [r3, #1]
    2cf0:	773b      	strb	r3, [r7, #28]
	send_data(&packet);
    2cf2:	f107 030c 	add.w	r3, r7, #12
    2cf6:	4618      	mov	r0, r3
    2cf8:	f7ff ff7c 	bl	2bf4 <send_data>
}
    2cfc:	f107 0720 	add.w	r7, r7, #32
    2d00:	46bd      	mov	sp, r7
    2d02:	bd80      	pop	{r7, pc}

00002d04 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2d04:	b480      	push	{r7}
    2d06:	b083      	sub	sp, #12
    2d08:	af00      	add	r7, sp, #0
    2d0a:	4603      	mov	r3, r0
    2d0c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2d0e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d1a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d1e:	88f9      	ldrh	r1, [r7, #6]
    2d20:	f001 011f 	and.w	r1, r1, #31
    2d24:	f04f 0001 	mov.w	r0, #1
    2d28:	fa00 f101 	lsl.w	r1, r0, r1
    2d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d30:	f107 070c 	add.w	r7, r7, #12
    2d34:	46bd      	mov	sp, r7
    2d36:	bc80      	pop	{r7}
    2d38:	4770      	bx	lr
    2d3a:	bf00      	nop

00002d3c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2d3c:	b480      	push	{r7}
    2d3e:	b083      	sub	sp, #12
    2d40:	af00      	add	r7, sp, #0
    2d42:	4603      	mov	r3, r0
    2d44:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2d46:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d52:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d56:	88f9      	ldrh	r1, [r7, #6]
    2d58:	f001 011f 	and.w	r1, r1, #31
    2d5c:	f04f 0001 	mov.w	r0, #1
    2d60:	fa00 f101 	lsl.w	r1, r0, r1
    2d64:	f102 0220 	add.w	r2, r2, #32
    2d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d6c:	f107 070c 	add.w	r7, r7, #12
    2d70:	46bd      	mov	sp, r7
    2d72:	bc80      	pop	{r7}
    2d74:	4770      	bx	lr
    2d76:	bf00      	nop

00002d78 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2d78:	b480      	push	{r7}
    2d7a:	b083      	sub	sp, #12
    2d7c:	af00      	add	r7, sp, #0
    2d7e:	4603      	mov	r3, r0
    2d80:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2d82:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d86:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d8a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d8e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d92:	88f9      	ldrh	r1, [r7, #6]
    2d94:	f001 011f 	and.w	r1, r1, #31
    2d98:	f04f 0001 	mov.w	r0, #1
    2d9c:	fa00 f101 	lsl.w	r1, r0, r1
    2da0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2da8:	f107 070c 	add.w	r7, r7, #12
    2dac:	46bd      	mov	sp, r7
    2dae:	bc80      	pop	{r7}
    2db0:	4770      	bx	lr
    2db2:	bf00      	nop

00002db4 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    2db4:	b580      	push	{r7, lr}
    2db6:	b082      	sub	sp, #8
    2db8:	af00      	add	r7, sp, #0
    2dba:	4603      	mov	r3, r0
    2dbc:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    2dbe:	f04f 0014 	mov.w	r0, #20
    2dc2:	f7ff ffbb 	bl	2d3c <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    2dc6:	f242 0300 	movw	r3, #8192	; 0x2000
    2dca:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2dce:	f242 0200 	movw	r2, #8192	; 0x2000
    2dd2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2dd6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2dd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    2ddc:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    2dde:	f245 0300 	movw	r3, #20480	; 0x5000
    2de2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2de6:	f04f 0200 	mov.w	r2, #0
    2dea:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    2dec:	f240 0300 	movw	r3, #0
    2df0:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2df4:	f04f 0200 	mov.w	r2, #0
    2df8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    2dfc:	f240 0300 	movw	r3, #0
    2e00:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2e04:	f04f 0200 	mov.w	r2, #0
    2e08:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    2e0c:	f240 0300 	movw	r3, #0
    2e10:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2e14:	79fa      	ldrb	r2, [r7, #7]
    2e16:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
    2e1a:	f245 0300 	movw	r3, #20480	; 0x5000
    2e1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2e22:	f04f 0201 	mov.w	r2, #1
    2e26:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
    2e28:	f04f 0014 	mov.w	r0, #20
    2e2c:	f7ff ffa4 	bl	2d78 <NVIC_ClearPendingIRQ>
}
    2e30:	f107 0708 	add.w	r7, r7, #8
    2e34:	46bd      	mov	sp, r7
    2e36:	bd80      	pop	{r7, pc}

00002e38 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    2e38:	b480      	push	{r7}
    2e3a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    2e3c:	f240 0300 	movw	r3, #0
    2e40:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2e44:	f04f 0201 	mov.w	r2, #1
    2e48:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    2e4c:	46bd      	mov	sp, r7
    2e4e:	bc80      	pop	{r7}
    2e50:	4770      	bx	lr
    2e52:	bf00      	nop

00002e54 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    2e54:	b480      	push	{r7}
    2e56:	b083      	sub	sp, #12
    2e58:	af00      	add	r7, sp, #0
    2e5a:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
    2e5c:	f245 0300 	movw	r3, #20480	; 0x5000
    2e60:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2e64:	687a      	ldr	r2, [r7, #4]
    2e66:	605a      	str	r2, [r3, #4]
}
    2e68:	f107 070c 	add.w	r7, r7, #12
    2e6c:	46bd      	mov	sp, r7
    2e6e:	bc80      	pop	{r7}
    2e70:	4770      	bx	lr
    2e72:	bf00      	nop

00002e74 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    2e74:	b580      	push	{r7, lr}
    2e76:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
    2e78:	f240 0300 	movw	r3, #0
    2e7c:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2e80:	f04f 0201 	mov.w	r2, #1
    2e84:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
    2e88:	f04f 0014 	mov.w	r0, #20
    2e8c:	f7ff ff3a 	bl	2d04 <NVIC_EnableIRQ>
}
    2e90:	bd80      	pop	{r7, pc}
    2e92:	bf00      	nop

00002e94 <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
    2e94:	b580      	push	{r7, lr}
    2e96:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
    2e98:	f240 0300 	movw	r3, #0
    2e9c:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2ea0:	f04f 0200 	mov.w	r2, #0
    2ea4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
    2ea8:	f04f 0014 	mov.w	r0, #20
    2eac:	f7ff ff46 	bl	2d3c <NVIC_DisableIRQ>
}
    2eb0:	bd80      	pop	{r7, pc}
    2eb2:	bf00      	nop

00002eb4 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
    2eb4:	b580      	push	{r7, lr}
    2eb6:	b082      	sub	sp, #8
    2eb8:	af00      	add	r7, sp, #0
    2eba:	4603      	mov	r3, r0
    2ebc:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
    2ebe:	f04f 0015 	mov.w	r0, #21
    2ec2:	f7ff ff3b 	bl	2d3c <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    2ec6:	f242 0300 	movw	r3, #8192	; 0x2000
    2eca:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2ece:	f242 0200 	movw	r2, #8192	; 0x2000
    2ed2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2ed6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2ed8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    2edc:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    2ede:	f245 0300 	movw	r3, #20480	; 0x5000
    2ee2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2ee6:	f04f 0200 	mov.w	r2, #0
    2eea:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
    2eec:	f240 0300 	movw	r3, #0
    2ef0:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2ef4:	f04f 0200 	mov.w	r2, #0
    2ef8:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
    2efc:	f240 0300 	movw	r3, #0
    2f00:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2f04:	f04f 0200 	mov.w	r2, #0
    2f08:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    2f0c:	f240 0300 	movw	r3, #0
    2f10:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2f14:	79fa      	ldrb	r2, [r7, #7]
    2f16:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
    2f1a:	f245 0300 	movw	r3, #20480	; 0x5000
    2f1e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2f22:	f04f 0201 	mov.w	r2, #1
    2f26:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
    2f28:	f04f 0015 	mov.w	r0, #21
    2f2c:	f7ff ff24 	bl	2d78 <NVIC_ClearPendingIRQ>
}
    2f30:	f107 0708 	add.w	r7, r7, #8
    2f34:	46bd      	mov	sp, r7
    2f36:	bd80      	pop	{r7, pc}

00002f38 <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
    2f38:	b480      	push	{r7}
    2f3a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
    2f3c:	f240 0300 	movw	r3, #0
    2f40:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2f44:	f04f 0201 	mov.w	r2, #1
    2f48:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
    2f4c:	46bd      	mov	sp, r7
    2f4e:	bc80      	pop	{r7}
    2f50:	4770      	bx	lr
    2f52:	bf00      	nop

00002f54 <MSS_TIM2_get_current_value>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_get_current_value() returns the current value of the Timer 2
  down-counter.
 */
static __INLINE uint32_t MSS_TIM2_get_current_value( void )
{
    2f54:	b480      	push	{r7}
    2f56:	af00      	add	r7, sp, #0
    return TIMER->TIM2_VAL;
    2f58:	f245 0300 	movw	r3, #20480	; 0x5000
    2f5c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2f60:	699b      	ldr	r3, [r3, #24]
}
    2f62:	4618      	mov	r0, r3
    2f64:	46bd      	mov	sp, r7
    2f66:	bc80      	pop	{r7}
    2f68:	4770      	bx	lr
    2f6a:	bf00      	nop

00002f6c <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
    2f6c:	b480      	push	{r7}
    2f6e:	b083      	sub	sp, #12
    2f70:	af00      	add	r7, sp, #0
    2f72:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
    2f74:	f245 0300 	movw	r3, #20480	; 0x5000
    2f78:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2f7c:	687a      	ldr	r2, [r7, #4]
    2f7e:	61da      	str	r2, [r3, #28]
}
    2f80:	f107 070c 	add.w	r7, r7, #12
    2f84:	46bd      	mov	sp, r7
    2f86:	bc80      	pop	{r7}
    2f88:	4770      	bx	lr
    2f8a:	bf00      	nop

00002f8c <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
    2f8c:	b580      	push	{r7, lr}
    2f8e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
    2f90:	f240 0300 	movw	r3, #0
    2f94:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2f98:	f04f 0201 	mov.w	r2, #1
    2f9c:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
    2fa0:	f04f 0015 	mov.w	r0, #21
    2fa4:	f7ff feae 	bl	2d04 <NVIC_EnableIRQ>
}
    2fa8:	bd80      	pop	{r7, pc}
    2faa:	bf00      	nop

00002fac <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
    2fac:	b580      	push	{r7, lr}
    2fae:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
    2fb0:	f240 0300 	movw	r3, #0
    2fb4:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2fb8:	f04f 0200 	mov.w	r2, #0
    2fbc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
    2fc0:	f04f 0015 	mov.w	r0, #21
    2fc4:	f7ff feba 	bl	2d3c <NVIC_DisableIRQ>
}
    2fc8:	bd80      	pop	{r7, pc}
    2fca:	bf00      	nop
    2fcc:	0000      	lsls	r0, r0, #0
	...

00002fd0 <usecs_to_cycles>:
#include <stdlib.h>

int timer_complete;
timer_int_t user_timer_int;

uint32_t usecs_to_cycles(uint32_t usecs) {
    2fd0:	b5b0      	push	{r4, r5, r7, lr}
    2fd2:	b082      	sub	sp, #8
    2fd4:	af00      	add	r7, sp, #0
    2fd6:	6078      	str	r0, [r7, #4]
	return (uint32_t)((double)usecs * ((double)clk_get_freq_hz(CLK_P0) / (double)1E6));
    2fd8:	6878      	ldr	r0, [r7, #4]
    2fda:	f002 fc85 	bl	58e8 <__aeabi_ui2d>
    2fde:	4604      	mov	r4, r0
    2fe0:	460d      	mov	r5, r1
    2fe2:	f04f 0001 	mov.w	r0, #1
    2fe6:	f000 fe7b 	bl	3ce0 <clk_get_freq_hz>
    2fea:	4603      	mov	r3, r0
    2fec:	4618      	mov	r0, r3
    2fee:	f002 fc7b 	bl	58e8 <__aeabi_ui2d>
    2ff2:	4602      	mov	r2, r0
    2ff4:	460b      	mov	r3, r1
    2ff6:	4610      	mov	r0, r2
    2ff8:	4619      	mov	r1, r3
    2ffa:	a30b      	add	r3, pc, #44	; (adr r3, 3028 <usecs_to_cycles+0x58>)
    2ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
    3000:	f002 fe12 	bl	5c28 <__aeabi_ddiv>
    3004:	4602      	mov	r2, r0
    3006:	460b      	mov	r3, r1
    3008:	4620      	mov	r0, r4
    300a:	4629      	mov	r1, r5
    300c:	f002 fce2 	bl	59d4 <__aeabi_dmul>
    3010:	4602      	mov	r2, r0
    3012:	460b      	mov	r3, r1
    3014:	4610      	mov	r0, r2
    3016:	4619      	mov	r1, r3
    3018:	f002 ff76 	bl	5f08 <__aeabi_d2uiz>
    301c:	4603      	mov	r3, r0
}
    301e:	4618      	mov	r0, r3
    3020:	f107 0708 	add.w	r7, r7, #8
    3024:	46bd      	mov	sp, r7
    3026:	bdb0      	pop	{r4, r5, r7, pc}
    3028:	00000000 	.word	0x00000000
    302c:	412e8480 	.word	0x412e8480

00003030 <timer_done>:

uint32_t timer_get() {
	return MSS_TIM2_get_current_value();
}

int timer_done() {
    3030:	b580      	push	{r7, lr}
    3032:	af00      	add	r7, sp, #0
	return !MSS_TIM2_get_current_value();
    3034:	f7ff ff8e 	bl	2f54 <MSS_TIM2_get_current_value>
    3038:	4603      	mov	r3, r0
    303a:	2b00      	cmp	r3, #0
    303c:	bf14      	ite	ne
    303e:	2300      	movne	r3, #0
    3040:	2301      	moveq	r3, #1
}
    3042:	4618      	mov	r0, r3
    3044:	bd80      	pop	{r7, pc}
    3046:	bf00      	nop

00003048 <timer_set>:

void timer_set(uint32_t usecs, timer_int_t timer_int)
{
    3048:	b580      	push	{r7, lr}
    304a:	b082      	sub	sp, #8
    304c:	af00      	add	r7, sp, #0
    304e:	6078      	str	r0, [r7, #4]
    3050:	6039      	str	r1, [r7, #0]
	if (usecs == 0)
    3052:	687b      	ldr	r3, [r7, #4]
    3054:	2b00      	cmp	r3, #0
    3056:	d015      	beq.n	3084 <timer_set+0x3c>
		return;
	user_timer_int = timer_int;
    3058:	f640 639c 	movw	r3, #3740	; 0xe9c
    305c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3060:	683a      	ldr	r2, [r7, #0]
    3062:	601a      	str	r2, [r3, #0]
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
    3064:	f04f 0001 	mov.w	r0, #1
    3068:	f7ff ff24 	bl	2eb4 <MSS_TIM2_init>
	MSS_TIM2_enable_irq();
    306c:	f7ff ff8e 	bl	2f8c <MSS_TIM2_enable_irq>
	MSS_TIM2_load_immediate(usecs_to_cycles(usecs));
    3070:	6878      	ldr	r0, [r7, #4]
    3072:	f7ff ffad 	bl	2fd0 <usecs_to_cycles>
    3076:	4603      	mov	r3, r0
    3078:	4618      	mov	r0, r3
    307a:	f7ff ff77 	bl	2f6c <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
    307e:	f7ff ff5b 	bl	2f38 <MSS_TIM2_start>
    3082:	e000      	b.n	3086 <timer_set+0x3e>
}

void timer_set(uint32_t usecs, timer_int_t timer_int)
{
	if (usecs == 0)
		return;
    3084:	bf00      	nop
	user_timer_int = timer_int;
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
	MSS_TIM2_enable_irq();
	MSS_TIM2_load_immediate(usecs_to_cycles(usecs));
	MSS_TIM2_start();
}
    3086:	f107 0708 	add.w	r7, r7, #8
    308a:	46bd      	mov	sp, r7
    308c:	bd80      	pop	{r7, pc}
    308e:	bf00      	nop

00003090 <usleep>:

void usleep(uint32_t usecs) {
    3090:	b580      	push	{r7, lr}
    3092:	b082      	sub	sp, #8
    3094:	af00      	add	r7, sp, #0
    3096:	6078      	str	r0, [r7, #4]
	if(usecs == 0) {
    3098:	687b      	ldr	r3, [r7, #4]
    309a:	2b00      	cmp	r3, #0
    309c:	d01d      	beq.n	30da <usleep+0x4a>
		return;
	}
	MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    309e:	f04f 0001 	mov.w	r0, #1
    30a2:	f7ff fe87 	bl	2db4 <MSS_TIM1_init>
	MSS_TIM1_enable_irq();
    30a6:	f7ff fee5 	bl	2e74 <MSS_TIM1_enable_irq>
	MSS_TIM1_load_immediate(usecs_to_cycles(usecs));
    30aa:	6878      	ldr	r0, [r7, #4]
    30ac:	f7ff ff90 	bl	2fd0 <usecs_to_cycles>
    30b0:	4603      	mov	r3, r0
    30b2:	4618      	mov	r0, r3
    30b4:	f7ff fece 	bl	2e54 <MSS_TIM1_load_immediate>
	timer_complete = 0;
    30b8:	f640 63a0 	movw	r3, #3744	; 0xea0
    30bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30c0:	f04f 0200 	mov.w	r2, #0
    30c4:	601a      	str	r2, [r3, #0]
	MSS_TIM1_start();
    30c6:	f7ff feb7 	bl	2e38 <MSS_TIM1_start>
	while(!timer_complete) {}
    30ca:	f640 63a0 	movw	r3, #3744	; 0xea0
    30ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30d2:	681b      	ldr	r3, [r3, #0]
    30d4:	2b00      	cmp	r3, #0
    30d6:	d0f8      	beq.n	30ca <usleep+0x3a>
    30d8:	e000      	b.n	30dc <usleep+0x4c>
	MSS_TIM2_start();
}

void usleep(uint32_t usecs) {
	if(usecs == 0) {
		return;
    30da:	bf00      	nop
	MSS_TIM1_enable_irq();
	MSS_TIM1_load_immediate(usecs_to_cycles(usecs));
	timer_complete = 0;
	MSS_TIM1_start();
	while(!timer_complete) {}
}
    30dc:	f107 0708 	add.w	r7, r7, #8
    30e0:	46bd      	mov	sp, r7
    30e2:	bd80      	pop	{r7, pc}

000030e4 <Timer1_IRQHandler>:
	timer_complete = 0;
	MSS_TIM1_start();
	while(!timer_complete) {}
}

void Timer1_IRQHandler(void) {
    30e4:	b580      	push	{r7, lr}
    30e6:	af00      	add	r7, sp, #0
	timer_complete = 1;
    30e8:	f640 63a0 	movw	r3, #3744	; 0xea0
    30ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30f0:	f04f 0201 	mov.w	r2, #1
    30f4:	601a      	str	r2, [r3, #0]
	MSS_TIM1_disable_irq();
    30f6:	f7ff fecd 	bl	2e94 <MSS_TIM1_disable_irq>
}
    30fa:	bd80      	pop	{r7, pc}

000030fc <Timer2_IRQHandler>:

void Timer2_IRQHandler(void) {
    30fc:	b580      	push	{r7, lr}
    30fe:	af00      	add	r7, sp, #0
	MSS_TIM2_disable_irq();
    3100:	f7ff ff54 	bl	2fac <MSS_TIM2_disable_irq>
	if (user_timer_int) {
    3104:	f640 639c 	movw	r3, #3740	; 0xe9c
    3108:	f2c2 0300 	movt	r3, #8192	; 0x2000
    310c:	681b      	ldr	r3, [r3, #0]
    310e:	2b00      	cmp	r3, #0
    3110:	d005      	beq.n	311e <Timer2_IRQHandler+0x22>
		user_timer_int();
    3112:	f640 639c 	movw	r3, #3740	; 0xe9c
    3116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    311a:	681b      	ldr	r3, [r3, #0]
    311c:	4798      	blx	r3
	}
	user_timer_int = NULL;
    311e:	f640 639c 	movw	r3, #3740	; 0xe9c
    3122:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3126:	f04f 0200 	mov.w	r2, #0
    312a:	601a      	str	r2, [r3, #0]
	MSS_TIM2_disable_irq();
    312c:	f7ff ff3e 	bl	2fac <MSS_TIM2_disable_irq>
}
    3130:	bd80      	pop	{r7, pc}
    3132:	bf00      	nop

00003134 <robot_receive_data>:

RobotRcv robot_rcv;
struct Robot robot;

void robot_receive_data(const struct XData *data)
{
    3134:	b580      	push	{r7, lr}
    3136:	b084      	sub	sp, #16
    3138:	af00      	add	r7, sp, #0
    313a:	6078      	str	r0, [r7, #4]
	struct Robot r;
	memcpy(&r, data->data, sizeof(r));
    313c:	687b      	ldr	r3, [r7, #4]
    313e:	f107 0208 	add.w	r2, r7, #8
    3142:	4610      	mov	r0, r2
    3144:	4619      	mov	r1, r3
    3146:	f04f 0208 	mov.w	r2, #8
    314a:	f003 fd81 	bl	6c50 <memcpy>
	robot_rcv(&r);
    314e:	f640 63a4 	movw	r3, #3748	; 0xea4
    3152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3156:	681b      	ldr	r3, [r3, #0]
    3158:	f107 0208 	add.w	r2, r7, #8
    315c:	4610      	mov	r0, r2
    315e:	4798      	blx	r3
}
    3160:	f107 0710 	add.w	r7, r7, #16
    3164:	46bd      	mov	sp, r7
    3166:	bd80      	pop	{r7, pc}

00003168 <RobotSetId>:

void RobotSetId(struct Robot *r, robot_id_t id)
{
    3168:	b480      	push	{r7}
    316a:	b083      	sub	sp, #12
    316c:	af00      	add	r7, sp, #0
    316e:	6078      	str	r0, [r7, #4]
    3170:	460b      	mov	r3, r1
    3172:	70fb      	strb	r3, [r7, #3]
	r->id = id;
    3174:	687b      	ldr	r3, [r7, #4]
    3176:	78fa      	ldrb	r2, [r7, #3]
    3178:	719a      	strb	r2, [r3, #6]
}
    317a:	f107 070c 	add.w	r7, r7, #12
    317e:	46bd      	mov	sp, r7
    3180:	bc80      	pop	{r7}
    3182:	4770      	bx	lr

00003184 <RobotGetId>:
{
	r->data.cmd = cmd;
}

robot_id_t RobotGetId(const struct Robot *r)
{
    3184:	b480      	push	{r7}
    3186:	b083      	sub	sp, #12
    3188:	af00      	add	r7, sp, #0
    318a:	6078      	str	r0, [r7, #4]
	return r->id;
    318c:	687b      	ldr	r3, [r7, #4]
    318e:	799b      	ldrb	r3, [r3, #6]
}
    3190:	4618      	mov	r0, r3
    3192:	f107 070c 	add.w	r7, r7, #12
    3196:	46bd      	mov	sp, r7
    3198:	bc80      	pop	{r7}
    319a:	4770      	bx	lr

0000319c <RobotInit>:
{
	return r->data.cmd;
}

void RobotInit(robot_id_t id, RobotRcv rcv)
{
    319c:	b580      	push	{r7, lr}
    319e:	b084      	sub	sp, #16
    31a0:	af00      	add	r7, sp, #0
    31a2:	4603      	mov	r3, r0
    31a4:	6039      	str	r1, [r7, #0]
    31a6:	71fb      	strb	r3, [r7, #7]
	robot_rcv = rcv;
    31a8:	f640 63a4 	movw	r3, #3748	; 0xea4
    31ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31b0:	683a      	ldr	r2, [r7, #0]
    31b2:	601a      	str	r2, [r3, #0]
	memset(&robot, 0, sizeof(robot));
    31b4:	f640 60a8 	movw	r0, #3752	; 0xea8
    31b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    31bc:	f04f 0100 	mov.w	r1, #0
    31c0:	f04f 0208 	mov.w	r2, #8
    31c4:	f003 fe68 	bl	6e98 <memset>
	RobotSetId(&robot, id);
    31c8:	79fb      	ldrb	r3, [r7, #7]
    31ca:	f640 60a8 	movw	r0, #3752	; 0xea8
    31ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
    31d2:	4619      	mov	r1, r3
    31d4:	f7ff ffc8 	bl	3168 <RobotSetId>
	XType type = id == SERVER ? COORDINATOR : CLIENT;
    31d8:	79fb      	ldrb	r3, [r7, #7]
    31da:	2b00      	cmp	r3, #0
    31dc:	bf0c      	ite	eq
    31de:	2300      	moveq	r3, #0
    31e0:	2301      	movne	r3, #1
    31e2:	73fb      	strb	r3, [r7, #15]
	XInit(type, id, &robot_receive_data);
    31e4:	7bfa      	ldrb	r2, [r7, #15]
    31e6:	79fb      	ldrb	r3, [r7, #7]
    31e8:	4610      	mov	r0, r2
    31ea:	4619      	mov	r1, r3
    31ec:	f243 1235 	movw	r2, #12597	; 0x3135
    31f0:	f2c0 0200 	movt	r2, #0
    31f4:	f7ff fd10 	bl	2c18 <XInit>
}
    31f8:	f107 0710 	add.w	r7, r7, #16
    31fc:	46bd      	mov	sp, r7
    31fe:	bd80      	pop	{r7, pc}

00003200 <ServerInit>:

void ServerInit(RobotRcv rcv)
{
    3200:	b580      	push	{r7, lr}
    3202:	b082      	sub	sp, #8
    3204:	af00      	add	r7, sp, #0
    3206:	6078      	str	r0, [r7, #4]
	ASSERT(rcv);
    3208:	687b      	ldr	r3, [r7, #4]
    320a:	2b00      	cmp	r3, #0
    320c:	d100      	bne.n	3210 <ServerInit+0x10>
    320e:	be00      	bkpt	0x0000
	RobotInit(SERVER, rcv);
    3210:	f04f 0000 	mov.w	r0, #0
    3214:	6879      	ldr	r1, [r7, #4]
    3216:	f7ff ffc1 	bl	319c <RobotInit>
}
    321a:	f107 0708 	add.w	r7, r7, #8
    321e:	46bd      	mov	sp, r7
    3220:	bd80      	pop	{r7, pc}
    3222:	bf00      	nop

00003224 <RobotBroadcast>:
	memcpy(data.data, &robot, sizeof(robot));
	XSend(&data, SERVER);
}

void RobotBroadcast(const struct Robot *r)
{
    3224:	b580      	push	{r7, lr}
    3226:	b086      	sub	sp, #24
    3228:	af00      	add	r7, sp, #0
    322a:	6078      	str	r0, [r7, #4]
	ASSERT(robot.id == SERVER);
    322c:	f640 63a8 	movw	r3, #3752	; 0xea8
    3230:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3234:	799b      	ldrb	r3, [r3, #6]
    3236:	2b00      	cmp	r3, #0
    3238:	d000      	beq.n	323c <RobotBroadcast+0x18>
    323a:	be00      	bkpt	0x0000
	struct XData data;
	memset(&data, 0, sizeof(data));
    323c:	f107 0308 	add.w	r3, r7, #8
    3240:	4618      	mov	r0, r3
    3242:	f04f 0100 	mov.w	r1, #0
    3246:	f04f 0210 	mov.w	r2, #16
    324a:	f003 fe25 	bl	6e98 <memset>
	memcpy(data.data, r, sizeof(robot));
    324e:	f107 0308 	add.w	r3, r7, #8
    3252:	4618      	mov	r0, r3
    3254:	6879      	ldr	r1, [r7, #4]
    3256:	f04f 0208 	mov.w	r2, #8
    325a:	f003 fcf9 	bl	6c50 <memcpy>
	XBroadcast(&data);
    325e:	f107 0308 	add.w	r3, r7, #8
    3262:	4618      	mov	r0, r3
    3264:	f7ff fd16 	bl	2c94 <XBroadcast>
}
    3268:	f107 0718 	add.w	r7, r7, #24
    326c:	46bd      	mov	sp, r7
    326e:	bd80      	pop	{r7, pc}

00003270 <is_cherry>:
		a = 0;
	else a = a - b;
	return a;
}

uint8_t is_cherry(uint16_t reading[3]) {
    3270:	b480      	push	{r7}
    3272:	b083      	sub	sp, #12
    3274:	af00      	add	r7, sp, #0
    3276:	6078      	str	r0, [r7, #4]
	//inr diff = abs(reading[0] - 150000);
	if(reading[0] < CHERRY_RED_CHANNEL)
    3278:	687b      	ldr	r3, [r7, #4]
    327a:	881a      	ldrh	r2, [r3, #0]
    327c:	f649 433f 	movw	r3, #39999	; 0x9c3f
    3280:	429a      	cmp	r2, r3
    3282:	d802      	bhi.n	328a <is_cherry+0x1a>
		return 0;
    3284:	f04f 0300 	mov.w	r3, #0
    3288:	e01e      	b.n	32c8 <is_cherry+0x58>
	if((int)reading[0] - (int)reading[1] > CHERRY_DIFF_FROM_RED && (int)reading[0] - (int)reading[2] > CHERRY_DIFF_FROM_RED)
    328a:	687b      	ldr	r3, [r7, #4]
    328c:	881b      	ldrh	r3, [r3, #0]
    328e:	461a      	mov	r2, r3
    3290:	687b      	ldr	r3, [r7, #4]
    3292:	f103 0302 	add.w	r3, r3, #2
    3296:	881b      	ldrh	r3, [r3, #0]
    3298:	ebc3 0202 	rsb	r2, r3, r2
    329c:	f648 03b8 	movw	r3, #35000	; 0x88b8
    32a0:	429a      	cmp	r2, r3
    32a2:	dd0f      	ble.n	32c4 <is_cherry+0x54>
    32a4:	687b      	ldr	r3, [r7, #4]
    32a6:	881b      	ldrh	r3, [r3, #0]
    32a8:	461a      	mov	r2, r3
    32aa:	687b      	ldr	r3, [r7, #4]
    32ac:	f103 0304 	add.w	r3, r3, #4
    32b0:	881b      	ldrh	r3, [r3, #0]
    32b2:	ebc3 0202 	rsb	r2, r3, r2
    32b6:	f648 03b8 	movw	r3, #35000	; 0x88b8
    32ba:	429a      	cmp	r2, r3
    32bc:	dd02      	ble.n	32c4 <is_cherry+0x54>
		return 1;
    32be:	f04f 0301 	mov.w	r3, #1
    32c2:	e001      	b.n	32c8 <is_cherry+0x58>
	return 0;
    32c4:	f04f 0300 	mov.w	r3, #0
}
    32c8:	4618      	mov	r0, r3
    32ca:	f107 070c 	add.w	r7, r7, #12
    32ce:	46bd      	mov	sp, r7
    32d0:	bc80      	pop	{r7}
    32d2:	4770      	bx	lr

000032d4 <is_powerup>:

uint8_t is_powerup(uint16_t reading[3]) {
    32d4:	b590      	push	{r4, r7, lr}
    32d6:	b085      	sub	sp, #20
    32d8:	af00      	add	r7, sp, #0
    32da:	6078      	str	r0, [r7, #4]
	uint16_t diff = abs((int)total_light(powerup_color) - (int)total_light(reading));
    32dc:	f240 00a0 	movw	r0, #160	; 0xa0
    32e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    32e4:	f000 f842 	bl	336c <total_light>
    32e8:	4603      	mov	r3, r0
    32ea:	461c      	mov	r4, r3
    32ec:	6878      	ldr	r0, [r7, #4]
    32ee:	f000 f83d 	bl	336c <total_light>
    32f2:	4603      	mov	r3, r0
    32f4:	ebc3 0304 	rsb	r3, r3, r4
    32f8:	2b00      	cmp	r3, #0
    32fa:	bfb8      	it	lt
    32fc:	425b      	neglt	r3, r3
    32fe:	817b      	strh	r3, [r7, #10]
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
    3300:	897a      	ldrh	r2, [r7, #10]
    3302:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    3306:	429a      	cmp	r2, r3
    3308:	d902      	bls.n	3310 <is_powerup+0x3c>
		return 0;
    330a:	f04f 0300 	mov.w	r3, #0
    330e:	e028      	b.n	3362 <is_powerup+0x8e>
	int i = 0;
    3310:	f04f 0300 	mov.w	r3, #0
    3314:	60fb      	str	r3, [r7, #12]
	for(; i < 3; i++) {
    3316:	e01f      	b.n	3358 <is_powerup+0x84>
		diff = abs((int)powerup_color[i] - (int)reading[i]);
    3318:	68fa      	ldr	r2, [r7, #12]
    331a:	f240 03a0 	movw	r3, #160	; 0xa0
    331e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3322:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3326:	461a      	mov	r2, r3
    3328:	68fb      	ldr	r3, [r7, #12]
    332a:	ea4f 0143 	mov.w	r1, r3, lsl #1
    332e:	687b      	ldr	r3, [r7, #4]
    3330:	440b      	add	r3, r1
    3332:	881b      	ldrh	r3, [r3, #0]
    3334:	ebc3 0302 	rsb	r3, r3, r2
    3338:	2b00      	cmp	r3, #0
    333a:	bfb8      	it	lt
    333c:	425b      	neglt	r3, r3
    333e:	817b      	strh	r3, [r7, #10]
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
    3340:	897a      	ldrh	r2, [r7, #10]
    3342:	f242 3328 	movw	r3, #9000	; 0x2328
    3346:	429a      	cmp	r2, r3
    3348:	d902      	bls.n	3350 <is_powerup+0x7c>
			return 0;
    334a:	f04f 0300 	mov.w	r3, #0
    334e:	e008      	b.n	3362 <is_powerup+0x8e>
uint8_t is_powerup(uint16_t reading[3]) {
	uint16_t diff = abs((int)total_light(powerup_color) - (int)total_light(reading));
	if(diff > TOTAL_LIGHT_EQUIVALENCE_THRESHOLD)
		return 0;
	int i = 0;
	for(; i < 3; i++) {
    3350:	68fb      	ldr	r3, [r7, #12]
    3352:	f103 0301 	add.w	r3, r3, #1
    3356:	60fb      	str	r3, [r7, #12]
    3358:	68fb      	ldr	r3, [r7, #12]
    335a:	2b02      	cmp	r3, #2
    335c:	dddc      	ble.n	3318 <is_powerup+0x44>
		diff = abs((int)powerup_color[i] - (int)reading[i]);
		if(diff > CHANNEL_EQUIVALENCE_THRESHOLD)
			return 0;
	}
	return 1;
    335e:	f04f 0301 	mov.w	r3, #1
}
    3362:	4618      	mov	r0, r3
    3364:	f107 0714 	add.w	r7, r7, #20
    3368:	46bd      	mov	sp, r7
    336a:	bd90      	pop	{r4, r7, pc}

0000336c <total_light>:
			return 0;
	}
	return 1;
}

uint32_t total_light(uint16_t color[3]) {
    336c:	b480      	push	{r7}
    336e:	b085      	sub	sp, #20
    3370:	af00      	add	r7, sp, #0
    3372:	6078      	str	r0, [r7, #4]
	uint32_t sum = 0;
    3374:	f04f 0300 	mov.w	r3, #0
    3378:	60bb      	str	r3, [r7, #8]
	int i = 0;
    337a:	f04f 0300 	mov.w	r3, #0
    337e:	60fb      	str	r3, [r7, #12]
	for(; i < 3; i++)
    3380:	e00c      	b.n	339c <total_light+0x30>
		sum += color[i];
    3382:	68fb      	ldr	r3, [r7, #12]
    3384:	ea4f 0243 	mov.w	r2, r3, lsl #1
    3388:	687b      	ldr	r3, [r7, #4]
    338a:	4413      	add	r3, r2
    338c:	881b      	ldrh	r3, [r3, #0]
    338e:	68ba      	ldr	r2, [r7, #8]
    3390:	4413      	add	r3, r2
    3392:	60bb      	str	r3, [r7, #8]
}

uint32_t total_light(uint16_t color[3]) {
	uint32_t sum = 0;
	int i = 0;
	for(; i < 3; i++)
    3394:	68fb      	ldr	r3, [r7, #12]
    3396:	f103 0301 	add.w	r3, r3, #1
    339a:	60fb      	str	r3, [r7, #12]
    339c:	68fb      	ldr	r3, [r7, #12]
    339e:	2b02      	cmp	r3, #2
    33a0:	ddef      	ble.n	3382 <total_light+0x16>
		sum += color[i];
	return sum;
    33a2:	68bb      	ldr	r3, [r7, #8]
}
    33a4:	4618      	mov	r0, r3
    33a6:	f107 0714 	add.w	r7, r7, #20
    33aa:	46bd      	mov	sp, r7
    33ac:	bc80      	pop	{r7}
    33ae:	4770      	bx	lr

000033b0 <led_init>:
void led_init(led_inst_t* led_inst,
				size_t num_grid_rows,
				size_t num_grid_cols,
				size_t num_color_bufs,
				volatile uint32_t* UART_base_addr)
{
    33b0:	b590      	push	{r4, r7, lr}
    33b2:	b087      	sub	sp, #28
    33b4:	af00      	add	r7, sp, #0
    33b6:	60f8      	str	r0, [r7, #12]
    33b8:	60b9      	str	r1, [r7, #8]
    33ba:	607a      	str	r2, [r7, #4]
    33bc:	603b      	str	r3, [r7, #0]
	ASSERT(((uint32_t)clk_get_freq_hz(CLK_FAB) % (UART_BAUD_RATE * 16)) == 0); //Ensure no precision loss in calculating baud value
    33be:	f04f 0000 	mov.w	r0, #0
    33c2:	f000 fc8d 	bl	3ce0 <clk_get_freq_hz>
    33c6:	4601      	mov	r1, r0
    33c8:	f649 7381 	movw	r3, #40833	; 0x9f81
    33cc:	f2c1 635e 	movt	r3, #5726	; 0x165e
    33d0:	fba3 2301 	umull	r2, r3, r3, r1
    33d4:	ea4f 5393 	mov.w	r3, r3, lsr #22
    33d8:	f646 4200 	movw	r2, #27648	; 0x6c00
    33dc:	f2c0 22dc 	movt	r2, #732	; 0x2dc
    33e0:	fb02 f303 	mul.w	r3, r2, r3
    33e4:	ebc3 0301 	rsb	r3, r3, r1
    33e8:	2b00      	cmp	r3, #0
    33ea:	d000      	beq.n	33ee <led_init+0x3e>
    33ec:	be00      	bkpt	0x0000

	uint16_t baud_value = (clk_get_freq_hz(CLK_FAB) /(UART_BAUD_RATE * 16)) - 1;
    33ee:	f04f 0000 	mov.w	r0, #0
    33f2:	f000 fc75 	bl	3ce0 <clk_get_freq_hz>
    33f6:	4602      	mov	r2, r0
    33f8:	f649 7381 	movw	r3, #40833	; 0x9f81
    33fc:	f2c1 635e 	movt	r3, #5726	; 0x165e
    3400:	fba3 1302 	umull	r1, r3, r3, r2
    3404:	ea4f 5393 	mov.w	r3, r3, lsr #22
    3408:	b29b      	uxth	r3, r3
    340a:	f103 33ff 	add.w	r3, r3, #4294967295
    340e:	827b      	strh	r3, [r7, #18]
	UART_init(&uart_inst, (unsigned int)UART_base_addr, baud_value, DATA_8_BITS | NO_PARITY);
    3410:	6aba      	ldr	r2, [r7, #40]	; 0x28
    3412:	8a7b      	ldrh	r3, [r7, #18]
    3414:	f640 60b0 	movw	r0, #3760	; 0xeb0
    3418:	f2c2 0000 	movt	r0, #8192	; 0x2000
    341c:	4611      	mov	r1, r2
    341e:	461a      	mov	r2, r3
    3420:	f04f 0301 	mov.w	r3, #1
    3424:	f001 fa80 	bl	4928 <UART_init>

	led_inst->num_leds = num_grid_rows * num_grid_cols;
    3428:	68bb      	ldr	r3, [r7, #8]
    342a:	687a      	ldr	r2, [r7, #4]
    342c:	fb02 f203 	mul.w	r2, r2, r3
    3430:	68fb      	ldr	r3, [r7, #12]
    3432:	601a      	str	r2, [r3, #0]
	led_inst->num_grid_rows = num_grid_rows;
    3434:	68fb      	ldr	r3, [r7, #12]
    3436:	68ba      	ldr	r2, [r7, #8]
    3438:	605a      	str	r2, [r3, #4]
	led_inst->num_grid_cols = num_grid_cols;
    343a:	68fb      	ldr	r3, [r7, #12]
    343c:	687a      	ldr	r2, [r7, #4]
    343e:	609a      	str	r2, [r3, #8]
	led_inst->num_color_bufs = num_color_bufs;
    3440:	68fb      	ldr	r3, [r7, #12]
    3442:	683a      	ldr	r2, [r7, #0]
    3444:	60da      	str	r2, [r3, #12]

	int i = 0;
    3446:	f04f 0300 	mov.w	r3, #0
    344a:	617b      	str	r3, [r7, #20]
	led_inst->color_bufs = (uint8_t**)malloc(num_color_bufs * sizeof(uint8_t*));
    344c:	683b      	ldr	r3, [r7, #0]
    344e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3452:	4618      	mov	r0, r3
    3454:	f003 f922 	bl	669c <malloc>
    3458:	4603      	mov	r3, r0
    345a:	461a      	mov	r2, r3
    345c:	68fb      	ldr	r3, [r7, #12]
    345e:	611a      	str	r2, [r3, #16]
	for(; i < num_color_bufs; ++i) {
    3460:	e02c      	b.n	34bc <led_init+0x10c>
		led_inst->color_bufs[i] = (uint8_t*)malloc(led_inst->num_leds * 12);
    3462:	68fb      	ldr	r3, [r7, #12]
    3464:	691a      	ldr	r2, [r3, #16]
    3466:	697b      	ldr	r3, [r7, #20]
    3468:	ea4f 0383 	mov.w	r3, r3, lsl #2
    346c:	eb02 0403 	add.w	r4, r2, r3
    3470:	68fb      	ldr	r3, [r7, #12]
    3472:	681a      	ldr	r2, [r3, #0]
    3474:	4613      	mov	r3, r2
    3476:	ea4f 0343 	mov.w	r3, r3, lsl #1
    347a:	4413      	add	r3, r2
    347c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3480:	4618      	mov	r0, r3
    3482:	f003 f90b 	bl	669c <malloc>
    3486:	4603      	mov	r3, r0
    3488:	6023      	str	r3, [r4, #0]
		memset(led_inst->color_bufs[i], 0, led_inst->num_leds * 12);
    348a:	68fb      	ldr	r3, [r7, #12]
    348c:	691a      	ldr	r2, [r3, #16]
    348e:	697b      	ldr	r3, [r7, #20]
    3490:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3494:	4413      	add	r3, r2
    3496:	6819      	ldr	r1, [r3, #0]
    3498:	68fb      	ldr	r3, [r7, #12]
    349a:	681a      	ldr	r2, [r3, #0]
    349c:	4613      	mov	r3, r2
    349e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    34a2:	4413      	add	r3, r2
    34a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    34a8:	4608      	mov	r0, r1
    34aa:	f04f 0100 	mov.w	r1, #0
    34ae:	461a      	mov	r2, r3
    34b0:	f003 fcf2 	bl	6e98 <memset>
	led_inst->num_grid_cols = num_grid_cols;
	led_inst->num_color_bufs = num_color_bufs;

	int i = 0;
	led_inst->color_bufs = (uint8_t**)malloc(num_color_bufs * sizeof(uint8_t*));
	for(; i < num_color_bufs; ++i) {
    34b4:	697b      	ldr	r3, [r7, #20]
    34b6:	f103 0301 	add.w	r3, r3, #1
    34ba:	617b      	str	r3, [r7, #20]
    34bc:	697a      	ldr	r2, [r7, #20]
    34be:	683b      	ldr	r3, [r7, #0]
    34c0:	429a      	cmp	r2, r3
    34c2:	d3ce      	bcc.n	3462 <led_init+0xb2>
		led_inst->color_bufs[i] = (uint8_t*)malloc(led_inst->num_leds * 12);
		memset(led_inst->color_bufs[i], 0, led_inst->num_leds * 12);
	}
	led_send(led_inst, 0, 0);
    34c4:	68f8      	ldr	r0, [r7, #12]
    34c6:	f04f 0100 	mov.w	r1, #0
    34ca:	f04f 0200 	mov.w	r2, #0
    34ce:	f000 f8d7 	bl	3680 <led_send>
}
    34d2:	f107 071c 	add.w	r7, r7, #28
    34d6:	46bd      	mov	sp, r7
    34d8:	bd90      	pop	{r4, r7, pc}
    34da:	bf00      	nop

000034dc <led_destroy>:

void led_destroy(led_inst_t* led_inst)
{
    34dc:	b580      	push	{r7, lr}
    34de:	b084      	sub	sp, #16
    34e0:	af00      	add	r7, sp, #0
    34e2:	6078      	str	r0, [r7, #4]
	size_t color_buf_idx = 0;
    34e4:	f04f 0300 	mov.w	r3, #0
    34e8:	60fb      	str	r3, [r7, #12]
	for(; color_buf_idx < led_inst->num_color_bufs; ++color_buf_idx)
    34ea:	e00d      	b.n	3508 <led_destroy+0x2c>
	{
		free(led_inst->color_bufs[color_buf_idx]);
    34ec:	687b      	ldr	r3, [r7, #4]
    34ee:	691a      	ldr	r2, [r3, #16]
    34f0:	68fb      	ldr	r3, [r7, #12]
    34f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    34f6:	4413      	add	r3, r2
    34f8:	681b      	ldr	r3, [r3, #0]
    34fa:	4618      	mov	r0, r3
    34fc:	f003 f8c6 	bl	668c <free>
}

void led_destroy(led_inst_t* led_inst)
{
	size_t color_buf_idx = 0;
	for(; color_buf_idx < led_inst->num_color_bufs; ++color_buf_idx)
    3500:	68fb      	ldr	r3, [r7, #12]
    3502:	f103 0301 	add.w	r3, r3, #1
    3506:	60fb      	str	r3, [r7, #12]
    3508:	687b      	ldr	r3, [r7, #4]
    350a:	68da      	ldr	r2, [r3, #12]
    350c:	68fb      	ldr	r3, [r7, #12]
    350e:	429a      	cmp	r2, r3
    3510:	d8ec      	bhi.n	34ec <led_destroy+0x10>
	{
		free(led_inst->color_bufs[color_buf_idx]);
	}
	free(led_inst->color_bufs);
    3512:	687b      	ldr	r3, [r7, #4]
    3514:	691b      	ldr	r3, [r3, #16]
    3516:	4618      	mov	r0, r3
    3518:	f003 f8b8 	bl	668c <free>
}
    351c:	f107 0710 	add.w	r7, r7, #16
    3520:	46bd      	mov	sp, r7
    3522:	bd80      	pop	{r7, pc}

00003524 <led_color_buf_idx_inbounds>:

int led_color_buf_idx_inbounds(led_inst_t* led_inst, size_t color_buf_idx)
{
    3524:	b480      	push	{r7}
    3526:	b083      	sub	sp, #12
    3528:	af00      	add	r7, sp, #0
    352a:	6078      	str	r0, [r7, #4]
    352c:	6039      	str	r1, [r7, #0]
	return (color_buf_idx < led_inst->num_color_bufs);
    352e:	687b      	ldr	r3, [r7, #4]
    3530:	68da      	ldr	r2, [r3, #12]
    3532:	683b      	ldr	r3, [r7, #0]
    3534:	429a      	cmp	r2, r3
    3536:	bf94      	ite	ls
    3538:	2300      	movls	r3, #0
    353a:	2301      	movhi	r3, #1
}
    353c:	4618      	mov	r0, r3
    353e:	f107 070c 	add.w	r7, r7, #12
    3542:	46bd      	mov	sp, r7
    3544:	bc80      	pop	{r7}
    3546:	4770      	bx	lr

00003548 <led_strip_idx_inbounds>:

int led_strip_idx_inbounds(led_inst_t* led_inst, size_t strip_idx)
{
    3548:	b480      	push	{r7}
    354a:	b083      	sub	sp, #12
    354c:	af00      	add	r7, sp, #0
    354e:	6078      	str	r0, [r7, #4]
    3550:	6039      	str	r1, [r7, #0]
	return (strip_idx <= led_inst->num_leds);
    3552:	687b      	ldr	r3, [r7, #4]
    3554:	681a      	ldr	r2, [r3, #0]
    3556:	683b      	ldr	r3, [r7, #0]
    3558:	429a      	cmp	r2, r3
    355a:	bf34      	ite	cc
    355c:	2300      	movcc	r3, #0
    355e:	2301      	movcs	r3, #1
}
    3560:	4618      	mov	r0, r3
    3562:	f107 070c 	add.w	r7, r7, #12
    3566:	46bd      	mov	sp, r7
    3568:	bc80      	pop	{r7}
    356a:	4770      	bx	lr

0000356c <get_start>:

uint8_t *get_start(led_inst_t *led_inst, size_t strip_idx, size_t color_buffer_idx)
{
    356c:	b480      	push	{r7}
    356e:	b085      	sub	sp, #20
    3570:	af00      	add	r7, sp, #0
    3572:	60f8      	str	r0, [r7, #12]
    3574:	60b9      	str	r1, [r7, #8]
    3576:	607a      	str	r2, [r7, #4]
	return led_inst->color_bufs[color_buffer_idx] + (12 * strip_idx);
    3578:	68fb      	ldr	r3, [r7, #12]
    357a:	691a      	ldr	r2, [r3, #16]
    357c:	687b      	ldr	r3, [r7, #4]
    357e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3582:	4413      	add	r3, r2
    3584:	6819      	ldr	r1, [r3, #0]
    3586:	68ba      	ldr	r2, [r7, #8]
    3588:	4613      	mov	r3, r2
    358a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    358e:	4413      	add	r3, r2
    3590:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3594:	440b      	add	r3, r1
}
    3596:	4618      	mov	r0, r3
    3598:	f107 0714 	add.w	r7, r7, #20
    359c:	46bd      	mov	sp, r7
    359e:	bc80      	pop	{r7}
    35a0:	4770      	bx	lr
    35a2:	bf00      	nop

000035a4 <led_set_color>:

void led_set_color(led_inst_t* led_inst, size_t strip_idx, size_t color_buffer_idx, color_t color)
{
    35a4:	b580      	push	{r7, lr}
    35a6:	b086      	sub	sp, #24
    35a8:	af00      	add	r7, sp, #0
    35aa:	60f8      	str	r0, [r7, #12]
    35ac:	60b9      	str	r1, [r7, #8]
    35ae:	607a      	str	r2, [r7, #4]
    35b0:	603b      	str	r3, [r7, #0]
	ASSERT(led_color_buf_idx_inbounds(led_inst, color_buffer_idx));
    35b2:	68f8      	ldr	r0, [r7, #12]
    35b4:	6879      	ldr	r1, [r7, #4]
    35b6:	f7ff ffb5 	bl	3524 <led_color_buf_idx_inbounds>
    35ba:	4603      	mov	r3, r0
    35bc:	2b00      	cmp	r3, #0
    35be:	d100      	bne.n	35c2 <led_set_color+0x1e>
    35c0:	be00      	bkpt	0x0000
	ASSERT(led_strip_idx_inbounds(led_inst, strip_idx));
    35c2:	68f8      	ldr	r0, [r7, #12]
    35c4:	68b9      	ldr	r1, [r7, #8]
    35c6:	f7ff ffbf 	bl	3548 <led_strip_idx_inbounds>
    35ca:	4603      	mov	r3, r0
    35cc:	2b00      	cmp	r3, #0
    35ce:	d100      	bne.n	35d2 <led_set_color+0x2e>
    35d0:	be00      	bkpt	0x0000
	uint8_t *start = get_start(led_inst, strip_idx, color_buffer_idx);
    35d2:	68f8      	ldr	r0, [r7, #12]
    35d4:	68b9      	ldr	r1, [r7, #8]
    35d6:	687a      	ldr	r2, [r7, #4]
    35d8:	f7ff ffc8 	bl	356c <get_start>
    35dc:	4603      	mov	r3, r0
    35de:	617b      	str	r3, [r7, #20]
	memcpy(start, byte_to_word[color.b], 4);
    35e0:	78bb      	ldrb	r3, [r7, #2]
    35e2:	ea4f 0283 	mov.w	r2, r3, lsl #2
    35e6:	f240 03a8 	movw	r3, #168	; 0xa8
    35ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ee:	4413      	add	r3, r2
    35f0:	6978      	ldr	r0, [r7, #20]
    35f2:	4619      	mov	r1, r3
    35f4:	f04f 0204 	mov.w	r2, #4
    35f8:	f003 fb2a 	bl	6c50 <memcpy>
	memcpy(start + 4, byte_to_word[color.r], 4);
    35fc:	697b      	ldr	r3, [r7, #20]
    35fe:	f103 0204 	add.w	r2, r3, #4
    3602:	783b      	ldrb	r3, [r7, #0]
    3604:	ea4f 0183 	mov.w	r1, r3, lsl #2
    3608:	f240 03a8 	movw	r3, #168	; 0xa8
    360c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3610:	440b      	add	r3, r1
    3612:	4610      	mov	r0, r2
    3614:	4619      	mov	r1, r3
    3616:	f04f 0204 	mov.w	r2, #4
    361a:	f003 fb19 	bl	6c50 <memcpy>
	memcpy(start + 8, byte_to_word[color.g], 4);
    361e:	697b      	ldr	r3, [r7, #20]
    3620:	f103 0208 	add.w	r2, r3, #8
    3624:	787b      	ldrb	r3, [r7, #1]
    3626:	ea4f 0183 	mov.w	r1, r3, lsl #2
    362a:	f240 03a8 	movw	r3, #168	; 0xa8
    362e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3632:	440b      	add	r3, r1
    3634:	4610      	mov	r0, r2
    3636:	4619      	mov	r1, r3
    3638:	f04f 0204 	mov.w	r2, #4
    363c:	f003 fb08 	bl	6c50 <memcpy>
}
    3640:	f107 0718 	add.w	r7, r7, #24
    3644:	46bd      	mov	sp, r7
    3646:	bd80      	pop	{r7, pc}

00003648 <led_set_colors>:
void led_set_colors(led_inst_t* led_inst,
					size_t strip_idx_start,
					size_t strip_idx_end,
					size_t color_buffer_idx,
					color_t color)
{
    3648:	b580      	push	{r7, lr}
    364a:	b086      	sub	sp, #24
    364c:	af00      	add	r7, sp, #0
    364e:	60f8      	str	r0, [r7, #12]
    3650:	60b9      	str	r1, [r7, #8]
    3652:	607a      	str	r2, [r7, #4]
    3654:	603b      	str	r3, [r7, #0]
	size_t strip_idx = strip_idx_start;
    3656:	68bb      	ldr	r3, [r7, #8]
    3658:	617b      	str	r3, [r7, #20]
	for(;strip_idx < strip_idx_end; ++strip_idx) {
    365a:	e009      	b.n	3670 <led_set_colors+0x28>
		led_set_color(led_inst, strip_idx, color_buffer_idx, color);
    365c:	68f8      	ldr	r0, [r7, #12]
    365e:	6979      	ldr	r1, [r7, #20]
    3660:	683a      	ldr	r2, [r7, #0]
    3662:	6a3b      	ldr	r3, [r7, #32]
    3664:	f7ff ff9e 	bl	35a4 <led_set_color>
					size_t strip_idx_end,
					size_t color_buffer_idx,
					color_t color)
{
	size_t strip_idx = strip_idx_start;
	for(;strip_idx < strip_idx_end; ++strip_idx) {
    3668:	697b      	ldr	r3, [r7, #20]
    366a:	f103 0301 	add.w	r3, r3, #1
    366e:	617b      	str	r3, [r7, #20]
    3670:	697a      	ldr	r2, [r7, #20]
    3672:	687b      	ldr	r3, [r7, #4]
    3674:	429a      	cmp	r2, r3
    3676:	d3f1      	bcc.n	365c <led_set_colors+0x14>
		led_set_color(led_inst, strip_idx, color_buffer_idx, color);
	}
}
    3678:	f107 0718 	add.w	r7, r7, #24
    367c:	46bd      	mov	sp, r7
    367e:	bd80      	pop	{r7, pc}

00003680 <led_send>:

void led_send(led_inst_t* led_inst, size_t color_buffer_idx, uint32_t delay_usecs){
    3680:	b580      	push	{r7, lr}
    3682:	b084      	sub	sp, #16
    3684:	af00      	add	r7, sp, #0
    3686:	60f8      	str	r0, [r7, #12]
    3688:	60b9      	str	r1, [r7, #8]
    368a:	607a      	str	r2, [r7, #4]
	ASSERT(led_color_buf_idx_inbounds(led_inst, color_buffer_idx));
    368c:	68f8      	ldr	r0, [r7, #12]
    368e:	68b9      	ldr	r1, [r7, #8]
    3690:	f7ff ff48 	bl	3524 <led_color_buf_idx_inbounds>
    3694:	4603      	mov	r3, r0
    3696:	2b00      	cmp	r3, #0
    3698:	d100      	bne.n	369c <led_send+0x1c>
    369a:	be00      	bkpt	0x0000
	UART_send(&uart_inst, (const uint8_t *)led_inst->color_bufs[color_buffer_idx], (12*led_inst->num_leds));
    369c:	68fb      	ldr	r3, [r7, #12]
    369e:	691a      	ldr	r2, [r3, #16]
    36a0:	68bb      	ldr	r3, [r7, #8]
    36a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36a6:	4413      	add	r3, r2
    36a8:	6819      	ldr	r1, [r3, #0]
    36aa:	68fb      	ldr	r3, [r7, #12]
    36ac:	681a      	ldr	r2, [r3, #0]
    36ae:	4613      	mov	r3, r2
    36b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    36b4:	4413      	add	r3, r2
    36b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36ba:	f640 60b0 	movw	r0, #3760	; 0xeb0
    36be:	f2c2 0000 	movt	r0, #8192	; 0x2000
    36c2:	461a      	mov	r2, r3
    36c4:	f001 fa7e 	bl	4bc4 <UART_send>
	usleep(delay_usecs);
    36c8:	6878      	ldr	r0, [r7, #4]
    36ca:	f7ff fce1 	bl	3090 <usleep>
}
    36ce:	f107 0710 	add.w	r7, r7, #16
    36d2:	46bd      	mov	sp, r7
    36d4:	bd80      	pop	{r7, pc}
    36d6:	bf00      	nop

000036d8 <led_rand>:
	for (; start1 < end1; start1++, start2++)
		led_swap(led_inst, start1, color_buf_idx1, start2, color_buf_idx2);
}

void led_rand(led_inst_t *led_inst, size_t start, size_t end, size_t color_buffer_idx)
{
    36d8:	b580      	push	{r7, lr}
    36da:	b086      	sub	sp, #24
    36dc:	af00      	add	r7, sp, #0
    36de:	60f8      	str	r0, [r7, #12]
    36e0:	60b9      	str	r1, [r7, #8]
    36e2:	607a      	str	r2, [r7, #4]
    36e4:	603b      	str	r3, [r7, #0]
	ASSERT(led_color_buf_idx_inbounds(led_inst, color_buffer_idx));
    36e6:	68f8      	ldr	r0, [r7, #12]
    36e8:	6839      	ldr	r1, [r7, #0]
    36ea:	f7ff ff1b 	bl	3524 <led_color_buf_idx_inbounds>
    36ee:	4603      	mov	r3, r0
    36f0:	2b00      	cmp	r3, #0
    36f2:	d100      	bne.n	36f6 <led_rand+0x1e>
    36f4:	be00      	bkpt	0x0000
	ASSERT(led_strip_idx_inbounds(led_inst, start));
    36f6:	68f8      	ldr	r0, [r7, #12]
    36f8:	68b9      	ldr	r1, [r7, #8]
    36fa:	f7ff ff25 	bl	3548 <led_strip_idx_inbounds>
    36fe:	4603      	mov	r3, r0
    3700:	2b00      	cmp	r3, #0
    3702:	d100      	bne.n	3706 <led_rand+0x2e>
    3704:	be00      	bkpt	0x0000
	ASSERT(end > start);
    3706:	687a      	ldr	r2, [r7, #4]
    3708:	68bb      	ldr	r3, [r7, #8]
    370a:	429a      	cmp	r2, r3
    370c:	d853      	bhi.n	37b6 <led_rand+0xde>
    370e:	be00      	bkpt	0x0000
	for (; start < end; start++)
    3710:	e051      	b.n	37b6 <led_rand+0xde>
	{
		color_t rand_color;
		rand_color.r = ((uint32_t)rand()) % 255 + 1;
    3712:	f003 fc31 	bl	6f78 <rand>
    3716:	4603      	mov	r3, r0
    3718:	4619      	mov	r1, r3
    371a:	f248 0381 	movw	r3, #32897	; 0x8081
    371e:	f2c8 0380 	movt	r3, #32896	; 0x8080
    3722:	fba3 2301 	umull	r2, r3, r3, r1
    3726:	ea4f 12d3 	mov.w	r2, r3, lsr #7
    372a:	4613      	mov	r3, r2
    372c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3730:	ebc2 0303 	rsb	r3, r2, r3
    3734:	ebc3 0201 	rsb	r2, r3, r1
    3738:	b2d3      	uxtb	r3, r2
    373a:	f103 0301 	add.w	r3, r3, #1
    373e:	b2db      	uxtb	r3, r3
    3740:	753b      	strb	r3, [r7, #20]
		rand_color.g = ((uint32_t)rand()) % 255 + 1;
    3742:	f003 fc19 	bl	6f78 <rand>
    3746:	4603      	mov	r3, r0
    3748:	4619      	mov	r1, r3
    374a:	f248 0381 	movw	r3, #32897	; 0x8081
    374e:	f2c8 0380 	movt	r3, #32896	; 0x8080
    3752:	fba3 2301 	umull	r2, r3, r3, r1
    3756:	ea4f 12d3 	mov.w	r2, r3, lsr #7
    375a:	4613      	mov	r3, r2
    375c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3760:	ebc2 0303 	rsb	r3, r2, r3
    3764:	ebc3 0201 	rsb	r2, r3, r1
    3768:	b2d3      	uxtb	r3, r2
    376a:	f103 0301 	add.w	r3, r3, #1
    376e:	b2db      	uxtb	r3, r3
    3770:	757b      	strb	r3, [r7, #21]
		rand_color.b = ((uint32_t)rand()) % 255 + 1;
    3772:	f003 fc01 	bl	6f78 <rand>
    3776:	4603      	mov	r3, r0
    3778:	4619      	mov	r1, r3
    377a:	f248 0381 	movw	r3, #32897	; 0x8081
    377e:	f2c8 0380 	movt	r3, #32896	; 0x8080
    3782:	fba3 2301 	umull	r2, r3, r3, r1
    3786:	ea4f 12d3 	mov.w	r2, r3, lsr #7
    378a:	4613      	mov	r3, r2
    378c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3790:	ebc2 0303 	rsb	r3, r2, r3
    3794:	ebc3 0201 	rsb	r2, r3, r1
    3798:	b2d3      	uxtb	r3, r2
    379a:	f103 0301 	add.w	r3, r3, #1
    379e:	b2db      	uxtb	r3, r3
    37a0:	75bb      	strb	r3, [r7, #22]
		led_set_color(led_inst, start, color_buffer_idx, rand_color);
    37a2:	68f8      	ldr	r0, [r7, #12]
    37a4:	68b9      	ldr	r1, [r7, #8]
    37a6:	683a      	ldr	r2, [r7, #0]
    37a8:	697b      	ldr	r3, [r7, #20]
    37aa:	f7ff fefb 	bl	35a4 <led_set_color>
void led_rand(led_inst_t *led_inst, size_t start, size_t end, size_t color_buffer_idx)
{
	ASSERT(led_color_buf_idx_inbounds(led_inst, color_buffer_idx));
	ASSERT(led_strip_idx_inbounds(led_inst, start));
	ASSERT(end > start);
	for (; start < end; start++)
    37ae:	68bb      	ldr	r3, [r7, #8]
    37b0:	f103 0301 	add.w	r3, r3, #1
    37b4:	60bb      	str	r3, [r7, #8]
    37b6:	68ba      	ldr	r2, [r7, #8]
    37b8:	687b      	ldr	r3, [r7, #4]
    37ba:	429a      	cmp	r2, r3
    37bc:	d3a9      	bcc.n	3712 <led_rand+0x3a>
		rand_color.r = ((uint32_t)rand()) % 255 + 1;
		rand_color.g = ((uint32_t)rand()) % 255 + 1;
		rand_color.b = ((uint32_t)rand()) % 255 + 1;
		led_set_color(led_inst, start, color_buffer_idx, rand_color);
	}
}
    37be:	f107 0718 	add.w	r7, r7, #24
    37c2:	46bd      	mov	sp, r7
    37c4:	bd80      	pop	{r7, pc}
    37c6:	bf00      	nop

000037c8 <led_rand_show>:

void led_rand_show(led_inst_t *led_inst, size_t start, size_t end, size_t color_buffer_idx, uint32_t delay_usecs, uint32_t show_len)
{
    37c8:	b580      	push	{r7, lr}
    37ca:	b084      	sub	sp, #16
    37cc:	af00      	add	r7, sp, #0
    37ce:	60f8      	str	r0, [r7, #12]
    37d0:	60b9      	str	r1, [r7, #8]
    37d2:	607a      	str	r2, [r7, #4]
    37d4:	603b      	str	r3, [r7, #0]
	timer_set(show_len, NULL);
    37d6:	69f8      	ldr	r0, [r7, #28]
    37d8:	f04f 0100 	mov.w	r1, #0
    37dc:	f7ff fc34 	bl	3048 <timer_set>
	while(!timer_done())
    37e0:	e00a      	b.n	37f8 <led_rand_show+0x30>
	{
		led_rand(led_inst, start, end, color_buffer_idx);
    37e2:	68f8      	ldr	r0, [r7, #12]
    37e4:	68b9      	ldr	r1, [r7, #8]
    37e6:	687a      	ldr	r2, [r7, #4]
    37e8:	683b      	ldr	r3, [r7, #0]
    37ea:	f7ff ff75 	bl	36d8 <led_rand>
		led_send(led_inst, color_buffer_idx, delay_usecs);
    37ee:	68f8      	ldr	r0, [r7, #12]
    37f0:	6839      	ldr	r1, [r7, #0]
    37f2:	69ba      	ldr	r2, [r7, #24]
    37f4:	f7ff ff44 	bl	3680 <led_send>
}

void led_rand_show(led_inst_t *led_inst, size_t start, size_t end, size_t color_buffer_idx, uint32_t delay_usecs, uint32_t show_len)
{
	timer_set(show_len, NULL);
	while(!timer_done())
    37f8:	f7ff fc1a 	bl	3030 <timer_done>
    37fc:	4603      	mov	r3, r0
    37fe:	2b00      	cmp	r3, #0
    3800:	d0ef      	beq.n	37e2 <led_rand_show+0x1a>
	{
		led_rand(led_inst, start, end, color_buffer_idx);
		led_send(led_inst, color_buffer_idx, delay_usecs);
	}
}
    3802:	f107 0710 	add.w	r7, r7, #16
    3806:	46bd      	mov	sp, r7
    3808:	bd80      	pop	{r7, pc}
    380a:	bf00      	nop

0000380c <led_grid_idx_to_strip_idx>:

size_t led_grid_idx_to_strip_idx(led_inst_t* led_inst, size_t grid_row_idx, size_t grid_col_idx) {
    380c:	b480      	push	{r7}
    380e:	b085      	sub	sp, #20
    3810:	af00      	add	r7, sp, #0
    3812:	60f8      	str	r0, [r7, #12]
    3814:	60b9      	str	r1, [r7, #8]
    3816:	607a      	str	r2, [r7, #4]
	//return (row * led_inst->num_grid_cols) + col;  //use this if indexing starts from left on each line

	//use this if lines are zig zagged
	if(grid_row_idx % 2 == 0) {
    3818:	68bb      	ldr	r3, [r7, #8]
    381a:	f003 0301 	and.w	r3, r3, #1
    381e:	2b00      	cmp	r3, #0
    3820:	d107      	bne.n	3832 <led_grid_idx_to_strip_idx+0x26>
		return (grid_row_idx * led_inst->num_grid_cols) + grid_col_idx;
    3822:	68fb      	ldr	r3, [r7, #12]
    3824:	689b      	ldr	r3, [r3, #8]
    3826:	68ba      	ldr	r2, [r7, #8]
    3828:	fb02 f203 	mul.w	r2, r2, r3
    382c:	687b      	ldr	r3, [r7, #4]
    382e:	4413      	add	r3, r2
    3830:	e00b      	b.n	384a <led_grid_idx_to_strip_idx+0x3e>
	}
	else {
		return (grid_row_idx * led_inst->num_grid_cols) + led_inst->num_grid_cols - grid_col_idx - 1;
    3832:	68bb      	ldr	r3, [r7, #8]
    3834:	f103 0301 	add.w	r3, r3, #1
    3838:	68fa      	ldr	r2, [r7, #12]
    383a:	6892      	ldr	r2, [r2, #8]
    383c:	fb02 f203 	mul.w	r2, r2, r3
    3840:	687b      	ldr	r3, [r7, #4]
    3842:	ebc3 0302 	rsb	r3, r3, r2
    3846:	f103 33ff 	add.w	r3, r3, #4294967295
	}
}
    384a:	4618      	mov	r0, r3
    384c:	f107 0714 	add.w	r7, r7, #20
    3850:	46bd      	mov	sp, r7
    3852:	bc80      	pop	{r7}
    3854:	4770      	bx	lr
    3856:	bf00      	nop

00003858 <led_set_color_grid>:

void led_set_color_grid(led_inst_t* led_inst, cell_t cell, size_t color_buffer_idx, color_t color) {
    3858:	b580      	push	{r7, lr}
    385a:	b084      	sub	sp, #16
    385c:	af00      	add	r7, sp, #0
    385e:	60f8      	str	r0, [r7, #12]
    3860:	f107 0004 	add.w	r0, r7, #4
    3864:	e880 0006 	stmia.w	r0, {r1, r2}
    3868:	603b      	str	r3, [r7, #0]
	led_set_color(led_inst, led_grid_idx_to_strip_idx(led_inst, cell.row, cell.col), color_buffer_idx, color);
    386a:	687a      	ldr	r2, [r7, #4]
    386c:	68bb      	ldr	r3, [r7, #8]
    386e:	68f8      	ldr	r0, [r7, #12]
    3870:	4611      	mov	r1, r2
    3872:	461a      	mov	r2, r3
    3874:	f7ff ffca 	bl	380c <led_grid_idx_to_strip_idx>
    3878:	4603      	mov	r3, r0
    387a:	68f8      	ldr	r0, [r7, #12]
    387c:	4619      	mov	r1, r3
    387e:	683a      	ldr	r2, [r7, #0]
    3880:	69bb      	ldr	r3, [r7, #24]
    3882:	f7ff fe8f 	bl	35a4 <led_set_color>
}
    3886:	f107 0710 	add.w	r7, r7, #16
    388a:	46bd      	mov	sp, r7
    388c:	bd80      	pop	{r7, pc}
    388e:	bf00      	nop

00003890 <grid_init>:
#include "grid.h"

void grid_init(grid_t* grid, char** occupancy) {
    3890:	b580      	push	{r7, lr}
    3892:	b088      	sub	sp, #32
    3894:	af00      	add	r7, sp, #0
    3896:	6078      	str	r0, [r7, #4]
    3898:	6039      	str	r1, [r7, #0]
	grid->num_rows = 0;
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	f04f 0200 	mov.w	r2, #0
    38a0:	601a      	str	r2, [r3, #0]
	grid->num_cols = 0;
    38a2:	687b      	ldr	r3, [r7, #4]
    38a4:	f04f 0200 	mov.w	r2, #0
    38a8:	605a      	str	r2, [r3, #4]
	grid->num_cells = 0;
    38aa:	687b      	ldr	r3, [r7, #4]
    38ac:	f04f 0200 	mov.w	r2, #0
    38b0:	609a      	str	r2, [r3, #8]
	if(!occupancy) {
    38b2:	683b      	ldr	r3, [r7, #0]
    38b4:	2b00      	cmp	r3, #0
    38b6:	d104      	bne.n	38c2 <grid_init+0x32>
		grid->occupancy = NULL;
    38b8:	687b      	ldr	r3, [r7, #4]
    38ba:	f04f 0200 	mov.w	r2, #0
    38be:	60da      	str	r2, [r3, #12]
		return;
    38c0:	e073      	b.n	39aa <grid_init+0x11a>
	}

	{
	char** row = occupancy;
    38c2:	683b      	ldr	r3, [r7, #0]
    38c4:	60bb      	str	r3, [r7, #8]
	while(*row) {
    38c6:	e01b      	b.n	3900 <grid_init+0x70>
		char* col = *row;
    38c8:	68bb      	ldr	r3, [r7, #8]
    38ca:	681b      	ldr	r3, [r3, #0]
    38cc:	60fb      	str	r3, [r7, #12]
		while(*col) {
    38ce:	e009      	b.n	38e4 <grid_init+0x54>
			++(grid->num_cells);
    38d0:	687b      	ldr	r3, [r7, #4]
    38d2:	689b      	ldr	r3, [r3, #8]
    38d4:	f103 0201 	add.w	r2, r3, #1
    38d8:	687b      	ldr	r3, [r7, #4]
    38da:	609a      	str	r2, [r3, #8]
			++col;
    38dc:	68fb      	ldr	r3, [r7, #12]
    38de:	f103 0301 	add.w	r3, r3, #1
    38e2:	60fb      	str	r3, [r7, #12]

	{
	char** row = occupancy;
	while(*row) {
		char* col = *row;
		while(*col) {
    38e4:	68fb      	ldr	r3, [r7, #12]
    38e6:	781b      	ldrb	r3, [r3, #0]
    38e8:	2b00      	cmp	r3, #0
    38ea:	d1f1      	bne.n	38d0 <grid_init+0x40>
			++(grid->num_cells);
			++col;
		}
		++(grid->num_rows);
    38ec:	687b      	ldr	r3, [r7, #4]
    38ee:	681b      	ldr	r3, [r3, #0]
    38f0:	f103 0201 	add.w	r2, r3, #1
    38f4:	687b      	ldr	r3, [r7, #4]
    38f6:	601a      	str	r2, [r3, #0]
		++row;
    38f8:	68bb      	ldr	r3, [r7, #8]
    38fa:	f103 0304 	add.w	r3, r3, #4
    38fe:	60bb      	str	r3, [r7, #8]
		return;
	}

	{
	char** row = occupancy;
	while(*row) {
    3900:	68bb      	ldr	r3, [r7, #8]
    3902:	681b      	ldr	r3, [r3, #0]
    3904:	2b00      	cmp	r3, #0
    3906:	d1df      	bne.n	38c8 <grid_init+0x38>
			++col;
		}
		++(grid->num_rows);
		++row;
	}
	grid->num_cols = grid->num_cells / grid->num_rows;
    3908:	687b      	ldr	r3, [r7, #4]
    390a:	689a      	ldr	r2, [r3, #8]
    390c:	687b      	ldr	r3, [r7, #4]
    390e:	681b      	ldr	r3, [r3, #0]
    3910:	fbb2 f2f3 	udiv	r2, r2, r3
    3914:	687b      	ldr	r3, [r7, #4]
    3916:	605a      	str	r2, [r3, #4]
	}

	{
	grid->occupancy = (char**)malloc(grid->num_rows * sizeof(char*) + 1);
    3918:	687b      	ldr	r3, [r7, #4]
    391a:	681b      	ldr	r3, [r3, #0]
    391c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3920:	f103 0301 	add.w	r3, r3, #1
    3924:	4618      	mov	r0, r3
    3926:	f002 feb9 	bl	669c <malloc>
    392a:	4603      	mov	r3, r0
    392c:	461a      	mov	r2, r3
    392e:	687b      	ldr	r3, [r7, #4]
    3930:	60da      	str	r2, [r3, #12]
	char** row_a = occupancy;
    3932:	683b      	ldr	r3, [r7, #0]
    3934:	613b      	str	r3, [r7, #16]
	char** row_b = grid->occupancy;
    3936:	687b      	ldr	r3, [r7, #4]
    3938:	68db      	ldr	r3, [r3, #12]
    393a:	617b      	str	r3, [r7, #20]
	while(*row_a) {
    393c:	e02d      	b.n	399a <grid_init+0x10a>
		char* col_a = *row_a;
    393e:	693b      	ldr	r3, [r7, #16]
    3940:	681b      	ldr	r3, [r3, #0]
    3942:	61bb      	str	r3, [r7, #24]
		*row_b = (char*)malloc(grid->num_cols * sizeof(char) + 1);
    3944:	687b      	ldr	r3, [r7, #4]
    3946:	685b      	ldr	r3, [r3, #4]
    3948:	f103 0301 	add.w	r3, r3, #1
    394c:	4618      	mov	r0, r3
    394e:	f002 fea5 	bl	669c <malloc>
    3952:	4603      	mov	r3, r0
    3954:	461a      	mov	r2, r3
    3956:	697b      	ldr	r3, [r7, #20]
    3958:	601a      	str	r2, [r3, #0]
		char* col_b = *row_b;
    395a:	697b      	ldr	r3, [r7, #20]
    395c:	681b      	ldr	r3, [r3, #0]
    395e:	61fb      	str	r3, [r7, #28]
		while(*col_a) {
    3960:	e00b      	b.n	397a <grid_init+0xea>
			*col_b++ = *col_a++;
    3962:	69bb      	ldr	r3, [r7, #24]
    3964:	781a      	ldrb	r2, [r3, #0]
    3966:	69fb      	ldr	r3, [r7, #28]
    3968:	701a      	strb	r2, [r3, #0]
    396a:	69fb      	ldr	r3, [r7, #28]
    396c:	f103 0301 	add.w	r3, r3, #1
    3970:	61fb      	str	r3, [r7, #28]
    3972:	69bb      	ldr	r3, [r7, #24]
    3974:	f103 0301 	add.w	r3, r3, #1
    3978:	61bb      	str	r3, [r7, #24]
	char** row_b = grid->occupancy;
	while(*row_a) {
		char* col_a = *row_a;
		*row_b = (char*)malloc(grid->num_cols * sizeof(char) + 1);
		char* col_b = *row_b;
		while(*col_a) {
    397a:	69bb      	ldr	r3, [r7, #24]
    397c:	781b      	ldrb	r3, [r3, #0]
    397e:	2b00      	cmp	r3, #0
    3980:	d1ef      	bne.n	3962 <grid_init+0xd2>
			*col_b++ = *col_a++;
		}
		*col_b = '\0';
    3982:	69fb      	ldr	r3, [r7, #28]
    3984:	f04f 0200 	mov.w	r2, #0
    3988:	701a      	strb	r2, [r3, #0]
		++row_a;
    398a:	693b      	ldr	r3, [r7, #16]
    398c:	f103 0304 	add.w	r3, r3, #4
    3990:	613b      	str	r3, [r7, #16]
		++row_b;
    3992:	697b      	ldr	r3, [r7, #20]
    3994:	f103 0304 	add.w	r3, r3, #4
    3998:	617b      	str	r3, [r7, #20]

	{
	grid->occupancy = (char**)malloc(grid->num_rows * sizeof(char*) + 1);
	char** row_a = occupancy;
	char** row_b = grid->occupancy;
	while(*row_a) {
    399a:	693b      	ldr	r3, [r7, #16]
    399c:	681b      	ldr	r3, [r3, #0]
    399e:	2b00      	cmp	r3, #0
    39a0:	d1cd      	bne.n	393e <grid_init+0xae>
		}
		*col_b = '\0';
		++row_a;
		++row_b;
	}
	*row_b = NULL;
    39a2:	697b      	ldr	r3, [r7, #20]
    39a4:	f04f 0200 	mov.w	r2, #0
    39a8:	601a      	str	r2, [r3, #0]
	}
}
    39aa:	f107 0720 	add.w	r7, r7, #32
    39ae:	46bd      	mov	sp, r7
    39b0:	bd80      	pop	{r7, pc}
    39b2:	bf00      	nop

000039b4 <grid_destroy>:

void grid_destroy(grid_t* grid) {
    39b4:	b580      	push	{r7, lr}
    39b6:	b084      	sub	sp, #16
    39b8:	af00      	add	r7, sp, #0
    39ba:	6078      	str	r0, [r7, #4]
	if(!grid->occupancy) {
    39bc:	687b      	ldr	r3, [r7, #4]
    39be:	68db      	ldr	r3, [r3, #12]
    39c0:	2b00      	cmp	r3, #0
    39c2:	d016      	beq.n	39f2 <grid_destroy+0x3e>
		return;
	}
	char** row = grid->occupancy;
    39c4:	687b      	ldr	r3, [r7, #4]
    39c6:	68db      	ldr	r3, [r3, #12]
    39c8:	60fb      	str	r3, [r7, #12]
	while(*row) {
    39ca:	e008      	b.n	39de <grid_destroy+0x2a>
		free((*row));
    39cc:	68fb      	ldr	r3, [r7, #12]
    39ce:	681b      	ldr	r3, [r3, #0]
    39d0:	4618      	mov	r0, r3
    39d2:	f002 fe5b 	bl	668c <free>
		++row;
    39d6:	68fb      	ldr	r3, [r7, #12]
    39d8:	f103 0304 	add.w	r3, r3, #4
    39dc:	60fb      	str	r3, [r7, #12]
void grid_destroy(grid_t* grid) {
	if(!grid->occupancy) {
		return;
	}
	char** row = grid->occupancy;
	while(*row) {
    39de:	68fb      	ldr	r3, [r7, #12]
    39e0:	681b      	ldr	r3, [r3, #0]
    39e2:	2b00      	cmp	r3, #0
    39e4:	d1f2      	bne.n	39cc <grid_destroy+0x18>
		free((*row));
		++row;
	}
	free(grid->occupancy);
    39e6:	687b      	ldr	r3, [r7, #4]
    39e8:	68db      	ldr	r3, [r3, #12]
    39ea:	4618      	mov	r0, r3
    39ec:	f002 fe4e 	bl	668c <free>
    39f0:	e000      	b.n	39f4 <grid_destroy+0x40>
	}
}

void grid_destroy(grid_t* grid) {
	if(!grid->occupancy) {
		return;
    39f2:	bf00      	nop
	while(*row) {
		free((*row));
		++row;
	}
	free(grid->occupancy);
}
    39f4:	f107 0710 	add.w	r7, r7, #16
    39f8:	46bd      	mov	sp, r7
    39fa:	bd80      	pop	{r7, pc}

000039fc <grid_copy>:

grid_t grid_copy(grid_t* grid_src) {
    39fc:	b590      	push	{r4, r7, lr}
    39fe:	b087      	sub	sp, #28
    3a00:	af00      	add	r7, sp, #0
    3a02:	4604      	mov	r4, r0
    3a04:	6079      	str	r1, [r7, #4]
	grid_t grid_new;
	grid_init(&grid_new, grid_src->occupancy);
    3a06:	687b      	ldr	r3, [r7, #4]
    3a08:	68db      	ldr	r3, [r3, #12]
    3a0a:	f107 0208 	add.w	r2, r7, #8
    3a0e:	4610      	mov	r0, r2
    3a10:	4619      	mov	r1, r3
    3a12:	f7ff ff3d 	bl	3890 <grid_init>
	return grid_new;
    3a16:	46a4      	mov	ip, r4
    3a18:	f107 0308 	add.w	r3, r7, #8
    3a1c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    3a1e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
    3a22:	4620      	mov	r0, r4
    3a24:	f107 071c 	add.w	r7, r7, #28
    3a28:	46bd      	mov	sp, r7
    3a2a:	bd90      	pop	{r4, r7, pc}

00003a2c <grid_cell>:

cell_t grid_cell(size_t row, size_t col) {
    3a2c:	b480      	push	{r7}
    3a2e:	b083      	sub	sp, #12
    3a30:	af00      	add	r7, sp, #0
    3a32:	4603      	mov	r3, r0
    3a34:	6079      	str	r1, [r7, #4]
    3a36:	603a      	str	r2, [r7, #0]
	return (cell_t){row, col};
    3a38:	687a      	ldr	r2, [r7, #4]
    3a3a:	601a      	str	r2, [r3, #0]
    3a3c:	683a      	ldr	r2, [r7, #0]
    3a3e:	605a      	str	r2, [r3, #4]
}
    3a40:	4618      	mov	r0, r3
    3a42:	f107 070c 	add.w	r7, r7, #12
    3a46:	46bd      	mov	sp, r7
    3a48:	bc80      	pop	{r7}
    3a4a:	4770      	bx	lr

00003a4c <grid_find>:
		}
	}
	return count;
}

cell_t grid_find(grid_t* grid, char occupant) {
    3a4c:	b590      	push	{r4, r7, lr}
    3a4e:	b087      	sub	sp, #28
    3a50:	af00      	add	r7, sp, #0
    3a52:	4604      	mov	r4, r0
    3a54:	6079      	str	r1, [r7, #4]
    3a56:	4613      	mov	r3, r2
    3a58:	70fb      	strb	r3, [r7, #3]
	size_t row, col;
	for(row = 0; row < grid->num_rows; ++row) {
    3a5a:	f04f 0300 	mov.w	r3, #0
    3a5e:	613b      	str	r3, [r7, #16]
    3a60:	e02a      	b.n	3ab8 <grid_find+0x6c>
		for(col = 0; col < grid->num_cols; ++col) {
    3a62:	f04f 0300 	mov.w	r3, #0
    3a66:	617b      	str	r3, [r7, #20]
    3a68:	e01d      	b.n	3aa6 <grid_find+0x5a>
			cell_t cell = grid_cell(row, col);
    3a6a:	f107 0308 	add.w	r3, r7, #8
    3a6e:	4618      	mov	r0, r3
    3a70:	6939      	ldr	r1, [r7, #16]
    3a72:	697a      	ldr	r2, [r7, #20]
    3a74:	f7ff ffda 	bl	3a2c <grid_cell>
			if(grid_get_occupancy(grid, cell) == occupant) {
    3a78:	6878      	ldr	r0, [r7, #4]
    3a7a:	f107 0308 	add.w	r3, r7, #8
    3a7e:	e893 0006 	ldmia.w	r3, {r1, r2}
    3a82:	f000 f831 	bl	3ae8 <grid_get_occupancy>
    3a86:	4603      	mov	r3, r0
    3a88:	78fa      	ldrb	r2, [r7, #3]
    3a8a:	429a      	cmp	r2, r3
    3a8c:	d107      	bne.n	3a9e <grid_find+0x52>
				return cell;
    3a8e:	4623      	mov	r3, r4
    3a90:	f107 0208 	add.w	r2, r7, #8
    3a94:	e892 0003 	ldmia.w	r2, {r0, r1}
    3a98:	e883 0003 	stmia.w	r3, {r0, r1}
    3a9c:	e01e      	b.n	3adc <grid_find+0x90>
}

cell_t grid_find(grid_t* grid, char occupant) {
	size_t row, col;
	for(row = 0; row < grid->num_rows; ++row) {
		for(col = 0; col < grid->num_cols; ++col) {
    3a9e:	697b      	ldr	r3, [r7, #20]
    3aa0:	f103 0301 	add.w	r3, r3, #1
    3aa4:	617b      	str	r3, [r7, #20]
    3aa6:	687b      	ldr	r3, [r7, #4]
    3aa8:	685a      	ldr	r2, [r3, #4]
    3aaa:	697b      	ldr	r3, [r7, #20]
    3aac:	429a      	cmp	r2, r3
    3aae:	d8dc      	bhi.n	3a6a <grid_find+0x1e>
	return count;
}

cell_t grid_find(grid_t* grid, char occupant) {
	size_t row, col;
	for(row = 0; row < grid->num_rows; ++row) {
    3ab0:	693b      	ldr	r3, [r7, #16]
    3ab2:	f103 0301 	add.w	r3, r3, #1
    3ab6:	613b      	str	r3, [r7, #16]
    3ab8:	687b      	ldr	r3, [r7, #4]
    3aba:	681a      	ldr	r2, [r3, #0]
    3abc:	693b      	ldr	r3, [r7, #16]
    3abe:	429a      	cmp	r2, r3
    3ac0:	d8cf      	bhi.n	3a62 <grid_find+0x16>
			if(grid_get_occupancy(grid, cell) == occupant) {
				return cell;
			}
		}
	}
	return grid_cell(grid->num_rows + 1, grid->num_cols + 1);
    3ac2:	687b      	ldr	r3, [r7, #4]
    3ac4:	681b      	ldr	r3, [r3, #0]
    3ac6:	f103 0201 	add.w	r2, r3, #1
    3aca:	687b      	ldr	r3, [r7, #4]
    3acc:	685b      	ldr	r3, [r3, #4]
    3ace:	f103 0301 	add.w	r3, r3, #1
    3ad2:	4620      	mov	r0, r4
    3ad4:	4611      	mov	r1, r2
    3ad6:	461a      	mov	r2, r3
    3ad8:	f7ff ffa8 	bl	3a2c <grid_cell>
}
    3adc:	4620      	mov	r0, r4
    3ade:	f107 071c 	add.w	r7, r7, #28
    3ae2:	46bd      	mov	sp, r7
    3ae4:	bd90      	pop	{r4, r7, pc}
    3ae6:	bf00      	nop

00003ae8 <grid_get_occupancy>:

char grid_get_occupancy(grid_t* grid, cell_t cell) {
    3ae8:	b480      	push	{r7}
    3aea:	b085      	sub	sp, #20
    3aec:	af00      	add	r7, sp, #0
    3aee:	60f8      	str	r0, [r7, #12]
    3af0:	f107 0304 	add.w	r3, r7, #4
    3af4:	e883 0006 	stmia.w	r3, {r1, r2}
	return grid->occupancy[cell.row][cell.col];
    3af8:	68fb      	ldr	r3, [r7, #12]
    3afa:	68da      	ldr	r2, [r3, #12]
    3afc:	687b      	ldr	r3, [r7, #4]
    3afe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b02:	4413      	add	r3, r2
    3b04:	681a      	ldr	r2, [r3, #0]
    3b06:	68bb      	ldr	r3, [r7, #8]
    3b08:	4413      	add	r3, r2
    3b0a:	781b      	ldrb	r3, [r3, #0]
    //return grid->occupancy[(cell.row * grid->num_cols) + cell.col];
}
    3b0c:	4618      	mov	r0, r3
    3b0e:	f107 0714 	add.w	r7, r7, #20
    3b12:	46bd      	mov	sp, r7
    3b14:	bc80      	pop	{r7}
    3b16:	4770      	bx	lr

00003b18 <grid_set_occupancy>:

//uint8_t grid_get_occupancy_idx(grid_t* grid, size_t index) {
//    return grid->occupancy[index];
//}

void grid_set_occupancy(grid_t* grid, cell_t cell, char occupancy) {
    3b18:	b480      	push	{r7}
    3b1a:	b085      	sub	sp, #20
    3b1c:	af00      	add	r7, sp, #0
    3b1e:	60f8      	str	r0, [r7, #12]
    3b20:	f107 0004 	add.w	r0, r7, #4
    3b24:	e880 0006 	stmia.w	r0, {r1, r2}
    3b28:	70fb      	strb	r3, [r7, #3]
	grid->occupancy[cell.row][cell.col] = occupancy;
    3b2a:	68fb      	ldr	r3, [r7, #12]
    3b2c:	68da      	ldr	r2, [r3, #12]
    3b2e:	687b      	ldr	r3, [r7, #4]
    3b30:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b34:	4413      	add	r3, r2
    3b36:	681a      	ldr	r2, [r3, #0]
    3b38:	68bb      	ldr	r3, [r7, #8]
    3b3a:	4413      	add	r3, r2
    3b3c:	78fa      	ldrb	r2, [r7, #3]
    3b3e:	701a      	strb	r2, [r3, #0]
    //grid->occupancy[(cell.row * grid->num_cols) + cell.col] = occupancy;
}
    3b40:	f107 0714 	add.w	r7, r7, #20
    3b44:	46bd      	mov	sp, r7
    3b46:	bc80      	pop	{r7}
    3b48:	4770      	bx	lr
    3b4a:	bf00      	nop

00003b4c <grid_cell_occupied>:
	char tmp = grid_get_occupancy(grid, cell_a);
	grid_set_occupancy(grid, cell_a, grid_get_occupancy(grid, cell_b));
	grid_set_occupancy(grid, cell_b, tmp);
}

int grid_cell_occupied(grid_t* grid, cell_t cell) {
    3b4c:	b580      	push	{r7, lr}
    3b4e:	b084      	sub	sp, #16
    3b50:	af00      	add	r7, sp, #0
    3b52:	60f8      	str	r0, [r7, #12]
    3b54:	f107 0304 	add.w	r3, r7, #4
    3b58:	e883 0006 	stmia.w	r3, {r1, r2}
    return (grid_get_occupancy(grid, cell) == '1');
    3b5c:	68f8      	ldr	r0, [r7, #12]
    3b5e:	f107 0304 	add.w	r3, r7, #4
    3b62:	e893 0006 	ldmia.w	r3, {r1, r2}
    3b66:	f7ff ffbf 	bl	3ae8 <grid_get_occupancy>
    3b6a:	4603      	mov	r3, r0
    3b6c:	2b31      	cmp	r3, #49	; 0x31
    3b6e:	bf14      	ite	ne
    3b70:	2300      	movne	r3, #0
    3b72:	2301      	moveq	r3, #1
}
    3b74:	4618      	mov	r0, r3
    3b76:	f107 0710 	add.w	r7, r7, #16
    3b7a:	46bd      	mov	sp, r7
    3b7c:	bd80      	pop	{r7, pc}
    3b7e:	bf00      	nop

00003b80 <grid_cell_inbounds>:

int grid_cell_inbounds(grid_t* grid, cell_t cell) {
    3b80:	b480      	push	{r7}
    3b82:	b085      	sub	sp, #20
    3b84:	af00      	add	r7, sp, #0
    3b86:	60f8      	str	r0, [r7, #12]
    3b88:	f107 0304 	add.w	r3, r7, #4
    3b8c:	e883 0006 	stmia.w	r3, {r1, r2}
    return (cell.row < grid->num_rows && cell.col < grid->num_cols);
    3b90:	687a      	ldr	r2, [r7, #4]
    3b92:	68fb      	ldr	r3, [r7, #12]
    3b94:	681b      	ldr	r3, [r3, #0]
    3b96:	429a      	cmp	r2, r3
    3b98:	d207      	bcs.n	3baa <grid_cell_inbounds+0x2a>
    3b9a:	68ba      	ldr	r2, [r7, #8]
    3b9c:	68fb      	ldr	r3, [r7, #12]
    3b9e:	685b      	ldr	r3, [r3, #4]
    3ba0:	429a      	cmp	r2, r3
    3ba2:	d202      	bcs.n	3baa <grid_cell_inbounds+0x2a>
    3ba4:	f04f 0301 	mov.w	r3, #1
    3ba8:	e001      	b.n	3bae <grid_cell_inbounds+0x2e>
    3baa:	f04f 0300 	mov.w	r3, #0
}
    3bae:	4618      	mov	r0, r3
    3bb0:	f107 0714 	add.w	r7, r7, #20
    3bb4:	46bd      	mov	sp, r7
    3bb6:	bc80      	pop	{r7}
    3bb8:	4770      	bx	lr
    3bba:	bf00      	nop

00003bbc <grid_cell_hash>:

size_t grid_cell_hash(cell_t cell) {
    3bbc:	b480      	push	{r7}
    3bbe:	b083      	sub	sp, #12
    3bc0:	af00      	add	r7, sp, #0
    3bc2:	463b      	mov	r3, r7
    3bc4:	e883 0003 	stmia.w	r3, {r0, r1}
    return (cell.col*cell.col + cell.row*cell.row);
    3bc8:	687b      	ldr	r3, [r7, #4]
    3bca:	687a      	ldr	r2, [r7, #4]
    3bcc:	fb02 f203 	mul.w	r2, r2, r3
    3bd0:	683b      	ldr	r3, [r7, #0]
    3bd2:	6839      	ldr	r1, [r7, #0]
    3bd4:	fb01 f303 	mul.w	r3, r1, r3
    3bd8:	4413      	add	r3, r2
    //return (size_t)pow((double)(cell.col << 16), (double)cell.row);
};
    3bda:	4618      	mov	r0, r3
    3bdc:	f107 070c 	add.w	r7, r7, #12
    3be0:	46bd      	mov	sp, r7
    3be2:	bc80      	pop	{r7}
    3be4:	4770      	bx	lr
    3be6:	bf00      	nop

00003be8 <grid_cell_match>:

int grid_cell_match(cell_t a, cell_t b) {
    3be8:	b480      	push	{r7}
    3bea:	b085      	sub	sp, #20
    3bec:	af00      	add	r7, sp, #0
    3bee:	f107 0c08 	add.w	ip, r7, #8
    3bf2:	e88c 0003 	stmia.w	ip, {r0, r1}
    3bf6:	4639      	mov	r1, r7
    3bf8:	e881 000c 	stmia.w	r1, {r2, r3}
    return (a.row == b.row) && (a.col == b.col);
    3bfc:	68ba      	ldr	r2, [r7, #8]
    3bfe:	683b      	ldr	r3, [r7, #0]
    3c00:	429a      	cmp	r2, r3
    3c02:	d106      	bne.n	3c12 <grid_cell_match+0x2a>
    3c04:	68fa      	ldr	r2, [r7, #12]
    3c06:	687b      	ldr	r3, [r7, #4]
    3c08:	429a      	cmp	r2, r3
    3c0a:	d102      	bne.n	3c12 <grid_cell_match+0x2a>
    3c0c:	f04f 0301 	mov.w	r3, #1
    3c10:	e001      	b.n	3c16 <grid_cell_match+0x2e>
    3c12:	f04f 0300 	mov.w	r3, #0
}
    3c16:	4618      	mov	r0, r3
    3c18:	f107 0714 	add.w	r7, r7, #20
    3c1c:	46bd      	mov	sp, r7
    3c1e:	bc80      	pop	{r7}
    3c20:	4770      	bx	lr
    3c22:	bf00      	nop

00003c24 <grid_cell_new>:

cell_t grid_cell_new(void) {
    3c24:	b480      	push	{r7}
    3c26:	af00      	add	r7, sp, #0
    3c28:	4603      	mov	r3, r0
    return (cell_t){0, 0};
    3c2a:	f04f 0200 	mov.w	r2, #0
    3c2e:	601a      	str	r2, [r3, #0]
    3c30:	f04f 0200 	mov.w	r2, #0
    3c34:	605a      	str	r2, [r3, #4]
}
    3c36:	4618      	mov	r0, r3
    3c38:	46bd      	mov	sp, r7
    3c3a:	bc80      	pop	{r7}
    3c3c:	4770      	bx	lr
    3c3e:	bf00      	nop

00003c40 <grid_cell_inf_weight>:

double grid_cell_inf_weight(void) {
    3c40:	b480      	push	{r7}
    3c42:	af00      	add	r7, sp, #0
    return DBL_MAX;
    3c44:	f04f 32ff 	mov.w	r2, #4294967295
    3c48:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    3c4c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
}
    3c50:	4610      	mov	r0, r2
    3c52:	4619      	mov	r1, r3
    3c54:	46bd      	mov	sp, r7
    3c56:	bc80      	pop	{r7}
    3c58:	4770      	bx	lr
    3c5a:	bf00      	nop

00003c5c <clk_init>:
#include "CMSIS/mss_assert.h"

uint32_t clks_freq_hz[CLK_COUNT];
int clks_set[CLK_COUNT];

void clk_init(void) {
    3c5c:	b480      	push	{r7}
    3c5e:	b083      	sub	sp, #12
    3c60:	af00      	add	r7, sp, #0
	size_t i = 0;
    3c62:	f04f 0300 	mov.w	r3, #0
    3c66:	607b      	str	r3, [r7, #4]
	for(; i < CLK_COUNT; ++i) {
    3c68:	e015      	b.n	3c96 <clk_init+0x3a>
		clks_freq_hz[i] = 0;
    3c6a:	687a      	ldr	r2, [r7, #4]
    3c6c:	f640 63b8 	movw	r3, #3768	; 0xeb8
    3c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c74:	f04f 0100 	mov.w	r1, #0
    3c78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		clks_set[i] = 0;
    3c7c:	687a      	ldr	r2, [r7, #4]
    3c7e:	f640 63cc 	movw	r3, #3788	; 0xecc
    3c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c86:	f04f 0100 	mov.w	r1, #0
    3c8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
uint32_t clks_freq_hz[CLK_COUNT];
int clks_set[CLK_COUNT];

void clk_init(void) {
	size_t i = 0;
	for(; i < CLK_COUNT; ++i) {
    3c8e:	687b      	ldr	r3, [r7, #4]
    3c90:	f103 0301 	add.w	r3, r3, #1
    3c94:	607b      	str	r3, [r7, #4]
    3c96:	687b      	ldr	r3, [r7, #4]
    3c98:	2b04      	cmp	r3, #4
    3c9a:	d9e6      	bls.n	3c6a <clk_init+0xe>
		clks_freq_hz[i] = 0;
		clks_set[i] = 0;
	}
}
    3c9c:	f107 070c 	add.w	r7, r7, #12
    3ca0:	46bd      	mov	sp, r7
    3ca2:	bc80      	pop	{r7}
    3ca4:	4770      	bx	lr
    3ca6:	bf00      	nop

00003ca8 <clk_set_freq_hz>:

void clk_set_freq_hz(size_t clk_id, uint32_t freq_hz) {
    3ca8:	b480      	push	{r7}
    3caa:	b083      	sub	sp, #12
    3cac:	af00      	add	r7, sp, #0
    3cae:	6078      	str	r0, [r7, #4]
    3cb0:	6039      	str	r1, [r7, #0]
	clks_freq_hz[clk_id] = freq_hz;
    3cb2:	687a      	ldr	r2, [r7, #4]
    3cb4:	f640 63b8 	movw	r3, #3768	; 0xeb8
    3cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cbc:	6839      	ldr	r1, [r7, #0]
    3cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	clks_set[clk_id] = 1;
    3cc2:	687a      	ldr	r2, [r7, #4]
    3cc4:	f640 63cc 	movw	r3, #3788	; 0xecc
    3cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ccc:	f04f 0101 	mov.w	r1, #1
    3cd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3cd4:	f107 070c 	add.w	r7, r7, #12
    3cd8:	46bd      	mov	sp, r7
    3cda:	bc80      	pop	{r7}
    3cdc:	4770      	bx	lr
    3cde:	bf00      	nop

00003ce0 <clk_get_freq_hz>:

uint32_t clk_get_freq_hz(size_t clk_id) {
    3ce0:	b480      	push	{r7}
    3ce2:	b083      	sub	sp, #12
    3ce4:	af00      	add	r7, sp, #0
    3ce6:	6078      	str	r0, [r7, #4]
	ASSERT(clks_set[clk_id]);
    3ce8:	687a      	ldr	r2, [r7, #4]
    3cea:	f640 63cc 	movw	r3, #3788	; 0xecc
    3cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3cf6:	2b00      	cmp	r3, #0
    3cf8:	d100      	bne.n	3cfc <clk_get_freq_hz+0x1c>
    3cfa:	be00      	bkpt	0x0000
	return clks_freq_hz[clk_id];
    3cfc:	687a      	ldr	r2, [r7, #4]
    3cfe:	f640 63b8 	movw	r3, #3768	; 0xeb8
    3d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
    3d0a:	4618      	mov	r0, r3
    3d0c:	f107 070c 	add.w	r7, r7, #12
    3d10:	46bd      	mov	sp, r7
    3d12:	bc80      	pop	{r7}
    3d14:	4770      	bx	lr
    3d16:	bf00      	nop

00003d18 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3d18:	b480      	push	{r7}
    3d1a:	b083      	sub	sp, #12
    3d1c:	af00      	add	r7, sp, #0
    3d1e:	4603      	mov	r3, r0
    3d20:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3d22:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d26:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d2a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3d2e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3d32:	88f9      	ldrh	r1, [r7, #6]
    3d34:	f001 011f 	and.w	r1, r1, #31
    3d38:	f04f 0001 	mov.w	r0, #1
    3d3c:	fa00 f101 	lsl.w	r1, r0, r1
    3d40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3d44:	f107 070c 	add.w	r7, r7, #12
    3d48:	46bd      	mov	sp, r7
    3d4a:	bc80      	pop	{r7}
    3d4c:	4770      	bx	lr
    3d4e:	bf00      	nop

00003d50 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    3d50:	b480      	push	{r7}
    3d52:	b083      	sub	sp, #12
    3d54:	af00      	add	r7, sp, #0
    3d56:	4603      	mov	r3, r0
    3d58:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    3d5a:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3d66:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3d6a:	88f9      	ldrh	r1, [r7, #6]
    3d6c:	f001 011f 	and.w	r1, r1, #31
    3d70:	f04f 0001 	mov.w	r0, #1
    3d74:	fa00 f101 	lsl.w	r1, r0, r1
    3d78:	f102 0220 	add.w	r2, r2, #32
    3d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3d80:	f107 070c 	add.w	r7, r7, #12
    3d84:	46bd      	mov	sp, r7
    3d86:	bc80      	pop	{r7}
    3d88:	4770      	bx	lr
    3d8a:	bf00      	nop

00003d8c <read_poll>:
		fflush(stdout);
	else
		printf("\r\n");
}

uint32_t read_poll(uint8_t* buf, uint32_t len) {
    3d8c:	b480      	push	{r7}
    3d8e:	b087      	sub	sp, #28
    3d90:	af00      	add	r7, sp, #0
    3d92:	6078      	str	r0, [r7, #4]
    3d94:	6039      	str	r1, [r7, #0]
	uint32_t out = 0;
    3d96:	f04f 0300 	mov.w	r3, #0
    3d9a:	60fb      	str	r3, [r7, #12]
	uint32_t i = 0;
    3d9c:	f04f 0300 	mov.w	r3, #0
    3da0:	613b      	str	r3, [r7, #16]
	for(;i < len; ++i) {
    3da2:	e032      	b.n	3e0a <read_poll+0x7e>
		uint8_t bits = 0;
    3da4:	f04f 0300 	mov.w	r3, #0
    3da8:	75fb      	strb	r3, [r7, #23]
		switch(buf[i]) {
    3daa:	687a      	ldr	r2, [r7, #4]
    3dac:	693b      	ldr	r3, [r7, #16]
    3dae:	4413      	add	r3, r2
    3db0:	781b      	ldrb	r3, [r3, #0]
    3db2:	2b07      	cmp	r3, #7
    3db4:	d011      	beq.n	3dda <read_poll+0x4e>
    3db6:	2b07      	cmp	r3, #7
    3db8:	dc02      	bgt.n	3dc0 <read_poll+0x34>
    3dba:	2b04      	cmp	r3, #4
    3dbc:	d005      	beq.n	3dca <read_poll+0x3e>
			break;
		case 0x37:
			bits = 0x03;
			break;
		default:
			break;
    3dbe:	e014      	b.n	3dea <read_poll+0x5e>
uint32_t read_poll(uint8_t* buf, uint32_t len) {
	uint32_t out = 0;
	uint32_t i = 0;
	for(;i < len; ++i) {
		uint8_t bits = 0;
		switch(buf[i]) {
    3dc0:	2b34      	cmp	r3, #52	; 0x34
    3dc2:	d006      	beq.n	3dd2 <read_poll+0x46>
    3dc4:	2b37      	cmp	r3, #55	; 0x37
    3dc6:	d00c      	beq.n	3de2 <read_poll+0x56>
			break;
		case 0x37:
			bits = 0x03;
			break;
		default:
			break;
    3dc8:	e00f      	b.n	3dea <read_poll+0x5e>
	uint32_t i = 0;
	for(;i < len; ++i) {
		uint8_t bits = 0;
		switch(buf[i]) {
		case 0x04:
			bits = 0x0;
    3dca:	f04f 0300 	mov.w	r3, #0
    3dce:	75fb      	strb	r3, [r7, #23]
			break;
    3dd0:	e00b      	b.n	3dea <read_poll+0x5e>
		case 0x34:
			bits = 0x01;
    3dd2:	f04f 0301 	mov.w	r3, #1
    3dd6:	75fb      	strb	r3, [r7, #23]
			break;
    3dd8:	e007      	b.n	3dea <read_poll+0x5e>
		case 0x07:
			bits = 0x02;
    3dda:	f04f 0302 	mov.w	r3, #2
    3dde:	75fb      	strb	r3, [r7, #23]
			break;
    3de0:	e003      	b.n	3dea <read_poll+0x5e>
		case 0x37:
			bits = 0x03;
    3de2:	f04f 0303 	mov.w	r3, #3
    3de6:	75fb      	strb	r3, [r7, #23]
			break;
    3de8:	bf00      	nop
		default:
			break;
			printf("\rUnk: %u\n", buf[i]);
		}

		out |= (bits << (30 - (i * 2)));
    3dea:	7dfa      	ldrb	r2, [r7, #23]
    3dec:	693b      	ldr	r3, [r7, #16]
    3dee:	f1c3 030f 	rsb	r3, r3, #15
    3df2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3df6:	fa02 f303 	lsl.w	r3, r2, r3
    3dfa:	68fa      	ldr	r2, [r7, #12]
    3dfc:	ea42 0303 	orr.w	r3, r2, r3
    3e00:	60fb      	str	r3, [r7, #12]
}

uint32_t read_poll(uint8_t* buf, uint32_t len) {
	uint32_t out = 0;
	uint32_t i = 0;
	for(;i < len; ++i) {
    3e02:	693b      	ldr	r3, [r7, #16]
    3e04:	f103 0301 	add.w	r3, r3, #1
    3e08:	613b      	str	r3, [r7, #16]
    3e0a:	693a      	ldr	r2, [r7, #16]
    3e0c:	683b      	ldr	r3, [r7, #0]
    3e0e:	429a      	cmp	r2, r3
    3e10:	d3c8      	bcc.n	3da4 <read_poll+0x18>
			printf("\rUnk: %u\n", buf[i]);
		}

		out |= (bits << (30 - (i * 2)));
	}
	return out;
    3e12:	68fb      	ldr	r3, [r7, #12]
}
    3e14:	4618      	mov	r0, r3
    3e16:	f107 071c 	add.w	r7, r7, #28
    3e1a:	46bd      	mov	sp, r7
    3e1c:	bc80      	pop	{r7}
    3e1e:	4770      	bx	lr

00003e20 <enable_n64_to_uart>:

void enable_n64_to_uart(uint32_t addr) {
    3e20:	b480      	push	{r7}
    3e22:	b085      	sub	sp, #20
    3e24:	af00      	add	r7, sp, #0
    3e26:	6078      	str	r0, [r7, #4]
	uint32_t* ptr = (uint32_t*)addr;
    3e28:	687b      	ldr	r3, [r7, #4]
    3e2a:	60fb      	str	r3, [r7, #12]
	*ptr = 1;
    3e2c:	68fb      	ldr	r3, [r7, #12]
    3e2e:	f04f 0201 	mov.w	r2, #1
    3e32:	601a      	str	r2, [r3, #0]
}
    3e34:	f107 0714 	add.w	r7, r7, #20
    3e38:	46bd      	mov	sp, r7
    3e3a:	bc80      	pop	{r7}
    3e3c:	4770      	bx	lr
    3e3e:	bf00      	nop

00003e40 <disable_n64_to_uart>:

void disable_n64_to_uart(uint32_t addr) {
    3e40:	b480      	push	{r7}
    3e42:	b085      	sub	sp, #20
    3e44:	af00      	add	r7, sp, #0
    3e46:	6078      	str	r0, [r7, #4]
	uint32_t* ptr = (uint32_t*)addr;
    3e48:	687b      	ldr	r3, [r7, #4]
    3e4a:	60fb      	str	r3, [r7, #12]
	*ptr = 0;
    3e4c:	68fb      	ldr	r3, [r7, #12]
    3e4e:	f04f 0200 	mov.w	r2, #0
    3e52:	601a      	str	r2, [r3, #0]
}
    3e54:	f107 0714 	add.w	r7, r7, #20
    3e58:	46bd      	mov	sp, r7
    3e5a:	bc80      	pop	{r7}
    3e5c:	4770      	bx	lr
    3e5e:	bf00      	nop

00003e60 <N64Init>:

void N64Init(N64Inst_t *inst, volatile uint32_t *addr)
{
    3e60:	b580      	push	{r7, lr}
    3e62:	b082      	sub	sp, #8
    3e64:	af00      	add	r7, sp, #0
    3e66:	6078      	str	r0, [r7, #4]
    3e68:	6039      	str	r1, [r7, #0]
	inst->base_addr = addr;
    3e6a:	687b      	ldr	r3, [r7, #4]
    3e6c:	683a      	ldr	r2, [r7, #0]
    3e6e:	601a      	str	r2, [r3, #0]
	inst->state = 0;
    3e70:	687b      	ldr	r3, [r7, #4]
    3e72:	f04f 0200 	mov.w	r2, #0
    3e76:	605a      	str	r2, [r3, #4]
	UART_16550_init(&g_uart, UART_ADDR, 6, UART_16550_DATA_6_BITS | UART_16550_NO_PARITY | UART_16550_ONE_STOP_BIT);
    3e78:	f640 60f0 	movw	r0, #3824	; 0xef0
    3e7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3e80:	f240 0100 	movw	r1, #0
    3e84:	f2c4 0105 	movt	r1, #16389	; 0x4005
    3e88:	f04f 0206 	mov.w	r2, #6
    3e8c:	f04f 0301 	mov.w	r3, #1
    3e90:	f000 ff46 	bl	4d20 <UART_16550_init>
	N64Enable(inst);
    3e94:	6878      	ldr	r0, [r7, #4]
    3e96:	f000 f805 	bl	3ea4 <N64Enable>
}
    3e9a:	f107 0708 	add.w	r7, r7, #8
    3e9e:	46bd      	mov	sp, r7
    3ea0:	bd80      	pop	{r7, pc}
    3ea2:	bf00      	nop

00003ea4 <N64Enable>:

void N64Enable(N64Inst_t *inst)
{
    3ea4:	b580      	push	{r7, lr}
    3ea6:	b082      	sub	sp, #8
    3ea8:	af00      	add	r7, sp, #0
    3eaa:	6078      	str	r0, [r7, #4]
	inst->state = 0;
    3eac:	687b      	ldr	r3, [r7, #4]
    3eae:	f04f 0200 	mov.w	r2, #0
    3eb2:	605a      	str	r2, [r3, #4]
	NVIC_EnableIRQ(Fabric_IRQn);
    3eb4:	f04f 001f 	mov.w	r0, #31
    3eb8:	f7ff ff2e 	bl	3d18 <NVIC_EnableIRQ>
	enable_n64_to_uart(EN_N64_TO_UART_ADDR);
    3ebc:	f241 0000 	movw	r0, #4096	; 0x1000
    3ec0:	f2c4 0005 	movt	r0, #16389	; 0x4005
    3ec4:	f7ff ffac 	bl	3e20 <enable_n64_to_uart>
}
    3ec8:	f107 0708 	add.w	r7, r7, #8
    3ecc:	46bd      	mov	sp, r7
    3ece:	bd80      	pop	{r7, pc}

00003ed0 <N64Disable>:

void N64Disable(N64Inst_t *inst)
{
    3ed0:	b580      	push	{r7, lr}
    3ed2:	b082      	sub	sp, #8
    3ed4:	af00      	add	r7, sp, #0
    3ed6:	6078      	str	r0, [r7, #4]
	disable_n64_to_uart(EN_N64_TO_UART_ADDR);
    3ed8:	f241 0000 	movw	r0, #4096	; 0x1000
    3edc:	f2c4 0005 	movt	r0, #16389	; 0x4005
    3ee0:	f7ff ffae 	bl	3e40 <disable_n64_to_uart>
	NVIC_DisableIRQ(Fabric_IRQn);
    3ee4:	f04f 001f 	mov.w	r0, #31
    3ee8:	f7ff ff32 	bl	3d50 <NVIC_DisableIRQ>
	inst->state = 0;
    3eec:	687b      	ldr	r3, [r7, #4]
    3eee:	f04f 0200 	mov.w	r2, #0
    3ef2:	605a      	str	r2, [r3, #4]
}
    3ef4:	f107 0708 	add.w	r7, r7, #8
    3ef8:	46bd      	mov	sp, r7
    3efa:	bd80      	pop	{r7, pc}

00003efc <N64GetState>:

void N64GetState(N64Inst_t *inst)
{
    3efc:	b580      	push	{r7, lr}
    3efe:	b082      	sub	sp, #8
    3f00:	af00      	add	r7, sp, #0
    3f02:	6078      	str	r0, [r7, #4]
	inst->state = read_poll(rx_buff, sizeof(rx_buff));
    3f04:	f640 60e0 	movw	r0, #3808	; 0xee0
    3f08:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f0c:	f04f 0110 	mov.w	r1, #16
    3f10:	f7ff ff3c 	bl	3d8c <read_poll>
    3f14:	4602      	mov	r2, r0
    3f16:	687b      	ldr	r3, [r7, #4]
    3f18:	605a      	str	r2, [r3, #4]
	UART_16550_get_rx(&g_uart, rx_buff, sizeof(rx_buff));
    3f1a:	f640 60f0 	movw	r0, #3824	; 0xef0
    3f1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f22:	f640 61e0 	movw	r1, #3808	; 0xee0
    3f26:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3f2a:	f04f 0210 	mov.w	r2, #16
    3f2e:	f001 f89d 	bl	506c <UART_16550_get_rx>
}
    3f32:	f107 0708 	add.w	r7, r7, #8
    3f36:	46bd      	mov	sp, r7
    3f38:	bd80      	pop	{r7, pc}
    3f3a:	bf00      	nop

00003f3c <N64ButtonPressed>:

int N64ButtonPressed(N64Inst_t *inst, button_type_t b)
{
    3f3c:	b480      	push	{r7}
    3f3e:	b083      	sub	sp, #12
    3f40:	af00      	add	r7, sp, #0
    3f42:	6078      	str	r0, [r7, #4]
    3f44:	460b      	mov	r3, r1
    3f46:	70fb      	strb	r3, [r7, #3]
	return inst->state & buttons[b].mask;
    3f48:	687b      	ldr	r3, [r7, #4]
    3f4a:	6859      	ldr	r1, [r3, #4]
    3f4c:	78fb      	ldrb	r3, [r7, #3]
    3f4e:	f240 42a8 	movw	r2, #1192	; 0x4a8
    3f52:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3f56:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3f5a:	4413      	add	r3, r2
    3f5c:	685b      	ldr	r3, [r3, #4]
    3f5e:	ea01 0303 	and.w	r3, r1, r3
}
    3f62:	4618      	mov	r0, r3
    3f64:	f107 070c 	add.w	r7, r7, #12
    3f68:	46bd      	mov	sp, r7
    3f6a:	bc80      	pop	{r7}
    3f6c:	4770      	bx	lr
    3f6e:	bf00      	nop

00003f70 <N64DDir>:
		return UP;
	}
	return NONE;
}

direction_t N64DDir(N64Inst_t *inst) {
    3f70:	b480      	push	{r7}
    3f72:	b083      	sub	sp, #12
    3f74:	af00      	add	r7, sp, #0
    3f76:	6078      	str	r0, [r7, #4]
	if(inst->state & BUTTON_MASK_DL) {
    3f78:	687b      	ldr	r3, [r7, #4]
    3f7a:	685b      	ldr	r3, [r3, #4]
    3f7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    3f80:	2b00      	cmp	r3, #0
    3f82:	d002      	beq.n	3f8a <N64DDir+0x1a>
		return LEFT;
    3f84:	f04f 0303 	mov.w	r3, #3
    3f88:	e01c      	b.n	3fc4 <N64DDir+0x54>
	}
	if(inst->state & BUTTON_MASK_DR) {
    3f8a:	687b      	ldr	r3, [r7, #4]
    3f8c:	685b      	ldr	r3, [r3, #4]
    3f8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    3f92:	2b00      	cmp	r3, #0
    3f94:	d002      	beq.n	3f9c <N64DDir+0x2c>
		return RIGHT;
    3f96:	f04f 0304 	mov.w	r3, #4
    3f9a:	e013      	b.n	3fc4 <N64DDir+0x54>
	}
	if(inst->state & BUTTON_MASK_DD) {
    3f9c:	687b      	ldr	r3, [r7, #4]
    3f9e:	685b      	ldr	r3, [r3, #4]
    3fa0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
    3fa4:	2b00      	cmp	r3, #0
    3fa6:	d002      	beq.n	3fae <N64DDir+0x3e>
		return DOWN;
    3fa8:	f04f 0302 	mov.w	r3, #2
    3fac:	e00a      	b.n	3fc4 <N64DDir+0x54>
	}
	if(inst->state & BUTTON_MASK_DU) {
    3fae:	687b      	ldr	r3, [r7, #4]
    3fb0:	685b      	ldr	r3, [r3, #4]
    3fb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    3fb6:	2b00      	cmp	r3, #0
    3fb8:	d002      	beq.n	3fc0 <N64DDir+0x50>
		return UP;
    3fba:	f04f 0301 	mov.w	r3, #1
    3fbe:	e001      	b.n	3fc4 <N64DDir+0x54>
	}
	return NONE;
    3fc0:	f04f 0300 	mov.w	r3, #0
}
    3fc4:	4618      	mov	r0, r3
    3fc6:	f107 070c 	add.w	r7, r7, #12
    3fca:	46bd      	mov	sp, r7
    3fcc:	bc80      	pop	{r7}
    3fce:	4770      	bx	lr

00003fd0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    3fd0:	b480      	push	{r7}
    3fd2:	b083      	sub	sp, #12
    3fd4:	af00      	add	r7, sp, #0
    3fd6:	6078      	str	r0, [r7, #4]
    return -1;
    3fd8:	f04f 33ff 	mov.w	r3, #4294967295
}
    3fdc:	4618      	mov	r0, r3
    3fde:	f107 070c 	add.w	r7, r7, #12
    3fe2:	46bd      	mov	sp, r7
    3fe4:	bc80      	pop	{r7}
    3fe6:	4770      	bx	lr

00003fe8 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    3fe8:	b480      	push	{r7}
    3fea:	b083      	sub	sp, #12
    3fec:	af00      	add	r7, sp, #0
    3fee:	6078      	str	r0, [r7, #4]
    3ff0:	e7fe      	b.n	3ff0 <_exit+0x8>
    3ff2:	bf00      	nop

00003ff4 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    3ff4:	b480      	push	{r7}
    3ff6:	b083      	sub	sp, #12
    3ff8:	af00      	add	r7, sp, #0
    3ffa:	6078      	str	r0, [r7, #4]
    3ffc:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    3ffe:	683b      	ldr	r3, [r7, #0]
    4000:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    4004:	605a      	str	r2, [r3, #4]
    return 0;
    4006:	f04f 0300 	mov.w	r3, #0
}
    400a:	4618      	mov	r0, r3
    400c:	f107 070c 	add.w	r7, r7, #12
    4010:	46bd      	mov	sp, r7
    4012:	bc80      	pop	{r7}
    4014:	4770      	bx	lr
    4016:	bf00      	nop

00004018 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    4018:	b480      	push	{r7}
    401a:	af00      	add	r7, sp, #0
    return 1;
    401c:	f04f 0301 	mov.w	r3, #1
}
    4020:	4618      	mov	r0, r3
    4022:	46bd      	mov	sp, r7
    4024:	bc80      	pop	{r7}
    4026:	4770      	bx	lr

00004028 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    4028:	b480      	push	{r7}
    402a:	b083      	sub	sp, #12
    402c:	af00      	add	r7, sp, #0
    402e:	6078      	str	r0, [r7, #4]
    return 1;
    4030:	f04f 0301 	mov.w	r3, #1
}
    4034:	4618      	mov	r0, r3
    4036:	f107 070c 	add.w	r7, r7, #12
    403a:	46bd      	mov	sp, r7
    403c:	bc80      	pop	{r7}
    403e:	4770      	bx	lr

00004040 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    4040:	b580      	push	{r7, lr}
    4042:	b082      	sub	sp, #8
    4044:	af00      	add	r7, sp, #0
    4046:	6078      	str	r0, [r7, #4]
    4048:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    404a:	f001 ffa7 	bl	5f9c <__errno>
    404e:	4603      	mov	r3, r0
    4050:	f04f 0216 	mov.w	r2, #22
    4054:	601a      	str	r2, [r3, #0]
    return -1;
    4056:	f04f 33ff 	mov.w	r3, #4294967295
}
    405a:	4618      	mov	r0, r3
    405c:	f107 0708 	add.w	r7, r7, #8
    4060:	46bd      	mov	sp, r7
    4062:	bd80      	pop	{r7, pc}

00004064 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    4064:	b480      	push	{r7}
    4066:	b085      	sub	sp, #20
    4068:	af00      	add	r7, sp, #0
    406a:	60f8      	str	r0, [r7, #12]
    406c:	60b9      	str	r1, [r7, #8]
    406e:	607a      	str	r2, [r7, #4]
    return 0;
    4070:	f04f 0300 	mov.w	r3, #0
}
    4074:	4618      	mov	r0, r3
    4076:	f107 0714 	add.w	r7, r7, #20
    407a:	46bd      	mov	sp, r7
    407c:	bc80      	pop	{r7}
    407e:	4770      	bx	lr

00004080 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    4080:	b480      	push	{r7}
    4082:	b085      	sub	sp, #20
    4084:	af00      	add	r7, sp, #0
    4086:	60f8      	str	r0, [r7, #12]
    4088:	60b9      	str	r1, [r7, #8]
    408a:	607a      	str	r2, [r7, #4]
    return 0;
    408c:	f04f 0300 	mov.w	r3, #0
}
    4090:	4618      	mov	r0, r3
    4092:	f107 0714 	add.w	r7, r7, #20
    4096:	46bd      	mov	sp, r7
    4098:	bc80      	pop	{r7}
    409a:	4770      	bx	lr

0000409c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    409c:	b480      	push	{r7}
    409e:	b085      	sub	sp, #20
    40a0:	af00      	add	r7, sp, #0
    40a2:	60f8      	str	r0, [r7, #12]
    40a4:	60b9      	str	r1, [r7, #8]
    40a6:	607a      	str	r2, [r7, #4]
    40a8:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
    40aa:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
    40ae:	4618      	mov	r0, r3
    40b0:	f107 0714 	add.w	r7, r7, #20
    40b4:	46bd      	mov	sp, r7
    40b6:	bc80      	pop	{r7}
    40b8:	4770      	bx	lr
    40ba:	bf00      	nop

000040bc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    40bc:	b580      	push	{r7, lr}
    40be:	b084      	sub	sp, #16
    40c0:	af00      	add	r7, sp, #0
    40c2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    40c4:	f640 234c 	movw	r3, #2636	; 0xa4c
    40c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40cc:	681b      	ldr	r3, [r3, #0]
    40ce:	2b00      	cmp	r3, #0
    40d0:	d108      	bne.n	40e4 <_sbrk+0x28>
    {
      heap_end = &_end;
    40d2:	f640 234c 	movw	r3, #2636	; 0xa4c
    40d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40da:	f640 7268 	movw	r2, #3944	; 0xf68
    40de:	f2c2 0200 	movt	r2, #8192	; 0x2000
    40e2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    40e4:	f640 234c 	movw	r3, #2636	; 0xa4c
    40e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40ec:	681b      	ldr	r3, [r3, #0]
    40ee:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    40f0:	f3ef 8308 	mrs	r3, MSP
    40f4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    40f6:	f640 234c 	movw	r3, #2636	; 0xa4c
    40fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40fe:	681a      	ldr	r2, [r3, #0]
    4100:	687b      	ldr	r3, [r7, #4]
    4102:	441a      	add	r2, r3
    4104:	68fb      	ldr	r3, [r7, #12]
    4106:	429a      	cmp	r2, r3
    4108:	d90f      	bls.n	412a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    410a:	f04f 0000 	mov.w	r0, #0
    410e:	f04f 0101 	mov.w	r1, #1
    4112:	f649 12dc 	movw	r2, #39388	; 0x99dc
    4116:	f2c0 0200 	movt	r2, #0
    411a:	f04f 0319 	mov.w	r3, #25
    411e:	f7ff ffbd 	bl	409c <_write_r>
      _exit (1);
    4122:	f04f 0001 	mov.w	r0, #1
    4126:	f7ff ff5f 	bl	3fe8 <_exit>
    }
  
    heap_end += incr;
    412a:	f640 234c 	movw	r3, #2636	; 0xa4c
    412e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4132:	681a      	ldr	r2, [r3, #0]
    4134:	687b      	ldr	r3, [r7, #4]
    4136:	441a      	add	r2, r3
    4138:	f640 234c 	movw	r3, #2636	; 0xa4c
    413c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4140:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    4142:	68bb      	ldr	r3, [r7, #8]
}
    4144:	4618      	mov	r0, r3
    4146:	f107 0710 	add.w	r7, r7, #16
    414a:	46bd      	mov	sp, r7
    414c:	bd80      	pop	{r7, pc}
    414e:	bf00      	nop

00004150 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    4150:	b480      	push	{r7}
    4152:	b083      	sub	sp, #12
    4154:	af00      	add	r7, sp, #0
    4156:	4603      	mov	r3, r0
    4158:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    415a:	f24e 1300 	movw	r3, #57600	; 0xe100
    415e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4162:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    4166:	ea4f 1252 	mov.w	r2, r2, lsr #5
    416a:	88f9      	ldrh	r1, [r7, #6]
    416c:	f001 011f 	and.w	r1, r1, #31
    4170:	f04f 0001 	mov.w	r0, #1
    4174:	fa00 f101 	lsl.w	r1, r0, r1
    4178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    417c:	f107 070c 	add.w	r7, r7, #12
    4180:	46bd      	mov	sp, r7
    4182:	bc80      	pop	{r7}
    4184:	4770      	bx	lr
    4186:	bf00      	nop

00004188 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4188:	b480      	push	{r7}
    418a:	b083      	sub	sp, #12
    418c:	af00      	add	r7, sp, #0
    418e:	4603      	mov	r3, r0
    4190:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    4192:	f24e 1300 	movw	r3, #57600	; 0xe100
    4196:	f2ce 0300 	movt	r3, #57344	; 0xe000
    419a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    419e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    41a2:	88f9      	ldrh	r1, [r7, #6]
    41a4:	f001 011f 	and.w	r1, r1, #31
    41a8:	f04f 0001 	mov.w	r0, #1
    41ac:	fa00 f101 	lsl.w	r1, r0, r1
    41b0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    41b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    41b8:	f107 070c 	add.w	r7, r7, #12
    41bc:	46bd      	mov	sp, r7
    41be:	bc80      	pop	{r7}
    41c0:	4770      	bx	lr
    41c2:	bf00      	nop

000041c4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    41c4:	b580      	push	{r7, lr}
    41c6:	b088      	sub	sp, #32
    41c8:	af00      	add	r7, sp, #0
    41ca:	60f8      	str	r0, [r7, #12]
    41cc:	60b9      	str	r1, [r7, #8]
    41ce:	4613      	mov	r3, r2
    41d0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    41d2:	f04f 0301 	mov.w	r3, #1
    41d6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    41d8:	f04f 0300 	mov.w	r3, #0
    41dc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    41de:	68fa      	ldr	r2, [r7, #12]
    41e0:	f640 733c 	movw	r3, #3900	; 0xf3c
    41e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41e8:	429a      	cmp	r2, r3
    41ea:	d007      	beq.n	41fc <MSS_UART_init+0x38>
    41ec:	68fa      	ldr	r2, [r7, #12]
    41ee:	f640 7314 	movw	r3, #3860	; 0xf14
    41f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    41f6:	429a      	cmp	r2, r3
    41f8:	d000      	beq.n	41fc <MSS_UART_init+0x38>
    41fa:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    41fc:	68bb      	ldr	r3, [r7, #8]
    41fe:	2b00      	cmp	r3, #0
    4200:	d100      	bne.n	4204 <MSS_UART_init+0x40>
    4202:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    4204:	f001 f8b6 	bl	5374 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    4208:	68fa      	ldr	r2, [r7, #12]
    420a:	f640 733c 	movw	r3, #3900	; 0xf3c
    420e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4212:	429a      	cmp	r2, r3
    4214:	d12e      	bne.n	4274 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    4216:	68fb      	ldr	r3, [r7, #12]
    4218:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    421c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    421e:	68fb      	ldr	r3, [r7, #12]
    4220:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    4224:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    4226:	68fb      	ldr	r3, [r7, #12]
    4228:	f04f 020a 	mov.w	r2, #10
    422c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    422e:	f240 5330 	movw	r3, #1328	; 0x530
    4232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4236:	681b      	ldr	r3, [r3, #0]
    4238:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    423a:	f242 0300 	movw	r3, #8192	; 0x2000
    423e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    4242:	f242 0200 	movw	r2, #8192	; 0x2000
    4246:	f2ce 0204 	movt	r2, #57348	; 0xe004
    424a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    424c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    4250:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    4252:	f04f 000a 	mov.w	r0, #10
    4256:	f7ff ff97 	bl	4188 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    425a:	f242 0300 	movw	r3, #8192	; 0x2000
    425e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    4262:	f242 0200 	movw	r2, #8192	; 0x2000
    4266:	f2ce 0204 	movt	r2, #57348	; 0xe004
    426a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    426c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    4270:	631a      	str	r2, [r3, #48]	; 0x30
    4272:	e031      	b.n	42d8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    4274:	68fa      	ldr	r2, [r7, #12]
    4276:	f240 0300 	movw	r3, #0
    427a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    427e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    4280:	68fa      	ldr	r2, [r7, #12]
    4282:	f240 0300 	movw	r3, #0
    4286:	f2c4 2320 	movt	r3, #16928	; 0x4220
    428a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    428c:	68fb      	ldr	r3, [r7, #12]
    428e:	f04f 020b 	mov.w	r2, #11
    4292:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    4294:	f240 5334 	movw	r3, #1332	; 0x534
    4298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    429c:	681b      	ldr	r3, [r3, #0]
    429e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    42a0:	f242 0300 	movw	r3, #8192	; 0x2000
    42a4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    42a8:	f242 0200 	movw	r2, #8192	; 0x2000
    42ac:	f2ce 0204 	movt	r2, #57348	; 0xe004
    42b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    42b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    42b6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    42b8:	f04f 000b 	mov.w	r0, #11
    42bc:	f7ff ff64 	bl	4188 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    42c0:	f242 0300 	movw	r3, #8192	; 0x2000
    42c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    42c8:	f242 0200 	movw	r2, #8192	; 0x2000
    42cc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    42d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    42d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    42d6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    42d8:	68fb      	ldr	r3, [r7, #12]
    42da:	681b      	ldr	r3, [r3, #0]
    42dc:	f04f 0200 	mov.w	r2, #0
    42e0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    42e2:	68bb      	ldr	r3, [r7, #8]
    42e4:	2b00      	cmp	r3, #0
    42e6:	d021      	beq.n	432c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    42e8:	69ba      	ldr	r2, [r7, #24]
    42ea:	68bb      	ldr	r3, [r7, #8]
    42ec:	fbb2 f3f3 	udiv	r3, r2, r3
    42f0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    42f2:	69fb      	ldr	r3, [r7, #28]
    42f4:	f003 0308 	and.w	r3, r3, #8
    42f8:	2b00      	cmp	r3, #0
    42fa:	d006      	beq.n	430a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    42fc:	69fb      	ldr	r3, [r7, #28]
    42fe:	ea4f 1313 	mov.w	r3, r3, lsr #4
    4302:	f103 0301 	add.w	r3, r3, #1
    4306:	61fb      	str	r3, [r7, #28]
    4308:	e003      	b.n	4312 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    430a:	69fb      	ldr	r3, [r7, #28]
    430c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    4310:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    4312:	69fa      	ldr	r2, [r7, #28]
    4314:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4318:	429a      	cmp	r2, r3
    431a:	d900      	bls.n	431e <MSS_UART_init+0x15a>
    431c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    431e:	69fa      	ldr	r2, [r7, #28]
    4320:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4324:	429a      	cmp	r2, r3
    4326:	d801      	bhi.n	432c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    4328:	69fb      	ldr	r3, [r7, #28]
    432a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    432c:	68fb      	ldr	r3, [r7, #12]
    432e:	685b      	ldr	r3, [r3, #4]
    4330:	f04f 0201 	mov.w	r2, #1
    4334:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    4338:	68fb      	ldr	r3, [r7, #12]
    433a:	681b      	ldr	r3, [r3, #0]
    433c:	8afa      	ldrh	r2, [r7, #22]
    433e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4342:	b292      	uxth	r2, r2
    4344:	b2d2      	uxtb	r2, r2
    4346:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    4348:	68fb      	ldr	r3, [r7, #12]
    434a:	681b      	ldr	r3, [r3, #0]
    434c:	8afa      	ldrh	r2, [r7, #22]
    434e:	b2d2      	uxtb	r2, r2
    4350:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    4352:	68fb      	ldr	r3, [r7, #12]
    4354:	685b      	ldr	r3, [r3, #4]
    4356:	f04f 0200 	mov.w	r2, #0
    435a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    435e:	68fb      	ldr	r3, [r7, #12]
    4360:	681b      	ldr	r3, [r3, #0]
    4362:	79fa      	ldrb	r2, [r7, #7]
    4364:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    4366:	68fb      	ldr	r3, [r7, #12]
    4368:	681b      	ldr	r3, [r3, #0]
    436a:	f04f 020e 	mov.w	r2, #14
    436e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    4370:	68fb      	ldr	r3, [r7, #12]
    4372:	685b      	ldr	r3, [r3, #4]
    4374:	f04f 0200 	mov.w	r2, #0
    4378:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    437c:	68fb      	ldr	r3, [r7, #12]
    437e:	f04f 0200 	mov.w	r2, #0
    4382:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    4384:	68fb      	ldr	r3, [r7, #12]
    4386:	f04f 0200 	mov.w	r2, #0
    438a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    438c:	68fb      	ldr	r3, [r7, #12]
    438e:	f04f 0200 	mov.w	r2, #0
    4392:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    4394:	68fb      	ldr	r3, [r7, #12]
    4396:	f04f 0200 	mov.w	r2, #0
    439a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    439c:	68fa      	ldr	r2, [r7, #12]
    439e:	f244 7321 	movw	r3, #18209	; 0x4721
    43a2:	f2c0 0300 	movt	r3, #0
    43a6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    43a8:	68fb      	ldr	r3, [r7, #12]
    43aa:	f04f 0200 	mov.w	r2, #0
    43ae:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    43b0:	68fb      	ldr	r3, [r7, #12]
    43b2:	f04f 0200 	mov.w	r2, #0
    43b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    43b8:	68fb      	ldr	r3, [r7, #12]
    43ba:	f04f 0200 	mov.w	r2, #0
    43be:	729a      	strb	r2, [r3, #10]
}
    43c0:	f107 0720 	add.w	r7, r7, #32
    43c4:	46bd      	mov	sp, r7
    43c6:	bd80      	pop	{r7, pc}

000043c8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    43c8:	b480      	push	{r7}
    43ca:	b089      	sub	sp, #36	; 0x24
    43cc:	af00      	add	r7, sp, #0
    43ce:	60f8      	str	r0, [r7, #12]
    43d0:	60b9      	str	r1, [r7, #8]
    43d2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    43d4:	f04f 0300 	mov.w	r3, #0
    43d8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    43da:	68fa      	ldr	r2, [r7, #12]
    43dc:	f640 733c 	movw	r3, #3900	; 0xf3c
    43e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43e4:	429a      	cmp	r2, r3
    43e6:	d007      	beq.n	43f8 <MSS_UART_polled_tx+0x30>
    43e8:	68fa      	ldr	r2, [r7, #12]
    43ea:	f640 7314 	movw	r3, #3860	; 0xf14
    43ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43f2:	429a      	cmp	r2, r3
    43f4:	d000      	beq.n	43f8 <MSS_UART_polled_tx+0x30>
    43f6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    43f8:	68bb      	ldr	r3, [r7, #8]
    43fa:	2b00      	cmp	r3, #0
    43fc:	d100      	bne.n	4400 <MSS_UART_polled_tx+0x38>
    43fe:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    4400:	687b      	ldr	r3, [r7, #4]
    4402:	2b00      	cmp	r3, #0
    4404:	d100      	bne.n	4408 <MSS_UART_polled_tx+0x40>
    4406:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    4408:	68fa      	ldr	r2, [r7, #12]
    440a:	f640 733c 	movw	r3, #3900	; 0xf3c
    440e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4412:	429a      	cmp	r2, r3
    4414:	d006      	beq.n	4424 <MSS_UART_polled_tx+0x5c>
    4416:	68fa      	ldr	r2, [r7, #12]
    4418:	f640 7314 	movw	r3, #3860	; 0xf14
    441c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4420:	429a      	cmp	r2, r3
    4422:	d13d      	bne.n	44a0 <MSS_UART_polled_tx+0xd8>
    4424:	68bb      	ldr	r3, [r7, #8]
    4426:	2b00      	cmp	r3, #0
    4428:	d03a      	beq.n	44a0 <MSS_UART_polled_tx+0xd8>
    442a:	687b      	ldr	r3, [r7, #4]
    442c:	2b00      	cmp	r3, #0
    442e:	d037      	beq.n	44a0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    4430:	68fb      	ldr	r3, [r7, #12]
    4432:	681b      	ldr	r3, [r3, #0]
    4434:	7d1b      	ldrb	r3, [r3, #20]
    4436:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    4438:	68fb      	ldr	r3, [r7, #12]
    443a:	7a9a      	ldrb	r2, [r3, #10]
    443c:	7efb      	ldrb	r3, [r7, #27]
    443e:	ea42 0303 	orr.w	r3, r2, r3
    4442:	b2da      	uxtb	r2, r3
    4444:	68fb      	ldr	r3, [r7, #12]
    4446:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    4448:	7efb      	ldrb	r3, [r7, #27]
    444a:	f003 0320 	and.w	r3, r3, #32
    444e:	2b00      	cmp	r3, #0
    4450:	d023      	beq.n	449a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    4452:	f04f 0310 	mov.w	r3, #16
    4456:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    4458:	687b      	ldr	r3, [r7, #4]
    445a:	2b0f      	cmp	r3, #15
    445c:	d801      	bhi.n	4462 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    445e:	687b      	ldr	r3, [r7, #4]
    4460:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    4462:	f04f 0300 	mov.w	r3, #0
    4466:	617b      	str	r3, [r7, #20]
    4468:	e00e      	b.n	4488 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    446a:	68fb      	ldr	r3, [r7, #12]
    446c:	681b      	ldr	r3, [r3, #0]
    446e:	68b9      	ldr	r1, [r7, #8]
    4470:	693a      	ldr	r2, [r7, #16]
    4472:	440a      	add	r2, r1
    4474:	7812      	ldrb	r2, [r2, #0]
    4476:	701a      	strb	r2, [r3, #0]
    4478:	693b      	ldr	r3, [r7, #16]
    447a:	f103 0301 	add.w	r3, r3, #1
    447e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    4480:	697b      	ldr	r3, [r7, #20]
    4482:	f103 0301 	add.w	r3, r3, #1
    4486:	617b      	str	r3, [r7, #20]
    4488:	697a      	ldr	r2, [r7, #20]
    448a:	69fb      	ldr	r3, [r7, #28]
    448c:	429a      	cmp	r2, r3
    448e:	d3ec      	bcc.n	446a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    4490:	687a      	ldr	r2, [r7, #4]
    4492:	697b      	ldr	r3, [r7, #20]
    4494:	ebc3 0302 	rsb	r3, r3, r2
    4498:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    449a:	687b      	ldr	r3, [r7, #4]
    449c:	2b00      	cmp	r3, #0
    449e:	d1c7      	bne.n	4430 <MSS_UART_polled_tx+0x68>
    }
}
    44a0:	f107 0724 	add.w	r7, r7, #36	; 0x24
    44a4:	46bd      	mov	sp, r7
    44a6:	bc80      	pop	{r7}
    44a8:	4770      	bx	lr
    44aa:	bf00      	nop

000044ac <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    44ac:	b480      	push	{r7}
    44ae:	b087      	sub	sp, #28
    44b0:	af00      	add	r7, sp, #0
    44b2:	60f8      	str	r0, [r7, #12]
    44b4:	60b9      	str	r1, [r7, #8]
    44b6:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    44b8:	f04f 0300 	mov.w	r3, #0
    44bc:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    44be:	f04f 0300 	mov.w	r3, #0
    44c2:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    44c4:	68fa      	ldr	r2, [r7, #12]
    44c6:	f640 733c 	movw	r3, #3900	; 0xf3c
    44ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44ce:	429a      	cmp	r2, r3
    44d0:	d007      	beq.n	44e2 <MSS_UART_get_rx+0x36>
    44d2:	68fa      	ldr	r2, [r7, #12]
    44d4:	f640 7314 	movw	r3, #3860	; 0xf14
    44d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44dc:	429a      	cmp	r2, r3
    44de:	d000      	beq.n	44e2 <MSS_UART_get_rx+0x36>
    44e0:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    44e2:	68bb      	ldr	r3, [r7, #8]
    44e4:	2b00      	cmp	r3, #0
    44e6:	d100      	bne.n	44ea <MSS_UART_get_rx+0x3e>
    44e8:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    44ea:	687b      	ldr	r3, [r7, #4]
    44ec:	2b00      	cmp	r3, #0
    44ee:	d100      	bne.n	44f2 <MSS_UART_get_rx+0x46>
    44f0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    44f2:	68fa      	ldr	r2, [r7, #12]
    44f4:	f640 733c 	movw	r3, #3900	; 0xf3c
    44f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44fc:	429a      	cmp	r2, r3
    44fe:	d006      	beq.n	450e <MSS_UART_get_rx+0x62>
    4500:	68fa      	ldr	r2, [r7, #12]
    4502:	f640 7314 	movw	r3, #3860	; 0xf14
    4506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    450a:	429a      	cmp	r2, r3
    450c:	d134      	bne.n	4578 <MSS_UART_get_rx+0xcc>
    450e:	68bb      	ldr	r3, [r7, #8]
    4510:	2b00      	cmp	r3, #0
    4512:	d031      	beq.n	4578 <MSS_UART_get_rx+0xcc>
    4514:	687b      	ldr	r3, [r7, #4]
    4516:	2b00      	cmp	r3, #0
    4518:	d02e      	beq.n	4578 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    451a:	68fb      	ldr	r3, [r7, #12]
    451c:	681b      	ldr	r3, [r3, #0]
    451e:	7d1b      	ldrb	r3, [r3, #20]
    4520:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    4522:	68fb      	ldr	r3, [r7, #12]
    4524:	7a9a      	ldrb	r2, [r3, #10]
    4526:	7dfb      	ldrb	r3, [r7, #23]
    4528:	ea42 0303 	orr.w	r3, r2, r3
    452c:	b2da      	uxtb	r2, r3
    452e:	68fb      	ldr	r3, [r7, #12]
    4530:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    4532:	e017      	b.n	4564 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    4534:	68ba      	ldr	r2, [r7, #8]
    4536:	693b      	ldr	r3, [r7, #16]
    4538:	4413      	add	r3, r2
    453a:	68fa      	ldr	r2, [r7, #12]
    453c:	6812      	ldr	r2, [r2, #0]
    453e:	7812      	ldrb	r2, [r2, #0]
    4540:	b2d2      	uxtb	r2, r2
    4542:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    4544:	693b      	ldr	r3, [r7, #16]
    4546:	f103 0301 	add.w	r3, r3, #1
    454a:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    454c:	68fb      	ldr	r3, [r7, #12]
    454e:	681b      	ldr	r3, [r3, #0]
    4550:	7d1b      	ldrb	r3, [r3, #20]
    4552:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    4554:	68fb      	ldr	r3, [r7, #12]
    4556:	7a9a      	ldrb	r2, [r3, #10]
    4558:	7dfb      	ldrb	r3, [r7, #23]
    455a:	ea42 0303 	orr.w	r3, r2, r3
    455e:	b2da      	uxtb	r2, r3
    4560:	68fb      	ldr	r3, [r7, #12]
    4562:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    4564:	7dfb      	ldrb	r3, [r7, #23]
    4566:	f003 0301 	and.w	r3, r3, #1
    456a:	b2db      	uxtb	r3, r3
    456c:	2b00      	cmp	r3, #0
    456e:	d003      	beq.n	4578 <MSS_UART_get_rx+0xcc>
    4570:	693a      	ldr	r2, [r7, #16]
    4572:	687b      	ldr	r3, [r7, #4]
    4574:	429a      	cmp	r2, r3
    4576:	d3dd      	bcc.n	4534 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    4578:	693b      	ldr	r3, [r7, #16]
}
    457a:	4618      	mov	r0, r3
    457c:	f107 071c 	add.w	r7, r7, #28
    4580:	46bd      	mov	sp, r7
    4582:	bc80      	pop	{r7}
    4584:	4770      	bx	lr
    4586:	bf00      	nop

00004588 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    4588:	b580      	push	{r7, lr}
    458a:	b082      	sub	sp, #8
    458c:	af00      	add	r7, sp, #0
    458e:	6078      	str	r0, [r7, #4]
    4590:	460b      	mov	r3, r1
    4592:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    4594:	687a      	ldr	r2, [r7, #4]
    4596:	f640 733c 	movw	r3, #3900	; 0xf3c
    459a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    459e:	429a      	cmp	r2, r3
    45a0:	d007      	beq.n	45b2 <MSS_UART_enable_irq+0x2a>
    45a2:	687a      	ldr	r2, [r7, #4]
    45a4:	f640 7314 	movw	r3, #3860	; 0xf14
    45a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45ac:	429a      	cmp	r2, r3
    45ae:	d000      	beq.n	45b2 <MSS_UART_enable_irq+0x2a>
    45b0:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    45b2:	687a      	ldr	r2, [r7, #4]
    45b4:	f640 733c 	movw	r3, #3900	; 0xf3c
    45b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45bc:	429a      	cmp	r2, r3
    45be:	d006      	beq.n	45ce <MSS_UART_enable_irq+0x46>
    45c0:	687a      	ldr	r2, [r7, #4]
    45c2:	f640 7314 	movw	r3, #3860	; 0xf14
    45c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    45ca:	429a      	cmp	r2, r3
    45cc:	d116      	bne.n	45fc <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    45ce:	687b      	ldr	r3, [r7, #4]
    45d0:	891b      	ldrh	r3, [r3, #8]
    45d2:	b21b      	sxth	r3, r3
    45d4:	4618      	mov	r0, r3
    45d6:	f7ff fdd7 	bl	4188 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    45da:	687b      	ldr	r3, [r7, #4]
    45dc:	681b      	ldr	r3, [r3, #0]
    45de:	687a      	ldr	r2, [r7, #4]
    45e0:	6812      	ldr	r2, [r2, #0]
    45e2:	7912      	ldrb	r2, [r2, #4]
    45e4:	b2d1      	uxtb	r1, r2
    45e6:	78fa      	ldrb	r2, [r7, #3]
    45e8:	ea41 0202 	orr.w	r2, r1, r2
    45ec:	b2d2      	uxtb	r2, r2
    45ee:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    45f0:	687b      	ldr	r3, [r7, #4]
    45f2:	891b      	ldrh	r3, [r3, #8]
    45f4:	b21b      	sxth	r3, r3
    45f6:	4618      	mov	r0, r3
    45f8:	f7ff fdaa 	bl	4150 <NVIC_EnableIRQ>
    }
}
    45fc:	f107 0708 	add.w	r7, r7, #8
    4600:	46bd      	mov	sp, r7
    4602:	bd80      	pop	{r7, pc}

00004604 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    4604:	b580      	push	{r7, lr}
    4606:	b084      	sub	sp, #16
    4608:	af00      	add	r7, sp, #0
    460a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    460c:	687a      	ldr	r2, [r7, #4]
    460e:	f640 733c 	movw	r3, #3900	; 0xf3c
    4612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4616:	429a      	cmp	r2, r3
    4618:	d007      	beq.n	462a <MSS_UART_isr+0x26>
    461a:	687a      	ldr	r2, [r7, #4]
    461c:	f640 7314 	movw	r3, #3860	; 0xf14
    4620:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4624:	429a      	cmp	r2, r3
    4626:	d000      	beq.n	462a <MSS_UART_isr+0x26>
    4628:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    462a:	687a      	ldr	r2, [r7, #4]
    462c:	f640 733c 	movw	r3, #3900	; 0xf3c
    4630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4634:	429a      	cmp	r2, r3
    4636:	d006      	beq.n	4646 <MSS_UART_isr+0x42>
    4638:	687a      	ldr	r2, [r7, #4]
    463a:	f640 7314 	movw	r3, #3860	; 0xf14
    463e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4642:	429a      	cmp	r2, r3
    4644:	d167      	bne.n	4716 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    4646:	687b      	ldr	r3, [r7, #4]
    4648:	681b      	ldr	r3, [r3, #0]
    464a:	7a1b      	ldrb	r3, [r3, #8]
    464c:	b2db      	uxtb	r3, r3
    464e:	f003 030f 	and.w	r3, r3, #15
    4652:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    4654:	7bfb      	ldrb	r3, [r7, #15]
    4656:	2b0c      	cmp	r3, #12
    4658:	d854      	bhi.n	4704 <MSS_UART_isr+0x100>
    465a:	a201      	add	r2, pc, #4	; (adr r2, 4660 <MSS_UART_isr+0x5c>)
    465c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4660:	00004695 	.word	0x00004695
    4664:	00004705 	.word	0x00004705
    4668:	000046b1 	.word	0x000046b1
    466c:	00004705 	.word	0x00004705
    4670:	000046cd 	.word	0x000046cd
    4674:	00004705 	.word	0x00004705
    4678:	000046e9 	.word	0x000046e9
    467c:	00004705 	.word	0x00004705
    4680:	00004705 	.word	0x00004705
    4684:	00004705 	.word	0x00004705
    4688:	00004705 	.word	0x00004705
    468c:	00004705 	.word	0x00004705
    4690:	000046cd 	.word	0x000046cd
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    4694:	687b      	ldr	r3, [r7, #4]
    4696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4698:	2b00      	cmp	r3, #0
    469a:	d100      	bne.n	469e <MSS_UART_isr+0x9a>
    469c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    469e:	687b      	ldr	r3, [r7, #4]
    46a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    46a2:	2b00      	cmp	r3, #0
    46a4:	d030      	beq.n	4708 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    46a6:	687b      	ldr	r3, [r7, #4]
    46a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    46aa:	6878      	ldr	r0, [r7, #4]
    46ac:	4798      	blx	r3
                }
            }
            break;
    46ae:	e032      	b.n	4716 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    46b0:	687b      	ldr	r3, [r7, #4]
    46b2:	6a1b      	ldr	r3, [r3, #32]
    46b4:	2b00      	cmp	r3, #0
    46b6:	d100      	bne.n	46ba <MSS_UART_isr+0xb6>
    46b8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    46ba:	687b      	ldr	r3, [r7, #4]
    46bc:	6a1b      	ldr	r3, [r3, #32]
    46be:	2b00      	cmp	r3, #0
    46c0:	d024      	beq.n	470c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    46c2:	687b      	ldr	r3, [r7, #4]
    46c4:	6a1b      	ldr	r3, [r3, #32]
    46c6:	6878      	ldr	r0, [r7, #4]
    46c8:	4798      	blx	r3
                }
            }
            break;
    46ca:	e024      	b.n	4716 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    46cc:	687b      	ldr	r3, [r7, #4]
    46ce:	69db      	ldr	r3, [r3, #28]
    46d0:	2b00      	cmp	r3, #0
    46d2:	d100      	bne.n	46d6 <MSS_UART_isr+0xd2>
    46d4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    46d6:	687b      	ldr	r3, [r7, #4]
    46d8:	69db      	ldr	r3, [r3, #28]
    46da:	2b00      	cmp	r3, #0
    46dc:	d018      	beq.n	4710 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    46de:	687b      	ldr	r3, [r7, #4]
    46e0:	69db      	ldr	r3, [r3, #28]
    46e2:	6878      	ldr	r0, [r7, #4]
    46e4:	4798      	blx	r3
                }
            }
            break;
    46e6:	e016      	b.n	4716 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    46e8:	687b      	ldr	r3, [r7, #4]
    46ea:	699b      	ldr	r3, [r3, #24]
    46ec:	2b00      	cmp	r3, #0
    46ee:	d100      	bne.n	46f2 <MSS_UART_isr+0xee>
    46f0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    46f2:	687b      	ldr	r3, [r7, #4]
    46f4:	699b      	ldr	r3, [r3, #24]
    46f6:	2b00      	cmp	r3, #0
    46f8:	d00c      	beq.n	4714 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    46fa:	687b      	ldr	r3, [r7, #4]
    46fc:	699b      	ldr	r3, [r3, #24]
    46fe:	6878      	ldr	r0, [r7, #4]
    4700:	4798      	blx	r3
                }
            }
            break;
    4702:	e008      	b.n	4716 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    4704:	be00      	bkpt	0x0000
    4706:	e006      	b.n	4716 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    4708:	bf00      	nop
    470a:	e004      	b.n	4716 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    470c:	bf00      	nop
    470e:	e002      	b.n	4716 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    4710:	bf00      	nop
    4712:	e000      	b.n	4716 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    4714:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    4716:	f107 0710 	add.w	r7, r7, #16
    471a:	46bd      	mov	sp, r7
    471c:	bd80      	pop	{r7, pc}
    471e:	bf00      	nop

00004720 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    4720:	b480      	push	{r7}
    4722:	b087      	sub	sp, #28
    4724:	af00      	add	r7, sp, #0
    4726:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    4728:	687a      	ldr	r2, [r7, #4]
    472a:	f640 733c 	movw	r3, #3900	; 0xf3c
    472e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4732:	429a      	cmp	r2, r3
    4734:	d007      	beq.n	4746 <default_tx_handler+0x26>
    4736:	687a      	ldr	r2, [r7, #4]
    4738:	f640 7314 	movw	r3, #3860	; 0xf14
    473c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4740:	429a      	cmp	r2, r3
    4742:	d000      	beq.n	4746 <default_tx_handler+0x26>
    4744:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    4746:	687b      	ldr	r3, [r7, #4]
    4748:	68db      	ldr	r3, [r3, #12]
    474a:	2b00      	cmp	r3, #0
    474c:	d100      	bne.n	4750 <default_tx_handler+0x30>
    474e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    4750:	687b      	ldr	r3, [r7, #4]
    4752:	691b      	ldr	r3, [r3, #16]
    4754:	2b00      	cmp	r3, #0
    4756:	d100      	bne.n	475a <default_tx_handler+0x3a>
    4758:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    475a:	687a      	ldr	r2, [r7, #4]
    475c:	f640 733c 	movw	r3, #3900	; 0xf3c
    4760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4764:	429a      	cmp	r2, r3
    4766:	d006      	beq.n	4776 <default_tx_handler+0x56>
    4768:	687a      	ldr	r2, [r7, #4]
    476a:	f640 7314 	movw	r3, #3860	; 0xf14
    476e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4772:	429a      	cmp	r2, r3
    4774:	d152      	bne.n	481c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    4776:	687b      	ldr	r3, [r7, #4]
    4778:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    477a:	2b00      	cmp	r3, #0
    477c:	d04e      	beq.n	481c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    477e:	687b      	ldr	r3, [r7, #4]
    4780:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    4782:	2b00      	cmp	r3, #0
    4784:	d04a      	beq.n	481c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    4786:	687b      	ldr	r3, [r7, #4]
    4788:	681b      	ldr	r3, [r3, #0]
    478a:	7d1b      	ldrb	r3, [r3, #20]
    478c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    478e:	687b      	ldr	r3, [r7, #4]
    4790:	7a9a      	ldrb	r2, [r3, #10]
    4792:	7afb      	ldrb	r3, [r7, #11]
    4794:	ea42 0303 	orr.w	r3, r2, r3
    4798:	b2da      	uxtb	r2, r3
    479a:	687b      	ldr	r3, [r7, #4]
    479c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    479e:	7afb      	ldrb	r3, [r7, #11]
    47a0:	f003 0320 	and.w	r3, r3, #32
    47a4:	2b00      	cmp	r3, #0
    47a6:	d029      	beq.n	47fc <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    47a8:	f04f 0310 	mov.w	r3, #16
    47ac:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    47ae:	687b      	ldr	r3, [r7, #4]
    47b0:	691a      	ldr	r2, [r3, #16]
    47b2:	687b      	ldr	r3, [r7, #4]
    47b4:	695b      	ldr	r3, [r3, #20]
    47b6:	ebc3 0302 	rsb	r3, r3, r2
    47ba:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    47bc:	697b      	ldr	r3, [r7, #20]
    47be:	2b0f      	cmp	r3, #15
    47c0:	d801      	bhi.n	47c6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    47c2:	697b      	ldr	r3, [r7, #20]
    47c4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    47c6:	f04f 0300 	mov.w	r3, #0
    47ca:	60fb      	str	r3, [r7, #12]
    47cc:	e012      	b.n	47f4 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    47ce:	687b      	ldr	r3, [r7, #4]
    47d0:	681b      	ldr	r3, [r3, #0]
    47d2:	687a      	ldr	r2, [r7, #4]
    47d4:	68d1      	ldr	r1, [r2, #12]
    47d6:	687a      	ldr	r2, [r7, #4]
    47d8:	6952      	ldr	r2, [r2, #20]
    47da:	440a      	add	r2, r1
    47dc:	7812      	ldrb	r2, [r2, #0]
    47de:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    47e0:	687b      	ldr	r3, [r7, #4]
    47e2:	695b      	ldr	r3, [r3, #20]
    47e4:	f103 0201 	add.w	r2, r3, #1
    47e8:	687b      	ldr	r3, [r7, #4]
    47ea:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    47ec:	68fb      	ldr	r3, [r7, #12]
    47ee:	f103 0301 	add.w	r3, r3, #1
    47f2:	60fb      	str	r3, [r7, #12]
    47f4:	68fa      	ldr	r2, [r7, #12]
    47f6:	693b      	ldr	r3, [r7, #16]
    47f8:	429a      	cmp	r2, r3
    47fa:	d3e8      	bcc.n	47ce <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    47fc:	687b      	ldr	r3, [r7, #4]
    47fe:	695a      	ldr	r2, [r3, #20]
    4800:	687b      	ldr	r3, [r7, #4]
    4802:	691b      	ldr	r3, [r3, #16]
    4804:	429a      	cmp	r2, r3
    4806:	d109      	bne.n	481c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    4808:	687b      	ldr	r3, [r7, #4]
    480a:	f04f 0200 	mov.w	r2, #0
    480e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    4810:	687b      	ldr	r3, [r7, #4]
    4812:	685b      	ldr	r3, [r3, #4]
    4814:	f04f 0200 	mov.w	r2, #0
    4818:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    481c:	f107 071c 	add.w	r7, r7, #28
    4820:	46bd      	mov	sp, r7
    4822:	bc80      	pop	{r7}
    4824:	4770      	bx	lr
    4826:	bf00      	nop

00004828 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    4828:	b580      	push	{r7, lr}
    482a:	b084      	sub	sp, #16
    482c:	af00      	add	r7, sp, #0
    482e:	60f8      	str	r0, [r7, #12]
    4830:	60b9      	str	r1, [r7, #8]
    4832:	4613      	mov	r3, r2
    4834:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    4836:	68fa      	ldr	r2, [r7, #12]
    4838:	f640 733c 	movw	r3, #3900	; 0xf3c
    483c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4840:	429a      	cmp	r2, r3
    4842:	d007      	beq.n	4854 <MSS_UART_set_rx_handler+0x2c>
    4844:	68fa      	ldr	r2, [r7, #12]
    4846:	f640 7314 	movw	r3, #3860	; 0xf14
    484a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    484e:	429a      	cmp	r2, r3
    4850:	d000      	beq.n	4854 <MSS_UART_set_rx_handler+0x2c>
    4852:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    4854:	68bb      	ldr	r3, [r7, #8]
    4856:	2b00      	cmp	r3, #0
    4858:	d100      	bne.n	485c <MSS_UART_set_rx_handler+0x34>
    485a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    485c:	79fb      	ldrb	r3, [r7, #7]
    485e:	2bc0      	cmp	r3, #192	; 0xc0
    4860:	d900      	bls.n	4864 <MSS_UART_set_rx_handler+0x3c>
    4862:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    4864:	68fa      	ldr	r2, [r7, #12]
    4866:	f640 733c 	movw	r3, #3900	; 0xf3c
    486a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    486e:	429a      	cmp	r2, r3
    4870:	d006      	beq.n	4880 <MSS_UART_set_rx_handler+0x58>
    4872:	68fa      	ldr	r2, [r7, #12]
    4874:	f640 7314 	movw	r3, #3860	; 0xf14
    4878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    487c:	429a      	cmp	r2, r3
    487e:	d123      	bne.n	48c8 <MSS_UART_set_rx_handler+0xa0>
    4880:	68bb      	ldr	r3, [r7, #8]
    4882:	2b00      	cmp	r3, #0
    4884:	d020      	beq.n	48c8 <MSS_UART_set_rx_handler+0xa0>
    4886:	79fb      	ldrb	r3, [r7, #7]
    4888:	2bc0      	cmp	r3, #192	; 0xc0
    488a:	d81d      	bhi.n	48c8 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    488c:	68fb      	ldr	r3, [r7, #12]
    488e:	68ba      	ldr	r2, [r7, #8]
    4890:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    4892:	68fb      	ldr	r3, [r7, #12]
    4894:	681a      	ldr	r2, [r3, #0]
    4896:	79fb      	ldrb	r3, [r7, #7]
    4898:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    489c:	f043 030a 	orr.w	r3, r3, #10
    48a0:	b2db      	uxtb	r3, r3
    48a2:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    48a4:	68fb      	ldr	r3, [r7, #12]
    48a6:	891b      	ldrh	r3, [r3, #8]
    48a8:	b21b      	sxth	r3, r3
    48aa:	4618      	mov	r0, r3
    48ac:	f7ff fc6c 	bl	4188 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    48b0:	68fb      	ldr	r3, [r7, #12]
    48b2:	685b      	ldr	r3, [r3, #4]
    48b4:	f04f 0201 	mov.w	r2, #1
    48b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    48bc:	68fb      	ldr	r3, [r7, #12]
    48be:	891b      	ldrh	r3, [r3, #8]
    48c0:	b21b      	sxth	r3, r3
    48c2:	4618      	mov	r0, r3
    48c4:	f7ff fc44 	bl	4150 <NVIC_EnableIRQ>
    }
}
    48c8:	f107 0710 	add.w	r7, r7, #16
    48cc:	46bd      	mov	sp, r7
    48ce:	bd80      	pop	{r7, pc}

000048d0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    48d0:	4668      	mov	r0, sp
    48d2:	f020 0107 	bic.w	r1, r0, #7
    48d6:	468d      	mov	sp, r1
    48d8:	b589      	push	{r0, r3, r7, lr}
    48da:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    48dc:	f640 703c 	movw	r0, #3900	; 0xf3c
    48e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    48e4:	f7ff fe8e 	bl	4604 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    48e8:	f04f 000a 	mov.w	r0, #10
    48ec:	f7ff fc4c 	bl	4188 <NVIC_ClearPendingIRQ>
}
    48f0:	46bd      	mov	sp, r7
    48f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    48f6:	4685      	mov	sp, r0
    48f8:	4770      	bx	lr
    48fa:	bf00      	nop

000048fc <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    48fc:	4668      	mov	r0, sp
    48fe:	f020 0107 	bic.w	r1, r0, #7
    4902:	468d      	mov	sp, r1
    4904:	b589      	push	{r0, r3, r7, lr}
    4906:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    4908:	f640 7014 	movw	r0, #3860	; 0xf14
    490c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4910:	f7ff fe78 	bl	4604 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    4914:	f04f 000b 	mov.w	r0, #11
    4918:	f7ff fc36 	bl	4188 <NVIC_ClearPendingIRQ>
}
    491c:	46bd      	mov	sp, r7
    491e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4922:	4685      	mov	sp, r0
    4924:	4770      	bx	lr
    4926:	bf00      	nop

00004928 <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
    4928:	b580      	push	{r7, lr}
    492a:	b090      	sub	sp, #64	; 0x40
    492c:	af00      	add	r7, sp, #0
    492e:	60f8      	str	r0, [r7, #12]
    4930:	60b9      	str	r1, [r7, #8]
    4932:	80fa      	strh	r2, [r7, #6]
    4934:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    4936:	68fb      	ldr	r3, [r7, #12]
    4938:	2b00      	cmp	r3, #0
    493a:	d123      	bne.n	4984 <UART_init+0x5c>
    493c:	f649 13f8 	movw	r3, #39416	; 0x99f8
    4940:	f2c0 0300 	movt	r3, #0
    4944:	f107 0c14 	add.w	ip, r7, #20
    4948:	469e      	mov	lr, r3
    494a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    494e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4952:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4956:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    495a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    495e:	f8cc 0000 	str.w	r0, [ip]
    4962:	f10c 0c04 	add.w	ip, ip, #4
    4966:	f8ac 1000 	strh.w	r1, [ip]
    496a:	f10c 0c02 	add.w	ip, ip, #2
    496e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    4972:	f88c 3000 	strb.w	r3, [ip]
    4976:	f107 0314 	add.w	r3, r7, #20
    497a:	4618      	mov	r0, r3
    497c:	f04f 0130 	mov.w	r1, #48	; 0x30
    4980:	f000 fe14 	bl	55ac <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    4984:	797b      	ldrb	r3, [r7, #5]
    4986:	2b07      	cmp	r3, #7
    4988:	d923      	bls.n	49d2 <UART_init+0xaa>
    498a:	f649 13f8 	movw	r3, #39416	; 0x99f8
    498e:	f2c0 0300 	movt	r3, #0
    4992:	f107 0c14 	add.w	ip, r7, #20
    4996:	469e      	mov	lr, r3
    4998:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    499c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    49a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    49a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    49a8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    49ac:	f8cc 0000 	str.w	r0, [ip]
    49b0:	f10c 0c04 	add.w	ip, ip, #4
    49b4:	f8ac 1000 	strh.w	r1, [ip]
    49b8:	f10c 0c02 	add.w	ip, ip, #2
    49bc:	ea4f 4311 	mov.w	r3, r1, lsr #16
    49c0:	f88c 3000 	strb.w	r3, [ip]
    49c4:	f107 0314 	add.w	r3, r7, #20
    49c8:	4618      	mov	r0, r3
    49ca:	f04f 0131 	mov.w	r1, #49	; 0x31
    49ce:	f000 fded 	bl	55ac <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    49d2:	88fa      	ldrh	r2, [r7, #6]
    49d4:	f641 73ff 	movw	r3, #8191	; 0x1fff
    49d8:	429a      	cmp	r2, r3
    49da:	d923      	bls.n	4a24 <UART_init+0xfc>
    49dc:	f649 13f8 	movw	r3, #39416	; 0x99f8
    49e0:	f2c0 0300 	movt	r3, #0
    49e4:	f107 0c14 	add.w	ip, r7, #20
    49e8:	469e      	mov	lr, r3
    49ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    49ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    49f2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    49f6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    49fa:	e89e 0003 	ldmia.w	lr, {r0, r1}
    49fe:	f8cc 0000 	str.w	r0, [ip]
    4a02:	f10c 0c04 	add.w	ip, ip, #4
    4a06:	f8ac 1000 	strh.w	r1, [ip]
    4a0a:	f10c 0c02 	add.w	ip, ip, #2
    4a0e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    4a12:	f88c 3000 	strb.w	r3, [ip]
    4a16:	f107 0314 	add.w	r3, r7, #20
    4a1a:	4618      	mov	r0, r3
    4a1c:	f04f 0132 	mov.w	r1, #50	; 0x32
    4a20:	f000 fdc4 	bl	55ac <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    4a24:	68fb      	ldr	r3, [r7, #12]
    4a26:	2b00      	cmp	r3, #0
    4a28:	f000 80c7 	beq.w	4bba <UART_init+0x292>
    4a2c:	797b      	ldrb	r3, [r7, #5]
    4a2e:	2b07      	cmp	r3, #7
    4a30:	f200 80c3 	bhi.w	4bba <UART_init+0x292>
    4a34:	88fa      	ldrh	r2, [r7, #6]
    4a36:	f641 73ff 	movw	r3, #8191	; 0x1fff
    4a3a:	429a      	cmp	r2, r3
    4a3c:	f200 80bd 	bhi.w	4bba <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    4a40:	68bb      	ldr	r3, [r7, #8]
    4a42:	f103 0208 	add.w	r2, r3, #8
    4a46:	88fb      	ldrh	r3, [r7, #6]
    4a48:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    4a4c:	4610      	mov	r0, r2
    4a4e:	4619      	mov	r1, r3
    4a50:	f000 fdf0 	bl	5634 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    4a54:	68bb      	ldr	r3, [r7, #8]
    4a56:	f103 020c 	add.w	r2, r3, #12
    4a5a:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    4a5c:	88fb      	ldrh	r3, [r7, #6]
    4a5e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    4a62:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    4a66:	ea41 0303 	orr.w	r3, r1, r3
    4a6a:	4610      	mov	r0, r2
    4a6c:	4619      	mov	r1, r3
    4a6e:	f000 fde1 	bl	5634 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    4a72:	68fb      	ldr	r3, [r7, #12]
    4a74:	68ba      	ldr	r2, [r7, #8]
    4a76:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    4a78:	68fb      	ldr	r3, [r7, #12]
    4a7a:	681b      	ldr	r3, [r3, #0]
    4a7c:	f103 0308 	add.w	r3, r3, #8
    4a80:	4618      	mov	r0, r3
    4a82:	f000 fdd9 	bl	5638 <HW_get_8bit_reg>
    4a86:	4603      	mov	r3, r0
    4a88:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    4a8a:	68fb      	ldr	r3, [r7, #12]
    4a8c:	681b      	ldr	r3, [r3, #0]
    4a8e:	f103 030c 	add.w	r3, r3, #12
    4a92:	4618      	mov	r0, r3
    4a94:	f000 fdd0 	bl	5638 <HW_get_8bit_reg>
    4a98:	4603      	mov	r3, r0
    4a9a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    4a9e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    4aa2:	f023 0307 	bic.w	r3, r3, #7
    4aa6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    4aaa:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    4aae:	ea4f 1343 	mov.w	r3, r3, lsl #5
    4ab2:	b29a      	uxth	r2, r3
    4ab4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    4ab6:	ea42 0303 	orr.w	r3, r2, r3
    4aba:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    4abc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    4ac0:	f003 0307 	and.w	r3, r3, #7
    4ac4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    4ac8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    4aca:	88fb      	ldrh	r3, [r7, #6]
    4acc:	429a      	cmp	r2, r3
    4ace:	d023      	beq.n	4b18 <UART_init+0x1f0>
    4ad0:	f649 13f8 	movw	r3, #39416	; 0x99f8
    4ad4:	f2c0 0300 	movt	r3, #0
    4ad8:	f107 0c14 	add.w	ip, r7, #20
    4adc:	469e      	mov	lr, r3
    4ade:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4ae2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4ae6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4aea:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4aee:	e89e 0003 	ldmia.w	lr, {r0, r1}
    4af2:	f8cc 0000 	str.w	r0, [ip]
    4af6:	f10c 0c04 	add.w	ip, ip, #4
    4afa:	f8ac 1000 	strh.w	r1, [ip]
    4afe:	f10c 0c02 	add.w	ip, ip, #2
    4b02:	ea4f 4311 	mov.w	r3, r1, lsr #16
    4b06:	f88c 3000 	strb.w	r3, [ip]
    4b0a:	f107 0314 	add.w	r3, r7, #20
    4b0e:	4618      	mov	r0, r3
    4b10:	f04f 0154 	mov.w	r1, #84	; 0x54
    4b14:	f000 fd4a 	bl	55ac <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    4b18:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    4b1c:	797b      	ldrb	r3, [r7, #5]
    4b1e:	429a      	cmp	r2, r3
    4b20:	d023      	beq.n	4b6a <UART_init+0x242>
    4b22:	f649 13f8 	movw	r3, #39416	; 0x99f8
    4b26:	f2c0 0300 	movt	r3, #0
    4b2a:	f107 0c14 	add.w	ip, r7, #20
    4b2e:	469e      	mov	lr, r3
    4b30:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4b34:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4b38:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4b3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4b40:	e89e 0003 	ldmia.w	lr, {r0, r1}
    4b44:	f8cc 0000 	str.w	r0, [ip]
    4b48:	f10c 0c04 	add.w	ip, ip, #4
    4b4c:	f8ac 1000 	strh.w	r1, [ip]
    4b50:	f10c 0c02 	add.w	ip, ip, #2
    4b54:	ea4f 4311 	mov.w	r3, r1, lsr #16
    4b58:	f88c 3000 	strb.w	r3, [ip]
    4b5c:	f107 0314 	add.w	r3, r7, #20
    4b60:	4618      	mov	r0, r3
    4b62:	f04f 0155 	mov.w	r1, #85	; 0x55
    4b66:	f000 fd21 	bl	55ac <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    4b6a:	68fb      	ldr	r3, [r7, #12]
    4b6c:	681b      	ldr	r3, [r3, #0]
    4b6e:	f103 0310 	add.w	r3, r3, #16
    4b72:	4618      	mov	r0, r3
    4b74:	f000 fd60 	bl	5638 <HW_get_8bit_reg>
    4b78:	4603      	mov	r3, r0
    4b7a:	f003 0302 	and.w	r3, r3, #2
    4b7e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    4b82:	e012      	b.n	4baa <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    4b84:	68fb      	ldr	r3, [r7, #12]
    4b86:	681b      	ldr	r3, [r3, #0]
    4b88:	f103 0304 	add.w	r3, r3, #4
    4b8c:	4618      	mov	r0, r3
    4b8e:	f000 fd53 	bl	5638 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    4b92:	68fb      	ldr	r3, [r7, #12]
    4b94:	681b      	ldr	r3, [r3, #0]
    4b96:	f103 0310 	add.w	r3, r3, #16
    4b9a:	4618      	mov	r0, r3
    4b9c:	f000 fd4c 	bl	5638 <HW_get_8bit_reg>
    4ba0:	4603      	mov	r3, r0
    4ba2:	f003 0302 	and.w	r3, r3, #2
    4ba6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    4baa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    4bae:	2b00      	cmp	r3, #0
    4bb0:	d1e8      	bne.n	4b84 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    4bb2:	68fb      	ldr	r3, [r7, #12]
    4bb4:	f04f 0200 	mov.w	r2, #0
    4bb8:	711a      	strb	r2, [r3, #4]
    }
}
    4bba:	f107 0740 	add.w	r7, r7, #64	; 0x40
    4bbe:	46bd      	mov	sp, r7
    4bc0:	bd80      	pop	{r7, pc}
    4bc2:	bf00      	nop

00004bc4 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    4bc4:	b580      	push	{r7, lr}
    4bc6:	b090      	sub	sp, #64	; 0x40
    4bc8:	af00      	add	r7, sp, #0
    4bca:	60f8      	str	r0, [r7, #12]
    4bcc:	60b9      	str	r1, [r7, #8]
    4bce:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    4bd0:	68fb      	ldr	r3, [r7, #12]
    4bd2:	2b00      	cmp	r3, #0
    4bd4:	d123      	bne.n	4c1e <UART_send+0x5a>
    4bd6:	f649 13f8 	movw	r3, #39416	; 0x99f8
    4bda:	f2c0 0300 	movt	r3, #0
    4bde:	f107 0c10 	add.w	ip, r7, #16
    4be2:	469e      	mov	lr, r3
    4be4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4be8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4bec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4bf0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4bf4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    4bf8:	f8cc 0000 	str.w	r0, [ip]
    4bfc:	f10c 0c04 	add.w	ip, ip, #4
    4c00:	f8ac 1000 	strh.w	r1, [ip]
    4c04:	f10c 0c02 	add.w	ip, ip, #2
    4c08:	ea4f 4311 	mov.w	r3, r1, lsr #16
    4c0c:	f88c 3000 	strb.w	r3, [ip]
    4c10:	f107 0310 	add.w	r3, r7, #16
    4c14:	4618      	mov	r0, r3
    4c16:	f04f 017c 	mov.w	r1, #124	; 0x7c
    4c1a:	f000 fcc7 	bl	55ac <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    4c1e:	68bb      	ldr	r3, [r7, #8]
    4c20:	2b00      	cmp	r3, #0
    4c22:	d123      	bne.n	4c6c <UART_send+0xa8>
    4c24:	f649 13f8 	movw	r3, #39416	; 0x99f8
    4c28:	f2c0 0300 	movt	r3, #0
    4c2c:	f107 0c10 	add.w	ip, r7, #16
    4c30:	469e      	mov	lr, r3
    4c32:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4c36:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4c3a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4c3e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4c42:	e89e 0003 	ldmia.w	lr, {r0, r1}
    4c46:	f8cc 0000 	str.w	r0, [ip]
    4c4a:	f10c 0c04 	add.w	ip, ip, #4
    4c4e:	f8ac 1000 	strh.w	r1, [ip]
    4c52:	f10c 0c02 	add.w	ip, ip, #2
    4c56:	ea4f 4311 	mov.w	r3, r1, lsr #16
    4c5a:	f88c 3000 	strb.w	r3, [ip]
    4c5e:	f107 0310 	add.w	r3, r7, #16
    4c62:	4618      	mov	r0, r3
    4c64:	f04f 017d 	mov.w	r1, #125	; 0x7d
    4c68:	f000 fca0 	bl	55ac <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
    4c6c:	687b      	ldr	r3, [r7, #4]
    4c6e:	2b00      	cmp	r3, #0
    4c70:	d123      	bne.n	4cba <UART_send+0xf6>
    4c72:	f649 13f8 	movw	r3, #39416	; 0x99f8
    4c76:	f2c0 0300 	movt	r3, #0
    4c7a:	f107 0c10 	add.w	ip, r7, #16
    4c7e:	469e      	mov	lr, r3
    4c80:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4c84:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4c88:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4c8c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4c90:	e89e 0003 	ldmia.w	lr, {r0, r1}
    4c94:	f8cc 0000 	str.w	r0, [ip]
    4c98:	f10c 0c04 	add.w	ip, ip, #4
    4c9c:	f8ac 1000 	strh.w	r1, [ip]
    4ca0:	f10c 0c02 	add.w	ip, ip, #2
    4ca4:	ea4f 4311 	mov.w	r3, r1, lsr #16
    4ca8:	f88c 3000 	strb.w	r3, [ip]
    4cac:	f107 0310 	add.w	r3, r7, #16
    4cb0:	4618      	mov	r0, r3
    4cb2:	f04f 017e 	mov.w	r1, #126	; 0x7e
    4cb6:	f000 fc79 	bl	55ac <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    4cba:	68fb      	ldr	r3, [r7, #12]
    4cbc:	2b00      	cmp	r3, #0
    4cbe:	d02b      	beq.n	4d18 <UART_send+0x154>
    4cc0:	68bb      	ldr	r3, [r7, #8]
    4cc2:	2b00      	cmp	r3, #0
    4cc4:	d028      	beq.n	4d18 <UART_send+0x154>
    4cc6:	687b      	ldr	r3, [r7, #4]
    4cc8:	2b00      	cmp	r3, #0
    4cca:	d025      	beq.n	4d18 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    4ccc:	f04f 0300 	mov.w	r3, #0
    4cd0:	63bb      	str	r3, [r7, #56]	; 0x38
    4cd2:	e01d      	b.n	4d10 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    4cd4:	68fb      	ldr	r3, [r7, #12]
    4cd6:	681b      	ldr	r3, [r3, #0]
    4cd8:	f103 0310 	add.w	r3, r3, #16
    4cdc:	4618      	mov	r0, r3
    4cde:	f000 fcab 	bl	5638 <HW_get_8bit_reg>
    4ce2:	4603      	mov	r3, r0
    4ce4:	f003 0301 	and.w	r3, r3, #1
    4ce8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    4cec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    4cf0:	2b00      	cmp	r3, #0
    4cf2:	d0ef      	beq.n	4cd4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    4cf4:	68fb      	ldr	r3, [r7, #12]
    4cf6:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
    4cf8:	68b9      	ldr	r1, [r7, #8]
    4cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    4cfc:	440b      	add	r3, r1
    4cfe:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    4d00:	4610      	mov	r0, r2
    4d02:	4619      	mov	r1, r3
    4d04:	f000 fc96 	bl	5634 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    4d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    4d0a:	f103 0301 	add.w	r3, r3, #1
    4d0e:	63bb      	str	r3, [r7, #56]	; 0x38
    4d10:	6bba      	ldr	r2, [r7, #56]	; 0x38
    4d12:	687b      	ldr	r3, [r7, #4]
    4d14:	429a      	cmp	r2, r3
    4d16:	d3dd      	bcc.n	4cd4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    4d18:	f107 0740 	add.w	r7, r7, #64	; 0x40
    4d1c:	46bd      	mov	sp, r7
    4d1e:	bd80      	pop	{r7, pc}

00004d20 <UART_16550_init>:
    uart_16550_instance_t* this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
    4d20:	b580      	push	{r7, lr}
    4d22:	b08e      	sub	sp, #56	; 0x38
    4d24:	af00      	add	r7, sp, #0
    4d26:	60f8      	str	r0, [r7, #12]
    4d28:	60b9      	str	r1, [r7, #8]
    4d2a:	80fa      	strh	r2, [r7, #6]
    4d2c:	717b      	strb	r3, [r7, #5]
    uint8_t dbg2;
#endif
    uint8_t fifo_config;
    uint8_t temp;

    HAL_ASSERT( base_addr != NULL_ADDR );
    4d2e:	68bb      	ldr	r3, [r7, #8]
    4d30:	2b00      	cmp	r3, #0
    4d32:	d119      	bne.n	4d68 <UART_16550_init+0x48>
    4d34:	f649 2320 	movw	r3, #39456	; 0x9a20
    4d38:	f2c0 0300 	movt	r3, #0
    4d3c:	f107 0c10 	add.w	ip, r7, #16
    4d40:	469e      	mov	lr, r3
    4d42:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4d46:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4d4a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4d4e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4d52:	f8de 3000 	ldr.w	r3, [lr]
    4d56:	f8ac 3000 	strh.w	r3, [ip]
    4d5a:	f107 0310 	add.w	r3, r7, #16
    4d5e:	4618      	mov	r0, r3
    4d60:	f04f 0163 	mov.w	r1, #99	; 0x63
    4d64:	f000 fc22 	bl	55ac <HAL_assert_fail>
    HAL_ASSERT( this_uart != NULL_INSTANCE );
    4d68:	68fb      	ldr	r3, [r7, #12]
    4d6a:	2b00      	cmp	r3, #0
    4d6c:	d119      	bne.n	4da2 <UART_16550_init+0x82>
    4d6e:	f649 2320 	movw	r3, #39456	; 0x9a20
    4d72:	f2c0 0300 	movt	r3, #0
    4d76:	f107 0c10 	add.w	ip, r7, #16
    4d7a:	469e      	mov	lr, r3
    4d7c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4d80:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4d84:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4d88:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4d8c:	f8de 3000 	ldr.w	r3, [lr]
    4d90:	f8ac 3000 	strh.w	r3, [ip]
    4d94:	f107 0310 	add.w	r3, r7, #16
    4d98:	4618      	mov	r0, r3
    4d9a:	f04f 0164 	mov.w	r1, #100	; 0x64
    4d9e:	f000 fc05 	bl	55ac <HAL_assert_fail>

    if( ( base_addr != NULL_ADDR ) && ( this_uart != NULL_INSTANCE ) )
    4da2:	68bb      	ldr	r3, [r7, #8]
    4da4:	2b00      	cmp	r3, #0
    4da6:	f000 815c 	beq.w	5062 <UART_16550_init+0x342>
    4daa:	68fb      	ldr	r3, [r7, #12]
    4dac:	2b00      	cmp	r3, #0
    4dae:	f000 8158 	beq.w	5062 <UART_16550_init+0x342>
    {
        /* disable interrupts */
        HAL_set_8bit_reg(base_addr, IER, DISABLE);
    4db2:	68bb      	ldr	r3, [r7, #8]
    4db4:	f103 0304 	add.w	r3, r3, #4
    4db8:	4618      	mov	r0, r3
    4dba:	f04f 0100 	mov.w	r1, #0
    4dbe:	f000 fc39 	bl	5634 <HW_set_8bit_reg>

        /* reset divisor latch */
        HAL_set_8bit_reg_field(base_addr, LCR_DLAB, ENABLE);
    4dc2:	68bb      	ldr	r3, [r7, #8]
    4dc4:	f103 030c 	add.w	r3, r3, #12
    4dc8:	4618      	mov	r0, r3
    4dca:	f04f 0107 	mov.w	r1, #7
    4dce:	f04f 0280 	mov.w	r2, #128	; 0x80
    4dd2:	f04f 0301 	mov.w	r3, #1
    4dd6:	f000 fc31 	bl	563c <HW_set_8bit_reg_field>
#ifndef NDEBUG
        dbg1 =  HAL_get_8bit_reg_field(base_addr, LCR_DLAB );
    4dda:	68bb      	ldr	r3, [r7, #8]
    4ddc:	f103 030c 	add.w	r3, r3, #12
    4de0:	4618      	mov	r0, r3
    4de2:	f04f 0107 	mov.w	r1, #7
    4de6:	f04f 0280 	mov.w	r2, #128	; 0x80
    4dea:	f000 fc35 	bl	5658 <HW_get_8bit_reg_field>
    4dee:	4603      	mov	r3, r0
    4df0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        HAL_ASSERT( dbg1 == ENABLE );
    4df4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
    4df8:	2b01      	cmp	r3, #1
    4dfa:	d019      	beq.n	4e30 <UART_16550_init+0x110>
    4dfc:	f649 2320 	movw	r3, #39456	; 0x9a20
    4e00:	f2c0 0300 	movt	r3, #0
    4e04:	f107 0c10 	add.w	ip, r7, #16
    4e08:	469e      	mov	lr, r3
    4e0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4e0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4e12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4e16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4e1a:	f8de 3000 	ldr.w	r3, [lr]
    4e1e:	f8ac 3000 	strh.w	r3, [ip]
    4e22:	f107 0310 	add.w	r3, r7, #16
    4e26:	4618      	mov	r0, r3
    4e28:	f04f 016f 	mov.w	r1, #111	; 0x6f
    4e2c:	f000 fbbe 	bl	55ac <HAL_assert_fail>
#endif
        /* MSB of baud value */
        temp = (uint8_t)(baud_value >> 8);
    4e30:	88fb      	ldrh	r3, [r7, #6]
    4e32:	ea4f 2313 	mov.w	r3, r3, lsr #8
    4e36:	b29b      	uxth	r3, r3
    4e38:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        HAL_set_8bit_reg(base_addr, DMR, temp );
    4e3c:	68bb      	ldr	r3, [r7, #8]
    4e3e:	f103 0204 	add.w	r2, r3, #4
    4e42:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    4e46:	4610      	mov	r0, r2
    4e48:	4619      	mov	r1, r3
    4e4a:	f000 fbf3 	bl	5634 <HW_set_8bit_reg>
        /* LSB of baud value */
        HAL_set_8bit_reg(base_addr, DLR, ( (uint8_t)baud_value ) );
    4e4e:	88fb      	ldrh	r3, [r7, #6]
    4e50:	b2db      	uxtb	r3, r3
    4e52:	68b8      	ldr	r0, [r7, #8]
    4e54:	4619      	mov	r1, r3
    4e56:	f000 fbed 	bl	5634 <HW_set_8bit_reg>
#ifndef NDEBUG
        dbg1 =  HAL_get_8bit_reg(base_addr, DMR );
    4e5a:	68bb      	ldr	r3, [r7, #8]
    4e5c:	f103 0304 	add.w	r3, r3, #4
    4e60:	4618      	mov	r0, r3
    4e62:	f000 fbe9 	bl	5638 <HW_get_8bit_reg>
    4e66:	4603      	mov	r3, r0
    4e68:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        dbg2 =  HAL_get_8bit_reg(base_addr, DLR );
    4e6c:	68b8      	ldr	r0, [r7, #8]
    4e6e:	f000 fbe3 	bl	5638 <HW_get_8bit_reg>
    4e72:	4603      	mov	r3, r0
    4e74:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
        HAL_ASSERT( ( ( ( (uint16_t) dbg1 ) << 8 ) | dbg2 ) == baud_value );
    4e78:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
    4e7c:	ea4f 2203 	mov.w	r2, r3, lsl #8
    4e80:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
    4e84:	ea42 0203 	orr.w	r2, r2, r3
    4e88:	88fb      	ldrh	r3, [r7, #6]
    4e8a:	429a      	cmp	r2, r3
    4e8c:	d019      	beq.n	4ec2 <UART_16550_init+0x1a2>
    4e8e:	f649 2320 	movw	r3, #39456	; 0x9a20
    4e92:	f2c0 0300 	movt	r3, #0
    4e96:	f107 0c10 	add.w	ip, r7, #16
    4e9a:	469e      	mov	lr, r3
    4e9c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4ea0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4ea4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4ea8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4eac:	f8de 3000 	ldr.w	r3, [lr]
    4eb0:	f8ac 3000 	strh.w	r3, [ip]
    4eb4:	f107 0310 	add.w	r3, r7, #16
    4eb8:	4618      	mov	r0, r3
    4eba:	f04f 0179 	mov.w	r1, #121	; 0x79
    4ebe:	f000 fb75 	bl	55ac <HAL_assert_fail>
#endif
        /* reset divisor latch */
        HAL_set_8bit_reg_field(base_addr, LCR_DLAB, DISABLE);
    4ec2:	68bb      	ldr	r3, [r7, #8]
    4ec4:	f103 030c 	add.w	r3, r3, #12
    4ec8:	4618      	mov	r0, r3
    4eca:	f04f 0107 	mov.w	r1, #7
    4ece:	f04f 0280 	mov.w	r2, #128	; 0x80
    4ed2:	f04f 0300 	mov.w	r3, #0
    4ed6:	f000 fbb1 	bl	563c <HW_set_8bit_reg_field>
#ifndef NDEBUG
        dbg1 =  HAL_get_8bit_reg_field(base_addr, LCR_DLAB );
    4eda:	68bb      	ldr	r3, [r7, #8]
    4edc:	f103 030c 	add.w	r3, r3, #12
    4ee0:	4618      	mov	r0, r3
    4ee2:	f04f 0107 	mov.w	r1, #7
    4ee6:	f04f 0280 	mov.w	r2, #128	; 0x80
    4eea:	f000 fbb5 	bl	5658 <HW_get_8bit_reg_field>
    4eee:	4603      	mov	r3, r0
    4ef0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        HAL_ASSERT( dbg1 == DISABLE );
    4ef4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
    4ef8:	2b00      	cmp	r3, #0
    4efa:	d019      	beq.n	4f30 <UART_16550_init+0x210>
    4efc:	f649 2320 	movw	r3, #39456	; 0x9a20
    4f00:	f2c0 0300 	movt	r3, #0
    4f04:	f107 0c10 	add.w	ip, r7, #16
    4f08:	469e      	mov	lr, r3
    4f0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4f0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4f12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4f16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4f1a:	f8de 3000 	ldr.w	r3, [lr]
    4f1e:	f8ac 3000 	strh.w	r3, [ip]
    4f22:	f107 0310 	add.w	r3, r7, #16
    4f26:	4618      	mov	r0, r3
    4f28:	f04f 017f 	mov.w	r1, #127	; 0x7f
    4f2c:	f000 fb3e 	bl	55ac <HAL_assert_fail>
#endif
        /* set the line control register (bit length, stop bits, parity) */
        HAL_set_8bit_reg( base_addr, LCR, line_config );
    4f30:	68bb      	ldr	r3, [r7, #8]
    4f32:	f103 020c 	add.w	r2, r3, #12
    4f36:	797b      	ldrb	r3, [r7, #5]
    4f38:	4610      	mov	r0, r2
    4f3a:	4619      	mov	r1, r3
    4f3c:	f000 fb7a 	bl	5634 <HW_set_8bit_reg>
#ifndef NDEBUG
        dbg1 =  HAL_get_8bit_reg(base_addr, LCR );
    4f40:	68bb      	ldr	r3, [r7, #8]
    4f42:	f103 030c 	add.w	r3, r3, #12
    4f46:	4618      	mov	r0, r3
    4f48:	f000 fb76 	bl	5638 <HW_get_8bit_reg>
    4f4c:	4603      	mov	r3, r0
    4f4e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        HAL_ASSERT( dbg1 == line_config)
    4f52:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
    4f56:	797b      	ldrb	r3, [r7, #5]
    4f58:	429a      	cmp	r2, r3
    4f5a:	d019      	beq.n	4f90 <UART_16550_init+0x270>
    4f5c:	f649 2320 	movw	r3, #39456	; 0x9a20
    4f60:	f2c0 0300 	movt	r3, #0
    4f64:	f107 0c10 	add.w	ip, r7, #16
    4f68:	469e      	mov	lr, r3
    4f6a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4f6e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4f72:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4f76:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4f7a:	f8de 3000 	ldr.w	r3, [lr]
    4f7e:	f8ac 3000 	strh.w	r3, [ip]
    4f82:	f107 0310 	add.w	r3, r7, #16
    4f86:	4618      	mov	r0, r3
    4f88:	f04f 0185 	mov.w	r1, #133	; 0x85
    4f8c:	f000 fb0e 	bl	55ac <HAL_assert_fail>
#endif
        /* Enable and configure the RX and TX FIFOs. */
        fifo_config = ((uint8_t)(DEFAULT_RX_TRIG_LEVEL << FCR_TRIG_LEVEL_SHIFT) |
    4f90:	f04f 030f 	mov.w	r3, #15
    4f94:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
                                 FCR_RDYN_EN_MASK | FCR_CLEAR_RX_MASK |
                                 FCR_CLEAR_TX_MASK | FCR_ENABLE_MASK );
        HAL_set_8bit_reg( base_addr, FCR, fifo_config );
    4f98:	68bb      	ldr	r3, [r7, #8]
    4f9a:	f103 0208 	add.w	r2, r3, #8
    4f9e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
    4fa2:	4610      	mov	r0, r2
    4fa4:	4619      	mov	r1, r3
    4fa6:	f000 fb45 	bl	5634 <HW_set_8bit_reg>

        /* disable loopback */
        HAL_set_8bit_reg_field( base_addr, MCR_LOOP, DISABLE );
    4faa:	68bb      	ldr	r3, [r7, #8]
    4fac:	f103 0310 	add.w	r3, r3, #16
    4fb0:	4618      	mov	r0, r3
    4fb2:	f04f 0104 	mov.w	r1, #4
    4fb6:	f04f 0210 	mov.w	r2, #16
    4fba:	f04f 0300 	mov.w	r3, #0
    4fbe:	f000 fb3d 	bl	563c <HW_set_8bit_reg_field>
#ifndef NDEBUG
        dbg1 =  HAL_get_8bit_reg_field(base_addr, MCR_LOOP);
    4fc2:	68bb      	ldr	r3, [r7, #8]
    4fc4:	f103 0310 	add.w	r3, r3, #16
    4fc8:	4618      	mov	r0, r3
    4fca:	f04f 0104 	mov.w	r1, #4
    4fce:	f04f 0210 	mov.w	r2, #16
    4fd2:	f000 fb41 	bl	5658 <HW_get_8bit_reg_field>
    4fd6:	4603      	mov	r3, r0
    4fd8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        HAL_ASSERT( dbg1 == DISABLE );
    4fdc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
    4fe0:	2b00      	cmp	r3, #0
    4fe2:	d019      	beq.n	5018 <UART_16550_init+0x2f8>
    4fe4:	f649 2320 	movw	r3, #39456	; 0x9a20
    4fe8:	f2c0 0300 	movt	r3, #0
    4fec:	f107 0c10 	add.w	ip, r7, #16
    4ff0:	469e      	mov	lr, r3
    4ff2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4ff6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4ffa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    4ffe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5002:	f8de 3000 	ldr.w	r3, [lr]
    5006:	f8ac 3000 	strh.w	r3, [ip]
    500a:	f107 0310 	add.w	r3, r7, #16
    500e:	4618      	mov	r0, r3
    5010:	f04f 0191 	mov.w	r1, #145	; 0x91
    5014:	f000 faca 	bl	55ac <HAL_assert_fail>
#endif

        /* Instance setup */
        this_uart->base_address = base_addr;
    5018:	68fb      	ldr	r3, [r7, #12]
    501a:	68ba      	ldr	r2, [r7, #8]
    501c:	601a      	str	r2, [r3, #0]
        this_uart->tx_buffer    = NULL_BUFF;
    501e:	68fb      	ldr	r3, [r7, #12]
    5020:	f04f 0200 	mov.w	r2, #0
    5024:	609a      	str	r2, [r3, #8]
        this_uart->tx_buff_size = TX_COMPLETE;
    5026:	68fb      	ldr	r3, [r7, #12]
    5028:	f04f 0200 	mov.w	r2, #0
    502c:	60da      	str	r2, [r3, #12]
        this_uart->tx_idx       = 0U;
    502e:	68fb      	ldr	r3, [r7, #12]
    5030:	f04f 0200 	mov.w	r2, #0
    5034:	611a      	str	r2, [r3, #16]
        this_uart->tx_handler   = default_tx_handler;
    5036:	68fa      	ldr	r2, [r7, #12]
    5038:	f245 13cd 	movw	r3, #20941	; 0x51cd
    503c:	f2c0 0300 	movt	r3, #0
    5040:	61d3      	str	r3, [r2, #28]

        this_uart->rx_handler  = ( (uart_16550_irq_handler_t) 0 );
    5042:	68fb      	ldr	r3, [r7, #12]
    5044:	f04f 0200 	mov.w	r2, #0
    5048:	619a      	str	r2, [r3, #24]
        this_uart->linests_handler  = ( (uart_16550_irq_handler_t) 0 );
    504a:	68fb      	ldr	r3, [r7, #12]
    504c:	f04f 0200 	mov.w	r2, #0
    5050:	615a      	str	r2, [r3, #20]
        this_uart->modemsts_handler = ( (uart_16550_irq_handler_t) 0 );
    5052:	68fb      	ldr	r3, [r7, #12]
    5054:	f04f 0200 	mov.w	r2, #0
    5058:	621a      	str	r2, [r3, #32]
        this_uart->status = 0U;
    505a:	68fb      	ldr	r3, [r7, #12]
    505c:	f04f 0200 	mov.w	r2, #0
    5060:	711a      	strb	r2, [r3, #4]
    }
}
    5062:	f107 0738 	add.w	r7, r7, #56	; 0x38
    5066:	46bd      	mov	sp, r7
    5068:	bd80      	pop	{r7, pc}
    506a:	bf00      	nop

0000506c <UART_16550_get_rx>:
(
    uart_16550_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    506c:	b590      	push	{r4, r7, lr}
    506e:	b08f      	sub	sp, #60	; 0x3c
    5070:	af00      	add	r7, sp, #0
    5072:	60f8      	str	r0, [r7, #12]
    5074:	60b9      	str	r1, [r7, #8]
    5076:	607a      	str	r2, [r7, #4]
    uint8_t status;
    size_t rx_size = 0U;
    5078:	f04f 0300 	mov.w	r3, #0
    507c:	637b      	str	r3, [r7, #52]	; 0x34

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    507e:	68fb      	ldr	r3, [r7, #12]
    5080:	2b00      	cmp	r3, #0
    5082:	d119      	bne.n	50b8 <UART_16550_get_rx+0x4c>
    5084:	f649 2320 	movw	r3, #39456	; 0x9a20
    5088:	f2c0 0300 	movt	r3, #0
    508c:	f107 0c10 	add.w	ip, r7, #16
    5090:	469e      	mov	lr, r3
    5092:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5096:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    509a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    509e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50a2:	f8de 3000 	ldr.w	r3, [lr]
    50a6:	f8ac 3000 	strh.w	r3, [ip]
    50aa:	f107 0310 	add.w	r3, r7, #16
    50ae:	4618      	mov	r0, r3
    50b0:	f240 1163 	movw	r1, #355	; 0x163
    50b4:	f000 fa7a 	bl	55ac <HAL_assert_fail>
    HAL_ASSERT( rx_buff != (uint8_t *)0 )
    50b8:	68bb      	ldr	r3, [r7, #8]
    50ba:	2b00      	cmp	r3, #0
    50bc:	d119      	bne.n	50f2 <UART_16550_get_rx+0x86>
    50be:	f649 2320 	movw	r3, #39456	; 0x9a20
    50c2:	f2c0 0300 	movt	r3, #0
    50c6:	f107 0c10 	add.w	ip, r7, #16
    50ca:	469e      	mov	lr, r3
    50cc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    50d0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50d4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    50d8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    50dc:	f8de 3000 	ldr.w	r3, [lr]
    50e0:	f8ac 3000 	strh.w	r3, [ip]
    50e4:	f107 0310 	add.w	r3, r7, #16
    50e8:	4618      	mov	r0, r3
    50ea:	f44f 71b2 	mov.w	r1, #356	; 0x164
    50ee:	f000 fa5d 	bl	55ac <HAL_assert_fail>
    HAL_ASSERT( buff_size > 0U )
    50f2:	687b      	ldr	r3, [r7, #4]
    50f4:	2b00      	cmp	r3, #0
    50f6:	d119      	bne.n	512c <UART_16550_get_rx+0xc0>
    50f8:	f649 2320 	movw	r3, #39456	; 0x9a20
    50fc:	f2c0 0300 	movt	r3, #0
    5100:	f107 0c10 	add.w	ip, r7, #16
    5104:	469e      	mov	lr, r3
    5106:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    510a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    510e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5112:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5116:	f8de 3000 	ldr.w	r3, [lr]
    511a:	f8ac 3000 	strh.w	r3, [ip]
    511e:	f107 0310 	add.w	r3, r7, #16
    5122:	4618      	mov	r0, r3
    5124:	f240 1165 	movw	r1, #357	; 0x165
    5128:	f000 fa40 	bl	55ac <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    512c:	68fb      	ldr	r3, [r7, #12]
    512e:	2b00      	cmp	r3, #0
    5130:	d046      	beq.n	51c0 <UART_16550_get_rx+0x154>
    5132:	68bb      	ldr	r3, [r7, #8]
    5134:	2b00      	cmp	r3, #0
    5136:	d043      	beq.n	51c0 <UART_16550_get_rx+0x154>
    5138:	687b      	ldr	r3, [r7, #4]
    513a:	2b00      	cmp	r3, #0
    513c:	d040      	beq.n	51c0 <UART_16550_get_rx+0x154>
        ( rx_buff != (uint8_t *)0 ) &&
        ( buff_size > 0U ) )
    {
        status = HAL_get_8bit_reg( this_uart->base_address, LSR );
    513e:	68fb      	ldr	r3, [r7, #12]
    5140:	681b      	ldr	r3, [r3, #0]
    5142:	f103 0314 	add.w	r3, r3, #20
    5146:	4618      	mov	r0, r3
    5148:	f000 fa76 	bl	5638 <HW_get_8bit_reg>
    514c:	4603      	mov	r3, r0
    514e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        this_uart->status |= status;
    5152:	68fb      	ldr	r3, [r7, #12]
    5154:	791a      	ldrb	r2, [r3, #4]
    5156:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
    515a:	ea42 0303 	orr.w	r3, r2, r3
    515e:	b2da      	uxtb	r2, r3
    5160:	68fb      	ldr	r3, [r7, #12]
    5162:	711a      	strb	r2, [r3, #4]
        while ( ((status & LSR_DR_MASK) != 0U) && ( rx_size < buff_size ) )
    5164:	e021      	b.n	51aa <UART_16550_get_rx+0x13e>
        {
            rx_buff[rx_size] = HAL_get_8bit_reg( this_uart->base_address, RBR );
    5166:	68ba      	ldr	r2, [r7, #8]
    5168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    516a:	eb02 0403 	add.w	r4, r2, r3
    516e:	68fb      	ldr	r3, [r7, #12]
    5170:	681b      	ldr	r3, [r3, #0]
    5172:	4618      	mov	r0, r3
    5174:	f000 fa60 	bl	5638 <HW_get_8bit_reg>
    5178:	4603      	mov	r3, r0
    517a:	7023      	strb	r3, [r4, #0]
            rx_size++;
    517c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    517e:	f103 0301 	add.w	r3, r3, #1
    5182:	637b      	str	r3, [r7, #52]	; 0x34
            status = HAL_get_8bit_reg( this_uart->base_address, LSR );
    5184:	68fb      	ldr	r3, [r7, #12]
    5186:	681b      	ldr	r3, [r3, #0]
    5188:	f103 0314 	add.w	r3, r3, #20
    518c:	4618      	mov	r0, r3
    518e:	f000 fa53 	bl	5638 <HW_get_8bit_reg>
    5192:	4603      	mov	r3, r0
    5194:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            this_uart->status |= status;
    5198:	68fb      	ldr	r3, [r7, #12]
    519a:	791a      	ldrb	r2, [r3, #4]
    519c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
    51a0:	ea42 0303 	orr.w	r3, r2, r3
    51a4:	b2da      	uxtb	r2, r3
    51a6:	68fb      	ldr	r3, [r7, #12]
    51a8:	711a      	strb	r2, [r3, #4]
        ( rx_buff != (uint8_t *)0 ) &&
        ( buff_size > 0U ) )
    {
        status = HAL_get_8bit_reg( this_uart->base_address, LSR );
        this_uart->status |= status;
        while ( ((status & LSR_DR_MASK) != 0U) && ( rx_size < buff_size ) )
    51aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
    51ae:	f003 0301 	and.w	r3, r3, #1
    51b2:	b2db      	uxtb	r3, r3
    51b4:	2b00      	cmp	r3, #0
    51b6:	d003      	beq.n	51c0 <UART_16550_get_rx+0x154>
    51b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    51ba:	687b      	ldr	r3, [r7, #4]
    51bc:	429a      	cmp	r2, r3
    51be:	d3d2      	bcc.n	5166 <UART_16550_get_rx+0xfa>
            rx_size++;
            status = HAL_get_8bit_reg( this_uart->base_address, LSR );
            this_uart->status |= status;
        }
    }
    return rx_size;
    51c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
    51c2:	4618      	mov	r0, r3
    51c4:	f107 073c 	add.w	r7, r7, #60	; 0x3c
    51c8:	46bd      	mov	sp, r7
    51ca:	bd90      	pop	{r4, r7, pc}

000051cc <default_tx_handler>:
static void
default_tx_handler
(
    uart_16550_instance_t * this_uart
)
{
    51cc:	b580      	push	{r7, lr}
    51ce:	b08e      	sub	sp, #56	; 0x38
    51d0:	af00      	add	r7, sp, #0
    51d2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    HAL_ASSERT( NULL_INSTANCE != this_uart )
    51d4:	687b      	ldr	r3, [r7, #4]
    51d6:	2b00      	cmp	r3, #0
    51d8:	d119      	bne.n	520e <default_tx_handler+0x42>
    51da:	f649 2320 	movw	r3, #39456	; 0x9a20
    51de:	f2c0 0300 	movt	r3, #0
    51e2:	f107 0c08 	add.w	ip, r7, #8
    51e6:	469e      	mov	lr, r3
    51e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    51ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    51f0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    51f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    51f8:	f8de 3000 	ldr.w	r3, [lr]
    51fc:	f8ac 3000 	strh.w	r3, [ip]
    5200:	f107 0308 	add.w	r3, r7, #8
    5204:	4618      	mov	r0, r3
    5206:	f240 214b 	movw	r1, #587	; 0x24b
    520a:	f000 f9cf 	bl	55ac <HAL_assert_fail>

    if ( this_uart != NULL_INSTANCE )
    520e:	687b      	ldr	r3, [r7, #4]
    5210:	2b00      	cmp	r3, #0
    5212:	f000 80a4 	beq.w	535e <default_tx_handler+0x192>
    {
        HAL_ASSERT( NULL_BUFF != this_uart->tx_buffer )
    5216:	687b      	ldr	r3, [r7, #4]
    5218:	689b      	ldr	r3, [r3, #8]
    521a:	2b00      	cmp	r3, #0
    521c:	d119      	bne.n	5252 <default_tx_handler+0x86>
    521e:	f649 2320 	movw	r3, #39456	; 0x9a20
    5222:	f2c0 0300 	movt	r3, #0
    5226:	f107 0c08 	add.w	ip, r7, #8
    522a:	469e      	mov	lr, r3
    522c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5230:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5234:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5238:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    523c:	f8de 3000 	ldr.w	r3, [lr]
    5240:	f8ac 3000 	strh.w	r3, [ip]
    5244:	f107 0308 	add.w	r3, r7, #8
    5248:	4618      	mov	r0, r3
    524a:	f240 214f 	movw	r1, #591	; 0x24f
    524e:	f000 f9ad 	bl	55ac <HAL_assert_fail>
        HAL_ASSERT( 0U != this_uart->tx_buff_size )
    5252:	687b      	ldr	r3, [r7, #4]
    5254:	68db      	ldr	r3, [r3, #12]
    5256:	2b00      	cmp	r3, #0
    5258:	d119      	bne.n	528e <default_tx_handler+0xc2>
    525a:	f649 2320 	movw	r3, #39456	; 0x9a20
    525e:	f2c0 0300 	movt	r3, #0
    5262:	f107 0c08 	add.w	ip, r7, #8
    5266:	469e      	mov	lr, r3
    5268:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    526c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5270:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5274:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5278:	f8de 3000 	ldr.w	r3, [lr]
    527c:	f8ac 3000 	strh.w	r3, [ip]
    5280:	f107 0308 	add.w	r3, r7, #8
    5284:	4618      	mov	r0, r3
    5286:	f44f 7114 	mov.w	r1, #592	; 0x250
    528a:	f000 f98f 	bl	55ac <HAL_assert_fail>

        if ( ( this_uart->tx_buffer != NULL_BUFF ) &&
    528e:	687b      	ldr	r3, [r7, #4]
    5290:	689b      	ldr	r3, [r3, #8]
    5292:	2b00      	cmp	r3, #0
    5294:	d063      	beq.n	535e <default_tx_handler+0x192>
             ( 0U != this_uart->tx_buff_size ) )
    5296:	687b      	ldr	r3, [r7, #4]
    5298:	68db      	ldr	r3, [r3, #12]
    if ( this_uart != NULL_INSTANCE )
    {
        HAL_ASSERT( NULL_BUFF != this_uart->tx_buffer )
        HAL_ASSERT( 0U != this_uart->tx_buff_size )

        if ( ( this_uart->tx_buffer != NULL_BUFF ) &&
    529a:	2b00      	cmp	r3, #0
    529c:	d05f      	beq.n	535e <default_tx_handler+0x192>
             ( 0U != this_uart->tx_buff_size ) )
        {
            /* Read the Line Status Register and update the sticky record. */
            status = HAL_get_8bit_reg( this_uart->base_address,LSR);
    529e:	687b      	ldr	r3, [r7, #4]
    52a0:	681b      	ldr	r3, [r3, #0]
    52a2:	f103 0314 	add.w	r3, r3, #20
    52a6:	4618      	mov	r0, r3
    52a8:	f000 f9c6 	bl	5638 <HW_get_8bit_reg>
    52ac:	4603      	mov	r3, r0
    52ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            this_uart->status |= status;
    52b2:	687b      	ldr	r3, [r7, #4]
    52b4:	791a      	ldrb	r2, [r3, #4]
    52b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    52ba:	ea42 0303 	orr.w	r3, r2, r3
    52be:	b2da      	uxtb	r2, r3
    52c0:	687b      	ldr	r3, [r7, #4]
    52c2:	711a      	strb	r2, [r3, #4]
    
            /*
             * This function should only be called as a result of a THRE interrupt.
             * Verify that this is true before proceeding to transmit data.
             */
            if ( status & LSR_THRE_MASK )
    52c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    52c8:	f003 0320 	and.w	r3, r3, #32
    52cc:	2b00      	cmp	r3, #0
    52ce:	d02f      	beq.n	5330 <default_tx_handler+0x164>
            {
                uint32_t size_sent = 0U;
    52d0:	f04f 0300 	mov.w	r3, #0
    52d4:	62fb      	str	r3, [r7, #44]	; 0x2c
                uint32_t fill_size = TX_FIFO_SIZE;
    52d6:	f04f 0310 	mov.w	r3, #16
    52da:	633b      	str	r3, [r7, #48]	; 0x30
                uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    52dc:	687b      	ldr	r3, [r7, #4]
    52de:	68da      	ldr	r2, [r3, #12]
    52e0:	687b      	ldr	r3, [r7, #4]
    52e2:	691b      	ldr	r3, [r3, #16]
    52e4:	ebc3 0302 	rsb	r3, r3, r2
    52e8:	637b      	str	r3, [r7, #52]	; 0x34
    
                /* Calculate the number of bytes to transmit. */
                if ( tx_remain < TX_FIFO_SIZE )
    52ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52ec:	2b0f      	cmp	r3, #15
    52ee:	d801      	bhi.n	52f4 <default_tx_handler+0x128>
                {
                    fill_size = tx_remain;
    52f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    52f2:	633b      	str	r3, [r7, #48]	; 0x30
                }
    
                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    52f4:	f04f 0300 	mov.w	r3, #0
    52f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    52fa:	e015      	b.n	5328 <default_tx_handler+0x15c>
                {
                    /* Send next character in the buffer. */
                    HAL_set_8bit_reg( this_uart->base_address, THR,
    52fc:	687b      	ldr	r3, [r7, #4]
    52fe:	681a      	ldr	r2, [r3, #0]
                            (uint_fast8_t)this_uart->tx_buffer[this_uart->tx_idx]);
    5300:	687b      	ldr	r3, [r7, #4]
    5302:	6899      	ldr	r1, [r3, #8]
    5304:	687b      	ldr	r3, [r7, #4]
    5306:	691b      	ldr	r3, [r3, #16]
    5308:	440b      	add	r3, r1
    530a:	781b      	ldrb	r3, [r3, #0]
    
                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    HAL_set_8bit_reg( this_uart->base_address, THR,
    530c:	4610      	mov	r0, r2
    530e:	4619      	mov	r1, r3
    5310:	f000 f990 	bl	5634 <HW_set_8bit_reg>
                            (uint_fast8_t)this_uart->tx_buffer[this_uart->tx_idx]);
                    ++this_uart->tx_idx;
    5314:	687b      	ldr	r3, [r7, #4]
    5316:	691b      	ldr	r3, [r3, #16]
    5318:	f103 0201 	add.w	r2, r3, #1
    531c:	687b      	ldr	r3, [r7, #4]
    531e:	611a      	str	r2, [r3, #16]
                {
                    fill_size = tx_remain;
                }
    
                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    5320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    5322:	f103 0301 	add.w	r3, r3, #1
    5326:	62fb      	str	r3, [r7, #44]	; 0x2c
    5328:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    532a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    532c:	429a      	cmp	r2, r3
    532e:	d3e5      	bcc.n	52fc <default_tx_handler+0x130>
                    ++this_uart->tx_idx;
                }
            }
    
            /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
            if ( this_uart->tx_idx == this_uart->tx_buff_size )
    5330:	687b      	ldr	r3, [r7, #4]
    5332:	691a      	ldr	r2, [r3, #16]
    5334:	687b      	ldr	r3, [r7, #4]
    5336:	68db      	ldr	r3, [r3, #12]
    5338:	429a      	cmp	r2, r3
    533a:	d110      	bne.n	535e <default_tx_handler+0x192>
            {
                this_uart->tx_buff_size = TX_COMPLETE;
    533c:	687b      	ldr	r3, [r7, #4]
    533e:	f04f 0200 	mov.w	r2, #0
    5342:	60da      	str	r2, [r3, #12]
                /* disables TX interrupt */
                HAL_set_8bit_reg_field( this_uart->base_address,
    5344:	687b      	ldr	r3, [r7, #4]
    5346:	681b      	ldr	r3, [r3, #0]
    5348:	f103 0304 	add.w	r3, r3, #4
    534c:	4618      	mov	r0, r3
    534e:	f04f 0101 	mov.w	r1, #1
    5352:	f04f 0202 	mov.w	r2, #2
    5356:	f04f 0300 	mov.w	r3, #0
    535a:	f000 f96f 	bl	563c <HW_set_8bit_reg_field>
                                        IER_ETBEI, DISABLE);
            }
        }
    }
}
    535e:	f107 0738 	add.w	r7, r7, #56	; 0x38
    5362:	46bd      	mov	sp, r7
    5364:	bd80      	pop	{r7, pc}
    5366:	bf00      	nop

00005368 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    5368:	b480      	push	{r7}
    536a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    536c:	46bd      	mov	sp, r7
    536e:	bc80      	pop	{r7}
    5370:	4770      	bx	lr
    5372:	bf00      	nop

00005374 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    5374:	b580      	push	{r7, lr}
    5376:	b08a      	sub	sp, #40	; 0x28
    5378:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    537a:	f649 2344 	movw	r3, #39492	; 0x9a44
    537e:	f2c0 0300 	movt	r3, #0
    5382:	46bc      	mov	ip, r7
    5384:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    5386:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    538a:	f242 0300 	movw	r3, #8192	; 0x2000
    538e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    5392:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    5394:	ea4f 0393 	mov.w	r3, r3, lsr #2
    5398:	f003 0303 	and.w	r3, r3, #3
    539c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    53a0:	f107 0228 	add.w	r2, r7, #40	; 0x28
    53a4:	4413      	add	r3, r2
    53a6:	f853 3c28 	ldr.w	r3, [r3, #-40]
    53aa:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    53ac:	f242 0300 	movw	r3, #8192	; 0x2000
    53b0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    53b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    53b6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    53ba:	f003 0303 	and.w	r3, r3, #3
    53be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    53c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
    53c6:	4413      	add	r3, r2
    53c8:	f853 3c28 	ldr.w	r3, [r3, #-40]
    53cc:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    53ce:	f242 0300 	movw	r3, #8192	; 0x2000
    53d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    53d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    53d8:	ea4f 1393 	mov.w	r3, r3, lsr #6
    53dc:	f003 0303 	and.w	r3, r3, #3
    53e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    53e4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    53e8:	4413      	add	r3, r2
    53ea:	f853 3c28 	ldr.w	r3, [r3, #-40]
    53ee:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    53f0:	f242 0300 	movw	r3, #8192	; 0x2000
    53f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    53f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    53fa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    53fe:	f003 031f 	and.w	r3, r3, #31
    5402:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    5404:	f242 0300 	movw	r3, #8192	; 0x2000
    5408:	f2ce 0304 	movt	r3, #57348	; 0xe004
    540c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    540e:	ea4f 3353 	mov.w	r3, r3, lsr #13
    5412:	f003 0301 	and.w	r3, r3, #1
    5416:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    5418:	6a3b      	ldr	r3, [r7, #32]
    541a:	f103 0301 	add.w	r3, r3, #1
    541e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    5420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    5422:	2b00      	cmp	r3, #0
    5424:	d003      	beq.n	542e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    5426:	69fb      	ldr	r3, [r7, #28]
    5428:	ea4f 0343 	mov.w	r3, r3, lsl #1
    542c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    542e:	f000 f849 	bl	54c4 <GetSystemClock>
    5432:	4602      	mov	r2, r0
    5434:	f240 532c 	movw	r3, #1324	; 0x52c
    5438:	f2c2 0300 	movt	r3, #8192	; 0x2000
    543c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    543e:	f240 532c 	movw	r3, #1324	; 0x52c
    5442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5446:	681a      	ldr	r2, [r3, #0]
    5448:	693b      	ldr	r3, [r7, #16]
    544a:	fbb2 f2f3 	udiv	r2, r2, r3
    544e:	f240 5330 	movw	r3, #1328	; 0x530
    5452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5456:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    5458:	f240 532c 	movw	r3, #1324	; 0x52c
    545c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5460:	681a      	ldr	r2, [r3, #0]
    5462:	697b      	ldr	r3, [r7, #20]
    5464:	fbb2 f2f3 	udiv	r2, r2, r3
    5468:	f240 5334 	movw	r3, #1332	; 0x534
    546c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5470:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    5472:	f240 532c 	movw	r3, #1324	; 0x52c
    5476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    547a:	681a      	ldr	r2, [r3, #0]
    547c:	69bb      	ldr	r3, [r7, #24]
    547e:	fbb2 f2f3 	udiv	r2, r2, r3
    5482:	f240 5338 	movw	r3, #1336	; 0x538
    5486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    548a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    548c:	f240 532c 	movw	r3, #1324	; 0x52c
    5490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5494:	681a      	ldr	r2, [r3, #0]
    5496:	69fb      	ldr	r3, [r7, #28]
    5498:	fbb2 f2f3 	udiv	r2, r2, r3
    549c:	f240 533c 	movw	r3, #1340	; 0x53c
    54a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54a4:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    54a6:	f240 532c 	movw	r3, #1324	; 0x52c
    54aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54ae:	681a      	ldr	r2, [r3, #0]
    54b0:	f240 5328 	movw	r3, #1320	; 0x528
    54b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54b8:	601a      	str	r2, [r3, #0]
}
    54ba:	f107 0728 	add.w	r7, r7, #40	; 0x28
    54be:	46bd      	mov	sp, r7
    54c0:	bd80      	pop	{r7, pc}
    54c2:	bf00      	nop

000054c4 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    54c4:	b480      	push	{r7}
    54c6:	b08b      	sub	sp, #44	; 0x2c
    54c8:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    54ca:	f04f 0300 	mov.w	r3, #0
    54ce:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    54d0:	f640 031c 	movw	r3, #2076	; 0x81c
    54d4:	f2c6 0308 	movt	r3, #24584	; 0x6008
    54d8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    54da:	f240 2330 	movw	r3, #560	; 0x230
    54de:	f2c6 0308 	movt	r3, #24584	; 0x6008
    54e2:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    54e4:	68fb      	ldr	r3, [r7, #12]
    54e6:	681b      	ldr	r3, [r3, #0]
    54e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    54ec:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    54ee:	693a      	ldr	r2, [r7, #16]
    54f0:	f241 13cf 	movw	r3, #4559	; 0x11cf
    54f4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    54f8:	429a      	cmp	r2, r3
    54fa:	d108      	bne.n	550e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    54fc:	f64e 732c 	movw	r3, #61228	; 0xef2c
    5500:	f2c6 0301 	movt	r3, #24577	; 0x6001
    5504:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    5506:	697b      	ldr	r3, [r7, #20]
    5508:	681b      	ldr	r3, [r3, #0]
    550a:	607b      	str	r3, [r7, #4]
    550c:	e03d      	b.n	558a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    550e:	68bb      	ldr	r3, [r7, #8]
    5510:	681a      	ldr	r2, [r3, #0]
    5512:	f244 3341 	movw	r3, #17217	; 0x4341
    5516:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    551a:	429a      	cmp	r2, r3
    551c:	d135      	bne.n	558a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    551e:	f640 0340 	movw	r3, #2112	; 0x840
    5522:	f2c6 0308 	movt	r3, #24584	; 0x6008
    5526:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    5528:	69bb      	ldr	r3, [r7, #24]
    552a:	681b      	ldr	r3, [r3, #0]
    552c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    552e:	69fb      	ldr	r3, [r7, #28]
    5530:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5534:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    5536:	69fa      	ldr	r2, [r7, #28]
    5538:	f240 3300 	movw	r3, #768	; 0x300
    553c:	f2c0 0301 	movt	r3, #1
    5540:	429a      	cmp	r2, r3
    5542:	d922      	bls.n	558a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    5544:	69fa      	ldr	r2, [r7, #28]
    5546:	f64f 73ff 	movw	r3, #65535	; 0xffff
    554a:	f2c0 0301 	movt	r3, #1
    554e:	429a      	cmp	r2, r3
    5550:	d808      	bhi.n	5564 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    5552:	f241 632c 	movw	r3, #5676	; 0x162c
    5556:	f2c6 0308 	movt	r3, #24584	; 0x6008
    555a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    555c:	6a3b      	ldr	r3, [r7, #32]
    555e:	681b      	ldr	r3, [r3, #0]
    5560:	607b      	str	r3, [r7, #4]
    5562:	e012      	b.n	558a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    5564:	69fa      	ldr	r2, [r7, #28]
    5566:	f64f 73ff 	movw	r3, #65535	; 0xffff
    556a:	f2c0 0302 	movt	r3, #2
    556e:	429a      	cmp	r2, r3
    5570:	d808      	bhi.n	5584 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    5572:	f641 63ac 	movw	r3, #7852	; 0x1eac
    5576:	f2c6 0308 	movt	r3, #24584	; 0x6008
    557a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    557c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    557e:	681b      	ldr	r3, [r3, #0]
    5580:	607b      	str	r3, [r7, #4]
    5582:	e002      	b.n	558a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    5584:	f04f 0300 	mov.w	r3, #0
    5588:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    558a:	687b      	ldr	r3, [r7, #4]
    558c:	2b00      	cmp	r3, #0
    558e:	d105      	bne.n	559c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    5590:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    5592:	f647 0340 	movw	r3, #30784	; 0x7840
    5596:	f2c0 137d 	movt	r3, #381	; 0x17d
    559a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    559c:	687b      	ldr	r3, [r7, #4]
}
    559e:	4618      	mov	r0, r3
    55a0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    55a4:	46bd      	mov	sp, r7
    55a6:	bc80      	pop	{r7}
    55a8:	4770      	bx	lr
    55aa:	bf00      	nop

000055ac <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    55ac:	b480      	push	{r7}
    55ae:	b087      	sub	sp, #28
    55b0:	af00      	add	r7, sp, #0
    55b2:	6078      	str	r0, [r7, #4]
    55b4:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    55b6:	687b      	ldr	r3, [r7, #4]
    55b8:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    55ba:	683b      	ldr	r3, [r7, #0]
    55bc:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    55be:	697b      	ldr	r3, [r7, #20]
    55c0:	781b      	ldrb	r3, [r3, #0]
    55c2:	b2db      	uxtb	r3, r3
    55c4:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    55c6:	693b      	ldr	r3, [r7, #16]
    55c8:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    55ca:	68bb      	ldr	r3, [r7, #8]
    55cc:	f103 0301 	add.w	r3, r3, #1
    55d0:	60bb      	str	r3, [r7, #8]
    }
    55d2:	e7f0      	b.n	55b6 <HAL_assert_fail+0xa>

000055d4 <HW_set_32bit_reg>:
    55d4:	6001      	str	r1, [r0, #0]
    55d6:	4770      	bx	lr

000055d8 <HW_get_32bit_reg>:
    55d8:	6800      	ldr	r0, [r0, #0]
    55da:	4770      	bx	lr

000055dc <HW_set_32bit_reg_field>:
    55dc:	b50e      	push	{r1, r2, r3, lr}
    55de:	fa03 f301 	lsl.w	r3, r3, r1
    55e2:	ea03 0302 	and.w	r3, r3, r2
    55e6:	6801      	ldr	r1, [r0, #0]
    55e8:	ea6f 0202 	mvn.w	r2, r2
    55ec:	ea01 0102 	and.w	r1, r1, r2
    55f0:	ea41 0103 	orr.w	r1, r1, r3
    55f4:	6001      	str	r1, [r0, #0]
    55f6:	bd0e      	pop	{r1, r2, r3, pc}

000055f8 <HW_get_32bit_reg_field>:
    55f8:	6800      	ldr	r0, [r0, #0]
    55fa:	ea00 0002 	and.w	r0, r0, r2
    55fe:	fa20 f001 	lsr.w	r0, r0, r1
    5602:	4770      	bx	lr

00005604 <HW_set_16bit_reg>:
    5604:	8001      	strh	r1, [r0, #0]
    5606:	4770      	bx	lr

00005608 <HW_get_16bit_reg>:
    5608:	8800      	ldrh	r0, [r0, #0]
    560a:	4770      	bx	lr

0000560c <HW_set_16bit_reg_field>:
    560c:	b50e      	push	{r1, r2, r3, lr}
    560e:	fa03 f301 	lsl.w	r3, r3, r1
    5612:	ea03 0302 	and.w	r3, r3, r2
    5616:	8801      	ldrh	r1, [r0, #0]
    5618:	ea6f 0202 	mvn.w	r2, r2
    561c:	ea01 0102 	and.w	r1, r1, r2
    5620:	ea41 0103 	orr.w	r1, r1, r3
    5624:	8001      	strh	r1, [r0, #0]
    5626:	bd0e      	pop	{r1, r2, r3, pc}

00005628 <HW_get_16bit_reg_field>:
    5628:	8800      	ldrh	r0, [r0, #0]
    562a:	ea00 0002 	and.w	r0, r0, r2
    562e:	fa20 f001 	lsr.w	r0, r0, r1
    5632:	4770      	bx	lr

00005634 <HW_set_8bit_reg>:
    5634:	7001      	strb	r1, [r0, #0]
    5636:	4770      	bx	lr

00005638 <HW_get_8bit_reg>:
    5638:	7800      	ldrb	r0, [r0, #0]
    563a:	4770      	bx	lr

0000563c <HW_set_8bit_reg_field>:
    563c:	b50e      	push	{r1, r2, r3, lr}
    563e:	fa03 f301 	lsl.w	r3, r3, r1
    5642:	ea03 0302 	and.w	r3, r3, r2
    5646:	7801      	ldrb	r1, [r0, #0]
    5648:	ea6f 0202 	mvn.w	r2, r2
    564c:	ea01 0102 	and.w	r1, r1, r2
    5650:	ea41 0103 	orr.w	r1, r1, r3
    5654:	7001      	strb	r1, [r0, #0]
    5656:	bd0e      	pop	{r1, r2, r3, pc}

00005658 <HW_get_8bit_reg_field>:
    5658:	7800      	ldrb	r0, [r0, #0]
    565a:	ea00 0002 	and.w	r0, r0, r2
    565e:	fa20 f001 	lsr.w	r0, r0, r1
    5662:	4770      	bx	lr

00005664 <__aeabi_drsub>:
    5664:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    5668:	e002      	b.n	5670 <__adddf3>
    566a:	bf00      	nop

0000566c <__aeabi_dsub>:
    566c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00005670 <__adddf3>:
    5670:	b530      	push	{r4, r5, lr}
    5672:	ea4f 0441 	mov.w	r4, r1, lsl #1
    5676:	ea4f 0543 	mov.w	r5, r3, lsl #1
    567a:	ea94 0f05 	teq	r4, r5
    567e:	bf08      	it	eq
    5680:	ea90 0f02 	teqeq	r0, r2
    5684:	bf1f      	itttt	ne
    5686:	ea54 0c00 	orrsne.w	ip, r4, r0
    568a:	ea55 0c02 	orrsne.w	ip, r5, r2
    568e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    5692:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    5696:	f000 80e2 	beq.w	585e <__adddf3+0x1ee>
    569a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    569e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    56a2:	bfb8      	it	lt
    56a4:	426d      	neglt	r5, r5
    56a6:	dd0c      	ble.n	56c2 <__adddf3+0x52>
    56a8:	442c      	add	r4, r5
    56aa:	ea80 0202 	eor.w	r2, r0, r2
    56ae:	ea81 0303 	eor.w	r3, r1, r3
    56b2:	ea82 0000 	eor.w	r0, r2, r0
    56b6:	ea83 0101 	eor.w	r1, r3, r1
    56ba:	ea80 0202 	eor.w	r2, r0, r2
    56be:	ea81 0303 	eor.w	r3, r1, r3
    56c2:	2d36      	cmp	r5, #54	; 0x36
    56c4:	bf88      	it	hi
    56c6:	bd30      	pophi	{r4, r5, pc}
    56c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    56cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    56d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    56d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    56d8:	d002      	beq.n	56e0 <__adddf3+0x70>
    56da:	4240      	negs	r0, r0
    56dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    56e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    56e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    56e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    56ec:	d002      	beq.n	56f4 <__adddf3+0x84>
    56ee:	4252      	negs	r2, r2
    56f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    56f4:	ea94 0f05 	teq	r4, r5
    56f8:	f000 80a7 	beq.w	584a <__adddf3+0x1da>
    56fc:	f1a4 0401 	sub.w	r4, r4, #1
    5700:	f1d5 0e20 	rsbs	lr, r5, #32
    5704:	db0d      	blt.n	5722 <__adddf3+0xb2>
    5706:	fa02 fc0e 	lsl.w	ip, r2, lr
    570a:	fa22 f205 	lsr.w	r2, r2, r5
    570e:	1880      	adds	r0, r0, r2
    5710:	f141 0100 	adc.w	r1, r1, #0
    5714:	fa03 f20e 	lsl.w	r2, r3, lr
    5718:	1880      	adds	r0, r0, r2
    571a:	fa43 f305 	asr.w	r3, r3, r5
    571e:	4159      	adcs	r1, r3
    5720:	e00e      	b.n	5740 <__adddf3+0xd0>
    5722:	f1a5 0520 	sub.w	r5, r5, #32
    5726:	f10e 0e20 	add.w	lr, lr, #32
    572a:	2a01      	cmp	r2, #1
    572c:	fa03 fc0e 	lsl.w	ip, r3, lr
    5730:	bf28      	it	cs
    5732:	f04c 0c02 	orrcs.w	ip, ip, #2
    5736:	fa43 f305 	asr.w	r3, r3, r5
    573a:	18c0      	adds	r0, r0, r3
    573c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    5740:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    5744:	d507      	bpl.n	5756 <__adddf3+0xe6>
    5746:	f04f 0e00 	mov.w	lr, #0
    574a:	f1dc 0c00 	rsbs	ip, ip, #0
    574e:	eb7e 0000 	sbcs.w	r0, lr, r0
    5752:	eb6e 0101 	sbc.w	r1, lr, r1
    5756:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    575a:	d31b      	bcc.n	5794 <__adddf3+0x124>
    575c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    5760:	d30c      	bcc.n	577c <__adddf3+0x10c>
    5762:	0849      	lsrs	r1, r1, #1
    5764:	ea5f 0030 	movs.w	r0, r0, rrx
    5768:	ea4f 0c3c 	mov.w	ip, ip, rrx
    576c:	f104 0401 	add.w	r4, r4, #1
    5770:	ea4f 5244 	mov.w	r2, r4, lsl #21
    5774:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    5778:	f080 809a 	bcs.w	58b0 <__adddf3+0x240>
    577c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    5780:	bf08      	it	eq
    5782:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    5786:	f150 0000 	adcs.w	r0, r0, #0
    578a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    578e:	ea41 0105 	orr.w	r1, r1, r5
    5792:	bd30      	pop	{r4, r5, pc}
    5794:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    5798:	4140      	adcs	r0, r0
    579a:	eb41 0101 	adc.w	r1, r1, r1
    579e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    57a2:	f1a4 0401 	sub.w	r4, r4, #1
    57a6:	d1e9      	bne.n	577c <__adddf3+0x10c>
    57a8:	f091 0f00 	teq	r1, #0
    57ac:	bf04      	itt	eq
    57ae:	4601      	moveq	r1, r0
    57b0:	2000      	moveq	r0, #0
    57b2:	fab1 f381 	clz	r3, r1
    57b6:	bf08      	it	eq
    57b8:	3320      	addeq	r3, #32
    57ba:	f1a3 030b 	sub.w	r3, r3, #11
    57be:	f1b3 0220 	subs.w	r2, r3, #32
    57c2:	da0c      	bge.n	57de <__adddf3+0x16e>
    57c4:	320c      	adds	r2, #12
    57c6:	dd08      	ble.n	57da <__adddf3+0x16a>
    57c8:	f102 0c14 	add.w	ip, r2, #20
    57cc:	f1c2 020c 	rsb	r2, r2, #12
    57d0:	fa01 f00c 	lsl.w	r0, r1, ip
    57d4:	fa21 f102 	lsr.w	r1, r1, r2
    57d8:	e00c      	b.n	57f4 <__adddf3+0x184>
    57da:	f102 0214 	add.w	r2, r2, #20
    57de:	bfd8      	it	le
    57e0:	f1c2 0c20 	rsble	ip, r2, #32
    57e4:	fa01 f102 	lsl.w	r1, r1, r2
    57e8:	fa20 fc0c 	lsr.w	ip, r0, ip
    57ec:	bfdc      	itt	le
    57ee:	ea41 010c 	orrle.w	r1, r1, ip
    57f2:	4090      	lslle	r0, r2
    57f4:	1ae4      	subs	r4, r4, r3
    57f6:	bfa2      	ittt	ge
    57f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    57fc:	4329      	orrge	r1, r5
    57fe:	bd30      	popge	{r4, r5, pc}
    5800:	ea6f 0404 	mvn.w	r4, r4
    5804:	3c1f      	subs	r4, #31
    5806:	da1c      	bge.n	5842 <__adddf3+0x1d2>
    5808:	340c      	adds	r4, #12
    580a:	dc0e      	bgt.n	582a <__adddf3+0x1ba>
    580c:	f104 0414 	add.w	r4, r4, #20
    5810:	f1c4 0220 	rsb	r2, r4, #32
    5814:	fa20 f004 	lsr.w	r0, r0, r4
    5818:	fa01 f302 	lsl.w	r3, r1, r2
    581c:	ea40 0003 	orr.w	r0, r0, r3
    5820:	fa21 f304 	lsr.w	r3, r1, r4
    5824:	ea45 0103 	orr.w	r1, r5, r3
    5828:	bd30      	pop	{r4, r5, pc}
    582a:	f1c4 040c 	rsb	r4, r4, #12
    582e:	f1c4 0220 	rsb	r2, r4, #32
    5832:	fa20 f002 	lsr.w	r0, r0, r2
    5836:	fa01 f304 	lsl.w	r3, r1, r4
    583a:	ea40 0003 	orr.w	r0, r0, r3
    583e:	4629      	mov	r1, r5
    5840:	bd30      	pop	{r4, r5, pc}
    5842:	fa21 f004 	lsr.w	r0, r1, r4
    5846:	4629      	mov	r1, r5
    5848:	bd30      	pop	{r4, r5, pc}
    584a:	f094 0f00 	teq	r4, #0
    584e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    5852:	bf06      	itte	eq
    5854:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    5858:	3401      	addeq	r4, #1
    585a:	3d01      	subne	r5, #1
    585c:	e74e      	b.n	56fc <__adddf3+0x8c>
    585e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    5862:	bf18      	it	ne
    5864:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    5868:	d029      	beq.n	58be <__adddf3+0x24e>
    586a:	ea94 0f05 	teq	r4, r5
    586e:	bf08      	it	eq
    5870:	ea90 0f02 	teqeq	r0, r2
    5874:	d005      	beq.n	5882 <__adddf3+0x212>
    5876:	ea54 0c00 	orrs.w	ip, r4, r0
    587a:	bf04      	itt	eq
    587c:	4619      	moveq	r1, r3
    587e:	4610      	moveq	r0, r2
    5880:	bd30      	pop	{r4, r5, pc}
    5882:	ea91 0f03 	teq	r1, r3
    5886:	bf1e      	ittt	ne
    5888:	2100      	movne	r1, #0
    588a:	2000      	movne	r0, #0
    588c:	bd30      	popne	{r4, r5, pc}
    588e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    5892:	d105      	bne.n	58a0 <__adddf3+0x230>
    5894:	0040      	lsls	r0, r0, #1
    5896:	4149      	adcs	r1, r1
    5898:	bf28      	it	cs
    589a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    589e:	bd30      	pop	{r4, r5, pc}
    58a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    58a4:	bf3c      	itt	cc
    58a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    58aa:	bd30      	popcc	{r4, r5, pc}
    58ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    58b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    58b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    58b8:	f04f 0000 	mov.w	r0, #0
    58bc:	bd30      	pop	{r4, r5, pc}
    58be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    58c2:	bf1a      	itte	ne
    58c4:	4619      	movne	r1, r3
    58c6:	4610      	movne	r0, r2
    58c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    58cc:	bf1c      	itt	ne
    58ce:	460b      	movne	r3, r1
    58d0:	4602      	movne	r2, r0
    58d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    58d6:	bf06      	itte	eq
    58d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    58dc:	ea91 0f03 	teqeq	r1, r3
    58e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    58e4:	bd30      	pop	{r4, r5, pc}
    58e6:	bf00      	nop

000058e8 <__aeabi_ui2d>:
    58e8:	f090 0f00 	teq	r0, #0
    58ec:	bf04      	itt	eq
    58ee:	2100      	moveq	r1, #0
    58f0:	4770      	bxeq	lr
    58f2:	b530      	push	{r4, r5, lr}
    58f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    58f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    58fc:	f04f 0500 	mov.w	r5, #0
    5900:	f04f 0100 	mov.w	r1, #0
    5904:	e750      	b.n	57a8 <__adddf3+0x138>
    5906:	bf00      	nop

00005908 <__aeabi_i2d>:
    5908:	f090 0f00 	teq	r0, #0
    590c:	bf04      	itt	eq
    590e:	2100      	moveq	r1, #0
    5910:	4770      	bxeq	lr
    5912:	b530      	push	{r4, r5, lr}
    5914:	f44f 6480 	mov.w	r4, #1024	; 0x400
    5918:	f104 0432 	add.w	r4, r4, #50	; 0x32
    591c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    5920:	bf48      	it	mi
    5922:	4240      	negmi	r0, r0
    5924:	f04f 0100 	mov.w	r1, #0
    5928:	e73e      	b.n	57a8 <__adddf3+0x138>
    592a:	bf00      	nop

0000592c <__aeabi_f2d>:
    592c:	0042      	lsls	r2, r0, #1
    592e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    5932:	ea4f 0131 	mov.w	r1, r1, rrx
    5936:	ea4f 7002 	mov.w	r0, r2, lsl #28
    593a:	bf1f      	itttt	ne
    593c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    5940:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    5944:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    5948:	4770      	bxne	lr
    594a:	f092 0f00 	teq	r2, #0
    594e:	bf14      	ite	ne
    5950:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    5954:	4770      	bxeq	lr
    5956:	b530      	push	{r4, r5, lr}
    5958:	f44f 7460 	mov.w	r4, #896	; 0x380
    595c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    5960:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    5964:	e720      	b.n	57a8 <__adddf3+0x138>
    5966:	bf00      	nop

00005968 <__aeabi_ul2d>:
    5968:	ea50 0201 	orrs.w	r2, r0, r1
    596c:	bf08      	it	eq
    596e:	4770      	bxeq	lr
    5970:	b530      	push	{r4, r5, lr}
    5972:	f04f 0500 	mov.w	r5, #0
    5976:	e00a      	b.n	598e <__aeabi_l2d+0x16>

00005978 <__aeabi_l2d>:
    5978:	ea50 0201 	orrs.w	r2, r0, r1
    597c:	bf08      	it	eq
    597e:	4770      	bxeq	lr
    5980:	b530      	push	{r4, r5, lr}
    5982:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    5986:	d502      	bpl.n	598e <__aeabi_l2d+0x16>
    5988:	4240      	negs	r0, r0
    598a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    598e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    5992:	f104 0432 	add.w	r4, r4, #50	; 0x32
    5996:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    599a:	f43f aedc 	beq.w	5756 <__adddf3+0xe6>
    599e:	f04f 0203 	mov.w	r2, #3
    59a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    59a6:	bf18      	it	ne
    59a8:	3203      	addne	r2, #3
    59aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    59ae:	bf18      	it	ne
    59b0:	3203      	addne	r2, #3
    59b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    59b6:	f1c2 0320 	rsb	r3, r2, #32
    59ba:	fa00 fc03 	lsl.w	ip, r0, r3
    59be:	fa20 f002 	lsr.w	r0, r0, r2
    59c2:	fa01 fe03 	lsl.w	lr, r1, r3
    59c6:	ea40 000e 	orr.w	r0, r0, lr
    59ca:	fa21 f102 	lsr.w	r1, r1, r2
    59ce:	4414      	add	r4, r2
    59d0:	e6c1      	b.n	5756 <__adddf3+0xe6>
    59d2:	bf00      	nop

000059d4 <__aeabi_dmul>:
    59d4:	b570      	push	{r4, r5, r6, lr}
    59d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    59da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    59de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    59e2:	bf1d      	ittte	ne
    59e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    59e8:	ea94 0f0c 	teqne	r4, ip
    59ec:	ea95 0f0c 	teqne	r5, ip
    59f0:	f000 f8de 	bleq	5bb0 <__aeabi_dmul+0x1dc>
    59f4:	442c      	add	r4, r5
    59f6:	ea81 0603 	eor.w	r6, r1, r3
    59fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    59fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    5a02:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    5a06:	bf18      	it	ne
    5a08:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    5a0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    5a10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    5a14:	d038      	beq.n	5a88 <__aeabi_dmul+0xb4>
    5a16:	fba0 ce02 	umull	ip, lr, r0, r2
    5a1a:	f04f 0500 	mov.w	r5, #0
    5a1e:	fbe1 e502 	umlal	lr, r5, r1, r2
    5a22:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    5a26:	fbe0 e503 	umlal	lr, r5, r0, r3
    5a2a:	f04f 0600 	mov.w	r6, #0
    5a2e:	fbe1 5603 	umlal	r5, r6, r1, r3
    5a32:	f09c 0f00 	teq	ip, #0
    5a36:	bf18      	it	ne
    5a38:	f04e 0e01 	orrne.w	lr, lr, #1
    5a3c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    5a40:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    5a44:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    5a48:	d204      	bcs.n	5a54 <__aeabi_dmul+0x80>
    5a4a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    5a4e:	416d      	adcs	r5, r5
    5a50:	eb46 0606 	adc.w	r6, r6, r6
    5a54:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    5a58:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    5a5c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    5a60:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    5a64:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    5a68:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    5a6c:	bf88      	it	hi
    5a6e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    5a72:	d81e      	bhi.n	5ab2 <__aeabi_dmul+0xde>
    5a74:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    5a78:	bf08      	it	eq
    5a7a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    5a7e:	f150 0000 	adcs.w	r0, r0, #0
    5a82:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    5a86:	bd70      	pop	{r4, r5, r6, pc}
    5a88:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    5a8c:	ea46 0101 	orr.w	r1, r6, r1
    5a90:	ea40 0002 	orr.w	r0, r0, r2
    5a94:	ea81 0103 	eor.w	r1, r1, r3
    5a98:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    5a9c:	bfc2      	ittt	gt
    5a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
    5aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    5aa6:	bd70      	popgt	{r4, r5, r6, pc}
    5aa8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    5aac:	f04f 0e00 	mov.w	lr, #0
    5ab0:	3c01      	subs	r4, #1
    5ab2:	f300 80ab 	bgt.w	5c0c <__aeabi_dmul+0x238>
    5ab6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    5aba:	bfde      	ittt	le
    5abc:	2000      	movle	r0, #0
    5abe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    5ac2:	bd70      	pople	{r4, r5, r6, pc}
    5ac4:	f1c4 0400 	rsb	r4, r4, #0
    5ac8:	3c20      	subs	r4, #32
    5aca:	da35      	bge.n	5b38 <__aeabi_dmul+0x164>
    5acc:	340c      	adds	r4, #12
    5ace:	dc1b      	bgt.n	5b08 <__aeabi_dmul+0x134>
    5ad0:	f104 0414 	add.w	r4, r4, #20
    5ad4:	f1c4 0520 	rsb	r5, r4, #32
    5ad8:	fa00 f305 	lsl.w	r3, r0, r5
    5adc:	fa20 f004 	lsr.w	r0, r0, r4
    5ae0:	fa01 f205 	lsl.w	r2, r1, r5
    5ae4:	ea40 0002 	orr.w	r0, r0, r2
    5ae8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    5aec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    5af0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    5af4:	fa21 f604 	lsr.w	r6, r1, r4
    5af8:	eb42 0106 	adc.w	r1, r2, r6
    5afc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5b00:	bf08      	it	eq
    5b02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5b06:	bd70      	pop	{r4, r5, r6, pc}
    5b08:	f1c4 040c 	rsb	r4, r4, #12
    5b0c:	f1c4 0520 	rsb	r5, r4, #32
    5b10:	fa00 f304 	lsl.w	r3, r0, r4
    5b14:	fa20 f005 	lsr.w	r0, r0, r5
    5b18:	fa01 f204 	lsl.w	r2, r1, r4
    5b1c:	ea40 0002 	orr.w	r0, r0, r2
    5b20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5b24:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    5b28:	f141 0100 	adc.w	r1, r1, #0
    5b2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5b30:	bf08      	it	eq
    5b32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5b36:	bd70      	pop	{r4, r5, r6, pc}
    5b38:	f1c4 0520 	rsb	r5, r4, #32
    5b3c:	fa00 f205 	lsl.w	r2, r0, r5
    5b40:	ea4e 0e02 	orr.w	lr, lr, r2
    5b44:	fa20 f304 	lsr.w	r3, r0, r4
    5b48:	fa01 f205 	lsl.w	r2, r1, r5
    5b4c:	ea43 0302 	orr.w	r3, r3, r2
    5b50:	fa21 f004 	lsr.w	r0, r1, r4
    5b54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5b58:	fa21 f204 	lsr.w	r2, r1, r4
    5b5c:	ea20 0002 	bic.w	r0, r0, r2
    5b60:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    5b64:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5b68:	bf08      	it	eq
    5b6a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5b6e:	bd70      	pop	{r4, r5, r6, pc}
    5b70:	f094 0f00 	teq	r4, #0
    5b74:	d10f      	bne.n	5b96 <__aeabi_dmul+0x1c2>
    5b76:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    5b7a:	0040      	lsls	r0, r0, #1
    5b7c:	eb41 0101 	adc.w	r1, r1, r1
    5b80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    5b84:	bf08      	it	eq
    5b86:	3c01      	subeq	r4, #1
    5b88:	d0f7      	beq.n	5b7a <__aeabi_dmul+0x1a6>
    5b8a:	ea41 0106 	orr.w	r1, r1, r6
    5b8e:	f095 0f00 	teq	r5, #0
    5b92:	bf18      	it	ne
    5b94:	4770      	bxne	lr
    5b96:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    5b9a:	0052      	lsls	r2, r2, #1
    5b9c:	eb43 0303 	adc.w	r3, r3, r3
    5ba0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    5ba4:	bf08      	it	eq
    5ba6:	3d01      	subeq	r5, #1
    5ba8:	d0f7      	beq.n	5b9a <__aeabi_dmul+0x1c6>
    5baa:	ea43 0306 	orr.w	r3, r3, r6
    5bae:	4770      	bx	lr
    5bb0:	ea94 0f0c 	teq	r4, ip
    5bb4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    5bb8:	bf18      	it	ne
    5bba:	ea95 0f0c 	teqne	r5, ip
    5bbe:	d00c      	beq.n	5bda <__aeabi_dmul+0x206>
    5bc0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    5bc4:	bf18      	it	ne
    5bc6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5bca:	d1d1      	bne.n	5b70 <__aeabi_dmul+0x19c>
    5bcc:	ea81 0103 	eor.w	r1, r1, r3
    5bd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5bd4:	f04f 0000 	mov.w	r0, #0
    5bd8:	bd70      	pop	{r4, r5, r6, pc}
    5bda:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    5bde:	bf06      	itte	eq
    5be0:	4610      	moveq	r0, r2
    5be2:	4619      	moveq	r1, r3
    5be4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5be8:	d019      	beq.n	5c1e <__aeabi_dmul+0x24a>
    5bea:	ea94 0f0c 	teq	r4, ip
    5bee:	d102      	bne.n	5bf6 <__aeabi_dmul+0x222>
    5bf0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    5bf4:	d113      	bne.n	5c1e <__aeabi_dmul+0x24a>
    5bf6:	ea95 0f0c 	teq	r5, ip
    5bfa:	d105      	bne.n	5c08 <__aeabi_dmul+0x234>
    5bfc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    5c00:	bf1c      	itt	ne
    5c02:	4610      	movne	r0, r2
    5c04:	4619      	movne	r1, r3
    5c06:	d10a      	bne.n	5c1e <__aeabi_dmul+0x24a>
    5c08:	ea81 0103 	eor.w	r1, r1, r3
    5c0c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5c10:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    5c14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    5c18:	f04f 0000 	mov.w	r0, #0
    5c1c:	bd70      	pop	{r4, r5, r6, pc}
    5c1e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    5c22:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    5c26:	bd70      	pop	{r4, r5, r6, pc}

00005c28 <__aeabi_ddiv>:
    5c28:	b570      	push	{r4, r5, r6, lr}
    5c2a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    5c2e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    5c32:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    5c36:	bf1d      	ittte	ne
    5c38:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    5c3c:	ea94 0f0c 	teqne	r4, ip
    5c40:	ea95 0f0c 	teqne	r5, ip
    5c44:	f000 f8a7 	bleq	5d96 <__aeabi_ddiv+0x16e>
    5c48:	eba4 0405 	sub.w	r4, r4, r5
    5c4c:	ea81 0e03 	eor.w	lr, r1, r3
    5c50:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    5c54:	ea4f 3101 	mov.w	r1, r1, lsl #12
    5c58:	f000 8088 	beq.w	5d6c <__aeabi_ddiv+0x144>
    5c5c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    5c60:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    5c64:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    5c68:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    5c6c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    5c70:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    5c74:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    5c78:	ea4f 2600 	mov.w	r6, r0, lsl #8
    5c7c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    5c80:	429d      	cmp	r5, r3
    5c82:	bf08      	it	eq
    5c84:	4296      	cmpeq	r6, r2
    5c86:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    5c8a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    5c8e:	d202      	bcs.n	5c96 <__aeabi_ddiv+0x6e>
    5c90:	085b      	lsrs	r3, r3, #1
    5c92:	ea4f 0232 	mov.w	r2, r2, rrx
    5c96:	1ab6      	subs	r6, r6, r2
    5c98:	eb65 0503 	sbc.w	r5, r5, r3
    5c9c:	085b      	lsrs	r3, r3, #1
    5c9e:	ea4f 0232 	mov.w	r2, r2, rrx
    5ca2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    5ca6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    5caa:	ebb6 0e02 	subs.w	lr, r6, r2
    5cae:	eb75 0e03 	sbcs.w	lr, r5, r3
    5cb2:	bf22      	ittt	cs
    5cb4:	1ab6      	subcs	r6, r6, r2
    5cb6:	4675      	movcs	r5, lr
    5cb8:	ea40 000c 	orrcs.w	r0, r0, ip
    5cbc:	085b      	lsrs	r3, r3, #1
    5cbe:	ea4f 0232 	mov.w	r2, r2, rrx
    5cc2:	ebb6 0e02 	subs.w	lr, r6, r2
    5cc6:	eb75 0e03 	sbcs.w	lr, r5, r3
    5cca:	bf22      	ittt	cs
    5ccc:	1ab6      	subcs	r6, r6, r2
    5cce:	4675      	movcs	r5, lr
    5cd0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    5cd4:	085b      	lsrs	r3, r3, #1
    5cd6:	ea4f 0232 	mov.w	r2, r2, rrx
    5cda:	ebb6 0e02 	subs.w	lr, r6, r2
    5cde:	eb75 0e03 	sbcs.w	lr, r5, r3
    5ce2:	bf22      	ittt	cs
    5ce4:	1ab6      	subcs	r6, r6, r2
    5ce6:	4675      	movcs	r5, lr
    5ce8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    5cec:	085b      	lsrs	r3, r3, #1
    5cee:	ea4f 0232 	mov.w	r2, r2, rrx
    5cf2:	ebb6 0e02 	subs.w	lr, r6, r2
    5cf6:	eb75 0e03 	sbcs.w	lr, r5, r3
    5cfa:	bf22      	ittt	cs
    5cfc:	1ab6      	subcs	r6, r6, r2
    5cfe:	4675      	movcs	r5, lr
    5d00:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    5d04:	ea55 0e06 	orrs.w	lr, r5, r6
    5d08:	d018      	beq.n	5d3c <__aeabi_ddiv+0x114>
    5d0a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    5d0e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    5d12:	ea4f 1606 	mov.w	r6, r6, lsl #4
    5d16:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5d1a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    5d1e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    5d22:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    5d26:	d1c0      	bne.n	5caa <__aeabi_ddiv+0x82>
    5d28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    5d2c:	d10b      	bne.n	5d46 <__aeabi_ddiv+0x11e>
    5d2e:	ea41 0100 	orr.w	r1, r1, r0
    5d32:	f04f 0000 	mov.w	r0, #0
    5d36:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    5d3a:	e7b6      	b.n	5caa <__aeabi_ddiv+0x82>
    5d3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    5d40:	bf04      	itt	eq
    5d42:	4301      	orreq	r1, r0
    5d44:	2000      	moveq	r0, #0
    5d46:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    5d4a:	bf88      	it	hi
    5d4c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    5d50:	f63f aeaf 	bhi.w	5ab2 <__aeabi_dmul+0xde>
    5d54:	ebb5 0c03 	subs.w	ip, r5, r3
    5d58:	bf04      	itt	eq
    5d5a:	ebb6 0c02 	subseq.w	ip, r6, r2
    5d5e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    5d62:	f150 0000 	adcs.w	r0, r0, #0
    5d66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    5d6a:	bd70      	pop	{r4, r5, r6, pc}
    5d6c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    5d70:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    5d74:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    5d78:	bfc2      	ittt	gt
    5d7a:	ebd4 050c 	rsbsgt	r5, r4, ip
    5d7e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    5d82:	bd70      	popgt	{r4, r5, r6, pc}
    5d84:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    5d88:	f04f 0e00 	mov.w	lr, #0
    5d8c:	3c01      	subs	r4, #1
    5d8e:	e690      	b.n	5ab2 <__aeabi_dmul+0xde>
    5d90:	ea45 0e06 	orr.w	lr, r5, r6
    5d94:	e68d      	b.n	5ab2 <__aeabi_dmul+0xde>
    5d96:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    5d9a:	ea94 0f0c 	teq	r4, ip
    5d9e:	bf08      	it	eq
    5da0:	ea95 0f0c 	teqeq	r5, ip
    5da4:	f43f af3b 	beq.w	5c1e <__aeabi_dmul+0x24a>
    5da8:	ea94 0f0c 	teq	r4, ip
    5dac:	d10a      	bne.n	5dc4 <__aeabi_ddiv+0x19c>
    5dae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    5db2:	f47f af34 	bne.w	5c1e <__aeabi_dmul+0x24a>
    5db6:	ea95 0f0c 	teq	r5, ip
    5dba:	f47f af25 	bne.w	5c08 <__aeabi_dmul+0x234>
    5dbe:	4610      	mov	r0, r2
    5dc0:	4619      	mov	r1, r3
    5dc2:	e72c      	b.n	5c1e <__aeabi_dmul+0x24a>
    5dc4:	ea95 0f0c 	teq	r5, ip
    5dc8:	d106      	bne.n	5dd8 <__aeabi_ddiv+0x1b0>
    5dca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    5dce:	f43f aefd 	beq.w	5bcc <__aeabi_dmul+0x1f8>
    5dd2:	4610      	mov	r0, r2
    5dd4:	4619      	mov	r1, r3
    5dd6:	e722      	b.n	5c1e <__aeabi_dmul+0x24a>
    5dd8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    5ddc:	bf18      	it	ne
    5dde:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5de2:	f47f aec5 	bne.w	5b70 <__aeabi_dmul+0x19c>
    5de6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    5dea:	f47f af0d 	bne.w	5c08 <__aeabi_dmul+0x234>
    5dee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    5df2:	f47f aeeb 	bne.w	5bcc <__aeabi_dmul+0x1f8>
    5df6:	e712      	b.n	5c1e <__aeabi_dmul+0x24a>

00005df8 <__gedf2>:
    5df8:	f04f 3cff 	mov.w	ip, #4294967295
    5dfc:	e006      	b.n	5e0c <__cmpdf2+0x4>
    5dfe:	bf00      	nop

00005e00 <__ledf2>:
    5e00:	f04f 0c01 	mov.w	ip, #1
    5e04:	e002      	b.n	5e0c <__cmpdf2+0x4>
    5e06:	bf00      	nop

00005e08 <__cmpdf2>:
    5e08:	f04f 0c01 	mov.w	ip, #1
    5e0c:	f84d cd04 	str.w	ip, [sp, #-4]!
    5e10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    5e14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5e18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    5e1c:	bf18      	it	ne
    5e1e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    5e22:	d01b      	beq.n	5e5c <__cmpdf2+0x54>
    5e24:	b001      	add	sp, #4
    5e26:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    5e2a:	bf0c      	ite	eq
    5e2c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    5e30:	ea91 0f03 	teqne	r1, r3
    5e34:	bf02      	ittt	eq
    5e36:	ea90 0f02 	teqeq	r0, r2
    5e3a:	2000      	moveq	r0, #0
    5e3c:	4770      	bxeq	lr
    5e3e:	f110 0f00 	cmn.w	r0, #0
    5e42:	ea91 0f03 	teq	r1, r3
    5e46:	bf58      	it	pl
    5e48:	4299      	cmppl	r1, r3
    5e4a:	bf08      	it	eq
    5e4c:	4290      	cmpeq	r0, r2
    5e4e:	bf2c      	ite	cs
    5e50:	17d8      	asrcs	r0, r3, #31
    5e52:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    5e56:	f040 0001 	orr.w	r0, r0, #1
    5e5a:	4770      	bx	lr
    5e5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    5e60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5e64:	d102      	bne.n	5e6c <__cmpdf2+0x64>
    5e66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    5e6a:	d107      	bne.n	5e7c <__cmpdf2+0x74>
    5e6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    5e70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5e74:	d1d6      	bne.n	5e24 <__cmpdf2+0x1c>
    5e76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    5e7a:	d0d3      	beq.n	5e24 <__cmpdf2+0x1c>
    5e7c:	f85d 0b04 	ldr.w	r0, [sp], #4
    5e80:	4770      	bx	lr
    5e82:	bf00      	nop

00005e84 <__aeabi_cdrcmple>:
    5e84:	4684      	mov	ip, r0
    5e86:	4610      	mov	r0, r2
    5e88:	4662      	mov	r2, ip
    5e8a:	468c      	mov	ip, r1
    5e8c:	4619      	mov	r1, r3
    5e8e:	4663      	mov	r3, ip
    5e90:	e000      	b.n	5e94 <__aeabi_cdcmpeq>
    5e92:	bf00      	nop

00005e94 <__aeabi_cdcmpeq>:
    5e94:	b501      	push	{r0, lr}
    5e96:	f7ff ffb7 	bl	5e08 <__cmpdf2>
    5e9a:	2800      	cmp	r0, #0
    5e9c:	bf48      	it	mi
    5e9e:	f110 0f00 	cmnmi.w	r0, #0
    5ea2:	bd01      	pop	{r0, pc}

00005ea4 <__aeabi_dcmpeq>:
    5ea4:	f84d ed08 	str.w	lr, [sp, #-8]!
    5ea8:	f7ff fff4 	bl	5e94 <__aeabi_cdcmpeq>
    5eac:	bf0c      	ite	eq
    5eae:	2001      	moveq	r0, #1
    5eb0:	2000      	movne	r0, #0
    5eb2:	f85d fb08 	ldr.w	pc, [sp], #8
    5eb6:	bf00      	nop

00005eb8 <__aeabi_dcmplt>:
    5eb8:	f84d ed08 	str.w	lr, [sp, #-8]!
    5ebc:	f7ff ffea 	bl	5e94 <__aeabi_cdcmpeq>
    5ec0:	bf34      	ite	cc
    5ec2:	2001      	movcc	r0, #1
    5ec4:	2000      	movcs	r0, #0
    5ec6:	f85d fb08 	ldr.w	pc, [sp], #8
    5eca:	bf00      	nop

00005ecc <__aeabi_dcmple>:
    5ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
    5ed0:	f7ff ffe0 	bl	5e94 <__aeabi_cdcmpeq>
    5ed4:	bf94      	ite	ls
    5ed6:	2001      	movls	r0, #1
    5ed8:	2000      	movhi	r0, #0
    5eda:	f85d fb08 	ldr.w	pc, [sp], #8
    5ede:	bf00      	nop

00005ee0 <__aeabi_dcmpge>:
    5ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
    5ee4:	f7ff ffce 	bl	5e84 <__aeabi_cdrcmple>
    5ee8:	bf94      	ite	ls
    5eea:	2001      	movls	r0, #1
    5eec:	2000      	movhi	r0, #0
    5eee:	f85d fb08 	ldr.w	pc, [sp], #8
    5ef2:	bf00      	nop

00005ef4 <__aeabi_dcmpgt>:
    5ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
    5ef8:	f7ff ffc4 	bl	5e84 <__aeabi_cdrcmple>
    5efc:	bf34      	ite	cc
    5efe:	2001      	movcc	r0, #1
    5f00:	2000      	movcs	r0, #0
    5f02:	f85d fb08 	ldr.w	pc, [sp], #8
    5f06:	bf00      	nop

00005f08 <__aeabi_d2uiz>:
    5f08:	004a      	lsls	r2, r1, #1
    5f0a:	d211      	bcs.n	5f30 <__aeabi_d2uiz+0x28>
    5f0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    5f10:	d211      	bcs.n	5f36 <__aeabi_d2uiz+0x2e>
    5f12:	d50d      	bpl.n	5f30 <__aeabi_d2uiz+0x28>
    5f14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    5f18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    5f1c:	d40e      	bmi.n	5f3c <__aeabi_d2uiz+0x34>
    5f1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    5f22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    5f26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    5f2a:	fa23 f002 	lsr.w	r0, r3, r2
    5f2e:	4770      	bx	lr
    5f30:	f04f 0000 	mov.w	r0, #0
    5f34:	4770      	bx	lr
    5f36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    5f3a:	d102      	bne.n	5f42 <__aeabi_d2uiz+0x3a>
    5f3c:	f04f 30ff 	mov.w	r0, #4294967295
    5f40:	4770      	bx	lr
    5f42:	f04f 0000 	mov.w	r0, #0
    5f46:	4770      	bx	lr

00005f48 <__assert_func>:
    5f48:	f240 5440 	movw	r4, #1344	; 0x540
    5f4c:	460e      	mov	r6, r1
    5f4e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5f52:	4684      	mov	ip, r0
    5f54:	b500      	push	{lr}
    5f56:	6821      	ldr	r1, [r4, #0]
    5f58:	b085      	sub	sp, #20
    5f5a:	4615      	mov	r5, r2
    5f5c:	68c8      	ldr	r0, [r1, #12]
    5f5e:	b182      	cbz	r2, 5f82 <__assert_func+0x3a>
    5f60:	f649 2454 	movw	r4, #39508	; 0x9a54
    5f64:	f2c0 0400 	movt	r4, #0
    5f68:	f649 2164 	movw	r1, #39524	; 0x9a64
    5f6c:	461a      	mov	r2, r3
    5f6e:	f2c0 0100 	movt	r1, #0
    5f72:	4663      	mov	r3, ip
    5f74:	9600      	str	r6, [sp, #0]
    5f76:	9401      	str	r4, [sp, #4]
    5f78:	9502      	str	r5, [sp, #8]
    5f7a:	f000 f9b5 	bl	62e8 <fiprintf>
    5f7e:	f002 f829 	bl	7fd4 <abort>
    5f82:	f649 2460 	movw	r4, #39520	; 0x9a60
    5f86:	f2c0 0400 	movt	r4, #0
    5f8a:	4625      	mov	r5, r4
    5f8c:	e7ec      	b.n	5f68 <__assert_func+0x20>
    5f8e:	bf00      	nop

00005f90 <__assert>:
    5f90:	b508      	push	{r3, lr}
    5f92:	4613      	mov	r3, r2
    5f94:	2200      	movs	r2, #0
    5f96:	f7ff ffd7 	bl	5f48 <__assert_func>
    5f9a:	bf00      	nop

00005f9c <__errno>:
    5f9c:	f240 5340 	movw	r3, #1344	; 0x540
    5fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fa4:	6818      	ldr	r0, [r3, #0]
    5fa6:	4770      	bx	lr

00005fa8 <_fflush_r>:
    5fa8:	690b      	ldr	r3, [r1, #16]
    5faa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5fae:	460c      	mov	r4, r1
    5fb0:	4680      	mov	r8, r0
    5fb2:	2b00      	cmp	r3, #0
    5fb4:	d071      	beq.n	609a <_fflush_r+0xf2>
    5fb6:	b110      	cbz	r0, 5fbe <_fflush_r+0x16>
    5fb8:	6983      	ldr	r3, [r0, #24]
    5fba:	2b00      	cmp	r3, #0
    5fbc:	d078      	beq.n	60b0 <_fflush_r+0x108>
    5fbe:	f649 2394 	movw	r3, #39572	; 0x9a94
    5fc2:	f2c0 0300 	movt	r3, #0
    5fc6:	429c      	cmp	r4, r3
    5fc8:	bf08      	it	eq
    5fca:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    5fce:	d010      	beq.n	5ff2 <_fflush_r+0x4a>
    5fd0:	f649 23b4 	movw	r3, #39604	; 0x9ab4
    5fd4:	f2c0 0300 	movt	r3, #0
    5fd8:	429c      	cmp	r4, r3
    5fda:	bf08      	it	eq
    5fdc:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    5fe0:	d007      	beq.n	5ff2 <_fflush_r+0x4a>
    5fe2:	f649 23d4 	movw	r3, #39636	; 0x9ad4
    5fe6:	f2c0 0300 	movt	r3, #0
    5fea:	429c      	cmp	r4, r3
    5fec:	bf08      	it	eq
    5fee:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    5ff2:	89a3      	ldrh	r3, [r4, #12]
    5ff4:	b21a      	sxth	r2, r3
    5ff6:	f012 0f08 	tst.w	r2, #8
    5ffa:	d135      	bne.n	6068 <_fflush_r+0xc0>
    5ffc:	6862      	ldr	r2, [r4, #4]
    5ffe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    6002:	81a3      	strh	r3, [r4, #12]
    6004:	2a00      	cmp	r2, #0
    6006:	dd5e      	ble.n	60c6 <_fflush_r+0x11e>
    6008:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    600a:	2e00      	cmp	r6, #0
    600c:	d045      	beq.n	609a <_fflush_r+0xf2>
    600e:	b29b      	uxth	r3, r3
    6010:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    6014:	bf18      	it	ne
    6016:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    6018:	d059      	beq.n	60ce <_fflush_r+0x126>
    601a:	f013 0f04 	tst.w	r3, #4
    601e:	d14a      	bne.n	60b6 <_fflush_r+0x10e>
    6020:	2300      	movs	r3, #0
    6022:	4640      	mov	r0, r8
    6024:	6a21      	ldr	r1, [r4, #32]
    6026:	462a      	mov	r2, r5
    6028:	47b0      	blx	r6
    602a:	4285      	cmp	r5, r0
    602c:	d138      	bne.n	60a0 <_fflush_r+0xf8>
    602e:	89a1      	ldrh	r1, [r4, #12]
    6030:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    6034:	6922      	ldr	r2, [r4, #16]
    6036:	f2c0 0300 	movt	r3, #0
    603a:	ea01 0303 	and.w	r3, r1, r3
    603e:	2100      	movs	r1, #0
    6040:	6061      	str	r1, [r4, #4]
    6042:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    6046:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6048:	81a3      	strh	r3, [r4, #12]
    604a:	6022      	str	r2, [r4, #0]
    604c:	bf18      	it	ne
    604e:	6565      	strne	r5, [r4, #84]	; 0x54
    6050:	b319      	cbz	r1, 609a <_fflush_r+0xf2>
    6052:	f104 0344 	add.w	r3, r4, #68	; 0x44
    6056:	4299      	cmp	r1, r3
    6058:	d002      	beq.n	6060 <_fflush_r+0xb8>
    605a:	4640      	mov	r0, r8
    605c:	f000 f9be 	bl	63dc <_free_r>
    6060:	2000      	movs	r0, #0
    6062:	6360      	str	r0, [r4, #52]	; 0x34
    6064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6068:	6926      	ldr	r6, [r4, #16]
    606a:	b1b6      	cbz	r6, 609a <_fflush_r+0xf2>
    606c:	6825      	ldr	r5, [r4, #0]
    606e:	6026      	str	r6, [r4, #0]
    6070:	1bad      	subs	r5, r5, r6
    6072:	f012 0f03 	tst.w	r2, #3
    6076:	bf0c      	ite	eq
    6078:	6963      	ldreq	r3, [r4, #20]
    607a:	2300      	movne	r3, #0
    607c:	60a3      	str	r3, [r4, #8]
    607e:	e00a      	b.n	6096 <_fflush_r+0xee>
    6080:	4632      	mov	r2, r6
    6082:	462b      	mov	r3, r5
    6084:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6086:	4640      	mov	r0, r8
    6088:	6a21      	ldr	r1, [r4, #32]
    608a:	47b8      	blx	r7
    608c:	2800      	cmp	r0, #0
    608e:	ebc0 0505 	rsb	r5, r0, r5
    6092:	4406      	add	r6, r0
    6094:	dd04      	ble.n	60a0 <_fflush_r+0xf8>
    6096:	2d00      	cmp	r5, #0
    6098:	dcf2      	bgt.n	6080 <_fflush_r+0xd8>
    609a:	2000      	movs	r0, #0
    609c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    60a0:	89a3      	ldrh	r3, [r4, #12]
    60a2:	f04f 30ff 	mov.w	r0, #4294967295
    60a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    60aa:	81a3      	strh	r3, [r4, #12]
    60ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    60b0:	f000 f8ea 	bl	6288 <__sinit>
    60b4:	e783      	b.n	5fbe <_fflush_r+0x16>
    60b6:	6862      	ldr	r2, [r4, #4]
    60b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    60ba:	1aad      	subs	r5, r5, r2
    60bc:	2b00      	cmp	r3, #0
    60be:	d0af      	beq.n	6020 <_fflush_r+0x78>
    60c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    60c2:	1aed      	subs	r5, r5, r3
    60c4:	e7ac      	b.n	6020 <_fflush_r+0x78>
    60c6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    60c8:	2a00      	cmp	r2, #0
    60ca:	dc9d      	bgt.n	6008 <_fflush_r+0x60>
    60cc:	e7e5      	b.n	609a <_fflush_r+0xf2>
    60ce:	2301      	movs	r3, #1
    60d0:	4640      	mov	r0, r8
    60d2:	6a21      	ldr	r1, [r4, #32]
    60d4:	47b0      	blx	r6
    60d6:	f1b0 3fff 	cmp.w	r0, #4294967295
    60da:	4605      	mov	r5, r0
    60dc:	d002      	beq.n	60e4 <_fflush_r+0x13c>
    60de:	89a3      	ldrh	r3, [r4, #12]
    60e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    60e2:	e79a      	b.n	601a <_fflush_r+0x72>
    60e4:	f8d8 3000 	ldr.w	r3, [r8]
    60e8:	2b1d      	cmp	r3, #29
    60ea:	d0d6      	beq.n	609a <_fflush_r+0xf2>
    60ec:	89a3      	ldrh	r3, [r4, #12]
    60ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    60f2:	81a3      	strh	r3, [r4, #12]
    60f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000060f8 <fflush>:
    60f8:	4601      	mov	r1, r0
    60fa:	b128      	cbz	r0, 6108 <fflush+0x10>
    60fc:	f240 5340 	movw	r3, #1344	; 0x540
    6100:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6104:	6818      	ldr	r0, [r3, #0]
    6106:	e74f      	b.n	5fa8 <_fflush_r>
    6108:	f649 23f4 	movw	r3, #39668	; 0x9af4
    610c:	f645 71a9 	movw	r1, #24489	; 0x5fa9
    6110:	f2c0 0300 	movt	r3, #0
    6114:	f2c0 0100 	movt	r1, #0
    6118:	6818      	ldr	r0, [r3, #0]
    611a:	f000 ba3f 	b.w	659c <_fwalk_reent>
    611e:	bf00      	nop

00006120 <__sfp_lock_acquire>:
    6120:	4770      	bx	lr
    6122:	bf00      	nop

00006124 <__sfp_lock_release>:
    6124:	4770      	bx	lr
    6126:	bf00      	nop

00006128 <__sinit_lock_acquire>:
    6128:	4770      	bx	lr
    612a:	bf00      	nop

0000612c <__sinit_lock_release>:
    612c:	4770      	bx	lr
    612e:	bf00      	nop

00006130 <__fp_lock>:
    6130:	2000      	movs	r0, #0
    6132:	4770      	bx	lr

00006134 <__fp_unlock>:
    6134:	2000      	movs	r0, #0
    6136:	4770      	bx	lr

00006138 <__fp_unlock_all>:
    6138:	f240 5340 	movw	r3, #1344	; 0x540
    613c:	f246 1135 	movw	r1, #24885	; 0x6135
    6140:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6144:	f2c0 0100 	movt	r1, #0
    6148:	6818      	ldr	r0, [r3, #0]
    614a:	f000 ba51 	b.w	65f0 <_fwalk>
    614e:	bf00      	nop

00006150 <__fp_lock_all>:
    6150:	f240 5340 	movw	r3, #1344	; 0x540
    6154:	f246 1131 	movw	r1, #24881	; 0x6131
    6158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    615c:	f2c0 0100 	movt	r1, #0
    6160:	6818      	ldr	r0, [r3, #0]
    6162:	f000 ba45 	b.w	65f0 <_fwalk>
    6166:	bf00      	nop

00006168 <_cleanup_r>:
    6168:	f248 01c9 	movw	r1, #32969	; 0x80c9
    616c:	f2c0 0100 	movt	r1, #0
    6170:	f000 ba3e 	b.w	65f0 <_fwalk>

00006174 <_cleanup>:
    6174:	f649 23f4 	movw	r3, #39668	; 0x9af4
    6178:	f2c0 0300 	movt	r3, #0
    617c:	6818      	ldr	r0, [r3, #0]
    617e:	e7f3      	b.n	6168 <_cleanup_r>

00006180 <std>:
    6180:	b510      	push	{r4, lr}
    6182:	4604      	mov	r4, r0
    6184:	2300      	movs	r3, #0
    6186:	305c      	adds	r0, #92	; 0x5c
    6188:	81a1      	strh	r1, [r4, #12]
    618a:	4619      	mov	r1, r3
    618c:	81e2      	strh	r2, [r4, #14]
    618e:	2208      	movs	r2, #8
    6190:	6023      	str	r3, [r4, #0]
    6192:	6063      	str	r3, [r4, #4]
    6194:	60a3      	str	r3, [r4, #8]
    6196:	6663      	str	r3, [r4, #100]	; 0x64
    6198:	6123      	str	r3, [r4, #16]
    619a:	6163      	str	r3, [r4, #20]
    619c:	61a3      	str	r3, [r4, #24]
    619e:	f000 fe7b 	bl	6e98 <memset>
    61a2:	f247 1015 	movw	r0, #28949	; 0x7115
    61a6:	f247 01d9 	movw	r1, #28889	; 0x70d9
    61aa:	f247 02b1 	movw	r2, #28849	; 0x70b1
    61ae:	f247 03a9 	movw	r3, #28841	; 0x70a9
    61b2:	f2c0 0000 	movt	r0, #0
    61b6:	f2c0 0100 	movt	r1, #0
    61ba:	f2c0 0200 	movt	r2, #0
    61be:	f2c0 0300 	movt	r3, #0
    61c2:	6260      	str	r0, [r4, #36]	; 0x24
    61c4:	62a1      	str	r1, [r4, #40]	; 0x28
    61c6:	62e2      	str	r2, [r4, #44]	; 0x2c
    61c8:	6323      	str	r3, [r4, #48]	; 0x30
    61ca:	6224      	str	r4, [r4, #32]
    61cc:	bd10      	pop	{r4, pc}
    61ce:	bf00      	nop

000061d0 <__sfmoreglue>:
    61d0:	b570      	push	{r4, r5, r6, lr}
    61d2:	2568      	movs	r5, #104	; 0x68
    61d4:	460e      	mov	r6, r1
    61d6:	fb05 f501 	mul.w	r5, r5, r1
    61da:	f105 010c 	add.w	r1, r5, #12
    61de:	f000 fa65 	bl	66ac <_malloc_r>
    61e2:	4604      	mov	r4, r0
    61e4:	b148      	cbz	r0, 61fa <__sfmoreglue+0x2a>
    61e6:	f100 030c 	add.w	r3, r0, #12
    61ea:	2100      	movs	r1, #0
    61ec:	6046      	str	r6, [r0, #4]
    61ee:	462a      	mov	r2, r5
    61f0:	4618      	mov	r0, r3
    61f2:	6021      	str	r1, [r4, #0]
    61f4:	60a3      	str	r3, [r4, #8]
    61f6:	f000 fe4f 	bl	6e98 <memset>
    61fa:	4620      	mov	r0, r4
    61fc:	bd70      	pop	{r4, r5, r6, pc}
    61fe:	bf00      	nop

00006200 <__sfp>:
    6200:	f649 23f4 	movw	r3, #39668	; 0x9af4
    6204:	f2c0 0300 	movt	r3, #0
    6208:	b570      	push	{r4, r5, r6, lr}
    620a:	681d      	ldr	r5, [r3, #0]
    620c:	4606      	mov	r6, r0
    620e:	69ab      	ldr	r3, [r5, #24]
    6210:	2b00      	cmp	r3, #0
    6212:	d02a      	beq.n	626a <__sfp+0x6a>
    6214:	35d8      	adds	r5, #216	; 0xd8
    6216:	686b      	ldr	r3, [r5, #4]
    6218:	68ac      	ldr	r4, [r5, #8]
    621a:	3b01      	subs	r3, #1
    621c:	d503      	bpl.n	6226 <__sfp+0x26>
    621e:	e020      	b.n	6262 <__sfp+0x62>
    6220:	3468      	adds	r4, #104	; 0x68
    6222:	3b01      	subs	r3, #1
    6224:	d41d      	bmi.n	6262 <__sfp+0x62>
    6226:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    622a:	2a00      	cmp	r2, #0
    622c:	d1f8      	bne.n	6220 <__sfp+0x20>
    622e:	2500      	movs	r5, #0
    6230:	f04f 33ff 	mov.w	r3, #4294967295
    6234:	6665      	str	r5, [r4, #100]	; 0x64
    6236:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    623a:	81e3      	strh	r3, [r4, #14]
    623c:	4629      	mov	r1, r5
    623e:	f04f 0301 	mov.w	r3, #1
    6242:	6025      	str	r5, [r4, #0]
    6244:	81a3      	strh	r3, [r4, #12]
    6246:	2208      	movs	r2, #8
    6248:	60a5      	str	r5, [r4, #8]
    624a:	6065      	str	r5, [r4, #4]
    624c:	6125      	str	r5, [r4, #16]
    624e:	6165      	str	r5, [r4, #20]
    6250:	61a5      	str	r5, [r4, #24]
    6252:	f000 fe21 	bl	6e98 <memset>
    6256:	64e5      	str	r5, [r4, #76]	; 0x4c
    6258:	6365      	str	r5, [r4, #52]	; 0x34
    625a:	63a5      	str	r5, [r4, #56]	; 0x38
    625c:	64a5      	str	r5, [r4, #72]	; 0x48
    625e:	4620      	mov	r0, r4
    6260:	bd70      	pop	{r4, r5, r6, pc}
    6262:	6828      	ldr	r0, [r5, #0]
    6264:	b128      	cbz	r0, 6272 <__sfp+0x72>
    6266:	4605      	mov	r5, r0
    6268:	e7d5      	b.n	6216 <__sfp+0x16>
    626a:	4628      	mov	r0, r5
    626c:	f000 f80c 	bl	6288 <__sinit>
    6270:	e7d0      	b.n	6214 <__sfp+0x14>
    6272:	4630      	mov	r0, r6
    6274:	2104      	movs	r1, #4
    6276:	f7ff ffab 	bl	61d0 <__sfmoreglue>
    627a:	6028      	str	r0, [r5, #0]
    627c:	2800      	cmp	r0, #0
    627e:	d1f2      	bne.n	6266 <__sfp+0x66>
    6280:	230c      	movs	r3, #12
    6282:	4604      	mov	r4, r0
    6284:	6033      	str	r3, [r6, #0]
    6286:	e7ea      	b.n	625e <__sfp+0x5e>

00006288 <__sinit>:
    6288:	b570      	push	{r4, r5, r6, lr}
    628a:	6986      	ldr	r6, [r0, #24]
    628c:	4604      	mov	r4, r0
    628e:	b106      	cbz	r6, 6292 <__sinit+0xa>
    6290:	bd70      	pop	{r4, r5, r6, pc}
    6292:	f246 1369 	movw	r3, #24937	; 0x6169
    6296:	2501      	movs	r5, #1
    6298:	f2c0 0300 	movt	r3, #0
    629c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    62a0:	6283      	str	r3, [r0, #40]	; 0x28
    62a2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    62a6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    62aa:	6185      	str	r5, [r0, #24]
    62ac:	f7ff ffa8 	bl	6200 <__sfp>
    62b0:	6060      	str	r0, [r4, #4]
    62b2:	4620      	mov	r0, r4
    62b4:	f7ff ffa4 	bl	6200 <__sfp>
    62b8:	60a0      	str	r0, [r4, #8]
    62ba:	4620      	mov	r0, r4
    62bc:	f7ff ffa0 	bl	6200 <__sfp>
    62c0:	4632      	mov	r2, r6
    62c2:	2104      	movs	r1, #4
    62c4:	4623      	mov	r3, r4
    62c6:	60e0      	str	r0, [r4, #12]
    62c8:	6860      	ldr	r0, [r4, #4]
    62ca:	f7ff ff59 	bl	6180 <std>
    62ce:	462a      	mov	r2, r5
    62d0:	68a0      	ldr	r0, [r4, #8]
    62d2:	2109      	movs	r1, #9
    62d4:	4623      	mov	r3, r4
    62d6:	f7ff ff53 	bl	6180 <std>
    62da:	4623      	mov	r3, r4
    62dc:	68e0      	ldr	r0, [r4, #12]
    62de:	2112      	movs	r1, #18
    62e0:	2202      	movs	r2, #2
    62e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    62e6:	e74b      	b.n	6180 <std>

000062e8 <fiprintf>:
    62e8:	b40e      	push	{r1, r2, r3}
    62ea:	f240 5340 	movw	r3, #1344	; 0x540
    62ee:	b510      	push	{r4, lr}
    62f0:	b083      	sub	sp, #12
    62f2:	ac05      	add	r4, sp, #20
    62f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62f8:	4601      	mov	r1, r0
    62fa:	f854 2b04 	ldr.w	r2, [r4], #4
    62fe:	6818      	ldr	r0, [r3, #0]
    6300:	4623      	mov	r3, r4
    6302:	9401      	str	r4, [sp, #4]
    6304:	f000 ff56 	bl	71b4 <_vfiprintf_r>
    6308:	b003      	add	sp, #12
    630a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    630e:	b003      	add	sp, #12
    6310:	4770      	bx	lr
    6312:	bf00      	nop

00006314 <_fiprintf_r>:
    6314:	b40c      	push	{r2, r3}
    6316:	b510      	push	{r4, lr}
    6318:	b082      	sub	sp, #8
    631a:	ac04      	add	r4, sp, #16
    631c:	f854 2b04 	ldr.w	r2, [r4], #4
    6320:	4623      	mov	r3, r4
    6322:	9401      	str	r4, [sp, #4]
    6324:	f000 ff46 	bl	71b4 <_vfiprintf_r>
    6328:	b002      	add	sp, #8
    632a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    632e:	b002      	add	sp, #8
    6330:	4770      	bx	lr
    6332:	bf00      	nop

00006334 <_malloc_trim_r>:
    6334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6336:	f240 6434 	movw	r4, #1588	; 0x634
    633a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    633e:	460f      	mov	r7, r1
    6340:	4605      	mov	r5, r0
    6342:	f000 fe13 	bl	6f6c <__malloc_lock>
    6346:	68a3      	ldr	r3, [r4, #8]
    6348:	685e      	ldr	r6, [r3, #4]
    634a:	f026 0603 	bic.w	r6, r6, #3
    634e:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    6352:	330f      	adds	r3, #15
    6354:	1bdf      	subs	r7, r3, r7
    6356:	0b3f      	lsrs	r7, r7, #12
    6358:	3f01      	subs	r7, #1
    635a:	033f      	lsls	r7, r7, #12
    635c:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    6360:	db07      	blt.n	6372 <_malloc_trim_r+0x3e>
    6362:	2100      	movs	r1, #0
    6364:	4628      	mov	r0, r5
    6366:	f000 fe8b 	bl	7080 <_sbrk_r>
    636a:	68a3      	ldr	r3, [r4, #8]
    636c:	18f3      	adds	r3, r6, r3
    636e:	4283      	cmp	r3, r0
    6370:	d004      	beq.n	637c <_malloc_trim_r+0x48>
    6372:	4628      	mov	r0, r5
    6374:	f000 fdfc 	bl	6f70 <__malloc_unlock>
    6378:	2000      	movs	r0, #0
    637a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    637c:	4279      	negs	r1, r7
    637e:	4628      	mov	r0, r5
    6380:	f000 fe7e 	bl	7080 <_sbrk_r>
    6384:	f1b0 3fff 	cmp.w	r0, #4294967295
    6388:	d010      	beq.n	63ac <_malloc_trim_r+0x78>
    638a:	68a2      	ldr	r2, [r4, #8]
    638c:	f640 2354 	movw	r3, #2644	; 0xa54
    6390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6394:	1bf6      	subs	r6, r6, r7
    6396:	f046 0601 	orr.w	r6, r6, #1
    639a:	4628      	mov	r0, r5
    639c:	6056      	str	r6, [r2, #4]
    639e:	681a      	ldr	r2, [r3, #0]
    63a0:	1bd7      	subs	r7, r2, r7
    63a2:	601f      	str	r7, [r3, #0]
    63a4:	f000 fde4 	bl	6f70 <__malloc_unlock>
    63a8:	2001      	movs	r0, #1
    63aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    63ac:	2100      	movs	r1, #0
    63ae:	4628      	mov	r0, r5
    63b0:	f000 fe66 	bl	7080 <_sbrk_r>
    63b4:	68a3      	ldr	r3, [r4, #8]
    63b6:	1ac2      	subs	r2, r0, r3
    63b8:	2a0f      	cmp	r2, #15
    63ba:	ddda      	ble.n	6372 <_malloc_trim_r+0x3e>
    63bc:	f640 243c 	movw	r4, #2620	; 0xa3c
    63c0:	f640 2154 	movw	r1, #2644	; 0xa54
    63c4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    63c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    63cc:	f042 0201 	orr.w	r2, r2, #1
    63d0:	6824      	ldr	r4, [r4, #0]
    63d2:	1b00      	subs	r0, r0, r4
    63d4:	6008      	str	r0, [r1, #0]
    63d6:	605a      	str	r2, [r3, #4]
    63d8:	e7cb      	b.n	6372 <_malloc_trim_r+0x3e>
    63da:	bf00      	nop

000063dc <_free_r>:
    63dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    63e0:	4605      	mov	r5, r0
    63e2:	460c      	mov	r4, r1
    63e4:	2900      	cmp	r1, #0
    63e6:	f000 8088 	beq.w	64fa <_free_r+0x11e>
    63ea:	f000 fdbf 	bl	6f6c <__malloc_lock>
    63ee:	f1a4 0208 	sub.w	r2, r4, #8
    63f2:	f240 6034 	movw	r0, #1588	; 0x634
    63f6:	6856      	ldr	r6, [r2, #4]
    63f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    63fc:	f026 0301 	bic.w	r3, r6, #1
    6400:	f8d0 c008 	ldr.w	ip, [r0, #8]
    6404:	18d1      	adds	r1, r2, r3
    6406:	458c      	cmp	ip, r1
    6408:	684f      	ldr	r7, [r1, #4]
    640a:	f027 0703 	bic.w	r7, r7, #3
    640e:	f000 8095 	beq.w	653c <_free_r+0x160>
    6412:	f016 0601 	ands.w	r6, r6, #1
    6416:	604f      	str	r7, [r1, #4]
    6418:	d05f      	beq.n	64da <_free_r+0xfe>
    641a:	2600      	movs	r6, #0
    641c:	19cc      	adds	r4, r1, r7
    641e:	6864      	ldr	r4, [r4, #4]
    6420:	f014 0f01 	tst.w	r4, #1
    6424:	d106      	bne.n	6434 <_free_r+0x58>
    6426:	19db      	adds	r3, r3, r7
    6428:	2e00      	cmp	r6, #0
    642a:	d07a      	beq.n	6522 <_free_r+0x146>
    642c:	688c      	ldr	r4, [r1, #8]
    642e:	68c9      	ldr	r1, [r1, #12]
    6430:	608c      	str	r4, [r1, #8]
    6432:	60e1      	str	r1, [r4, #12]
    6434:	f043 0101 	orr.w	r1, r3, #1
    6438:	50d3      	str	r3, [r2, r3]
    643a:	6051      	str	r1, [r2, #4]
    643c:	2e00      	cmp	r6, #0
    643e:	d147      	bne.n	64d0 <_free_r+0xf4>
    6440:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6444:	d35b      	bcc.n	64fe <_free_r+0x122>
    6446:	0a59      	lsrs	r1, r3, #9
    6448:	2904      	cmp	r1, #4
    644a:	bf9e      	ittt	ls
    644c:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    6450:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    6454:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6458:	d928      	bls.n	64ac <_free_r+0xd0>
    645a:	2914      	cmp	r1, #20
    645c:	bf9c      	itt	ls
    645e:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    6462:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6466:	d921      	bls.n	64ac <_free_r+0xd0>
    6468:	2954      	cmp	r1, #84	; 0x54
    646a:	bf9e      	ittt	ls
    646c:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    6470:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    6474:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6478:	d918      	bls.n	64ac <_free_r+0xd0>
    647a:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    647e:	bf9e      	ittt	ls
    6480:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    6484:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    6488:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    648c:	d90e      	bls.n	64ac <_free_r+0xd0>
    648e:	f240 5c54 	movw	ip, #1364	; 0x554
    6492:	4561      	cmp	r1, ip
    6494:	bf95      	itete	ls
    6496:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    649a:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    649e:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    64a2:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    64a6:	bf98      	it	ls
    64a8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    64ac:	1904      	adds	r4, r0, r4
    64ae:	68a1      	ldr	r1, [r4, #8]
    64b0:	42a1      	cmp	r1, r4
    64b2:	d103      	bne.n	64bc <_free_r+0xe0>
    64b4:	e064      	b.n	6580 <_free_r+0x1a4>
    64b6:	6889      	ldr	r1, [r1, #8]
    64b8:	428c      	cmp	r4, r1
    64ba:	d004      	beq.n	64c6 <_free_r+0xea>
    64bc:	6848      	ldr	r0, [r1, #4]
    64be:	f020 0003 	bic.w	r0, r0, #3
    64c2:	4283      	cmp	r3, r0
    64c4:	d3f7      	bcc.n	64b6 <_free_r+0xda>
    64c6:	68cb      	ldr	r3, [r1, #12]
    64c8:	60d3      	str	r3, [r2, #12]
    64ca:	6091      	str	r1, [r2, #8]
    64cc:	60ca      	str	r2, [r1, #12]
    64ce:	609a      	str	r2, [r3, #8]
    64d0:	4628      	mov	r0, r5
    64d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    64d6:	f000 bd4b 	b.w	6f70 <__malloc_unlock>
    64da:	f854 4c08 	ldr.w	r4, [r4, #-8]
    64de:	f100 0c08 	add.w	ip, r0, #8
    64e2:	1b12      	subs	r2, r2, r4
    64e4:	191b      	adds	r3, r3, r4
    64e6:	6894      	ldr	r4, [r2, #8]
    64e8:	4564      	cmp	r4, ip
    64ea:	d047      	beq.n	657c <_free_r+0x1a0>
    64ec:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    64f0:	f8cc 4008 	str.w	r4, [ip, #8]
    64f4:	f8c4 c00c 	str.w	ip, [r4, #12]
    64f8:	e790      	b.n	641c <_free_r+0x40>
    64fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    64fe:	08db      	lsrs	r3, r3, #3
    6500:	f04f 0c01 	mov.w	ip, #1
    6504:	6846      	ldr	r6, [r0, #4]
    6506:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    650a:	109b      	asrs	r3, r3, #2
    650c:	fa0c f303 	lsl.w	r3, ip, r3
    6510:	60d1      	str	r1, [r2, #12]
    6512:	688c      	ldr	r4, [r1, #8]
    6514:	ea46 0303 	orr.w	r3, r6, r3
    6518:	6043      	str	r3, [r0, #4]
    651a:	6094      	str	r4, [r2, #8]
    651c:	60e2      	str	r2, [r4, #12]
    651e:	608a      	str	r2, [r1, #8]
    6520:	e7d6      	b.n	64d0 <_free_r+0xf4>
    6522:	688c      	ldr	r4, [r1, #8]
    6524:	4f1c      	ldr	r7, [pc, #112]	; (6598 <_free_r+0x1bc>)
    6526:	42bc      	cmp	r4, r7
    6528:	d181      	bne.n	642e <_free_r+0x52>
    652a:	50d3      	str	r3, [r2, r3]
    652c:	f043 0301 	orr.w	r3, r3, #1
    6530:	60e2      	str	r2, [r4, #12]
    6532:	60a2      	str	r2, [r4, #8]
    6534:	6053      	str	r3, [r2, #4]
    6536:	6094      	str	r4, [r2, #8]
    6538:	60d4      	str	r4, [r2, #12]
    653a:	e7c9      	b.n	64d0 <_free_r+0xf4>
    653c:	18fb      	adds	r3, r7, r3
    653e:	f016 0f01 	tst.w	r6, #1
    6542:	d107      	bne.n	6554 <_free_r+0x178>
    6544:	f854 1c08 	ldr.w	r1, [r4, #-8]
    6548:	1a52      	subs	r2, r2, r1
    654a:	185b      	adds	r3, r3, r1
    654c:	68d4      	ldr	r4, [r2, #12]
    654e:	6891      	ldr	r1, [r2, #8]
    6550:	60a1      	str	r1, [r4, #8]
    6552:	60cc      	str	r4, [r1, #12]
    6554:	f640 2140 	movw	r1, #2624	; 0xa40
    6558:	6082      	str	r2, [r0, #8]
    655a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    655e:	f043 0001 	orr.w	r0, r3, #1
    6562:	6050      	str	r0, [r2, #4]
    6564:	680a      	ldr	r2, [r1, #0]
    6566:	4293      	cmp	r3, r2
    6568:	d3b2      	bcc.n	64d0 <_free_r+0xf4>
    656a:	f640 2350 	movw	r3, #2640	; 0xa50
    656e:	4628      	mov	r0, r5
    6570:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6574:	6819      	ldr	r1, [r3, #0]
    6576:	f7ff fedd 	bl	6334 <_malloc_trim_r>
    657a:	e7a9      	b.n	64d0 <_free_r+0xf4>
    657c:	2601      	movs	r6, #1
    657e:	e74d      	b.n	641c <_free_r+0x40>
    6580:	2601      	movs	r6, #1
    6582:	6844      	ldr	r4, [r0, #4]
    6584:	ea4f 0cac 	mov.w	ip, ip, asr #2
    6588:	460b      	mov	r3, r1
    658a:	fa06 fc0c 	lsl.w	ip, r6, ip
    658e:	ea44 040c 	orr.w	r4, r4, ip
    6592:	6044      	str	r4, [r0, #4]
    6594:	e798      	b.n	64c8 <_free_r+0xec>
    6596:	bf00      	nop
    6598:	2000063c 	.word	0x2000063c

0000659c <_fwalk_reent>:
    659c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    65a0:	4607      	mov	r7, r0
    65a2:	468a      	mov	sl, r1
    65a4:	f7ff fdbc 	bl	6120 <__sfp_lock_acquire>
    65a8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    65ac:	bf08      	it	eq
    65ae:	46b0      	moveq	r8, r6
    65b0:	d018      	beq.n	65e4 <_fwalk_reent+0x48>
    65b2:	f04f 0800 	mov.w	r8, #0
    65b6:	6875      	ldr	r5, [r6, #4]
    65b8:	68b4      	ldr	r4, [r6, #8]
    65ba:	3d01      	subs	r5, #1
    65bc:	d40f      	bmi.n	65de <_fwalk_reent+0x42>
    65be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    65c2:	b14b      	cbz	r3, 65d8 <_fwalk_reent+0x3c>
    65c4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    65c8:	4621      	mov	r1, r4
    65ca:	4638      	mov	r0, r7
    65cc:	f1b3 3fff 	cmp.w	r3, #4294967295
    65d0:	d002      	beq.n	65d8 <_fwalk_reent+0x3c>
    65d2:	47d0      	blx	sl
    65d4:	ea48 0800 	orr.w	r8, r8, r0
    65d8:	3468      	adds	r4, #104	; 0x68
    65da:	3d01      	subs	r5, #1
    65dc:	d5ef      	bpl.n	65be <_fwalk_reent+0x22>
    65de:	6836      	ldr	r6, [r6, #0]
    65e0:	2e00      	cmp	r6, #0
    65e2:	d1e8      	bne.n	65b6 <_fwalk_reent+0x1a>
    65e4:	f7ff fd9e 	bl	6124 <__sfp_lock_release>
    65e8:	4640      	mov	r0, r8
    65ea:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    65ee:	bf00      	nop

000065f0 <_fwalk>:
    65f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    65f4:	4606      	mov	r6, r0
    65f6:	4688      	mov	r8, r1
    65f8:	f7ff fd92 	bl	6120 <__sfp_lock_acquire>
    65fc:	36d8      	adds	r6, #216	; 0xd8
    65fe:	bf08      	it	eq
    6600:	4637      	moveq	r7, r6
    6602:	d015      	beq.n	6630 <_fwalk+0x40>
    6604:	2700      	movs	r7, #0
    6606:	6875      	ldr	r5, [r6, #4]
    6608:	68b4      	ldr	r4, [r6, #8]
    660a:	3d01      	subs	r5, #1
    660c:	d40d      	bmi.n	662a <_fwalk+0x3a>
    660e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    6612:	b13b      	cbz	r3, 6624 <_fwalk+0x34>
    6614:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    6618:	4620      	mov	r0, r4
    661a:	f1b3 3fff 	cmp.w	r3, #4294967295
    661e:	d001      	beq.n	6624 <_fwalk+0x34>
    6620:	47c0      	blx	r8
    6622:	4307      	orrs	r7, r0
    6624:	3468      	adds	r4, #104	; 0x68
    6626:	3d01      	subs	r5, #1
    6628:	d5f1      	bpl.n	660e <_fwalk+0x1e>
    662a:	6836      	ldr	r6, [r6, #0]
    662c:	2e00      	cmp	r6, #0
    662e:	d1ea      	bne.n	6606 <_fwalk+0x16>
    6630:	f7ff fd78 	bl	6124 <__sfp_lock_release>
    6634:	4638      	mov	r0, r7
    6636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    663a:	bf00      	nop

0000663c <__libc_init_array>:
    663c:	b570      	push	{r4, r5, r6, lr}
    663e:	f649 366c 	movw	r6, #39788	; 0x9b6c
    6642:	f649 356c 	movw	r5, #39788	; 0x9b6c
    6646:	f2c0 0600 	movt	r6, #0
    664a:	f2c0 0500 	movt	r5, #0
    664e:	1b76      	subs	r6, r6, r5
    6650:	10b6      	asrs	r6, r6, #2
    6652:	d006      	beq.n	6662 <__libc_init_array+0x26>
    6654:	2400      	movs	r4, #0
    6656:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    665a:	3401      	adds	r4, #1
    665c:	4798      	blx	r3
    665e:	42a6      	cmp	r6, r4
    6660:	d8f9      	bhi.n	6656 <__libc_init_array+0x1a>
    6662:	f649 356c 	movw	r5, #39788	; 0x9b6c
    6666:	f649 3670 	movw	r6, #39792	; 0x9b70
    666a:	f2c0 0500 	movt	r5, #0
    666e:	f2c0 0600 	movt	r6, #0
    6672:	1b76      	subs	r6, r6, r5
    6674:	f003 fa6e 	bl	9b54 <_init>
    6678:	10b6      	asrs	r6, r6, #2
    667a:	d006      	beq.n	668a <__libc_init_array+0x4e>
    667c:	2400      	movs	r4, #0
    667e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    6682:	3401      	adds	r4, #1
    6684:	4798      	blx	r3
    6686:	42a6      	cmp	r6, r4
    6688:	d8f9      	bhi.n	667e <__libc_init_array+0x42>
    668a:	bd70      	pop	{r4, r5, r6, pc}

0000668c <free>:
    668c:	f240 5340 	movw	r3, #1344	; 0x540
    6690:	4601      	mov	r1, r0
    6692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6696:	6818      	ldr	r0, [r3, #0]
    6698:	f7ff bea0 	b.w	63dc <_free_r>

0000669c <malloc>:
    669c:	f240 5340 	movw	r3, #1344	; 0x540
    66a0:	4601      	mov	r1, r0
    66a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66a6:	6818      	ldr	r0, [r3, #0]
    66a8:	f000 b800 	b.w	66ac <_malloc_r>

000066ac <_malloc_r>:
    66ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    66b0:	f101 040b 	add.w	r4, r1, #11
    66b4:	2c16      	cmp	r4, #22
    66b6:	b083      	sub	sp, #12
    66b8:	4606      	mov	r6, r0
    66ba:	d82f      	bhi.n	671c <_malloc_r+0x70>
    66bc:	2300      	movs	r3, #0
    66be:	2410      	movs	r4, #16
    66c0:	428c      	cmp	r4, r1
    66c2:	bf2c      	ite	cs
    66c4:	4619      	movcs	r1, r3
    66c6:	f043 0101 	orrcc.w	r1, r3, #1
    66ca:	2900      	cmp	r1, #0
    66cc:	d130      	bne.n	6730 <_malloc_r+0x84>
    66ce:	4630      	mov	r0, r6
    66d0:	f000 fc4c 	bl	6f6c <__malloc_lock>
    66d4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    66d8:	d22e      	bcs.n	6738 <_malloc_r+0x8c>
    66da:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    66de:	f240 6534 	movw	r5, #1588	; 0x634
    66e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    66e6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    66ea:	68d3      	ldr	r3, [r2, #12]
    66ec:	4293      	cmp	r3, r2
    66ee:	f000 8206 	beq.w	6afe <_malloc_r+0x452>
    66f2:	685a      	ldr	r2, [r3, #4]
    66f4:	f103 0508 	add.w	r5, r3, #8
    66f8:	68d9      	ldr	r1, [r3, #12]
    66fa:	4630      	mov	r0, r6
    66fc:	f022 0c03 	bic.w	ip, r2, #3
    6700:	689a      	ldr	r2, [r3, #8]
    6702:	4463      	add	r3, ip
    6704:	685c      	ldr	r4, [r3, #4]
    6706:	608a      	str	r2, [r1, #8]
    6708:	f044 0401 	orr.w	r4, r4, #1
    670c:	60d1      	str	r1, [r2, #12]
    670e:	605c      	str	r4, [r3, #4]
    6710:	f000 fc2e 	bl	6f70 <__malloc_unlock>
    6714:	4628      	mov	r0, r5
    6716:	b003      	add	sp, #12
    6718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    671c:	f024 0407 	bic.w	r4, r4, #7
    6720:	0fe3      	lsrs	r3, r4, #31
    6722:	428c      	cmp	r4, r1
    6724:	bf2c      	ite	cs
    6726:	4619      	movcs	r1, r3
    6728:	f043 0101 	orrcc.w	r1, r3, #1
    672c:	2900      	cmp	r1, #0
    672e:	d0ce      	beq.n	66ce <_malloc_r+0x22>
    6730:	230c      	movs	r3, #12
    6732:	2500      	movs	r5, #0
    6734:	6033      	str	r3, [r6, #0]
    6736:	e7ed      	b.n	6714 <_malloc_r+0x68>
    6738:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    673c:	bf04      	itt	eq
    673e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    6742:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    6746:	f040 8090 	bne.w	686a <_malloc_r+0x1be>
    674a:	f240 6534 	movw	r5, #1588	; 0x634
    674e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    6752:	1828      	adds	r0, r5, r0
    6754:	68c3      	ldr	r3, [r0, #12]
    6756:	4298      	cmp	r0, r3
    6758:	d106      	bne.n	6768 <_malloc_r+0xbc>
    675a:	e00d      	b.n	6778 <_malloc_r+0xcc>
    675c:	2a00      	cmp	r2, #0
    675e:	f280 816f 	bge.w	6a40 <_malloc_r+0x394>
    6762:	68db      	ldr	r3, [r3, #12]
    6764:	4298      	cmp	r0, r3
    6766:	d007      	beq.n	6778 <_malloc_r+0xcc>
    6768:	6859      	ldr	r1, [r3, #4]
    676a:	f021 0103 	bic.w	r1, r1, #3
    676e:	1b0a      	subs	r2, r1, r4
    6770:	2a0f      	cmp	r2, #15
    6772:	ddf3      	ble.n	675c <_malloc_r+0xb0>
    6774:	f10e 3eff 	add.w	lr, lr, #4294967295
    6778:	f10e 0e01 	add.w	lr, lr, #1
    677c:	f240 6734 	movw	r7, #1588	; 0x634
    6780:	f2c2 0700 	movt	r7, #8192	; 0x2000
    6784:	f107 0108 	add.w	r1, r7, #8
    6788:	688b      	ldr	r3, [r1, #8]
    678a:	4299      	cmp	r1, r3
    678c:	bf08      	it	eq
    678e:	687a      	ldreq	r2, [r7, #4]
    6790:	d026      	beq.n	67e0 <_malloc_r+0x134>
    6792:	685a      	ldr	r2, [r3, #4]
    6794:	f022 0c03 	bic.w	ip, r2, #3
    6798:	ebc4 020c 	rsb	r2, r4, ip
    679c:	2a0f      	cmp	r2, #15
    679e:	f300 8194 	bgt.w	6aca <_malloc_r+0x41e>
    67a2:	2a00      	cmp	r2, #0
    67a4:	60c9      	str	r1, [r1, #12]
    67a6:	6089      	str	r1, [r1, #8]
    67a8:	f280 8099 	bge.w	68de <_malloc_r+0x232>
    67ac:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    67b0:	f080 8165 	bcs.w	6a7e <_malloc_r+0x3d2>
    67b4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    67b8:	f04f 0a01 	mov.w	sl, #1
    67bc:	687a      	ldr	r2, [r7, #4]
    67be:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    67c2:	ea4f 0cac 	mov.w	ip, ip, asr #2
    67c6:	fa0a fc0c 	lsl.w	ip, sl, ip
    67ca:	60d8      	str	r0, [r3, #12]
    67cc:	f8d0 8008 	ldr.w	r8, [r0, #8]
    67d0:	ea4c 0202 	orr.w	r2, ip, r2
    67d4:	607a      	str	r2, [r7, #4]
    67d6:	f8c3 8008 	str.w	r8, [r3, #8]
    67da:	f8c8 300c 	str.w	r3, [r8, #12]
    67de:	6083      	str	r3, [r0, #8]
    67e0:	f04f 0c01 	mov.w	ip, #1
    67e4:	ea4f 03ae 	mov.w	r3, lr, asr #2
    67e8:	fa0c fc03 	lsl.w	ip, ip, r3
    67ec:	4594      	cmp	ip, r2
    67ee:	f200 8082 	bhi.w	68f6 <_malloc_r+0x24a>
    67f2:	ea12 0f0c 	tst.w	r2, ip
    67f6:	d108      	bne.n	680a <_malloc_r+0x15e>
    67f8:	f02e 0e03 	bic.w	lr, lr, #3
    67fc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    6800:	f10e 0e04 	add.w	lr, lr, #4
    6804:	ea12 0f0c 	tst.w	r2, ip
    6808:	d0f8      	beq.n	67fc <_malloc_r+0x150>
    680a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    680e:	46f2      	mov	sl, lr
    6810:	46c8      	mov	r8, r9
    6812:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6816:	4598      	cmp	r8, r3
    6818:	d107      	bne.n	682a <_malloc_r+0x17e>
    681a:	e168      	b.n	6aee <_malloc_r+0x442>
    681c:	2a00      	cmp	r2, #0
    681e:	f280 8178 	bge.w	6b12 <_malloc_r+0x466>
    6822:	68db      	ldr	r3, [r3, #12]
    6824:	4598      	cmp	r8, r3
    6826:	f000 8162 	beq.w	6aee <_malloc_r+0x442>
    682a:	6858      	ldr	r0, [r3, #4]
    682c:	f020 0003 	bic.w	r0, r0, #3
    6830:	1b02      	subs	r2, r0, r4
    6832:	2a0f      	cmp	r2, #15
    6834:	ddf2      	ble.n	681c <_malloc_r+0x170>
    6836:	461d      	mov	r5, r3
    6838:	191f      	adds	r7, r3, r4
    683a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    683e:	f044 0e01 	orr.w	lr, r4, #1
    6842:	f855 4f08 	ldr.w	r4, [r5, #8]!
    6846:	4630      	mov	r0, r6
    6848:	50ba      	str	r2, [r7, r2]
    684a:	f042 0201 	orr.w	r2, r2, #1
    684e:	f8c3 e004 	str.w	lr, [r3, #4]
    6852:	f8cc 4008 	str.w	r4, [ip, #8]
    6856:	f8c4 c00c 	str.w	ip, [r4, #12]
    685a:	608f      	str	r7, [r1, #8]
    685c:	60cf      	str	r7, [r1, #12]
    685e:	607a      	str	r2, [r7, #4]
    6860:	60b9      	str	r1, [r7, #8]
    6862:	60f9      	str	r1, [r7, #12]
    6864:	f000 fb84 	bl	6f70 <__malloc_unlock>
    6868:	e754      	b.n	6714 <_malloc_r+0x68>
    686a:	f1be 0f04 	cmp.w	lr, #4
    686e:	bf9e      	ittt	ls
    6870:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    6874:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    6878:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    687c:	f67f af65 	bls.w	674a <_malloc_r+0x9e>
    6880:	f1be 0f14 	cmp.w	lr, #20
    6884:	bf9c      	itt	ls
    6886:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    688a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    688e:	f67f af5c 	bls.w	674a <_malloc_r+0x9e>
    6892:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    6896:	bf9e      	ittt	ls
    6898:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    689c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    68a0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    68a4:	f67f af51 	bls.w	674a <_malloc_r+0x9e>
    68a8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    68ac:	bf9e      	ittt	ls
    68ae:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    68b2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    68b6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    68ba:	f67f af46 	bls.w	674a <_malloc_r+0x9e>
    68be:	f240 5354 	movw	r3, #1364	; 0x554
    68c2:	459e      	cmp	lr, r3
    68c4:	bf95      	itete	ls
    68c6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    68ca:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    68ce:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    68d2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    68d6:	bf98      	it	ls
    68d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    68dc:	e735      	b.n	674a <_malloc_r+0x9e>
    68de:	eb03 020c 	add.w	r2, r3, ip
    68e2:	f103 0508 	add.w	r5, r3, #8
    68e6:	4630      	mov	r0, r6
    68e8:	6853      	ldr	r3, [r2, #4]
    68ea:	f043 0301 	orr.w	r3, r3, #1
    68ee:	6053      	str	r3, [r2, #4]
    68f0:	f000 fb3e 	bl	6f70 <__malloc_unlock>
    68f4:	e70e      	b.n	6714 <_malloc_r+0x68>
    68f6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    68fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
    68fe:	f023 0903 	bic.w	r9, r3, #3
    6902:	ebc4 0209 	rsb	r2, r4, r9
    6906:	454c      	cmp	r4, r9
    6908:	bf94      	ite	ls
    690a:	2300      	movls	r3, #0
    690c:	2301      	movhi	r3, #1
    690e:	2a0f      	cmp	r2, #15
    6910:	bfd8      	it	le
    6912:	f043 0301 	orrle.w	r3, r3, #1
    6916:	2b00      	cmp	r3, #0
    6918:	f000 80a1 	beq.w	6a5e <_malloc_r+0x3b2>
    691c:	f640 2b50 	movw	fp, #2640	; 0xa50
    6920:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    6924:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    6928:	f8db 3000 	ldr.w	r3, [fp]
    692c:	3310      	adds	r3, #16
    692e:	191b      	adds	r3, r3, r4
    6930:	f1b2 3fff 	cmp.w	r2, #4294967295
    6934:	d006      	beq.n	6944 <_malloc_r+0x298>
    6936:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    693a:	331f      	adds	r3, #31
    693c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    6940:	f023 031f 	bic.w	r3, r3, #31
    6944:	4619      	mov	r1, r3
    6946:	4630      	mov	r0, r6
    6948:	9301      	str	r3, [sp, #4]
    694a:	f000 fb99 	bl	7080 <_sbrk_r>
    694e:	9b01      	ldr	r3, [sp, #4]
    6950:	f1b0 3fff 	cmp.w	r0, #4294967295
    6954:	4682      	mov	sl, r0
    6956:	f000 80f4 	beq.w	6b42 <_malloc_r+0x496>
    695a:	eb08 0109 	add.w	r1, r8, r9
    695e:	4281      	cmp	r1, r0
    6960:	f200 80ec 	bhi.w	6b3c <_malloc_r+0x490>
    6964:	f8db 2004 	ldr.w	r2, [fp, #4]
    6968:	189a      	adds	r2, r3, r2
    696a:	4551      	cmp	r1, sl
    696c:	f8cb 2004 	str.w	r2, [fp, #4]
    6970:	f000 8145 	beq.w	6bfe <_malloc_r+0x552>
    6974:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    6978:	f240 6034 	movw	r0, #1588	; 0x634
    697c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6980:	f1b5 3fff 	cmp.w	r5, #4294967295
    6984:	bf08      	it	eq
    6986:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    698a:	d003      	beq.n	6994 <_malloc_r+0x2e8>
    698c:	4452      	add	r2, sl
    698e:	1a51      	subs	r1, r2, r1
    6990:	f8cb 1004 	str.w	r1, [fp, #4]
    6994:	f01a 0507 	ands.w	r5, sl, #7
    6998:	4630      	mov	r0, r6
    699a:	bf17      	itett	ne
    699c:	f1c5 0508 	rsbne	r5, r5, #8
    69a0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    69a4:	44aa      	addne	sl, r5
    69a6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    69aa:	4453      	add	r3, sl
    69ac:	051b      	lsls	r3, r3, #20
    69ae:	0d1b      	lsrs	r3, r3, #20
    69b0:	1aed      	subs	r5, r5, r3
    69b2:	4629      	mov	r1, r5
    69b4:	f000 fb64 	bl	7080 <_sbrk_r>
    69b8:	f1b0 3fff 	cmp.w	r0, #4294967295
    69bc:	f000 812c 	beq.w	6c18 <_malloc_r+0x56c>
    69c0:	ebca 0100 	rsb	r1, sl, r0
    69c4:	1949      	adds	r1, r1, r5
    69c6:	f041 0101 	orr.w	r1, r1, #1
    69ca:	f8db 2004 	ldr.w	r2, [fp, #4]
    69ce:	f640 2350 	movw	r3, #2640	; 0xa50
    69d2:	f8c7 a008 	str.w	sl, [r7, #8]
    69d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69da:	18aa      	adds	r2, r5, r2
    69dc:	45b8      	cmp	r8, r7
    69de:	f8cb 2004 	str.w	r2, [fp, #4]
    69e2:	f8ca 1004 	str.w	r1, [sl, #4]
    69e6:	d017      	beq.n	6a18 <_malloc_r+0x36c>
    69e8:	f1b9 0f0f 	cmp.w	r9, #15
    69ec:	f240 80df 	bls.w	6bae <_malloc_r+0x502>
    69f0:	f1a9 010c 	sub.w	r1, r9, #12
    69f4:	2505      	movs	r5, #5
    69f6:	f021 0107 	bic.w	r1, r1, #7
    69fa:	eb08 0001 	add.w	r0, r8, r1
    69fe:	290f      	cmp	r1, #15
    6a00:	6085      	str	r5, [r0, #8]
    6a02:	6045      	str	r5, [r0, #4]
    6a04:	f8d8 0004 	ldr.w	r0, [r8, #4]
    6a08:	f000 0001 	and.w	r0, r0, #1
    6a0c:	ea41 0000 	orr.w	r0, r1, r0
    6a10:	f8c8 0004 	str.w	r0, [r8, #4]
    6a14:	f200 80ac 	bhi.w	6b70 <_malloc_r+0x4c4>
    6a18:	46d0      	mov	r8, sl
    6a1a:	f640 2350 	movw	r3, #2640	; 0xa50
    6a1e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    6a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a26:	428a      	cmp	r2, r1
    6a28:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    6a2c:	bf88      	it	hi
    6a2e:	62da      	strhi	r2, [r3, #44]	; 0x2c
    6a30:	f640 2350 	movw	r3, #2640	; 0xa50
    6a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a38:	428a      	cmp	r2, r1
    6a3a:	bf88      	it	hi
    6a3c:	631a      	strhi	r2, [r3, #48]	; 0x30
    6a3e:	e082      	b.n	6b46 <_malloc_r+0x49a>
    6a40:	185c      	adds	r4, r3, r1
    6a42:	689a      	ldr	r2, [r3, #8]
    6a44:	68d9      	ldr	r1, [r3, #12]
    6a46:	4630      	mov	r0, r6
    6a48:	6866      	ldr	r6, [r4, #4]
    6a4a:	f103 0508 	add.w	r5, r3, #8
    6a4e:	608a      	str	r2, [r1, #8]
    6a50:	f046 0301 	orr.w	r3, r6, #1
    6a54:	60d1      	str	r1, [r2, #12]
    6a56:	6063      	str	r3, [r4, #4]
    6a58:	f000 fa8a 	bl	6f70 <__malloc_unlock>
    6a5c:	e65a      	b.n	6714 <_malloc_r+0x68>
    6a5e:	eb08 0304 	add.w	r3, r8, r4
    6a62:	f042 0201 	orr.w	r2, r2, #1
    6a66:	f044 0401 	orr.w	r4, r4, #1
    6a6a:	4630      	mov	r0, r6
    6a6c:	f8c8 4004 	str.w	r4, [r8, #4]
    6a70:	f108 0508 	add.w	r5, r8, #8
    6a74:	605a      	str	r2, [r3, #4]
    6a76:	60bb      	str	r3, [r7, #8]
    6a78:	f000 fa7a 	bl	6f70 <__malloc_unlock>
    6a7c:	e64a      	b.n	6714 <_malloc_r+0x68>
    6a7e:	ea4f 225c 	mov.w	r2, ip, lsr #9
    6a82:	2a04      	cmp	r2, #4
    6a84:	d954      	bls.n	6b30 <_malloc_r+0x484>
    6a86:	2a14      	cmp	r2, #20
    6a88:	f200 8089 	bhi.w	6b9e <_malloc_r+0x4f2>
    6a8c:	325b      	adds	r2, #91	; 0x5b
    6a8e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6a92:	44a8      	add	r8, r5
    6a94:	f240 6734 	movw	r7, #1588	; 0x634
    6a98:	f2c2 0700 	movt	r7, #8192	; 0x2000
    6a9c:	f8d8 0008 	ldr.w	r0, [r8, #8]
    6aa0:	4540      	cmp	r0, r8
    6aa2:	d103      	bne.n	6aac <_malloc_r+0x400>
    6aa4:	e06f      	b.n	6b86 <_malloc_r+0x4da>
    6aa6:	6880      	ldr	r0, [r0, #8]
    6aa8:	4580      	cmp	r8, r0
    6aaa:	d004      	beq.n	6ab6 <_malloc_r+0x40a>
    6aac:	6842      	ldr	r2, [r0, #4]
    6aae:	f022 0203 	bic.w	r2, r2, #3
    6ab2:	4594      	cmp	ip, r2
    6ab4:	d3f7      	bcc.n	6aa6 <_malloc_r+0x3fa>
    6ab6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    6aba:	f8c3 c00c 	str.w	ip, [r3, #12]
    6abe:	6098      	str	r0, [r3, #8]
    6ac0:	687a      	ldr	r2, [r7, #4]
    6ac2:	60c3      	str	r3, [r0, #12]
    6ac4:	f8cc 3008 	str.w	r3, [ip, #8]
    6ac8:	e68a      	b.n	67e0 <_malloc_r+0x134>
    6aca:	191f      	adds	r7, r3, r4
    6acc:	4630      	mov	r0, r6
    6ace:	f044 0401 	orr.w	r4, r4, #1
    6ad2:	60cf      	str	r7, [r1, #12]
    6ad4:	605c      	str	r4, [r3, #4]
    6ad6:	f103 0508 	add.w	r5, r3, #8
    6ada:	50ba      	str	r2, [r7, r2]
    6adc:	f042 0201 	orr.w	r2, r2, #1
    6ae0:	608f      	str	r7, [r1, #8]
    6ae2:	607a      	str	r2, [r7, #4]
    6ae4:	60b9      	str	r1, [r7, #8]
    6ae6:	60f9      	str	r1, [r7, #12]
    6ae8:	f000 fa42 	bl	6f70 <__malloc_unlock>
    6aec:	e612      	b.n	6714 <_malloc_r+0x68>
    6aee:	f10a 0a01 	add.w	sl, sl, #1
    6af2:	f01a 0f03 	tst.w	sl, #3
    6af6:	d05f      	beq.n	6bb8 <_malloc_r+0x50c>
    6af8:	f103 0808 	add.w	r8, r3, #8
    6afc:	e689      	b.n	6812 <_malloc_r+0x166>
    6afe:	f103 0208 	add.w	r2, r3, #8
    6b02:	68d3      	ldr	r3, [r2, #12]
    6b04:	429a      	cmp	r2, r3
    6b06:	bf08      	it	eq
    6b08:	f10e 0e02 	addeq.w	lr, lr, #2
    6b0c:	f43f ae36 	beq.w	677c <_malloc_r+0xd0>
    6b10:	e5ef      	b.n	66f2 <_malloc_r+0x46>
    6b12:	461d      	mov	r5, r3
    6b14:	1819      	adds	r1, r3, r0
    6b16:	68da      	ldr	r2, [r3, #12]
    6b18:	4630      	mov	r0, r6
    6b1a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    6b1e:	684c      	ldr	r4, [r1, #4]
    6b20:	6093      	str	r3, [r2, #8]
    6b22:	f044 0401 	orr.w	r4, r4, #1
    6b26:	60da      	str	r2, [r3, #12]
    6b28:	604c      	str	r4, [r1, #4]
    6b2a:	f000 fa21 	bl	6f70 <__malloc_unlock>
    6b2e:	e5f1      	b.n	6714 <_malloc_r+0x68>
    6b30:	ea4f 129c 	mov.w	r2, ip, lsr #6
    6b34:	3238      	adds	r2, #56	; 0x38
    6b36:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6b3a:	e7aa      	b.n	6a92 <_malloc_r+0x3e6>
    6b3c:	45b8      	cmp	r8, r7
    6b3e:	f43f af11 	beq.w	6964 <_malloc_r+0x2b8>
    6b42:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6b46:	f8d8 2004 	ldr.w	r2, [r8, #4]
    6b4a:	f022 0203 	bic.w	r2, r2, #3
    6b4e:	4294      	cmp	r4, r2
    6b50:	bf94      	ite	ls
    6b52:	2300      	movls	r3, #0
    6b54:	2301      	movhi	r3, #1
    6b56:	1b12      	subs	r2, r2, r4
    6b58:	2a0f      	cmp	r2, #15
    6b5a:	bfd8      	it	le
    6b5c:	f043 0301 	orrle.w	r3, r3, #1
    6b60:	2b00      	cmp	r3, #0
    6b62:	f43f af7c 	beq.w	6a5e <_malloc_r+0x3b2>
    6b66:	4630      	mov	r0, r6
    6b68:	2500      	movs	r5, #0
    6b6a:	f000 fa01 	bl	6f70 <__malloc_unlock>
    6b6e:	e5d1      	b.n	6714 <_malloc_r+0x68>
    6b70:	f108 0108 	add.w	r1, r8, #8
    6b74:	4630      	mov	r0, r6
    6b76:	9301      	str	r3, [sp, #4]
    6b78:	f7ff fc30 	bl	63dc <_free_r>
    6b7c:	9b01      	ldr	r3, [sp, #4]
    6b7e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6b82:	685a      	ldr	r2, [r3, #4]
    6b84:	e749      	b.n	6a1a <_malloc_r+0x36e>
    6b86:	f04f 0a01 	mov.w	sl, #1
    6b8a:	f8d7 8004 	ldr.w	r8, [r7, #4]
    6b8e:	1092      	asrs	r2, r2, #2
    6b90:	4684      	mov	ip, r0
    6b92:	fa0a f202 	lsl.w	r2, sl, r2
    6b96:	ea48 0202 	orr.w	r2, r8, r2
    6b9a:	607a      	str	r2, [r7, #4]
    6b9c:	e78d      	b.n	6aba <_malloc_r+0x40e>
    6b9e:	2a54      	cmp	r2, #84	; 0x54
    6ba0:	d824      	bhi.n	6bec <_malloc_r+0x540>
    6ba2:	ea4f 321c 	mov.w	r2, ip, lsr #12
    6ba6:	326e      	adds	r2, #110	; 0x6e
    6ba8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6bac:	e771      	b.n	6a92 <_malloc_r+0x3e6>
    6bae:	2301      	movs	r3, #1
    6bb0:	46d0      	mov	r8, sl
    6bb2:	f8ca 3004 	str.w	r3, [sl, #4]
    6bb6:	e7c6      	b.n	6b46 <_malloc_r+0x49a>
    6bb8:	464a      	mov	r2, r9
    6bba:	f01e 0f03 	tst.w	lr, #3
    6bbe:	4613      	mov	r3, r2
    6bc0:	f10e 3eff 	add.w	lr, lr, #4294967295
    6bc4:	d033      	beq.n	6c2e <_malloc_r+0x582>
    6bc6:	f853 2908 	ldr.w	r2, [r3], #-8
    6bca:	429a      	cmp	r2, r3
    6bcc:	d0f5      	beq.n	6bba <_malloc_r+0x50e>
    6bce:	687b      	ldr	r3, [r7, #4]
    6bd0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    6bd4:	459c      	cmp	ip, r3
    6bd6:	f63f ae8e 	bhi.w	68f6 <_malloc_r+0x24a>
    6bda:	f1bc 0f00 	cmp.w	ip, #0
    6bde:	f43f ae8a 	beq.w	68f6 <_malloc_r+0x24a>
    6be2:	ea1c 0f03 	tst.w	ip, r3
    6be6:	d027      	beq.n	6c38 <_malloc_r+0x58c>
    6be8:	46d6      	mov	lr, sl
    6bea:	e60e      	b.n	680a <_malloc_r+0x15e>
    6bec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    6bf0:	d815      	bhi.n	6c1e <_malloc_r+0x572>
    6bf2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    6bf6:	3277      	adds	r2, #119	; 0x77
    6bf8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6bfc:	e749      	b.n	6a92 <_malloc_r+0x3e6>
    6bfe:	0508      	lsls	r0, r1, #20
    6c00:	0d00      	lsrs	r0, r0, #20
    6c02:	2800      	cmp	r0, #0
    6c04:	f47f aeb6 	bne.w	6974 <_malloc_r+0x2c8>
    6c08:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6c0c:	444b      	add	r3, r9
    6c0e:	f043 0301 	orr.w	r3, r3, #1
    6c12:	f8c8 3004 	str.w	r3, [r8, #4]
    6c16:	e700      	b.n	6a1a <_malloc_r+0x36e>
    6c18:	2101      	movs	r1, #1
    6c1a:	2500      	movs	r5, #0
    6c1c:	e6d5      	b.n	69ca <_malloc_r+0x31e>
    6c1e:	f240 5054 	movw	r0, #1364	; 0x554
    6c22:	4282      	cmp	r2, r0
    6c24:	d90d      	bls.n	6c42 <_malloc_r+0x596>
    6c26:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    6c2a:	227e      	movs	r2, #126	; 0x7e
    6c2c:	e731      	b.n	6a92 <_malloc_r+0x3e6>
    6c2e:	687b      	ldr	r3, [r7, #4]
    6c30:	ea23 030c 	bic.w	r3, r3, ip
    6c34:	607b      	str	r3, [r7, #4]
    6c36:	e7cb      	b.n	6bd0 <_malloc_r+0x524>
    6c38:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    6c3c:	f10a 0a04 	add.w	sl, sl, #4
    6c40:	e7cf      	b.n	6be2 <_malloc_r+0x536>
    6c42:	ea4f 429c 	mov.w	r2, ip, lsr #18
    6c46:	327c      	adds	r2, #124	; 0x7c
    6c48:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6c4c:	e721      	b.n	6a92 <_malloc_r+0x3e6>
    6c4e:	bf00      	nop

00006c50 <memcpy>:
    6c50:	2a03      	cmp	r2, #3
    6c52:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    6c56:	d80b      	bhi.n	6c70 <memcpy+0x20>
    6c58:	b13a      	cbz	r2, 6c6a <memcpy+0x1a>
    6c5a:	2300      	movs	r3, #0
    6c5c:	f811 c003 	ldrb.w	ip, [r1, r3]
    6c60:	f800 c003 	strb.w	ip, [r0, r3]
    6c64:	3301      	adds	r3, #1
    6c66:	4293      	cmp	r3, r2
    6c68:	d1f8      	bne.n	6c5c <memcpy+0xc>
    6c6a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    6c6e:	4770      	bx	lr
    6c70:	1882      	adds	r2, r0, r2
    6c72:	460c      	mov	r4, r1
    6c74:	4603      	mov	r3, r0
    6c76:	e003      	b.n	6c80 <memcpy+0x30>
    6c78:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    6c7c:	f803 1c01 	strb.w	r1, [r3, #-1]
    6c80:	f003 0603 	and.w	r6, r3, #3
    6c84:	4619      	mov	r1, r3
    6c86:	46a4      	mov	ip, r4
    6c88:	3301      	adds	r3, #1
    6c8a:	3401      	adds	r4, #1
    6c8c:	2e00      	cmp	r6, #0
    6c8e:	d1f3      	bne.n	6c78 <memcpy+0x28>
    6c90:	f01c 0403 	ands.w	r4, ip, #3
    6c94:	4663      	mov	r3, ip
    6c96:	bf08      	it	eq
    6c98:	ebc1 0c02 	rsbeq	ip, r1, r2
    6c9c:	d068      	beq.n	6d70 <memcpy+0x120>
    6c9e:	4265      	negs	r5, r4
    6ca0:	f1c4 0a04 	rsb	sl, r4, #4
    6ca4:	eb0c 0705 	add.w	r7, ip, r5
    6ca8:	4633      	mov	r3, r6
    6caa:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    6cae:	f85c 6005 	ldr.w	r6, [ip, r5]
    6cb2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    6cb6:	1a55      	subs	r5, r2, r1
    6cb8:	e008      	b.n	6ccc <memcpy+0x7c>
    6cba:	f857 4f04 	ldr.w	r4, [r7, #4]!
    6cbe:	4626      	mov	r6, r4
    6cc0:	fa04 f40a 	lsl.w	r4, r4, sl
    6cc4:	ea49 0404 	orr.w	r4, r9, r4
    6cc8:	50cc      	str	r4, [r1, r3]
    6cca:	3304      	adds	r3, #4
    6ccc:	185c      	adds	r4, r3, r1
    6cce:	2d03      	cmp	r5, #3
    6cd0:	fa26 f908 	lsr.w	r9, r6, r8
    6cd4:	f1a5 0504 	sub.w	r5, r5, #4
    6cd8:	eb0c 0603 	add.w	r6, ip, r3
    6cdc:	dced      	bgt.n	6cba <memcpy+0x6a>
    6cde:	2300      	movs	r3, #0
    6ce0:	e002      	b.n	6ce8 <memcpy+0x98>
    6ce2:	5cf1      	ldrb	r1, [r6, r3]
    6ce4:	54e1      	strb	r1, [r4, r3]
    6ce6:	3301      	adds	r3, #1
    6ce8:	1919      	adds	r1, r3, r4
    6cea:	4291      	cmp	r1, r2
    6cec:	d3f9      	bcc.n	6ce2 <memcpy+0x92>
    6cee:	e7bc      	b.n	6c6a <memcpy+0x1a>
    6cf0:	f853 4c40 	ldr.w	r4, [r3, #-64]
    6cf4:	f841 4c40 	str.w	r4, [r1, #-64]
    6cf8:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    6cfc:	f841 4c3c 	str.w	r4, [r1, #-60]
    6d00:	f853 4c38 	ldr.w	r4, [r3, #-56]
    6d04:	f841 4c38 	str.w	r4, [r1, #-56]
    6d08:	f853 4c34 	ldr.w	r4, [r3, #-52]
    6d0c:	f841 4c34 	str.w	r4, [r1, #-52]
    6d10:	f853 4c30 	ldr.w	r4, [r3, #-48]
    6d14:	f841 4c30 	str.w	r4, [r1, #-48]
    6d18:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    6d1c:	f841 4c2c 	str.w	r4, [r1, #-44]
    6d20:	f853 4c28 	ldr.w	r4, [r3, #-40]
    6d24:	f841 4c28 	str.w	r4, [r1, #-40]
    6d28:	f853 4c24 	ldr.w	r4, [r3, #-36]
    6d2c:	f841 4c24 	str.w	r4, [r1, #-36]
    6d30:	f853 4c20 	ldr.w	r4, [r3, #-32]
    6d34:	f841 4c20 	str.w	r4, [r1, #-32]
    6d38:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    6d3c:	f841 4c1c 	str.w	r4, [r1, #-28]
    6d40:	f853 4c18 	ldr.w	r4, [r3, #-24]
    6d44:	f841 4c18 	str.w	r4, [r1, #-24]
    6d48:	f853 4c14 	ldr.w	r4, [r3, #-20]
    6d4c:	f841 4c14 	str.w	r4, [r1, #-20]
    6d50:	f853 4c10 	ldr.w	r4, [r3, #-16]
    6d54:	f841 4c10 	str.w	r4, [r1, #-16]
    6d58:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    6d5c:	f841 4c0c 	str.w	r4, [r1, #-12]
    6d60:	f853 4c08 	ldr.w	r4, [r3, #-8]
    6d64:	f841 4c08 	str.w	r4, [r1, #-8]
    6d68:	f853 4c04 	ldr.w	r4, [r3, #-4]
    6d6c:	f841 4c04 	str.w	r4, [r1, #-4]
    6d70:	461c      	mov	r4, r3
    6d72:	460d      	mov	r5, r1
    6d74:	3340      	adds	r3, #64	; 0x40
    6d76:	3140      	adds	r1, #64	; 0x40
    6d78:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    6d7c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    6d80:	dcb6      	bgt.n	6cf0 <memcpy+0xa0>
    6d82:	4621      	mov	r1, r4
    6d84:	462b      	mov	r3, r5
    6d86:	1b54      	subs	r4, r2, r5
    6d88:	e00f      	b.n	6daa <memcpy+0x15a>
    6d8a:	f851 5c10 	ldr.w	r5, [r1, #-16]
    6d8e:	f843 5c10 	str.w	r5, [r3, #-16]
    6d92:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    6d96:	f843 5c0c 	str.w	r5, [r3, #-12]
    6d9a:	f851 5c08 	ldr.w	r5, [r1, #-8]
    6d9e:	f843 5c08 	str.w	r5, [r3, #-8]
    6da2:	f851 5c04 	ldr.w	r5, [r1, #-4]
    6da6:	f843 5c04 	str.w	r5, [r3, #-4]
    6daa:	2c0f      	cmp	r4, #15
    6dac:	460d      	mov	r5, r1
    6dae:	469c      	mov	ip, r3
    6db0:	f101 0110 	add.w	r1, r1, #16
    6db4:	f103 0310 	add.w	r3, r3, #16
    6db8:	f1a4 0410 	sub.w	r4, r4, #16
    6dbc:	dce5      	bgt.n	6d8a <memcpy+0x13a>
    6dbe:	ebcc 0102 	rsb	r1, ip, r2
    6dc2:	2300      	movs	r3, #0
    6dc4:	e003      	b.n	6dce <memcpy+0x17e>
    6dc6:	58ec      	ldr	r4, [r5, r3]
    6dc8:	f84c 4003 	str.w	r4, [ip, r3]
    6dcc:	3304      	adds	r3, #4
    6dce:	195e      	adds	r6, r3, r5
    6dd0:	2903      	cmp	r1, #3
    6dd2:	eb03 040c 	add.w	r4, r3, ip
    6dd6:	f1a1 0104 	sub.w	r1, r1, #4
    6dda:	dcf4      	bgt.n	6dc6 <memcpy+0x176>
    6ddc:	e77f      	b.n	6cde <memcpy+0x8e>
    6dde:	bf00      	nop

00006de0 <memmove>:
    6de0:	4288      	cmp	r0, r1
    6de2:	468c      	mov	ip, r1
    6de4:	b470      	push	{r4, r5, r6}
    6de6:	4605      	mov	r5, r0
    6de8:	4614      	mov	r4, r2
    6dea:	d90e      	bls.n	6e0a <memmove+0x2a>
    6dec:	188b      	adds	r3, r1, r2
    6dee:	4298      	cmp	r0, r3
    6df0:	d20b      	bcs.n	6e0a <memmove+0x2a>
    6df2:	b142      	cbz	r2, 6e06 <memmove+0x26>
    6df4:	ebc2 0c03 	rsb	ip, r2, r3
    6df8:	4601      	mov	r1, r0
    6dfa:	1e53      	subs	r3, r2, #1
    6dfc:	f81c 2003 	ldrb.w	r2, [ip, r3]
    6e00:	54ca      	strb	r2, [r1, r3]
    6e02:	3b01      	subs	r3, #1
    6e04:	d2fa      	bcs.n	6dfc <memmove+0x1c>
    6e06:	bc70      	pop	{r4, r5, r6}
    6e08:	4770      	bx	lr
    6e0a:	2a0f      	cmp	r2, #15
    6e0c:	d809      	bhi.n	6e22 <memmove+0x42>
    6e0e:	2c00      	cmp	r4, #0
    6e10:	d0f9      	beq.n	6e06 <memmove+0x26>
    6e12:	2300      	movs	r3, #0
    6e14:	f81c 2003 	ldrb.w	r2, [ip, r3]
    6e18:	54ea      	strb	r2, [r5, r3]
    6e1a:	3301      	adds	r3, #1
    6e1c:	42a3      	cmp	r3, r4
    6e1e:	d1f9      	bne.n	6e14 <memmove+0x34>
    6e20:	e7f1      	b.n	6e06 <memmove+0x26>
    6e22:	ea41 0300 	orr.w	r3, r1, r0
    6e26:	f013 0f03 	tst.w	r3, #3
    6e2a:	d1f0      	bne.n	6e0e <memmove+0x2e>
    6e2c:	4694      	mov	ip, r2
    6e2e:	460c      	mov	r4, r1
    6e30:	4603      	mov	r3, r0
    6e32:	6825      	ldr	r5, [r4, #0]
    6e34:	f1ac 0c10 	sub.w	ip, ip, #16
    6e38:	601d      	str	r5, [r3, #0]
    6e3a:	6865      	ldr	r5, [r4, #4]
    6e3c:	605d      	str	r5, [r3, #4]
    6e3e:	68a5      	ldr	r5, [r4, #8]
    6e40:	609d      	str	r5, [r3, #8]
    6e42:	68e5      	ldr	r5, [r4, #12]
    6e44:	3410      	adds	r4, #16
    6e46:	60dd      	str	r5, [r3, #12]
    6e48:	3310      	adds	r3, #16
    6e4a:	f1bc 0f0f 	cmp.w	ip, #15
    6e4e:	d8f0      	bhi.n	6e32 <memmove+0x52>
    6e50:	3a10      	subs	r2, #16
    6e52:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    6e56:	f10c 0501 	add.w	r5, ip, #1
    6e5a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    6e5e:	012d      	lsls	r5, r5, #4
    6e60:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    6e64:	eb01 0c05 	add.w	ip, r1, r5
    6e68:	1945      	adds	r5, r0, r5
    6e6a:	2e03      	cmp	r6, #3
    6e6c:	4634      	mov	r4, r6
    6e6e:	d9ce      	bls.n	6e0e <memmove+0x2e>
    6e70:	2300      	movs	r3, #0
    6e72:	f85c 2003 	ldr.w	r2, [ip, r3]
    6e76:	50ea      	str	r2, [r5, r3]
    6e78:	3304      	adds	r3, #4
    6e7a:	1af2      	subs	r2, r6, r3
    6e7c:	2a03      	cmp	r2, #3
    6e7e:	d8f8      	bhi.n	6e72 <memmove+0x92>
    6e80:	3e04      	subs	r6, #4
    6e82:	08b3      	lsrs	r3, r6, #2
    6e84:	1c5a      	adds	r2, r3, #1
    6e86:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    6e8a:	0092      	lsls	r2, r2, #2
    6e8c:	4494      	add	ip, r2
    6e8e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    6e92:	18ad      	adds	r5, r5, r2
    6e94:	e7bb      	b.n	6e0e <memmove+0x2e>
    6e96:	bf00      	nop

00006e98 <memset>:
    6e98:	2a03      	cmp	r2, #3
    6e9a:	b2c9      	uxtb	r1, r1
    6e9c:	b430      	push	{r4, r5}
    6e9e:	d807      	bhi.n	6eb0 <memset+0x18>
    6ea0:	b122      	cbz	r2, 6eac <memset+0x14>
    6ea2:	2300      	movs	r3, #0
    6ea4:	54c1      	strb	r1, [r0, r3]
    6ea6:	3301      	adds	r3, #1
    6ea8:	4293      	cmp	r3, r2
    6eaa:	d1fb      	bne.n	6ea4 <memset+0xc>
    6eac:	bc30      	pop	{r4, r5}
    6eae:	4770      	bx	lr
    6eb0:	eb00 0c02 	add.w	ip, r0, r2
    6eb4:	4603      	mov	r3, r0
    6eb6:	e001      	b.n	6ebc <memset+0x24>
    6eb8:	f803 1c01 	strb.w	r1, [r3, #-1]
    6ebc:	f003 0403 	and.w	r4, r3, #3
    6ec0:	461a      	mov	r2, r3
    6ec2:	3301      	adds	r3, #1
    6ec4:	2c00      	cmp	r4, #0
    6ec6:	d1f7      	bne.n	6eb8 <memset+0x20>
    6ec8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    6ecc:	ebc2 040c 	rsb	r4, r2, ip
    6ed0:	fb03 f301 	mul.w	r3, r3, r1
    6ed4:	e01f      	b.n	6f16 <memset+0x7e>
    6ed6:	f842 3c40 	str.w	r3, [r2, #-64]
    6eda:	f842 3c3c 	str.w	r3, [r2, #-60]
    6ede:	f842 3c38 	str.w	r3, [r2, #-56]
    6ee2:	f842 3c34 	str.w	r3, [r2, #-52]
    6ee6:	f842 3c30 	str.w	r3, [r2, #-48]
    6eea:	f842 3c2c 	str.w	r3, [r2, #-44]
    6eee:	f842 3c28 	str.w	r3, [r2, #-40]
    6ef2:	f842 3c24 	str.w	r3, [r2, #-36]
    6ef6:	f842 3c20 	str.w	r3, [r2, #-32]
    6efa:	f842 3c1c 	str.w	r3, [r2, #-28]
    6efe:	f842 3c18 	str.w	r3, [r2, #-24]
    6f02:	f842 3c14 	str.w	r3, [r2, #-20]
    6f06:	f842 3c10 	str.w	r3, [r2, #-16]
    6f0a:	f842 3c0c 	str.w	r3, [r2, #-12]
    6f0e:	f842 3c08 	str.w	r3, [r2, #-8]
    6f12:	f842 3c04 	str.w	r3, [r2, #-4]
    6f16:	4615      	mov	r5, r2
    6f18:	3240      	adds	r2, #64	; 0x40
    6f1a:	2c3f      	cmp	r4, #63	; 0x3f
    6f1c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    6f20:	dcd9      	bgt.n	6ed6 <memset+0x3e>
    6f22:	462a      	mov	r2, r5
    6f24:	ebc5 040c 	rsb	r4, r5, ip
    6f28:	e007      	b.n	6f3a <memset+0xa2>
    6f2a:	f842 3c10 	str.w	r3, [r2, #-16]
    6f2e:	f842 3c0c 	str.w	r3, [r2, #-12]
    6f32:	f842 3c08 	str.w	r3, [r2, #-8]
    6f36:	f842 3c04 	str.w	r3, [r2, #-4]
    6f3a:	4615      	mov	r5, r2
    6f3c:	3210      	adds	r2, #16
    6f3e:	2c0f      	cmp	r4, #15
    6f40:	f1a4 0410 	sub.w	r4, r4, #16
    6f44:	dcf1      	bgt.n	6f2a <memset+0x92>
    6f46:	462a      	mov	r2, r5
    6f48:	ebc5 050c 	rsb	r5, r5, ip
    6f4c:	e001      	b.n	6f52 <memset+0xba>
    6f4e:	f842 3c04 	str.w	r3, [r2, #-4]
    6f52:	4614      	mov	r4, r2
    6f54:	3204      	adds	r2, #4
    6f56:	2d03      	cmp	r5, #3
    6f58:	f1a5 0504 	sub.w	r5, r5, #4
    6f5c:	dcf7      	bgt.n	6f4e <memset+0xb6>
    6f5e:	e001      	b.n	6f64 <memset+0xcc>
    6f60:	f804 1b01 	strb.w	r1, [r4], #1
    6f64:	4564      	cmp	r4, ip
    6f66:	d3fb      	bcc.n	6f60 <memset+0xc8>
    6f68:	e7a0      	b.n	6eac <memset+0x14>
    6f6a:	bf00      	nop

00006f6c <__malloc_lock>:
    6f6c:	4770      	bx	lr
    6f6e:	bf00      	nop

00006f70 <__malloc_unlock>:
    6f70:	4770      	bx	lr
    6f72:	bf00      	nop
    6f74:	0000      	lsls	r0, r0, #0
	...

00006f78 <rand>:
    6f78:	b538      	push	{r3, r4, r5, lr}
    6f7a:	f240 5440 	movw	r4, #1344	; 0x540
    6f7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6f82:	6825      	ldr	r5, [r4, #0]
    6f84:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    6f86:	b1d8      	cbz	r0, 6fc0 <rand+0x48>
    6f88:	6904      	ldr	r4, [r0, #16]
    6f8a:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
    6f8e:	6945      	ldr	r5, [r0, #20]
    6f90:	f6c5 0c51 	movt	ip, #22609	; 0x5851
    6f94:	f647 712d 	movw	r1, #32557	; 0x7f2d
    6f98:	2201      	movs	r2, #1
    6f9a:	f6c4 4195 	movt	r1, #19605	; 0x4c95
    6f9e:	2300      	movs	r3, #0
    6fa0:	fb04 fc0c 	mul.w	ip, r4, ip
    6fa4:	fb05 cc01 	mla	ip, r5, r1, ip
    6fa8:	fba1 4504 	umull	r4, r5, r1, r4
    6fac:	1912      	adds	r2, r2, r4
    6fae:	4465      	add	r5, ip
    6fb0:	eb43 0305 	adc.w	r3, r3, r5
    6fb4:	e9c0 2304 	strd	r2, r3, [r0, #16]
    6fb8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
    6fbc:	4608      	mov	r0, r1
    6fbe:	bd38      	pop	{r3, r4, r5, pc}
    6fc0:	2018      	movs	r0, #24
    6fc2:	f7ff fb6b 	bl	669c <malloc>
    6fc6:	6824      	ldr	r4, [r4, #0]
    6fc8:	a313      	add	r3, pc, #76	; (adr r3, 7018 <rand+0xa0>)
    6fca:	e9d3 2300 	ldrd	r2, r3, [r3]
    6fce:	f24f 412d 	movw	r1, #62509	; 0xf42d
    6fd2:	f6c5 0151 	movt	r1, #22609	; 0x5851
    6fd6:	f241 2c34 	movw	ip, #4660	; 0x1234
    6fda:	63a8      	str	r0, [r5, #56]	; 0x38
    6fdc:	f64a 35cd 	movw	r5, #43981	; 0xabcd
    6fe0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    6fe2:	f243 340e 	movw	r4, #13070	; 0x330e
    6fe6:	8045      	strh	r5, [r0, #2]
    6fe8:	f64d 65ec 	movw	r5, #57068	; 0xdeec
    6fec:	8004      	strh	r4, [r0, #0]
    6fee:	f24e 646d 	movw	r4, #58989	; 0xe66d
    6ff2:	f8a0 c004 	strh.w	ip, [r0, #4]
    6ff6:	f04f 0c05 	mov.w	ip, #5
    6ffa:	80c4      	strh	r4, [r0, #6]
    6ffc:	f04f 040b 	mov.w	r4, #11
    7000:	8105      	strh	r5, [r0, #8]
    7002:	2500      	movs	r5, #0
    7004:	8184      	strh	r4, [r0, #12]
    7006:	2401      	movs	r4, #1
    7008:	f8a0 c00a 	strh.w	ip, [r0, #10]
    700c:	e9c0 4504 	strd	r4, r5, [r0, #16]
    7010:	e9c0 2304 	strd	r2, r3, [r0, #16]
    7014:	4608      	mov	r0, r1
    7016:	bd38      	pop	{r3, r4, r5, pc}
    7018:	4c957f2e 	.word	0x4c957f2e
    701c:	5851f42d 	.word	0x5851f42d

00007020 <srand>:
    7020:	b570      	push	{r4, r5, r6, lr}
    7022:	f240 5440 	movw	r4, #1344	; 0x540
    7026:	f2c2 0400 	movt	r4, #8192	; 0x2000
    702a:	4606      	mov	r6, r0
    702c:	6825      	ldr	r5, [r4, #0]
    702e:	6bab      	ldr	r3, [r5, #56]	; 0x38
    7030:	b11b      	cbz	r3, 703a <srand+0x1a>
    7032:	2200      	movs	r2, #0
    7034:	611e      	str	r6, [r3, #16]
    7036:	615a      	str	r2, [r3, #20]
    7038:	bd70      	pop	{r4, r5, r6, pc}
    703a:	2018      	movs	r0, #24
    703c:	f7ff fb2e 	bl	669c <malloc>
    7040:	6823      	ldr	r3, [r4, #0]
    7042:	f64a 31cd 	movw	r1, #43981	; 0xabcd
    7046:	f241 2234 	movw	r2, #4660	; 0x1234
    704a:	63a8      	str	r0, [r5, #56]	; 0x38
    704c:	f243 300e 	movw	r0, #13070	; 0x330e
    7050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    7052:	8018      	strh	r0, [r3, #0]
    7054:	f24e 606d 	movw	r0, #58989	; 0xe66d
    7058:	8059      	strh	r1, [r3, #2]
    705a:	f64d 61ec 	movw	r1, #57068	; 0xdeec
    705e:	809a      	strh	r2, [r3, #4]
    7060:	f04f 0205 	mov.w	r2, #5
    7064:	80d8      	strh	r0, [r3, #6]
    7066:	f04f 000b 	mov.w	r0, #11
    706a:	8119      	strh	r1, [r3, #8]
    706c:	2100      	movs	r1, #0
    706e:	815a      	strh	r2, [r3, #10]
    7070:	2200      	movs	r2, #0
    7072:	8198      	strh	r0, [r3, #12]
    7074:	2001      	movs	r0, #1
    7076:	e9c3 0104 	strd	r0, r1, [r3, #16]
    707a:	611e      	str	r6, [r3, #16]
    707c:	615a      	str	r2, [r3, #20]
    707e:	bd70      	pop	{r4, r5, r6, pc}

00007080 <_sbrk_r>:
    7080:	b538      	push	{r3, r4, r5, lr}
    7082:	f640 7464 	movw	r4, #3940	; 0xf64
    7086:	f2c2 0400 	movt	r4, #8192	; 0x2000
    708a:	4605      	mov	r5, r0
    708c:	4608      	mov	r0, r1
    708e:	2300      	movs	r3, #0
    7090:	6023      	str	r3, [r4, #0]
    7092:	f7fd f813 	bl	40bc <_sbrk>
    7096:	f1b0 3fff 	cmp.w	r0, #4294967295
    709a:	d000      	beq.n	709e <_sbrk_r+0x1e>
    709c:	bd38      	pop	{r3, r4, r5, pc}
    709e:	6823      	ldr	r3, [r4, #0]
    70a0:	2b00      	cmp	r3, #0
    70a2:	d0fb      	beq.n	709c <_sbrk_r+0x1c>
    70a4:	602b      	str	r3, [r5, #0]
    70a6:	bd38      	pop	{r3, r4, r5, pc}

000070a8 <__sclose>:
    70a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    70ac:	f000 bf9a 	b.w	7fe4 <_close_r>

000070b0 <__sseek>:
    70b0:	b510      	push	{r4, lr}
    70b2:	460c      	mov	r4, r1
    70b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    70b8:	f001 f9a8 	bl	840c <_lseek_r>
    70bc:	89a3      	ldrh	r3, [r4, #12]
    70be:	f1b0 3fff 	cmp.w	r0, #4294967295
    70c2:	bf15      	itete	ne
    70c4:	6560      	strne	r0, [r4, #84]	; 0x54
    70c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    70ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    70ce:	81a3      	strheq	r3, [r4, #12]
    70d0:	bf18      	it	ne
    70d2:	81a3      	strhne	r3, [r4, #12]
    70d4:	bd10      	pop	{r4, pc}
    70d6:	bf00      	nop

000070d8 <__swrite>:
    70d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    70dc:	461d      	mov	r5, r3
    70de:	898b      	ldrh	r3, [r1, #12]
    70e0:	460c      	mov	r4, r1
    70e2:	4616      	mov	r6, r2
    70e4:	4607      	mov	r7, r0
    70e6:	f413 7f80 	tst.w	r3, #256	; 0x100
    70ea:	d006      	beq.n	70fa <__swrite+0x22>
    70ec:	2302      	movs	r3, #2
    70ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    70f2:	2200      	movs	r2, #0
    70f4:	f001 f98a 	bl	840c <_lseek_r>
    70f8:	89a3      	ldrh	r3, [r4, #12]
    70fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    70fe:	4638      	mov	r0, r7
    7100:	81a3      	strh	r3, [r4, #12]
    7102:	4632      	mov	r2, r6
    7104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    7108:	462b      	mov	r3, r5
    710a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    710e:	f7fc bfc5 	b.w	409c <_write_r>
    7112:	bf00      	nop

00007114 <__sread>:
    7114:	b510      	push	{r4, lr}
    7116:	460c      	mov	r4, r1
    7118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    711c:	f001 fa34 	bl	8588 <_read_r>
    7120:	2800      	cmp	r0, #0
    7122:	db03      	blt.n	712c <__sread+0x18>
    7124:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7126:	181b      	adds	r3, r3, r0
    7128:	6563      	str	r3, [r4, #84]	; 0x54
    712a:	bd10      	pop	{r4, pc}
    712c:	89a3      	ldrh	r3, [r4, #12]
    712e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    7132:	81a3      	strh	r3, [r4, #12]
    7134:	bd10      	pop	{r4, pc}
    7136:	bf00      	nop

00007138 <strlen>:
    7138:	f020 0103 	bic.w	r1, r0, #3
    713c:	f010 0003 	ands.w	r0, r0, #3
    7140:	f1c0 0000 	rsb	r0, r0, #0
    7144:	f851 3b04 	ldr.w	r3, [r1], #4
    7148:	f100 0c04 	add.w	ip, r0, #4
    714c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    7150:	f06f 0200 	mvn.w	r2, #0
    7154:	bf1c      	itt	ne
    7156:	fa22 f20c 	lsrne.w	r2, r2, ip
    715a:	4313      	orrne	r3, r2
    715c:	f04f 0c01 	mov.w	ip, #1
    7160:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    7164:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    7168:	eba3 020c 	sub.w	r2, r3, ip
    716c:	ea22 0203 	bic.w	r2, r2, r3
    7170:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    7174:	bf04      	itt	eq
    7176:	f851 3b04 	ldreq.w	r3, [r1], #4
    717a:	3004      	addeq	r0, #4
    717c:	d0f4      	beq.n	7168 <strlen+0x30>
    717e:	f013 0fff 	tst.w	r3, #255	; 0xff
    7182:	bf1f      	itttt	ne
    7184:	3001      	addne	r0, #1
    7186:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    718a:	3001      	addne	r0, #1
    718c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    7190:	bf18      	it	ne
    7192:	3001      	addne	r0, #1
    7194:	4770      	bx	lr
    7196:	bf00      	nop

00007198 <__sprint_r>:
    7198:	6893      	ldr	r3, [r2, #8]
    719a:	b510      	push	{r4, lr}
    719c:	4614      	mov	r4, r2
    719e:	b913      	cbnz	r3, 71a6 <__sprint_r+0xe>
    71a0:	6053      	str	r3, [r2, #4]
    71a2:	4618      	mov	r0, r3
    71a4:	bd10      	pop	{r4, pc}
    71a6:	f000 ff97 	bl	80d8 <__sfvwrite_r>
    71aa:	2300      	movs	r3, #0
    71ac:	6063      	str	r3, [r4, #4]
    71ae:	60a3      	str	r3, [r4, #8]
    71b0:	bd10      	pop	{r4, pc}
    71b2:	bf00      	nop

000071b4 <_vfiprintf_r>:
    71b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71b8:	f5ad 6da2 	sub.w	sp, sp, #1296	; 0x510
    71bc:	b083      	sub	sp, #12
    71be:	460e      	mov	r6, r1
    71c0:	4615      	mov	r5, r2
    71c2:	469b      	mov	fp, r3
    71c4:	9002      	str	r0, [sp, #8]
    71c6:	b118      	cbz	r0, 71d0 <_vfiprintf_r+0x1c>
    71c8:	6983      	ldr	r3, [r0, #24]
    71ca:	2b00      	cmp	r3, #0
    71cc:	f000 84ed 	beq.w	7baa <_vfiprintf_r+0x9f6>
    71d0:	f649 2394 	movw	r3, #39572	; 0x9a94
    71d4:	f2c0 0300 	movt	r3, #0
    71d8:	429e      	cmp	r6, r3
    71da:	f000 84ef 	beq.w	7bbc <_vfiprintf_r+0xa08>
    71de:	f649 23b4 	movw	r3, #39604	; 0x9ab4
    71e2:	f2c0 0300 	movt	r3, #0
    71e6:	429e      	cmp	r6, r3
    71e8:	f000 8604 	beq.w	7df4 <_vfiprintf_r+0xc40>
    71ec:	f649 23d4 	movw	r3, #39636	; 0x9ad4
    71f0:	f2c0 0300 	movt	r3, #0
    71f4:	429e      	cmp	r6, r3
    71f6:	bf04      	itt	eq
    71f8:	9a02      	ldreq	r2, [sp, #8]
    71fa:	68d6      	ldreq	r6, [r2, #12]
    71fc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7200:	fa1f f38c 	uxth.w	r3, ip
    7204:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    7208:	d109      	bne.n	721e <_vfiprintf_r+0x6a>
    720a:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    720e:	6e72      	ldr	r2, [r6, #100]	; 0x64
    7210:	f8a6 c00c 	strh.w	ip, [r6, #12]
    7214:	fa1f f38c 	uxth.w	r3, ip
    7218:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    721c:	6672      	str	r2, [r6, #100]	; 0x64
    721e:	f013 0f08 	tst.w	r3, #8
    7222:	f000 862c 	beq.w	7e7e <_vfiprintf_r+0xcca>
    7226:	6932      	ldr	r2, [r6, #16]
    7228:	2a00      	cmp	r2, #0
    722a:	f000 8628 	beq.w	7e7e <_vfiprintf_r+0xcca>
    722e:	f003 031a 	and.w	r3, r3, #26
    7232:	2b0a      	cmp	r3, #10
    7234:	f000 8477 	beq.w	7b26 <_vfiprintf_r+0x972>
    7238:	f649 29fc 	movw	r9, #39676	; 0x9afc
    723c:	2300      	movs	r3, #0
    723e:	f2c0 0900 	movt	r9, #0
    7242:	930a      	str	r3, [sp, #40]	; 0x28
    7244:	9306      	str	r3, [sp, #24]
    7246:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
    724a:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    724e:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7252:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
    7256:	464b      	mov	r3, r9
    7258:	46b1      	mov	r9, r6
    725a:	461e      	mov	r6, r3
    725c:	3228      	adds	r2, #40	; 0x28
    725e:	f8cd 4508 	str.w	r4, [sp, #1288]	; 0x508
    7262:	920d      	str	r2, [sp, #52]	; 0x34
    7264:	782b      	ldrb	r3, [r5, #0]
    7266:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    726a:	bf18      	it	ne
    726c:	2201      	movne	r2, #1
    726e:	2b00      	cmp	r3, #0
    7270:	bf0c      	ite	eq
    7272:	2200      	moveq	r2, #0
    7274:	f002 0201 	andne.w	r2, r2, #1
    7278:	b33a      	cbz	r2, 72ca <_vfiprintf_r+0x116>
    727a:	462f      	mov	r7, r5
    727c:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    7280:	1e1a      	subs	r2, r3, #0
    7282:	bf18      	it	ne
    7284:	2201      	movne	r2, #1
    7286:	2b25      	cmp	r3, #37	; 0x25
    7288:	bf0c      	ite	eq
    728a:	2200      	moveq	r2, #0
    728c:	f002 0201 	andne.w	r2, r2, #1
    7290:	2a00      	cmp	r2, #0
    7292:	d1f3      	bne.n	727c <_vfiprintf_r+0xc8>
    7294:	ebb7 0805 	subs.w	r8, r7, r5
    7298:	bf08      	it	eq
    729a:	463d      	moveq	r5, r7
    729c:	d015      	beq.n	72ca <_vfiprintf_r+0x116>
    729e:	f8c4 8004 	str.w	r8, [r4, #4]
    72a2:	f8dd 350c 	ldr.w	r3, [sp, #1292]	; 0x50c
    72a6:	f8dd 2510 	ldr.w	r2, [sp, #1296]	; 0x510
    72aa:	3301      	adds	r3, #1
    72ac:	6025      	str	r5, [r4, #0]
    72ae:	2b07      	cmp	r3, #7
    72b0:	4442      	add	r2, r8
    72b2:	f8cd 350c 	str.w	r3, [sp, #1292]	; 0x50c
    72b6:	f8cd 2510 	str.w	r2, [sp, #1296]	; 0x510
    72ba:	f300 83f4 	bgt.w	7aa6 <_vfiprintf_r+0x8f2>
    72be:	3408      	adds	r4, #8
    72c0:	9b06      	ldr	r3, [sp, #24]
    72c2:	463d      	mov	r5, r7
    72c4:	4443      	add	r3, r8
    72c6:	9306      	str	r3, [sp, #24]
    72c8:	783b      	ldrb	r3, [r7, #0]
    72ca:	2b00      	cmp	r3, #0
    72cc:	f000 85a4 	beq.w	7e18 <_vfiprintf_r+0xc64>
    72d0:	1c6a      	adds	r2, r5, #1
    72d2:	f04f 37ff 	mov.w	r7, #4294967295
    72d6:	f04f 0c2b 	mov.w	ip, #43	; 0x2b
    72da:	f04f 0820 	mov.w	r8, #32
    72de:	2000      	movs	r0, #0
    72e0:	f04f 0100 	mov.w	r1, #0
    72e4:	9004      	str	r0, [sp, #16]
    72e6:	f88d 1517 	strb.w	r1, [sp, #1303]	; 0x517
    72ea:	786b      	ldrb	r3, [r5, #1]
    72ec:	9001      	str	r0, [sp, #4]
    72ee:	1c55      	adds	r5, r2, #1
    72f0:	f1a3 0220 	sub.w	r2, r3, #32
    72f4:	2a58      	cmp	r2, #88	; 0x58
    72f6:	f200 8224 	bhi.w	7742 <_vfiprintf_r+0x58e>
    72fa:	e8df f012 	tbh	[pc, r2, lsl #1]
    72fe:	0218      	.short	0x0218
    7300:	02220222 	.word	0x02220222
    7304:	02220211 	.word	0x02220211
    7308:	02220222 	.word	0x02220222
    730c:	02220222 	.word	0x02220222
    7310:	00de0222 	.word	0x00de0222
    7314:	02220256 	.word	0x02220256
    7318:	023900e8 	.word	0x023900e8
    731c:	02320222 	.word	0x02320222
    7320:	01540154 	.word	0x01540154
    7324:	01540154 	.word	0x01540154
    7328:	01540154 	.word	0x01540154
    732c:	01540154 	.word	0x01540154
    7330:	02220154 	.word	0x02220154
    7334:	02220222 	.word	0x02220222
    7338:	02220222 	.word	0x02220222
    733c:	02220222 	.word	0x02220222
    7340:	02220222 	.word	0x02220222
    7344:	00bd0222 	.word	0x00bd0222
    7348:	02220222 	.word	0x02220222
    734c:	02220222 	.word	0x02220222
    7350:	02220222 	.word	0x02220222
    7354:	02220222 	.word	0x02220222
    7358:	02220222 	.word	0x02220222
    735c:	022200b0 	.word	0x022200b0
    7360:	02220222 	.word	0x02220222
    7364:	02220222 	.word	0x02220222
    7368:	02220059 	.word	0x02220059
    736c:	01d50222 	.word	0x01d50222
    7370:	02220222 	.word	0x02220222
    7374:	02220222 	.word	0x02220222
    7378:	02220222 	.word	0x02220222
    737c:	02220222 	.word	0x02220222
    7380:	02220222 	.word	0x02220222
    7384:	00c10166 	.word	0x00c10166
    7388:	02220222 	.word	0x02220222
    738c:	01ce0222 	.word	0x01ce0222
    7390:	022200c1 	.word	0x022200c1
    7394:	01220222 	.word	0x01220222
    7398:	010c0222 	.word	0x010c0222
    739c:	00ef00b4 	.word	0x00ef00b4
    73a0:	0222014d 	.word	0x0222014d
    73a4:	0222012c 	.word	0x0222012c
    73a8:	0222005d 	.word	0x0222005d
    73ac:	01f20222 	.word	0x01f20222
    73b0:	9a01      	ldr	r2, [sp, #4]
    73b2:	f042 0210 	orr.w	r2, r2, #16
    73b6:	9201      	str	r2, [sp, #4]
    73b8:	9b01      	ldr	r3, [sp, #4]
    73ba:	f013 0f20 	tst.w	r3, #32
    73be:	f000 844d 	beq.w	7c5c <_vfiprintf_r+0xaa8>
    73c2:	f10b 0307 	add.w	r3, fp, #7
    73c6:	2101      	movs	r1, #1
    73c8:	f023 0307 	bic.w	r3, r3, #7
    73cc:	f103 0c08 	add.w	ip, r3, #8
    73d0:	f8cd c00c 	str.w	ip, [sp, #12]
    73d4:	e9d3 ab00 	ldrd	sl, fp, [r3]
    73d8:	ea5a 000b 	orrs.w	r0, sl, fp
    73dc:	bf0c      	ite	eq
    73de:	2200      	moveq	r2, #0
    73e0:	2201      	movne	r2, #1
    73e2:	f04f 0300 	mov.w	r3, #0
    73e6:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
    73ea:	2f00      	cmp	r7, #0
    73ec:	bfa2      	ittt	ge
    73ee:	f8dd c004 	ldrge.w	ip, [sp, #4]
    73f2:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    73f6:	f8cd c004 	strge.w	ip, [sp, #4]
    73fa:	2f00      	cmp	r7, #0
    73fc:	bf18      	it	ne
    73fe:	f042 0201 	orrne.w	r2, r2, #1
    7402:	2a00      	cmp	r2, #0
    7404:	f000 82bb 	beq.w	797e <_vfiprintf_r+0x7ca>
    7408:	2901      	cmp	r1, #1
    740a:	f000 83f4 	beq.w	7bf6 <_vfiprintf_r+0xa42>
    740e:	2902      	cmp	r1, #2
    7410:	f000 83d8 	beq.w	7bc4 <_vfiprintf_r+0xa10>
    7414:	990d      	ldr	r1, [sp, #52]	; 0x34
    7416:	9108      	str	r1, [sp, #32]
    7418:	ea4f 08da 	mov.w	r8, sl, lsr #3
    741c:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    7420:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    7424:	f00a 0007 	and.w	r0, sl, #7
    7428:	46e3      	mov	fp, ip
    742a:	46c2      	mov	sl, r8
    742c:	3030      	adds	r0, #48	; 0x30
    742e:	ea5a 020b 	orrs.w	r2, sl, fp
    7432:	f801 0d01 	strb.w	r0, [r1, #-1]!
    7436:	d1ef      	bne.n	7418 <_vfiprintf_r+0x264>
    7438:	f8dd c004 	ldr.w	ip, [sp, #4]
    743c:	9108      	str	r1, [sp, #32]
    743e:	f01c 0f01 	tst.w	ip, #1
    7442:	f000 846a 	beq.w	7d1a <_vfiprintf_r+0xb66>
    7446:	2830      	cmp	r0, #48	; 0x30
    7448:	f000 8514 	beq.w	7e74 <_vfiprintf_r+0xcc0>
    744c:	9808      	ldr	r0, [sp, #32]
    744e:	2330      	movs	r3, #48	; 0x30
    7450:	f800 3d01 	strb.w	r3, [r0, #-1]!
    7454:	990d      	ldr	r1, [sp, #52]	; 0x34
    7456:	9008      	str	r0, [sp, #32]
    7458:	1a09      	subs	r1, r1, r0
    745a:	9105      	str	r1, [sp, #20]
    745c:	e29e      	b.n	799c <_vfiprintf_r+0x7e8>
    745e:	9901      	ldr	r1, [sp, #4]
    7460:	f041 0110 	orr.w	r1, r1, #16
    7464:	9101      	str	r1, [sp, #4]
    7466:	9a01      	ldr	r2, [sp, #4]
    7468:	f012 0120 	ands.w	r1, r2, #32
    746c:	f000 8421 	beq.w	7cb2 <_vfiprintf_r+0xafe>
    7470:	f10b 0307 	add.w	r3, fp, #7
    7474:	2100      	movs	r1, #0
    7476:	e7a7      	b.n	73c8 <_vfiprintf_r+0x214>
    7478:	9b01      	ldr	r3, [sp, #4]
    747a:	f043 0310 	orr.w	r3, r3, #16
    747e:	9301      	str	r3, [sp, #4]
    7480:	f8dd c004 	ldr.w	ip, [sp, #4]
    7484:	f01c 0f20 	tst.w	ip, #32
    7488:	f000 8400 	beq.w	7c8c <_vfiprintf_r+0xad8>
    748c:	f10b 0307 	add.w	r3, fp, #7
    7490:	f023 0307 	bic.w	r3, r3, #7
    7494:	f103 0008 	add.w	r0, r3, #8
    7498:	9003      	str	r0, [sp, #12]
    749a:	e9d3 ab00 	ldrd	sl, fp, [r3]
    749e:	f1ba 0f00 	cmp.w	sl, #0
    74a2:	f17b 0300 	sbcs.w	r3, fp, #0
    74a6:	f2c0 844b 	blt.w	7d40 <_vfiprintf_r+0xb8c>
    74aa:	ea5a 0c0b 	orrs.w	ip, sl, fp
    74ae:	f04f 0101 	mov.w	r1, #1
    74b2:	bf0c      	ite	eq
    74b4:	2200      	moveq	r2, #0
    74b6:	2201      	movne	r2, #1
    74b8:	e797      	b.n	73ea <_vfiprintf_r+0x236>
    74ba:	f8db 3000 	ldr.w	r3, [fp]
    74be:	f10b 0b04 	add.w	fp, fp, #4
    74c2:	2b00      	cmp	r3, #0
    74c4:	9304      	str	r3, [sp, #16]
    74c6:	da06      	bge.n	74d6 <_vfiprintf_r+0x322>
    74c8:	9804      	ldr	r0, [sp, #16]
    74ca:	4240      	negs	r0, r0
    74cc:	9004      	str	r0, [sp, #16]
    74ce:	9901      	ldr	r1, [sp, #4]
    74d0:	f041 0104 	orr.w	r1, r1, #4
    74d4:	9101      	str	r1, [sp, #4]
    74d6:	462a      	mov	r2, r5
    74d8:	782b      	ldrb	r3, [r5, #0]
    74da:	e708      	b.n	72ee <_vfiprintf_r+0x13a>
    74dc:	f8db 3000 	ldr.w	r3, [fp]
    74e0:	f649 3030 	movw	r0, #39728	; 0x9b30
    74e4:	9901      	ldr	r1, [sp, #4]
    74e6:	f10b 0b04 	add.w	fp, fp, #4
    74ea:	f2c0 0000 	movt	r0, #0
    74ee:	f8cd b00c 	str.w	fp, [sp, #12]
    74f2:	f041 0102 	orr.w	r1, r1, #2
    74f6:	900a      	str	r0, [sp, #40]	; 0x28
    74f8:	9101      	str	r1, [sp, #4]
    74fa:	1e1a      	subs	r2, r3, #0
    74fc:	bf18      	it	ne
    74fe:	2201      	movne	r2, #1
    7500:	2130      	movs	r1, #48	; 0x30
    7502:	469a      	mov	sl, r3
    7504:	f04f 0b00 	mov.w	fp, #0
    7508:	f88d 1514 	strb.w	r1, [sp, #1300]	; 0x514
    750c:	2178      	movs	r1, #120	; 0x78
    750e:	f88d 1515 	strb.w	r1, [sp, #1301]	; 0x515
    7512:	2102      	movs	r1, #2
    7514:	e765      	b.n	73e2 <_vfiprintf_r+0x22e>
    7516:	9901      	ldr	r1, [sp, #4]
    7518:	f011 0f20 	tst.w	r1, #32
    751c:	f040 844a 	bne.w	7db4 <_vfiprintf_r+0xc00>
    7520:	9b01      	ldr	r3, [sp, #4]
    7522:	f013 0f10 	tst.w	r3, #16
    7526:	f040 8459 	bne.w	7ddc <_vfiprintf_r+0xc28>
    752a:	9901      	ldr	r1, [sp, #4]
    752c:	f011 0f40 	tst.w	r1, #64	; 0x40
    7530:	f000 8454 	beq.w	7ddc <_vfiprintf_r+0xc28>
    7534:	f8db 3000 	ldr.w	r3, [fp]
    7538:	f10b 0b04 	add.w	fp, fp, #4
    753c:	9a06      	ldr	r2, [sp, #24]
    753e:	801a      	strh	r2, [r3, #0]
    7540:	e690      	b.n	7264 <_vfiprintf_r+0xb0>
    7542:	782b      	ldrb	r3, [r5, #0]
    7544:	2b6c      	cmp	r3, #108	; 0x6c
    7546:	f000 8441 	beq.w	7dcc <_vfiprintf_r+0xc18>
    754a:	9901      	ldr	r1, [sp, #4]
    754c:	462a      	mov	r2, r5
    754e:	f041 0110 	orr.w	r1, r1, #16
    7552:	9101      	str	r1, [sp, #4]
    7554:	e6cb      	b.n	72ee <_vfiprintf_r+0x13a>
    7556:	465b      	mov	r3, fp
    7558:	f04f 0200 	mov.w	r2, #0
    755c:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
    7560:	f10b 0b04 	add.w	fp, fp, #4
    7564:	681b      	ldr	r3, [r3, #0]
    7566:	9308      	str	r3, [sp, #32]
    7568:	2b00      	cmp	r3, #0
    756a:	f000 8468 	beq.w	7e3e <_vfiprintf_r+0xc8a>
    756e:	2f00      	cmp	r7, #0
    7570:	9808      	ldr	r0, [sp, #32]
    7572:	f2c0 845e 	blt.w	7e32 <_vfiprintf_r+0xc7e>
    7576:	2100      	movs	r1, #0
    7578:	463a      	mov	r2, r7
    757a:	f000 ffcb 	bl	8514 <memchr>
    757e:	4603      	mov	r3, r0
    7580:	2800      	cmp	r0, #0
    7582:	f000 8433 	beq.w	7dec <_vfiprintf_r+0xc38>
    7586:	9808      	ldr	r0, [sp, #32]
    7588:	1a1b      	subs	r3, r3, r0
    758a:	9305      	str	r3, [sp, #20]
    758c:	42bb      	cmp	r3, r7
    758e:	f300 842d 	bgt.w	7dec <_vfiprintf_r+0xc38>
    7592:	2100      	movs	r1, #0
    7594:	9107      	str	r1, [sp, #28]
    7596:	e204      	b.n	79a2 <_vfiprintf_r+0x7ee>
    7598:	9a01      	ldr	r2, [sp, #4]
    759a:	f042 0220 	orr.w	r2, r2, #32
    759e:	9201      	str	r2, [sp, #4]
    75a0:	462a      	mov	r2, r5
    75a2:	782b      	ldrb	r3, [r5, #0]
    75a4:	e6a3      	b.n	72ee <_vfiprintf_r+0x13a>
    75a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    75aa:	2000      	movs	r0, #0
    75ac:	462a      	mov	r2, r5
    75ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    75b2:	f812 3b01 	ldrb.w	r3, [r2], #1
    75b6:	eb01 0040 	add.w	r0, r1, r0, lsl #1
    75ba:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    75be:	4615      	mov	r5, r2
    75c0:	2909      	cmp	r1, #9
    75c2:	d9f3      	bls.n	75ac <_vfiprintf_r+0x3f8>
    75c4:	9004      	str	r0, [sp, #16]
    75c6:	4615      	mov	r5, r2
    75c8:	e692      	b.n	72f0 <_vfiprintf_r+0x13c>
    75ca:	465b      	mov	r3, fp
    75cc:	f10b 0b04 	add.w	fp, fp, #4
    75d0:	f04f 0c01 	mov.w	ip, #1
    75d4:	f50d 619c 	add.w	r1, sp, #1248	; 0x4e0
    75d8:	681b      	ldr	r3, [r3, #0]
    75da:	f04f 0200 	mov.w	r2, #0
    75de:	f8cd c00c 	str.w	ip, [sp, #12]
    75e2:	f8cd c014 	str.w	ip, [sp, #20]
    75e6:	9108      	str	r1, [sp, #32]
    75e8:	f88d 2517 	strb.w	r2, [sp, #1303]	; 0x517
    75ec:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
    75f0:	2200      	movs	r2, #0
    75f2:	9207      	str	r2, [sp, #28]
    75f4:	9901      	ldr	r1, [sp, #4]
    75f6:	f011 0102 	ands.w	r1, r1, #2
    75fa:	910c      	str	r1, [sp, #48]	; 0x30
    75fc:	d002      	beq.n	7604 <_vfiprintf_r+0x450>
    75fe:	9a03      	ldr	r2, [sp, #12]
    7600:	3202      	adds	r2, #2
    7602:	9203      	str	r2, [sp, #12]
    7604:	9b01      	ldr	r3, [sp, #4]
    7606:	f013 0384 	ands.w	r3, r3, #132	; 0x84
    760a:	930b      	str	r3, [sp, #44]	; 0x2c
    760c:	f040 80d2 	bne.w	77b4 <_vfiprintf_r+0x600>
    7610:	9804      	ldr	r0, [sp, #16]
    7612:	9903      	ldr	r1, [sp, #12]
    7614:	1a47      	subs	r7, r0, r1
    7616:	2f00      	cmp	r7, #0
    7618:	f340 80cc 	ble.w	77b4 <_vfiprintf_r+0x600>
    761c:	2f10      	cmp	r7, #16
    761e:	f340 8421 	ble.w	7e64 <_vfiprintf_r+0xcb0>
    7622:	f649 20fc 	movw	r0, #39676	; 0x9afc
    7626:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    762a:	f2c0 0000 	movt	r0, #0
    762e:	f04f 0810 	mov.w	r8, #16
    7632:	9009      	str	r0, [sp, #36]	; 0x24
    7634:	f50d 6aa1 	add.w	sl, sp, #1288	; 0x508
    7638:	e002      	b.n	7640 <_vfiprintf_r+0x48c>
    763a:	3f10      	subs	r7, #16
    763c:	2f10      	cmp	r7, #16
    763e:	dd1c      	ble.n	767a <_vfiprintf_r+0x4c6>
    7640:	f8c4 8004 	str.w	r8, [r4, #4]
    7644:	3310      	adds	r3, #16
    7646:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    764a:	6026      	str	r6, [r4, #0]
    764c:	3408      	adds	r4, #8
    764e:	3201      	adds	r2, #1
    7650:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    7654:	2a07      	cmp	r2, #7
    7656:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    765a:	ddee      	ble.n	763a <_vfiprintf_r+0x486>
    765c:	9802      	ldr	r0, [sp, #8]
    765e:	4649      	mov	r1, r9
    7660:	4652      	mov	r2, sl
    7662:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7666:	f7ff fd97 	bl	7198 <__sprint_r>
    766a:	2800      	cmp	r0, #0
    766c:	f040 81b3 	bne.w	79d6 <_vfiprintf_r+0x822>
    7670:	3f10      	subs	r7, #16
    7672:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7676:	2f10      	cmp	r7, #16
    7678:	dce2      	bgt.n	7640 <_vfiprintf_r+0x48c>
    767a:	6067      	str	r7, [r4, #4]
    767c:	19db      	adds	r3, r3, r7
    767e:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    7682:	9909      	ldr	r1, [sp, #36]	; 0x24
    7684:	3201      	adds	r2, #1
    7686:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    768a:	2a07      	cmp	r2, #7
    768c:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    7690:	6021      	str	r1, [r4, #0]
    7692:	f300 8334 	bgt.w	7cfe <_vfiprintf_r+0xb4a>
    7696:	3408      	adds	r4, #8
    7698:	e08e      	b.n	77b8 <_vfiprintf_r+0x604>
    769a:	9b01      	ldr	r3, [sp, #4]
    769c:	462a      	mov	r2, r5
    769e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    76a2:	9301      	str	r3, [sp, #4]
    76a4:	782b      	ldrb	r3, [r5, #0]
    76a6:	e622      	b.n	72ee <_vfiprintf_r+0x13a>
    76a8:	9801      	ldr	r0, [sp, #4]
    76aa:	f649 311c 	movw	r1, #39708	; 0x9b1c
    76ae:	f2c0 0100 	movt	r1, #0
    76b2:	910a      	str	r1, [sp, #40]	; 0x28
    76b4:	f010 0f20 	tst.w	r0, #32
    76b8:	d01d      	beq.n	76f6 <_vfiprintf_r+0x542>
    76ba:	f10b 0207 	add.w	r2, fp, #7
    76be:	f022 0207 	bic.w	r2, r2, #7
    76c2:	f102 0108 	add.w	r1, r2, #8
    76c6:	9103      	str	r1, [sp, #12]
    76c8:	e9d2 ab00 	ldrd	sl, fp, [r2]
    76cc:	ea5a 000b 	orrs.w	r0, sl, fp
    76d0:	9901      	ldr	r1, [sp, #4]
    76d2:	bf0c      	ite	eq
    76d4:	2200      	moveq	r2, #0
    76d6:	2201      	movne	r2, #1
    76d8:	4211      	tst	r1, r2
    76da:	f040 8303 	bne.w	7ce4 <_vfiprintf_r+0xb30>
    76de:	2102      	movs	r1, #2
    76e0:	e67f      	b.n	73e2 <_vfiprintf_r+0x22e>
    76e2:	9801      	ldr	r0, [sp, #4]
    76e4:	f649 3c30 	movw	ip, #39728	; 0x9b30
    76e8:	f2c0 0c00 	movt	ip, #0
    76ec:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    76f0:	f010 0f20 	tst.w	r0, #32
    76f4:	d1e1      	bne.n	76ba <_vfiprintf_r+0x506>
    76f6:	9a01      	ldr	r2, [sp, #4]
    76f8:	f012 0f10 	tst.w	r2, #16
    76fc:	f040 833e 	bne.w	7d7c <_vfiprintf_r+0xbc8>
    7700:	f8dd c004 	ldr.w	ip, [sp, #4]
    7704:	f01c 0f40 	tst.w	ip, #64	; 0x40
    7708:	f000 8338 	beq.w	7d7c <_vfiprintf_r+0xbc8>
    770c:	f8bb a000 	ldrh.w	sl, [fp]
    7710:	f10b 0b04 	add.w	fp, fp, #4
    7714:	f8cd b00c 	str.w	fp, [sp, #12]
    7718:	46d2      	mov	sl, sl
    771a:	f04f 0b00 	mov.w	fp, #0
    771e:	e7d5      	b.n	76cc <_vfiprintf_r+0x518>
    7720:	9a01      	ldr	r2, [sp, #4]
    7722:	f042 0201 	orr.w	r2, r2, #1
    7726:	9201      	str	r2, [sp, #4]
    7728:	462a      	mov	r2, r5
    772a:	782b      	ldrb	r3, [r5, #0]
    772c:	e5df      	b.n	72ee <_vfiprintf_r+0x13a>
    772e:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
    7732:	2b00      	cmp	r3, #0
    7734:	f040 833a 	bne.w	7dac <_vfiprintf_r+0xbf8>
    7738:	f88d 8517 	strb.w	r8, [sp, #1303]	; 0x517
    773c:	462a      	mov	r2, r5
    773e:	782b      	ldrb	r3, [r5, #0]
    7740:	e5d5      	b.n	72ee <_vfiprintf_r+0x13a>
    7742:	2b00      	cmp	r3, #0
    7744:	f000 8368 	beq.w	7e18 <_vfiprintf_r+0xc64>
    7748:	2201      	movs	r2, #1
    774a:	f88d 34e0 	strb.w	r3, [sp, #1248]	; 0x4e0
    774e:	f50d 609c 	add.w	r0, sp, #1248	; 0x4e0
    7752:	f04f 0300 	mov.w	r3, #0
    7756:	9203      	str	r2, [sp, #12]
    7758:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
    775c:	9205      	str	r2, [sp, #20]
    775e:	9008      	str	r0, [sp, #32]
    7760:	e746      	b.n	75f0 <_vfiprintf_r+0x43c>
    7762:	9a01      	ldr	r2, [sp, #4]
    7764:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7768:	9201      	str	r2, [sp, #4]
    776a:	462a      	mov	r2, r5
    776c:	782b      	ldrb	r3, [r5, #0]
    776e:	e5be      	b.n	72ee <_vfiprintf_r+0x13a>
    7770:	462a      	mov	r2, r5
    7772:	f812 3b01 	ldrb.w	r3, [r2], #1
    7776:	2b2a      	cmp	r3, #42	; 0x2a
    7778:	f000 838e 	beq.w	7e98 <_vfiprintf_r+0xce4>
    777c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    7780:	2909      	cmp	r1, #9
    7782:	f200 836b 	bhi.w	7e5c <_vfiprintf_r+0xca8>
    7786:	3502      	adds	r5, #2
    7788:	2700      	movs	r7, #0
    778a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    778e:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    7792:	462a      	mov	r2, r5
    7794:	3501      	adds	r5, #1
    7796:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    779a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    779e:	2909      	cmp	r1, #9
    77a0:	d9f3      	bls.n	778a <_vfiprintf_r+0x5d6>
    77a2:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    77a6:	4615      	mov	r5, r2
    77a8:	e5a2      	b.n	72f0 <_vfiprintf_r+0x13c>
    77aa:	f88d c517 	strb.w	ip, [sp, #1303]	; 0x517
    77ae:	462a      	mov	r2, r5
    77b0:	782b      	ldrb	r3, [r5, #0]
    77b2:	e59c      	b.n	72ee <_vfiprintf_r+0x13a>
    77b4:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    77b8:	f89d 2517 	ldrb.w	r2, [sp, #1303]	; 0x517
    77bc:	b18a      	cbz	r2, 77e2 <_vfiprintf_r+0x62e>
    77be:	2201      	movs	r2, #1
    77c0:	6062      	str	r2, [r4, #4]
    77c2:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
    77c6:	189b      	adds	r3, r3, r2
    77c8:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    77cc:	1889      	adds	r1, r1, r2
    77ce:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
    77d2:	3207      	adds	r2, #7
    77d4:	2907      	cmp	r1, #7
    77d6:	6022      	str	r2, [r4, #0]
    77d8:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
    77dc:	f300 8195 	bgt.w	7b0a <_vfiprintf_r+0x956>
    77e0:	3408      	adds	r4, #8
    77e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    77e4:	b18a      	cbz	r2, 780a <_vfiprintf_r+0x656>
    77e6:	2202      	movs	r2, #2
    77e8:	6062      	str	r2, [r4, #4]
    77ea:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
    77ee:	189b      	adds	r3, r3, r2
    77f0:	f50d 62a2 	add.w	r2, sp, #1296	; 0x510
    77f4:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    77f8:	3101      	adds	r1, #1
    77fa:	3204      	adds	r2, #4
    77fc:	2907      	cmp	r1, #7
    77fe:	6022      	str	r2, [r4, #0]
    7800:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
    7804:	f300 8173 	bgt.w	7aee <_vfiprintf_r+0x93a>
    7808:	3408      	adds	r4, #8
    780a:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
    780e:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    7812:	f000 80f3 	beq.w	79fc <_vfiprintf_r+0x848>
    7816:	f8dd c01c 	ldr.w	ip, [sp, #28]
    781a:	9a05      	ldr	r2, [sp, #20]
    781c:	ebc2 070c 	rsb	r7, r2, ip
    7820:	2f00      	cmp	r7, #0
    7822:	dd3e      	ble.n	78a2 <_vfiprintf_r+0x6ee>
    7824:	2f10      	cmp	r7, #16
    7826:	f8df 8688 	ldr.w	r8, [pc, #1672]	; 7eb0 <_vfiprintf_r+0xcfc>
    782a:	dd2b      	ble.n	7884 <_vfiprintf_r+0x6d0>
    782c:	4642      	mov	r2, r8
    782e:	f04f 0a10 	mov.w	sl, #16
    7832:	46a8      	mov	r8, r5
    7834:	4615      	mov	r5, r2
    7836:	e004      	b.n	7842 <_vfiprintf_r+0x68e>
    7838:	3f10      	subs	r7, #16
    783a:	2f10      	cmp	r7, #16
    783c:	dd1f      	ble.n	787e <_vfiprintf_r+0x6ca>
    783e:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7842:	f8c4 a004 	str.w	sl, [r4, #4]
    7846:	3310      	adds	r3, #16
    7848:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    784c:	6025      	str	r5, [r4, #0]
    784e:	3408      	adds	r4, #8
    7850:	3201      	adds	r2, #1
    7852:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    7856:	2a07      	cmp	r2, #7
    7858:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    785c:	ddec      	ble.n	7838 <_vfiprintf_r+0x684>
    785e:	9802      	ldr	r0, [sp, #8]
    7860:	4649      	mov	r1, r9
    7862:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7866:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    786a:	f7ff fc95 	bl	7198 <__sprint_r>
    786e:	2800      	cmp	r0, #0
    7870:	f040 80b1 	bne.w	79d6 <_vfiprintf_r+0x822>
    7874:	3f10      	subs	r7, #16
    7876:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    787a:	2f10      	cmp	r7, #16
    787c:	dcdf      	bgt.n	783e <_vfiprintf_r+0x68a>
    787e:	462a      	mov	r2, r5
    7880:	4645      	mov	r5, r8
    7882:	4690      	mov	r8, r2
    7884:	6067      	str	r7, [r4, #4]
    7886:	19db      	adds	r3, r3, r7
    7888:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    788c:	f8c4 8000 	str.w	r8, [r4]
    7890:	3201      	adds	r2, #1
    7892:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    7896:	2a07      	cmp	r2, #7
    7898:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    789c:	f300 8119 	bgt.w	7ad2 <_vfiprintf_r+0x91e>
    78a0:	3408      	adds	r4, #8
    78a2:	9805      	ldr	r0, [sp, #20]
    78a4:	9908      	ldr	r1, [sp, #32]
    78a6:	181b      	adds	r3, r3, r0
    78a8:	6060      	str	r0, [r4, #4]
    78aa:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    78ae:	6021      	str	r1, [r4, #0]
    78b0:	3201      	adds	r2, #1
    78b2:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    78b6:	2a07      	cmp	r2, #7
    78b8:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    78bc:	bfd8      	it	le
    78be:	f104 0208 	addle.w	r2, r4, #8
    78c2:	f300 80e3 	bgt.w	7a8c <_vfiprintf_r+0x8d8>
    78c6:	f8dd c004 	ldr.w	ip, [sp, #4]
    78ca:	f01c 0f04 	tst.w	ip, #4
    78ce:	d046      	beq.n	795e <_vfiprintf_r+0x7aa>
    78d0:	9804      	ldr	r0, [sp, #16]
    78d2:	9903      	ldr	r1, [sp, #12]
    78d4:	1a47      	subs	r7, r0, r1
    78d6:	2f00      	cmp	r7, #0
    78d8:	f340 80f8 	ble.w	7acc <_vfiprintf_r+0x918>
    78dc:	2f10      	cmp	r7, #16
    78de:	bfde      	ittt	le
    78e0:	f649 20fc 	movwle	r0, #39676	; 0x9afc
    78e4:	f2c0 0000 	movtle	r0, #0
    78e8:	9009      	strle	r0, [sp, #36]	; 0x24
    78ea:	dd2a      	ble.n	7942 <_vfiprintf_r+0x78e>
    78ec:	f649 21fc 	movw	r1, #39676	; 0x9afc
    78f0:	2410      	movs	r4, #16
    78f2:	f2c0 0100 	movt	r1, #0
    78f6:	f50d 68a1 	add.w	r8, sp, #1288	; 0x508
    78fa:	9109      	str	r1, [sp, #36]	; 0x24
    78fc:	f8dd a008 	ldr.w	sl, [sp, #8]
    7900:	e004      	b.n	790c <_vfiprintf_r+0x758>
    7902:	3f10      	subs	r7, #16
    7904:	2f10      	cmp	r7, #16
    7906:	dd1c      	ble.n	7942 <_vfiprintf_r+0x78e>
    7908:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    790c:	6054      	str	r4, [r2, #4]
    790e:	3310      	adds	r3, #16
    7910:	f8dd 150c 	ldr.w	r1, [sp, #1292]	; 0x50c
    7914:	6016      	str	r6, [r2, #0]
    7916:	3208      	adds	r2, #8
    7918:	3101      	adds	r1, #1
    791a:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    791e:	2907      	cmp	r1, #7
    7920:	f8cd 150c 	str.w	r1, [sp, #1292]	; 0x50c
    7924:	dded      	ble.n	7902 <_vfiprintf_r+0x74e>
    7926:	4642      	mov	r2, r8
    7928:	4650      	mov	r0, sl
    792a:	4649      	mov	r1, r9
    792c:	f7ff fc34 	bl	7198 <__sprint_r>
    7930:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
    7934:	2800      	cmp	r0, #0
    7936:	d14e      	bne.n	79d6 <_vfiprintf_r+0x822>
    7938:	3f10      	subs	r7, #16
    793a:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    793e:	2f10      	cmp	r7, #16
    7940:	dce2      	bgt.n	7908 <_vfiprintf_r+0x754>
    7942:	9809      	ldr	r0, [sp, #36]	; 0x24
    7944:	19db      	adds	r3, r3, r7
    7946:	6057      	str	r7, [r2, #4]
    7948:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    794c:	6010      	str	r0, [r2, #0]
    794e:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    7952:	3201      	adds	r2, #1
    7954:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    7958:	2a07      	cmp	r2, #7
    795a:	f300 80af 	bgt.w	7abc <_vfiprintf_r+0x908>
    795e:	9906      	ldr	r1, [sp, #24]
    7960:	f8dd c00c 	ldr.w	ip, [sp, #12]
    7964:	9a04      	ldr	r2, [sp, #16]
    7966:	4594      	cmp	ip, r2
    7968:	bfac      	ite	ge
    796a:	4461      	addge	r1, ip
    796c:	1889      	addlt	r1, r1, r2
    796e:	9106      	str	r1, [sp, #24]
    7970:	bb4b      	cbnz	r3, 79c6 <_vfiprintf_r+0x812>
    7972:	2000      	movs	r0, #0
    7974:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7978:	f8cd 050c 	str.w	r0, [sp, #1292]	; 0x50c
    797c:	e472      	b.n	7264 <_vfiprintf_r+0xb0>
    797e:	2900      	cmp	r1, #0
    7980:	d137      	bne.n	79f2 <_vfiprintf_r+0x83e>
    7982:	9901      	ldr	r1, [sp, #4]
    7984:	f011 0f01 	tst.w	r1, #1
    7988:	d033      	beq.n	79f2 <_vfiprintf_r+0x83e>
    798a:	f50d 629c 	add.w	r2, sp, #1248	; 0x4e0
    798e:	2330      	movs	r3, #48	; 0x30
    7990:	3227      	adds	r2, #39	; 0x27
    7992:	f88d 3507 	strb.w	r3, [sp, #1287]	; 0x507
    7996:	9208      	str	r2, [sp, #32]
    7998:	2301      	movs	r3, #1
    799a:	9305      	str	r3, [sp, #20]
    799c:	f8dd b00c 	ldr.w	fp, [sp, #12]
    79a0:	9707      	str	r7, [sp, #28]
    79a2:	f8dd c014 	ldr.w	ip, [sp, #20]
    79a6:	9807      	ldr	r0, [sp, #28]
    79a8:	f89d 3517 	ldrb.w	r3, [sp, #1303]	; 0x517
    79ac:	4584      	cmp	ip, r0
    79ae:	bfb8      	it	lt
    79b0:	4684      	movlt	ip, r0
    79b2:	f8cd c00c 	str.w	ip, [sp, #12]
    79b6:	2b00      	cmp	r3, #0
    79b8:	f43f ae1c 	beq.w	75f4 <_vfiprintf_r+0x440>
    79bc:	f10c 0c01 	add.w	ip, ip, #1
    79c0:	f8cd c00c 	str.w	ip, [sp, #12]
    79c4:	e616      	b.n	75f4 <_vfiprintf_r+0x440>
    79c6:	9802      	ldr	r0, [sp, #8]
    79c8:	4649      	mov	r1, r9
    79ca:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    79ce:	f7ff fbe3 	bl	7198 <__sprint_r>
    79d2:	2800      	cmp	r0, #0
    79d4:	d0cd      	beq.n	7972 <_vfiprintf_r+0x7be>
    79d6:	464e      	mov	r6, r9
    79d8:	89b3      	ldrh	r3, [r6, #12]
    79da:	f013 0f40 	tst.w	r3, #64	; 0x40
    79de:	d002      	beq.n	79e6 <_vfiprintf_r+0x832>
    79e0:	f04f 31ff 	mov.w	r1, #4294967295
    79e4:	9106      	str	r1, [sp, #24]
    79e6:	9806      	ldr	r0, [sp, #24]
    79e8:	b047      	add	sp, #284	; 0x11c
    79ea:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    79ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    79f2:	980d      	ldr	r0, [sp, #52]	; 0x34
    79f4:	2100      	movs	r1, #0
    79f6:	9105      	str	r1, [sp, #20]
    79f8:	9008      	str	r0, [sp, #32]
    79fa:	e7cf      	b.n	799c <_vfiprintf_r+0x7e8>
    79fc:	9804      	ldr	r0, [sp, #16]
    79fe:	9903      	ldr	r1, [sp, #12]
    7a00:	1a47      	subs	r7, r0, r1
    7a02:	2f00      	cmp	r7, #0
    7a04:	bfd8      	it	le
    7a06:	f8dd 3510 	ldrle.w	r3, [sp, #1296]	; 0x510
    7a0a:	f77f af04 	ble.w	7816 <_vfiprintf_r+0x662>
    7a0e:	2f10      	cmp	r7, #16
    7a10:	f8df 849c 	ldr.w	r8, [pc, #1180]	; 7eb0 <_vfiprintf_r+0xcfc>
    7a14:	dd2a      	ble.n	7a6c <_vfiprintf_r+0x8b8>
    7a16:	4642      	mov	r2, r8
    7a18:	f04f 0a10 	mov.w	sl, #16
    7a1c:	46a8      	mov	r8, r5
    7a1e:	4615      	mov	r5, r2
    7a20:	e004      	b.n	7a2c <_vfiprintf_r+0x878>
    7a22:	3f10      	subs	r7, #16
    7a24:	2f10      	cmp	r7, #16
    7a26:	dd1e      	ble.n	7a66 <_vfiprintf_r+0x8b2>
    7a28:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7a2c:	f8c4 a004 	str.w	sl, [r4, #4]
    7a30:	3310      	adds	r3, #16
    7a32:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    7a36:	6025      	str	r5, [r4, #0]
    7a38:	3408      	adds	r4, #8
    7a3a:	3201      	adds	r2, #1
    7a3c:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    7a40:	2a07      	cmp	r2, #7
    7a42:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    7a46:	ddec      	ble.n	7a22 <_vfiprintf_r+0x86e>
    7a48:	9802      	ldr	r0, [sp, #8]
    7a4a:	4649      	mov	r1, r9
    7a4c:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7a50:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7a54:	f7ff fba0 	bl	7198 <__sprint_r>
    7a58:	2800      	cmp	r0, #0
    7a5a:	d1bc      	bne.n	79d6 <_vfiprintf_r+0x822>
    7a5c:	3f10      	subs	r7, #16
    7a5e:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7a62:	2f10      	cmp	r7, #16
    7a64:	dce0      	bgt.n	7a28 <_vfiprintf_r+0x874>
    7a66:	462a      	mov	r2, r5
    7a68:	4645      	mov	r5, r8
    7a6a:	4690      	mov	r8, r2
    7a6c:	6067      	str	r7, [r4, #4]
    7a6e:	19db      	adds	r3, r3, r7
    7a70:	f8dd 250c 	ldr.w	r2, [sp, #1292]	; 0x50c
    7a74:	f8c4 8000 	str.w	r8, [r4]
    7a78:	3201      	adds	r2, #1
    7a7a:	f8cd 3510 	str.w	r3, [sp, #1296]	; 0x510
    7a7e:	2a07      	cmp	r2, #7
    7a80:	f8cd 250c 	str.w	r2, [sp, #1292]	; 0x50c
    7a84:	f300 81ba 	bgt.w	7dfc <_vfiprintf_r+0xc48>
    7a88:	3408      	adds	r4, #8
    7a8a:	e6c4      	b.n	7816 <_vfiprintf_r+0x662>
    7a8c:	9802      	ldr	r0, [sp, #8]
    7a8e:	4649      	mov	r1, r9
    7a90:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7a94:	f7ff fb80 	bl	7198 <__sprint_r>
    7a98:	2800      	cmp	r0, #0
    7a9a:	d19c      	bne.n	79d6 <_vfiprintf_r+0x822>
    7a9c:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7aa0:	f50d 6294 	add.w	r2, sp, #1184	; 0x4a0
    7aa4:	e70f      	b.n	78c6 <_vfiprintf_r+0x712>
    7aa6:	9802      	ldr	r0, [sp, #8]
    7aa8:	4649      	mov	r1, r9
    7aaa:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7aae:	f7ff fb73 	bl	7198 <__sprint_r>
    7ab2:	2800      	cmp	r0, #0
    7ab4:	d18f      	bne.n	79d6 <_vfiprintf_r+0x822>
    7ab6:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7aba:	e401      	b.n	72c0 <_vfiprintf_r+0x10c>
    7abc:	9802      	ldr	r0, [sp, #8]
    7abe:	4649      	mov	r1, r9
    7ac0:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7ac4:	f7ff fb68 	bl	7198 <__sprint_r>
    7ac8:	2800      	cmp	r0, #0
    7aca:	d184      	bne.n	79d6 <_vfiprintf_r+0x822>
    7acc:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7ad0:	e745      	b.n	795e <_vfiprintf_r+0x7aa>
    7ad2:	9802      	ldr	r0, [sp, #8]
    7ad4:	4649      	mov	r1, r9
    7ad6:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7ada:	f7ff fb5d 	bl	7198 <__sprint_r>
    7ade:	2800      	cmp	r0, #0
    7ae0:	f47f af79 	bne.w	79d6 <_vfiprintf_r+0x822>
    7ae4:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7ae8:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7aec:	e6d9      	b.n	78a2 <_vfiprintf_r+0x6ee>
    7aee:	9802      	ldr	r0, [sp, #8]
    7af0:	4649      	mov	r1, r9
    7af2:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7af6:	f7ff fb4f 	bl	7198 <__sprint_r>
    7afa:	2800      	cmp	r0, #0
    7afc:	f47f af6b 	bne.w	79d6 <_vfiprintf_r+0x822>
    7b00:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7b04:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7b08:	e67f      	b.n	780a <_vfiprintf_r+0x656>
    7b0a:	9802      	ldr	r0, [sp, #8]
    7b0c:	4649      	mov	r1, r9
    7b0e:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7b12:	f7ff fb41 	bl	7198 <__sprint_r>
    7b16:	2800      	cmp	r0, #0
    7b18:	f47f af5d 	bne.w	79d6 <_vfiprintf_r+0x822>
    7b1c:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7b20:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7b24:	e65d      	b.n	77e2 <_vfiprintf_r+0x62e>
    7b26:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    7b2a:	2b00      	cmp	r3, #0
    7b2c:	f6ff ab84 	blt.w	7238 <_vfiprintf_r+0x84>
    7b30:	6a37      	ldr	r7, [r6, #32]
    7b32:	f02c 0c02 	bic.w	ip, ip, #2
    7b36:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    7b3a:	f50d 6487 	add.w	r4, sp, #1080	; 0x438
    7b3e:	f8ad c444 	strh.w	ip, [sp, #1092]	; 0x444
    7b42:	462a      	mov	r2, r5
    7b44:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    7b48:	465b      	mov	r3, fp
    7b4a:	9802      	ldr	r0, [sp, #8]
    7b4c:	4621      	mov	r1, r4
    7b4e:	ad0e      	add	r5, sp, #56	; 0x38
    7b50:	f8cd 7458 	str.w	r7, [sp, #1112]	; 0x458
    7b54:	f8cd 5448 	str.w	r5, [sp, #1096]	; 0x448
    7b58:	2700      	movs	r7, #0
    7b5a:	f8cd 5438 	str.w	r5, [sp, #1080]	; 0x438
    7b5e:	f44f 6580 	mov.w	r5, #1024	; 0x400
    7b62:	f8cd e460 	str.w	lr, [sp, #1120]	; 0x460
    7b66:	f8ad c446 	strh.w	ip, [sp, #1094]	; 0x446
    7b6a:	f8cd 544c 	str.w	r5, [sp, #1100]	; 0x44c
    7b6e:	f8cd 7450 	str.w	r7, [sp, #1104]	; 0x450
    7b72:	f8cd 5440 	str.w	r5, [sp, #1088]	; 0x440
    7b76:	f7ff fb1d 	bl	71b4 <_vfiprintf_r>
    7b7a:	2800      	cmp	r0, #0
    7b7c:	9006      	str	r0, [sp, #24]
    7b7e:	db09      	blt.n	7b94 <_vfiprintf_r+0x9e0>
    7b80:	4621      	mov	r1, r4
    7b82:	9802      	ldr	r0, [sp, #8]
    7b84:	f7fe fa10 	bl	5fa8 <_fflush_r>
    7b88:	9906      	ldr	r1, [sp, #24]
    7b8a:	42b8      	cmp	r0, r7
    7b8c:	bf18      	it	ne
    7b8e:	f04f 31ff 	movne.w	r1, #4294967295
    7b92:	9106      	str	r1, [sp, #24]
    7b94:	f8bd 3444 	ldrh.w	r3, [sp, #1092]	; 0x444
    7b98:	f013 0f40 	tst.w	r3, #64	; 0x40
    7b9c:	f43f af23 	beq.w	79e6 <_vfiprintf_r+0x832>
    7ba0:	89b3      	ldrh	r3, [r6, #12]
    7ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    7ba6:	81b3      	strh	r3, [r6, #12]
    7ba8:	e71d      	b.n	79e6 <_vfiprintf_r+0x832>
    7baa:	f7fe fb6d 	bl	6288 <__sinit>
    7bae:	f649 2394 	movw	r3, #39572	; 0x9a94
    7bb2:	f2c0 0300 	movt	r3, #0
    7bb6:	429e      	cmp	r6, r3
    7bb8:	f47f ab11 	bne.w	71de <_vfiprintf_r+0x2a>
    7bbc:	9802      	ldr	r0, [sp, #8]
    7bbe:	6846      	ldr	r6, [r0, #4]
    7bc0:	f7ff bb1c 	b.w	71fc <_vfiprintf_r+0x48>
    7bc4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    7bc6:	980a      	ldr	r0, [sp, #40]	; 0x28
    7bc8:	4613      	mov	r3, r2
    7bca:	9208      	str	r2, [sp, #32]
    7bcc:	f00a 020f 	and.w	r2, sl, #15
    7bd0:	ea4f 111a 	mov.w	r1, sl, lsr #4
    7bd4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    7bd8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    7bdc:	5c82      	ldrb	r2, [r0, r2]
    7bde:	468a      	mov	sl, r1
    7be0:	46e3      	mov	fp, ip
    7be2:	ea5a 0c0b 	orrs.w	ip, sl, fp
    7be6:	f803 2d01 	strb.w	r2, [r3, #-1]!
    7bea:	d1ef      	bne.n	7bcc <_vfiprintf_r+0xa18>
    7bec:	980d      	ldr	r0, [sp, #52]	; 0x34
    7bee:	9308      	str	r3, [sp, #32]
    7bf0:	1ac0      	subs	r0, r0, r3
    7bf2:	9005      	str	r0, [sp, #20]
    7bf4:	e6d2      	b.n	799c <_vfiprintf_r+0x7e8>
    7bf6:	2209      	movs	r2, #9
    7bf8:	2300      	movs	r3, #0
    7bfa:	4552      	cmp	r2, sl
    7bfc:	eb73 000b 	sbcs.w	r0, r3, fp
    7c00:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    7c04:	d21f      	bcs.n	7c46 <_vfiprintf_r+0xa92>
    7c06:	4623      	mov	r3, r4
    7c08:	4644      	mov	r4, r8
    7c0a:	46b8      	mov	r8, r7
    7c0c:	461f      	mov	r7, r3
    7c0e:	4650      	mov	r0, sl
    7c10:	4659      	mov	r1, fp
    7c12:	220a      	movs	r2, #10
    7c14:	2300      	movs	r3, #0
    7c16:	f001 f8dd 	bl	8dd4 <__aeabi_uldivmod>
    7c1a:	2300      	movs	r3, #0
    7c1c:	4650      	mov	r0, sl
    7c1e:	4659      	mov	r1, fp
    7c20:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    7c24:	220a      	movs	r2, #10
    7c26:	f804 cd01 	strb.w	ip, [r4, #-1]!
    7c2a:	f001 f8d3 	bl	8dd4 <__aeabi_uldivmod>
    7c2e:	2209      	movs	r2, #9
    7c30:	2300      	movs	r3, #0
    7c32:	4682      	mov	sl, r0
    7c34:	468b      	mov	fp, r1
    7c36:	4552      	cmp	r2, sl
    7c38:	eb73 030b 	sbcs.w	r3, r3, fp
    7c3c:	d3e7      	bcc.n	7c0e <_vfiprintf_r+0xa5a>
    7c3e:	463b      	mov	r3, r7
    7c40:	4647      	mov	r7, r8
    7c42:	46a0      	mov	r8, r4
    7c44:	461c      	mov	r4, r3
    7c46:	f108 30ff 	add.w	r0, r8, #4294967295
    7c4a:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    7c4e:	9008      	str	r0, [sp, #32]
    7c50:	f808 ac01 	strb.w	sl, [r8, #-1]
    7c54:	990d      	ldr	r1, [sp, #52]	; 0x34
    7c56:	1a09      	subs	r1, r1, r0
    7c58:	9105      	str	r1, [sp, #20]
    7c5a:	e69f      	b.n	799c <_vfiprintf_r+0x7e8>
    7c5c:	9901      	ldr	r1, [sp, #4]
    7c5e:	f011 0f10 	tst.w	r1, #16
    7c62:	d17c      	bne.n	7d5e <_vfiprintf_r+0xbaa>
    7c64:	9a01      	ldr	r2, [sp, #4]
    7c66:	f012 0f40 	tst.w	r2, #64	; 0x40
    7c6a:	d078      	beq.n	7d5e <_vfiprintf_r+0xbaa>
    7c6c:	f8bb a000 	ldrh.w	sl, [fp]
    7c70:	2101      	movs	r1, #1
    7c72:	f10b 0b04 	add.w	fp, fp, #4
    7c76:	f8cd b00c 	str.w	fp, [sp, #12]
    7c7a:	f1ba 0200 	subs.w	r2, sl, #0
    7c7e:	bf18      	it	ne
    7c80:	2201      	movne	r2, #1
    7c82:	46d2      	mov	sl, sl
    7c84:	f04f 0b00 	mov.w	fp, #0
    7c88:	f7ff bbab 	b.w	73e2 <_vfiprintf_r+0x22e>
    7c8c:	9901      	ldr	r1, [sp, #4]
    7c8e:	f011 0f10 	tst.w	r1, #16
    7c92:	d146      	bne.n	7d22 <_vfiprintf_r+0xb6e>
    7c94:	9a01      	ldr	r2, [sp, #4]
    7c96:	f012 0f40 	tst.w	r2, #64	; 0x40
    7c9a:	d042      	beq.n	7d22 <_vfiprintf_r+0xb6e>
    7c9c:	f9bb a000 	ldrsh.w	sl, [fp]
    7ca0:	f10b 0b04 	add.w	fp, fp, #4
    7ca4:	f8cd b00c 	str.w	fp, [sp, #12]
    7ca8:	46d2      	mov	sl, sl
    7caa:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7cae:	f7ff bbf6 	b.w	749e <_vfiprintf_r+0x2ea>
    7cb2:	9a01      	ldr	r2, [sp, #4]
    7cb4:	f012 0310 	ands.w	r3, r2, #16
    7cb8:	d16a      	bne.n	7d90 <_vfiprintf_r+0xbdc>
    7cba:	f8dd c004 	ldr.w	ip, [sp, #4]
    7cbe:	f01c 0140 	ands.w	r1, ip, #64	; 0x40
    7cc2:	d065      	beq.n	7d90 <_vfiprintf_r+0xbdc>
    7cc4:	f8bb a000 	ldrh.w	sl, [fp]
    7cc8:	4619      	mov	r1, r3
    7cca:	f10b 0b04 	add.w	fp, fp, #4
    7cce:	f8cd b00c 	str.w	fp, [sp, #12]
    7cd2:	f1ba 0200 	subs.w	r2, sl, #0
    7cd6:	bf18      	it	ne
    7cd8:	2201      	movne	r2, #1
    7cda:	46d2      	mov	sl, sl
    7cdc:	f04f 0b00 	mov.w	fp, #0
    7ce0:	f7ff bb7f 	b.w	73e2 <_vfiprintf_r+0x22e>
    7ce4:	9a01      	ldr	r2, [sp, #4]
    7ce6:	2102      	movs	r1, #2
    7ce8:	f88d 3515 	strb.w	r3, [sp, #1301]	; 0x515
    7cec:	2330      	movs	r3, #48	; 0x30
    7cee:	f042 0202 	orr.w	r2, r2, #2
    7cf2:	f88d 3514 	strb.w	r3, [sp, #1300]	; 0x514
    7cf6:	9201      	str	r2, [sp, #4]
    7cf8:	2201      	movs	r2, #1
    7cfa:	f7ff bb72 	b.w	73e2 <_vfiprintf_r+0x22e>
    7cfe:	9802      	ldr	r0, [sp, #8]
    7d00:	4649      	mov	r1, r9
    7d02:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7d06:	f7ff fa47 	bl	7198 <__sprint_r>
    7d0a:	2800      	cmp	r0, #0
    7d0c:	f47f ae63 	bne.w	79d6 <_vfiprintf_r+0x822>
    7d10:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7d14:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7d18:	e54e      	b.n	77b8 <_vfiprintf_r+0x604>
    7d1a:	980d      	ldr	r0, [sp, #52]	; 0x34
    7d1c:	1a40      	subs	r0, r0, r1
    7d1e:	9005      	str	r0, [sp, #20]
    7d20:	e63c      	b.n	799c <_vfiprintf_r+0x7e8>
    7d22:	f8db 3000 	ldr.w	r3, [fp]
    7d26:	f10b 0b04 	add.w	fp, fp, #4
    7d2a:	f8cd b00c 	str.w	fp, [sp, #12]
    7d2e:	469a      	mov	sl, r3
    7d30:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7d34:	f1ba 0f00 	cmp.w	sl, #0
    7d38:	f17b 0300 	sbcs.w	r3, fp, #0
    7d3c:	f6bf abb5 	bge.w	74aa <_vfiprintf_r+0x2f6>
    7d40:	f1da 0a00 	rsbs	sl, sl, #0
    7d44:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    7d48:	232d      	movs	r3, #45	; 0x2d
    7d4a:	ea5a 000b 	orrs.w	r0, sl, fp
    7d4e:	f88d 3517 	strb.w	r3, [sp, #1303]	; 0x517
    7d52:	bf0c      	ite	eq
    7d54:	2200      	moveq	r2, #0
    7d56:	2201      	movne	r2, #1
    7d58:	2101      	movs	r1, #1
    7d5a:	f7ff bb46 	b.w	73ea <_vfiprintf_r+0x236>
    7d5e:	f8db 3000 	ldr.w	r3, [fp]
    7d62:	2101      	movs	r1, #1
    7d64:	f10b 0b04 	add.w	fp, fp, #4
    7d68:	f8cd b00c 	str.w	fp, [sp, #12]
    7d6c:	1e1a      	subs	r2, r3, #0
    7d6e:	bf18      	it	ne
    7d70:	2201      	movne	r2, #1
    7d72:	469a      	mov	sl, r3
    7d74:	f04f 0b00 	mov.w	fp, #0
    7d78:	f7ff bb33 	b.w	73e2 <_vfiprintf_r+0x22e>
    7d7c:	f8db 2000 	ldr.w	r2, [fp]
    7d80:	f10b 0b04 	add.w	fp, fp, #4
    7d84:	f8cd b00c 	str.w	fp, [sp, #12]
    7d88:	4692      	mov	sl, r2
    7d8a:	f04f 0b00 	mov.w	fp, #0
    7d8e:	e49d      	b.n	76cc <_vfiprintf_r+0x518>
    7d90:	f8db 3000 	ldr.w	r3, [fp]
    7d94:	f10b 0b04 	add.w	fp, fp, #4
    7d98:	f8cd b00c 	str.w	fp, [sp, #12]
    7d9c:	1e1a      	subs	r2, r3, #0
    7d9e:	bf18      	it	ne
    7da0:	2201      	movne	r2, #1
    7da2:	469a      	mov	sl, r3
    7da4:	f04f 0b00 	mov.w	fp, #0
    7da8:	f7ff bb1b 	b.w	73e2 <_vfiprintf_r+0x22e>
    7dac:	782b      	ldrb	r3, [r5, #0]
    7dae:	462a      	mov	r2, r5
    7db0:	f7ff ba9d 	b.w	72ee <_vfiprintf_r+0x13a>
    7db4:	f8db 3000 	ldr.w	r3, [fp]
    7db8:	f10b 0b04 	add.w	fp, fp, #4
    7dbc:	9a06      	ldr	r2, [sp, #24]
    7dbe:	4610      	mov	r0, r2
    7dc0:	ea4f 71e0 	mov.w	r1, r0, asr #31
    7dc4:	e9c3 0100 	strd	r0, r1, [r3]
    7dc8:	f7ff ba4c 	b.w	7264 <_vfiprintf_r+0xb0>
    7dcc:	9801      	ldr	r0, [sp, #4]
    7dce:	1c6a      	adds	r2, r5, #1
    7dd0:	f040 0020 	orr.w	r0, r0, #32
    7dd4:	9001      	str	r0, [sp, #4]
    7dd6:	786b      	ldrb	r3, [r5, #1]
    7dd8:	f7ff ba89 	b.w	72ee <_vfiprintf_r+0x13a>
    7ddc:	f8db 3000 	ldr.w	r3, [fp]
    7de0:	f10b 0b04 	add.w	fp, fp, #4
    7de4:	9806      	ldr	r0, [sp, #24]
    7de6:	6018      	str	r0, [r3, #0]
    7de8:	f7ff ba3c 	b.w	7264 <_vfiprintf_r+0xb0>
    7dec:	2200      	movs	r2, #0
    7dee:	9705      	str	r7, [sp, #20]
    7df0:	9207      	str	r2, [sp, #28]
    7df2:	e5d6      	b.n	79a2 <_vfiprintf_r+0x7ee>
    7df4:	9902      	ldr	r1, [sp, #8]
    7df6:	688e      	ldr	r6, [r1, #8]
    7df8:	f7ff ba00 	b.w	71fc <_vfiprintf_r+0x48>
    7dfc:	9802      	ldr	r0, [sp, #8]
    7dfe:	4649      	mov	r1, r9
    7e00:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7e04:	f7ff f9c8 	bl	7198 <__sprint_r>
    7e08:	2800      	cmp	r0, #0
    7e0a:	f47f ade4 	bne.w	79d6 <_vfiprintf_r+0x822>
    7e0e:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7e12:	f50d 6494 	add.w	r4, sp, #1184	; 0x4a0
    7e16:	e4fe      	b.n	7816 <_vfiprintf_r+0x662>
    7e18:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7e1c:	464e      	mov	r6, r9
    7e1e:	2b00      	cmp	r3, #0
    7e20:	f43f adda 	beq.w	79d8 <_vfiprintf_r+0x824>
    7e24:	9802      	ldr	r0, [sp, #8]
    7e26:	4649      	mov	r1, r9
    7e28:	f50d 62a1 	add.w	r2, sp, #1288	; 0x508
    7e2c:	f7ff f9b4 	bl	7198 <__sprint_r>
    7e30:	e5d2      	b.n	79d8 <_vfiprintf_r+0x824>
    7e32:	2100      	movs	r1, #0
    7e34:	9107      	str	r1, [sp, #28]
    7e36:	f7ff f97f 	bl	7138 <strlen>
    7e3a:	9005      	str	r0, [sp, #20]
    7e3c:	e5b1      	b.n	79a2 <_vfiprintf_r+0x7ee>
    7e3e:	2f06      	cmp	r7, #6
    7e40:	bf28      	it	cs
    7e42:	2706      	movcs	r7, #6
    7e44:	f649 3344 	movw	r3, #39748	; 0x9b44
    7e48:	f2c0 0300 	movt	r3, #0
    7e4c:	ea27 7ce7 	bic.w	ip, r7, r7, asr #31
    7e50:	9705      	str	r7, [sp, #20]
    7e52:	9308      	str	r3, [sp, #32]
    7e54:	f8cd c00c 	str.w	ip, [sp, #12]
    7e58:	f7ff bbca 	b.w	75f0 <_vfiprintf_r+0x43c>
    7e5c:	2700      	movs	r7, #0
    7e5e:	4615      	mov	r5, r2
    7e60:	f7ff ba46 	b.w	72f0 <_vfiprintf_r+0x13c>
    7e64:	f649 22fc 	movw	r2, #39676	; 0x9afc
    7e68:	f8dd 3510 	ldr.w	r3, [sp, #1296]	; 0x510
    7e6c:	f2c0 0200 	movt	r2, #0
    7e70:	9209      	str	r2, [sp, #36]	; 0x24
    7e72:	e402      	b.n	767a <_vfiprintf_r+0x4c6>
    7e74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    7e76:	9908      	ldr	r1, [sp, #32]
    7e78:	1a51      	subs	r1, r2, r1
    7e7a:	9105      	str	r1, [sp, #20]
    7e7c:	e58e      	b.n	799c <_vfiprintf_r+0x7e8>
    7e7e:	9802      	ldr	r0, [sp, #8]
    7e80:	4631      	mov	r1, r6
    7e82:	f000 f825 	bl	7ed0 <__swsetup_r>
    7e86:	2800      	cmp	r0, #0
    7e88:	f47f adaa 	bne.w	79e0 <_vfiprintf_r+0x82c>
    7e8c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7e90:	fa1f f38c 	uxth.w	r3, ip
    7e94:	f7ff b9cb 	b.w	722e <_vfiprintf_r+0x7a>
    7e98:	f8db 7000 	ldr.w	r7, [fp]
    7e9c:	f10b 0b04 	add.w	fp, fp, #4
    7ea0:	7813      	ldrb	r3, [r2, #0]
    7ea2:	2f00      	cmp	r7, #0
    7ea4:	bfb8      	it	lt
    7ea6:	f04f 37ff 	movlt.w	r7, #4294967295
    7eaa:	f7ff ba20 	b.w	72ee <_vfiprintf_r+0x13a>
    7eae:	bf00      	nop
    7eb0:	00009b0c 	.word	0x00009b0c

00007eb4 <vfiprintf>:
    7eb4:	b410      	push	{r4}
    7eb6:	f240 5440 	movw	r4, #1344	; 0x540
    7eba:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7ebe:	468c      	mov	ip, r1
    7ec0:	4613      	mov	r3, r2
    7ec2:	4601      	mov	r1, r0
    7ec4:	4662      	mov	r2, ip
    7ec6:	6820      	ldr	r0, [r4, #0]
    7ec8:	bc10      	pop	{r4}
    7eca:	f7ff b973 	b.w	71b4 <_vfiprintf_r>
    7ece:	bf00      	nop

00007ed0 <__swsetup_r>:
    7ed0:	b570      	push	{r4, r5, r6, lr}
    7ed2:	f240 5540 	movw	r5, #1344	; 0x540
    7ed6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7eda:	4606      	mov	r6, r0
    7edc:	460c      	mov	r4, r1
    7ede:	6828      	ldr	r0, [r5, #0]
    7ee0:	b110      	cbz	r0, 7ee8 <__swsetup_r+0x18>
    7ee2:	6983      	ldr	r3, [r0, #24]
    7ee4:	2b00      	cmp	r3, #0
    7ee6:	d036      	beq.n	7f56 <__swsetup_r+0x86>
    7ee8:	f649 2394 	movw	r3, #39572	; 0x9a94
    7eec:	f2c0 0300 	movt	r3, #0
    7ef0:	429c      	cmp	r4, r3
    7ef2:	d038      	beq.n	7f66 <__swsetup_r+0x96>
    7ef4:	f649 23b4 	movw	r3, #39604	; 0x9ab4
    7ef8:	f2c0 0300 	movt	r3, #0
    7efc:	429c      	cmp	r4, r3
    7efe:	d041      	beq.n	7f84 <__swsetup_r+0xb4>
    7f00:	f649 23d4 	movw	r3, #39636	; 0x9ad4
    7f04:	f2c0 0300 	movt	r3, #0
    7f08:	429c      	cmp	r4, r3
    7f0a:	bf04      	itt	eq
    7f0c:	682b      	ldreq	r3, [r5, #0]
    7f0e:	68dc      	ldreq	r4, [r3, #12]
    7f10:	89a2      	ldrh	r2, [r4, #12]
    7f12:	4611      	mov	r1, r2
    7f14:	b293      	uxth	r3, r2
    7f16:	f013 0f08 	tst.w	r3, #8
    7f1a:	4618      	mov	r0, r3
    7f1c:	bf18      	it	ne
    7f1e:	6922      	ldrne	r2, [r4, #16]
    7f20:	d033      	beq.n	7f8a <__swsetup_r+0xba>
    7f22:	b31a      	cbz	r2, 7f6c <__swsetup_r+0x9c>
    7f24:	f013 0101 	ands.w	r1, r3, #1
    7f28:	d007      	beq.n	7f3a <__swsetup_r+0x6a>
    7f2a:	6963      	ldr	r3, [r4, #20]
    7f2c:	2100      	movs	r1, #0
    7f2e:	60a1      	str	r1, [r4, #8]
    7f30:	425b      	negs	r3, r3
    7f32:	61a3      	str	r3, [r4, #24]
    7f34:	b142      	cbz	r2, 7f48 <__swsetup_r+0x78>
    7f36:	2000      	movs	r0, #0
    7f38:	bd70      	pop	{r4, r5, r6, pc}
    7f3a:	f013 0f02 	tst.w	r3, #2
    7f3e:	bf08      	it	eq
    7f40:	6961      	ldreq	r1, [r4, #20]
    7f42:	60a1      	str	r1, [r4, #8]
    7f44:	2a00      	cmp	r2, #0
    7f46:	d1f6      	bne.n	7f36 <__swsetup_r+0x66>
    7f48:	89a3      	ldrh	r3, [r4, #12]
    7f4a:	f013 0f80 	tst.w	r3, #128	; 0x80
    7f4e:	d0f2      	beq.n	7f36 <__swsetup_r+0x66>
    7f50:	f04f 30ff 	mov.w	r0, #4294967295
    7f54:	bd70      	pop	{r4, r5, r6, pc}
    7f56:	f7fe f997 	bl	6288 <__sinit>
    7f5a:	f649 2394 	movw	r3, #39572	; 0x9a94
    7f5e:	f2c0 0300 	movt	r3, #0
    7f62:	429c      	cmp	r4, r3
    7f64:	d1c6      	bne.n	7ef4 <__swsetup_r+0x24>
    7f66:	682b      	ldr	r3, [r5, #0]
    7f68:	685c      	ldr	r4, [r3, #4]
    7f6a:	e7d1      	b.n	7f10 <__swsetup_r+0x40>
    7f6c:	f403 7120 	and.w	r1, r3, #640	; 0x280
    7f70:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    7f74:	d0d6      	beq.n	7f24 <__swsetup_r+0x54>
    7f76:	4630      	mov	r0, r6
    7f78:	4621      	mov	r1, r4
    7f7a:	f000 fa5d 	bl	8438 <__smakebuf_r>
    7f7e:	89a3      	ldrh	r3, [r4, #12]
    7f80:	6922      	ldr	r2, [r4, #16]
    7f82:	e7cf      	b.n	7f24 <__swsetup_r+0x54>
    7f84:	682b      	ldr	r3, [r5, #0]
    7f86:	689c      	ldr	r4, [r3, #8]
    7f88:	e7c2      	b.n	7f10 <__swsetup_r+0x40>
    7f8a:	f013 0f10 	tst.w	r3, #16
    7f8e:	d0df      	beq.n	7f50 <__swsetup_r+0x80>
    7f90:	f013 0f04 	tst.w	r3, #4
    7f94:	bf08      	it	eq
    7f96:	6922      	ldreq	r2, [r4, #16]
    7f98:	d017      	beq.n	7fca <__swsetup_r+0xfa>
    7f9a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7f9c:	b151      	cbz	r1, 7fb4 <__swsetup_r+0xe4>
    7f9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
    7fa2:	4299      	cmp	r1, r3
    7fa4:	d003      	beq.n	7fae <__swsetup_r+0xde>
    7fa6:	4630      	mov	r0, r6
    7fa8:	f7fe fa18 	bl	63dc <_free_r>
    7fac:	89a2      	ldrh	r2, [r4, #12]
    7fae:	b290      	uxth	r0, r2
    7fb0:	2300      	movs	r3, #0
    7fb2:	6363      	str	r3, [r4, #52]	; 0x34
    7fb4:	6922      	ldr	r2, [r4, #16]
    7fb6:	f64f 71db 	movw	r1, #65499	; 0xffdb
    7fba:	f2c0 0100 	movt	r1, #0
    7fbe:	2300      	movs	r3, #0
    7fc0:	ea00 0101 	and.w	r1, r0, r1
    7fc4:	6063      	str	r3, [r4, #4]
    7fc6:	81a1      	strh	r1, [r4, #12]
    7fc8:	6022      	str	r2, [r4, #0]
    7fca:	f041 0308 	orr.w	r3, r1, #8
    7fce:	81a3      	strh	r3, [r4, #12]
    7fd0:	b29b      	uxth	r3, r3
    7fd2:	e7a6      	b.n	7f22 <__swsetup_r+0x52>

00007fd4 <abort>:
    7fd4:	b508      	push	{r3, lr}
    7fd6:	2006      	movs	r0, #6
    7fd8:	f000 fd00 	bl	89dc <raise>
    7fdc:	2001      	movs	r0, #1
    7fde:	f7fc f803 	bl	3fe8 <_exit>
    7fe2:	bf00      	nop

00007fe4 <_close_r>:
    7fe4:	b538      	push	{r3, r4, r5, lr}
    7fe6:	f640 7464 	movw	r4, #3940	; 0xf64
    7fea:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7fee:	4605      	mov	r5, r0
    7ff0:	4608      	mov	r0, r1
    7ff2:	2300      	movs	r3, #0
    7ff4:	6023      	str	r3, [r4, #0]
    7ff6:	f7fb ffeb 	bl	3fd0 <_close>
    7ffa:	f1b0 3fff 	cmp.w	r0, #4294967295
    7ffe:	d000      	beq.n	8002 <_close_r+0x1e>
    8000:	bd38      	pop	{r3, r4, r5, pc}
    8002:	6823      	ldr	r3, [r4, #0]
    8004:	2b00      	cmp	r3, #0
    8006:	d0fb      	beq.n	8000 <_close_r+0x1c>
    8008:	602b      	str	r3, [r5, #0]
    800a:	bd38      	pop	{r3, r4, r5, pc}

0000800c <_fclose_r>:
    800c:	b570      	push	{r4, r5, r6, lr}
    800e:	4605      	mov	r5, r0
    8010:	460c      	mov	r4, r1
    8012:	2900      	cmp	r1, #0
    8014:	d04b      	beq.n	80ae <_fclose_r+0xa2>
    8016:	f7fe f883 	bl	6120 <__sfp_lock_acquire>
    801a:	b115      	cbz	r5, 8022 <_fclose_r+0x16>
    801c:	69ab      	ldr	r3, [r5, #24]
    801e:	2b00      	cmp	r3, #0
    8020:	d048      	beq.n	80b4 <_fclose_r+0xa8>
    8022:	f649 2394 	movw	r3, #39572	; 0x9a94
    8026:	f2c0 0300 	movt	r3, #0
    802a:	429c      	cmp	r4, r3
    802c:	bf08      	it	eq
    802e:	686c      	ldreq	r4, [r5, #4]
    8030:	d00e      	beq.n	8050 <_fclose_r+0x44>
    8032:	f649 23b4 	movw	r3, #39604	; 0x9ab4
    8036:	f2c0 0300 	movt	r3, #0
    803a:	429c      	cmp	r4, r3
    803c:	bf08      	it	eq
    803e:	68ac      	ldreq	r4, [r5, #8]
    8040:	d006      	beq.n	8050 <_fclose_r+0x44>
    8042:	f649 23d4 	movw	r3, #39636	; 0x9ad4
    8046:	f2c0 0300 	movt	r3, #0
    804a:	429c      	cmp	r4, r3
    804c:	bf08      	it	eq
    804e:	68ec      	ldreq	r4, [r5, #12]
    8050:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    8054:	b33e      	cbz	r6, 80a6 <_fclose_r+0x9a>
    8056:	4628      	mov	r0, r5
    8058:	4621      	mov	r1, r4
    805a:	f7fd ffa5 	bl	5fa8 <_fflush_r>
    805e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8060:	4606      	mov	r6, r0
    8062:	b13b      	cbz	r3, 8074 <_fclose_r+0x68>
    8064:	4628      	mov	r0, r5
    8066:	6a21      	ldr	r1, [r4, #32]
    8068:	4798      	blx	r3
    806a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    806e:	bf28      	it	cs
    8070:	f04f 36ff 	movcs.w	r6, #4294967295
    8074:	89a3      	ldrh	r3, [r4, #12]
    8076:	f013 0f80 	tst.w	r3, #128	; 0x80
    807a:	d11f      	bne.n	80bc <_fclose_r+0xb0>
    807c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    807e:	b141      	cbz	r1, 8092 <_fclose_r+0x86>
    8080:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8084:	4299      	cmp	r1, r3
    8086:	d002      	beq.n	808e <_fclose_r+0x82>
    8088:	4628      	mov	r0, r5
    808a:	f7fe f9a7 	bl	63dc <_free_r>
    808e:	2300      	movs	r3, #0
    8090:	6363      	str	r3, [r4, #52]	; 0x34
    8092:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    8094:	b121      	cbz	r1, 80a0 <_fclose_r+0x94>
    8096:	4628      	mov	r0, r5
    8098:	f7fe f9a0 	bl	63dc <_free_r>
    809c:	2300      	movs	r3, #0
    809e:	64a3      	str	r3, [r4, #72]	; 0x48
    80a0:	f04f 0300 	mov.w	r3, #0
    80a4:	81a3      	strh	r3, [r4, #12]
    80a6:	f7fe f83d 	bl	6124 <__sfp_lock_release>
    80aa:	4630      	mov	r0, r6
    80ac:	bd70      	pop	{r4, r5, r6, pc}
    80ae:	460e      	mov	r6, r1
    80b0:	4630      	mov	r0, r6
    80b2:	bd70      	pop	{r4, r5, r6, pc}
    80b4:	4628      	mov	r0, r5
    80b6:	f7fe f8e7 	bl	6288 <__sinit>
    80ba:	e7b2      	b.n	8022 <_fclose_r+0x16>
    80bc:	4628      	mov	r0, r5
    80be:	6921      	ldr	r1, [r4, #16]
    80c0:	f7fe f98c 	bl	63dc <_free_r>
    80c4:	e7da      	b.n	807c <_fclose_r+0x70>
    80c6:	bf00      	nop

000080c8 <fclose>:
    80c8:	f240 5340 	movw	r3, #1344	; 0x540
    80cc:	4601      	mov	r1, r0
    80ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    80d2:	6818      	ldr	r0, [r3, #0]
    80d4:	e79a      	b.n	800c <_fclose_r>
    80d6:	bf00      	nop

000080d8 <__sfvwrite_r>:
    80d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    80dc:	6893      	ldr	r3, [r2, #8]
    80de:	b085      	sub	sp, #20
    80e0:	4690      	mov	r8, r2
    80e2:	460c      	mov	r4, r1
    80e4:	9003      	str	r0, [sp, #12]
    80e6:	2b00      	cmp	r3, #0
    80e8:	d064      	beq.n	81b4 <__sfvwrite_r+0xdc>
    80ea:	8988      	ldrh	r0, [r1, #12]
    80ec:	fa1f fa80 	uxth.w	sl, r0
    80f0:	f01a 0f08 	tst.w	sl, #8
    80f4:	f000 80a0 	beq.w	8238 <__sfvwrite_r+0x160>
    80f8:	690b      	ldr	r3, [r1, #16]
    80fa:	2b00      	cmp	r3, #0
    80fc:	f000 809c 	beq.w	8238 <__sfvwrite_r+0x160>
    8100:	f01a 0b02 	ands.w	fp, sl, #2
    8104:	f8d8 5000 	ldr.w	r5, [r8]
    8108:	bf1c      	itt	ne
    810a:	f04f 0a00 	movne.w	sl, #0
    810e:	4657      	movne	r7, sl
    8110:	d136      	bne.n	8180 <__sfvwrite_r+0xa8>
    8112:	f01a 0a01 	ands.w	sl, sl, #1
    8116:	bf1d      	ittte	ne
    8118:	46dc      	movne	ip, fp
    811a:	46d9      	movne	r9, fp
    811c:	465f      	movne	r7, fp
    811e:	4656      	moveq	r6, sl
    8120:	d152      	bne.n	81c8 <__sfvwrite_r+0xf0>
    8122:	b326      	cbz	r6, 816e <__sfvwrite_r+0x96>
    8124:	b280      	uxth	r0, r0
    8126:	68a7      	ldr	r7, [r4, #8]
    8128:	f410 7f00 	tst.w	r0, #512	; 0x200
    812c:	f000 808f 	beq.w	824e <__sfvwrite_r+0x176>
    8130:	42be      	cmp	r6, r7
    8132:	46bb      	mov	fp, r7
    8134:	f080 80a7 	bcs.w	8286 <__sfvwrite_r+0x1ae>
    8138:	6820      	ldr	r0, [r4, #0]
    813a:	4637      	mov	r7, r6
    813c:	46b3      	mov	fp, r6
    813e:	465a      	mov	r2, fp
    8140:	4651      	mov	r1, sl
    8142:	f7fe fe4d 	bl	6de0 <memmove>
    8146:	68a2      	ldr	r2, [r4, #8]
    8148:	6823      	ldr	r3, [r4, #0]
    814a:	46b1      	mov	r9, r6
    814c:	1bd7      	subs	r7, r2, r7
    814e:	60a7      	str	r7, [r4, #8]
    8150:	4637      	mov	r7, r6
    8152:	445b      	add	r3, fp
    8154:	6023      	str	r3, [r4, #0]
    8156:	f8d8 3008 	ldr.w	r3, [r8, #8]
    815a:	ebc9 0606 	rsb	r6, r9, r6
    815e:	44ca      	add	sl, r9
    8160:	1bdf      	subs	r7, r3, r7
    8162:	f8c8 7008 	str.w	r7, [r8, #8]
    8166:	b32f      	cbz	r7, 81b4 <__sfvwrite_r+0xdc>
    8168:	89a0      	ldrh	r0, [r4, #12]
    816a:	2e00      	cmp	r6, #0
    816c:	d1da      	bne.n	8124 <__sfvwrite_r+0x4c>
    816e:	f8d5 a000 	ldr.w	sl, [r5]
    8172:	686e      	ldr	r6, [r5, #4]
    8174:	3508      	adds	r5, #8
    8176:	e7d4      	b.n	8122 <__sfvwrite_r+0x4a>
    8178:	f8d5 a000 	ldr.w	sl, [r5]
    817c:	686f      	ldr	r7, [r5, #4]
    817e:	3508      	adds	r5, #8
    8180:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    8184:	bf34      	ite	cc
    8186:	463b      	movcc	r3, r7
    8188:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    818c:	4652      	mov	r2, sl
    818e:	9803      	ldr	r0, [sp, #12]
    8190:	2f00      	cmp	r7, #0
    8192:	d0f1      	beq.n	8178 <__sfvwrite_r+0xa0>
    8194:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    8196:	6a21      	ldr	r1, [r4, #32]
    8198:	47b0      	blx	r6
    819a:	2800      	cmp	r0, #0
    819c:	4482      	add	sl, r0
    819e:	ebc0 0707 	rsb	r7, r0, r7
    81a2:	f340 80ec 	ble.w	837e <__sfvwrite_r+0x2a6>
    81a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    81aa:	1a18      	subs	r0, r3, r0
    81ac:	f8c8 0008 	str.w	r0, [r8, #8]
    81b0:	2800      	cmp	r0, #0
    81b2:	d1e5      	bne.n	8180 <__sfvwrite_r+0xa8>
    81b4:	2000      	movs	r0, #0
    81b6:	b005      	add	sp, #20
    81b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    81bc:	f8d5 9000 	ldr.w	r9, [r5]
    81c0:	f04f 0c00 	mov.w	ip, #0
    81c4:	686f      	ldr	r7, [r5, #4]
    81c6:	3508      	adds	r5, #8
    81c8:	2f00      	cmp	r7, #0
    81ca:	d0f7      	beq.n	81bc <__sfvwrite_r+0xe4>
    81cc:	f1bc 0f00 	cmp.w	ip, #0
    81d0:	f000 80b5 	beq.w	833e <__sfvwrite_r+0x266>
    81d4:	6963      	ldr	r3, [r4, #20]
    81d6:	45bb      	cmp	fp, r7
    81d8:	bf34      	ite	cc
    81da:	46da      	movcc	sl, fp
    81dc:	46ba      	movcs	sl, r7
    81de:	68a6      	ldr	r6, [r4, #8]
    81e0:	6820      	ldr	r0, [r4, #0]
    81e2:	6922      	ldr	r2, [r4, #16]
    81e4:	199e      	adds	r6, r3, r6
    81e6:	4290      	cmp	r0, r2
    81e8:	bf94      	ite	ls
    81ea:	2200      	movls	r2, #0
    81ec:	2201      	movhi	r2, #1
    81ee:	45b2      	cmp	sl, r6
    81f0:	bfd4      	ite	le
    81f2:	2200      	movle	r2, #0
    81f4:	f002 0201 	andgt.w	r2, r2, #1
    81f8:	2a00      	cmp	r2, #0
    81fa:	f040 80ae 	bne.w	835a <__sfvwrite_r+0x282>
    81fe:	459a      	cmp	sl, r3
    8200:	f2c0 8082 	blt.w	8308 <__sfvwrite_r+0x230>
    8204:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    8206:	464a      	mov	r2, r9
    8208:	f8cd c004 	str.w	ip, [sp, #4]
    820c:	9803      	ldr	r0, [sp, #12]
    820e:	6a21      	ldr	r1, [r4, #32]
    8210:	47b0      	blx	r6
    8212:	f8dd c004 	ldr.w	ip, [sp, #4]
    8216:	1e06      	subs	r6, r0, #0
    8218:	f340 80b1 	ble.w	837e <__sfvwrite_r+0x2a6>
    821c:	ebbb 0b06 	subs.w	fp, fp, r6
    8220:	f000 8086 	beq.w	8330 <__sfvwrite_r+0x258>
    8224:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8228:	44b1      	add	r9, r6
    822a:	1bbf      	subs	r7, r7, r6
    822c:	1b9e      	subs	r6, r3, r6
    822e:	f8c8 6008 	str.w	r6, [r8, #8]
    8232:	2e00      	cmp	r6, #0
    8234:	d1c8      	bne.n	81c8 <__sfvwrite_r+0xf0>
    8236:	e7bd      	b.n	81b4 <__sfvwrite_r+0xdc>
    8238:	9803      	ldr	r0, [sp, #12]
    823a:	4621      	mov	r1, r4
    823c:	f7ff fe48 	bl	7ed0 <__swsetup_r>
    8240:	2800      	cmp	r0, #0
    8242:	f040 80d4 	bne.w	83ee <__sfvwrite_r+0x316>
    8246:	89a0      	ldrh	r0, [r4, #12]
    8248:	fa1f fa80 	uxth.w	sl, r0
    824c:	e758      	b.n	8100 <__sfvwrite_r+0x28>
    824e:	6820      	ldr	r0, [r4, #0]
    8250:	46b9      	mov	r9, r7
    8252:	6923      	ldr	r3, [r4, #16]
    8254:	4298      	cmp	r0, r3
    8256:	bf94      	ite	ls
    8258:	2300      	movls	r3, #0
    825a:	2301      	movhi	r3, #1
    825c:	42b7      	cmp	r7, r6
    825e:	bf2c      	ite	cs
    8260:	2300      	movcs	r3, #0
    8262:	f003 0301 	andcc.w	r3, r3, #1
    8266:	2b00      	cmp	r3, #0
    8268:	f040 809d 	bne.w	83a6 <__sfvwrite_r+0x2ce>
    826c:	6963      	ldr	r3, [r4, #20]
    826e:	429e      	cmp	r6, r3
    8270:	f0c0 808c 	bcc.w	838c <__sfvwrite_r+0x2b4>
    8274:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    8276:	4652      	mov	r2, sl
    8278:	9803      	ldr	r0, [sp, #12]
    827a:	6a21      	ldr	r1, [r4, #32]
    827c:	47b8      	blx	r7
    827e:	1e07      	subs	r7, r0, #0
    8280:	dd7d      	ble.n	837e <__sfvwrite_r+0x2a6>
    8282:	46b9      	mov	r9, r7
    8284:	e767      	b.n	8156 <__sfvwrite_r+0x7e>
    8286:	f410 6f90 	tst.w	r0, #1152	; 0x480
    828a:	bf08      	it	eq
    828c:	6820      	ldreq	r0, [r4, #0]
    828e:	f43f af56 	beq.w	813e <__sfvwrite_r+0x66>
    8292:	6962      	ldr	r2, [r4, #20]
    8294:	6921      	ldr	r1, [r4, #16]
    8296:	6823      	ldr	r3, [r4, #0]
    8298:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    829c:	1a5b      	subs	r3, r3, r1
    829e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    82a2:	f103 0c01 	add.w	ip, r3, #1
    82a6:	44b4      	add	ip, r6
    82a8:	ea4f 0969 	mov.w	r9, r9, asr #1
    82ac:	45e1      	cmp	r9, ip
    82ae:	464a      	mov	r2, r9
    82b0:	bf3c      	itt	cc
    82b2:	46e1      	movcc	r9, ip
    82b4:	464a      	movcc	r2, r9
    82b6:	f410 6f80 	tst.w	r0, #1024	; 0x400
    82ba:	f000 8083 	beq.w	83c4 <__sfvwrite_r+0x2ec>
    82be:	4611      	mov	r1, r2
    82c0:	9803      	ldr	r0, [sp, #12]
    82c2:	9302      	str	r3, [sp, #8]
    82c4:	f7fe f9f2 	bl	66ac <_malloc_r>
    82c8:	9b02      	ldr	r3, [sp, #8]
    82ca:	2800      	cmp	r0, #0
    82cc:	f000 8099 	beq.w	8402 <__sfvwrite_r+0x32a>
    82d0:	461a      	mov	r2, r3
    82d2:	6921      	ldr	r1, [r4, #16]
    82d4:	9302      	str	r3, [sp, #8]
    82d6:	9001      	str	r0, [sp, #4]
    82d8:	f7fe fcba 	bl	6c50 <memcpy>
    82dc:	89a2      	ldrh	r2, [r4, #12]
    82de:	9b02      	ldr	r3, [sp, #8]
    82e0:	f8dd c004 	ldr.w	ip, [sp, #4]
    82e4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    82e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    82ec:	81a2      	strh	r2, [r4, #12]
    82ee:	ebc3 0209 	rsb	r2, r3, r9
    82f2:	eb0c 0003 	add.w	r0, ip, r3
    82f6:	4637      	mov	r7, r6
    82f8:	46b3      	mov	fp, r6
    82fa:	60a2      	str	r2, [r4, #8]
    82fc:	f8c4 c010 	str.w	ip, [r4, #16]
    8300:	6020      	str	r0, [r4, #0]
    8302:	f8c4 9014 	str.w	r9, [r4, #20]
    8306:	e71a      	b.n	813e <__sfvwrite_r+0x66>
    8308:	4652      	mov	r2, sl
    830a:	4649      	mov	r1, r9
    830c:	4656      	mov	r6, sl
    830e:	f8cd c004 	str.w	ip, [sp, #4]
    8312:	f7fe fd65 	bl	6de0 <memmove>
    8316:	68a2      	ldr	r2, [r4, #8]
    8318:	6823      	ldr	r3, [r4, #0]
    831a:	ebbb 0b06 	subs.w	fp, fp, r6
    831e:	ebca 0202 	rsb	r2, sl, r2
    8322:	f8dd c004 	ldr.w	ip, [sp, #4]
    8326:	4453      	add	r3, sl
    8328:	60a2      	str	r2, [r4, #8]
    832a:	6023      	str	r3, [r4, #0]
    832c:	f47f af7a 	bne.w	8224 <__sfvwrite_r+0x14c>
    8330:	9803      	ldr	r0, [sp, #12]
    8332:	4621      	mov	r1, r4
    8334:	f7fd fe38 	bl	5fa8 <_fflush_r>
    8338:	bb08      	cbnz	r0, 837e <__sfvwrite_r+0x2a6>
    833a:	46dc      	mov	ip, fp
    833c:	e772      	b.n	8224 <__sfvwrite_r+0x14c>
    833e:	4648      	mov	r0, r9
    8340:	210a      	movs	r1, #10
    8342:	463a      	mov	r2, r7
    8344:	f000 f8e6 	bl	8514 <memchr>
    8348:	2800      	cmp	r0, #0
    834a:	d04b      	beq.n	83e4 <__sfvwrite_r+0x30c>
    834c:	f100 0b01 	add.w	fp, r0, #1
    8350:	f04f 0c01 	mov.w	ip, #1
    8354:	ebc9 0b0b 	rsb	fp, r9, fp
    8358:	e73c      	b.n	81d4 <__sfvwrite_r+0xfc>
    835a:	4649      	mov	r1, r9
    835c:	4632      	mov	r2, r6
    835e:	f8cd c004 	str.w	ip, [sp, #4]
    8362:	f7fe fd3d 	bl	6de0 <memmove>
    8366:	6823      	ldr	r3, [r4, #0]
    8368:	4621      	mov	r1, r4
    836a:	9803      	ldr	r0, [sp, #12]
    836c:	199b      	adds	r3, r3, r6
    836e:	6023      	str	r3, [r4, #0]
    8370:	f7fd fe1a 	bl	5fa8 <_fflush_r>
    8374:	f8dd c004 	ldr.w	ip, [sp, #4]
    8378:	2800      	cmp	r0, #0
    837a:	f43f af4f 	beq.w	821c <__sfvwrite_r+0x144>
    837e:	89a3      	ldrh	r3, [r4, #12]
    8380:	f04f 30ff 	mov.w	r0, #4294967295
    8384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8388:	81a3      	strh	r3, [r4, #12]
    838a:	e714      	b.n	81b6 <__sfvwrite_r+0xde>
    838c:	4632      	mov	r2, r6
    838e:	4651      	mov	r1, sl
    8390:	f7fe fd26 	bl	6de0 <memmove>
    8394:	68a2      	ldr	r2, [r4, #8]
    8396:	6823      	ldr	r3, [r4, #0]
    8398:	4637      	mov	r7, r6
    839a:	1b92      	subs	r2, r2, r6
    839c:	46b1      	mov	r9, r6
    839e:	199b      	adds	r3, r3, r6
    83a0:	60a2      	str	r2, [r4, #8]
    83a2:	6023      	str	r3, [r4, #0]
    83a4:	e6d7      	b.n	8156 <__sfvwrite_r+0x7e>
    83a6:	4651      	mov	r1, sl
    83a8:	463a      	mov	r2, r7
    83aa:	f7fe fd19 	bl	6de0 <memmove>
    83ae:	6823      	ldr	r3, [r4, #0]
    83b0:	9803      	ldr	r0, [sp, #12]
    83b2:	4621      	mov	r1, r4
    83b4:	19db      	adds	r3, r3, r7
    83b6:	6023      	str	r3, [r4, #0]
    83b8:	f7fd fdf6 	bl	5fa8 <_fflush_r>
    83bc:	2800      	cmp	r0, #0
    83be:	f43f aeca 	beq.w	8156 <__sfvwrite_r+0x7e>
    83c2:	e7dc      	b.n	837e <__sfvwrite_r+0x2a6>
    83c4:	9803      	ldr	r0, [sp, #12]
    83c6:	9302      	str	r3, [sp, #8]
    83c8:	f000 f8f4 	bl	85b4 <_realloc_r>
    83cc:	9b02      	ldr	r3, [sp, #8]
    83ce:	4684      	mov	ip, r0
    83d0:	2800      	cmp	r0, #0
    83d2:	d18c      	bne.n	82ee <__sfvwrite_r+0x216>
    83d4:	6921      	ldr	r1, [r4, #16]
    83d6:	9803      	ldr	r0, [sp, #12]
    83d8:	f7fe f800 	bl	63dc <_free_r>
    83dc:	9903      	ldr	r1, [sp, #12]
    83de:	230c      	movs	r3, #12
    83e0:	600b      	str	r3, [r1, #0]
    83e2:	e7cc      	b.n	837e <__sfvwrite_r+0x2a6>
    83e4:	f107 0b01 	add.w	fp, r7, #1
    83e8:	f04f 0c01 	mov.w	ip, #1
    83ec:	e6f2      	b.n	81d4 <__sfvwrite_r+0xfc>
    83ee:	9903      	ldr	r1, [sp, #12]
    83f0:	2209      	movs	r2, #9
    83f2:	89a3      	ldrh	r3, [r4, #12]
    83f4:	f04f 30ff 	mov.w	r0, #4294967295
    83f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    83fc:	600a      	str	r2, [r1, #0]
    83fe:	81a3      	strh	r3, [r4, #12]
    8400:	e6d9      	b.n	81b6 <__sfvwrite_r+0xde>
    8402:	9a03      	ldr	r2, [sp, #12]
    8404:	230c      	movs	r3, #12
    8406:	6013      	str	r3, [r2, #0]
    8408:	e7b9      	b.n	837e <__sfvwrite_r+0x2a6>
    840a:	bf00      	nop

0000840c <_lseek_r>:
    840c:	b538      	push	{r3, r4, r5, lr}
    840e:	f640 7464 	movw	r4, #3940	; 0xf64
    8412:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8416:	4605      	mov	r5, r0
    8418:	4608      	mov	r0, r1
    841a:	4611      	mov	r1, r2
    841c:	461a      	mov	r2, r3
    841e:	2300      	movs	r3, #0
    8420:	6023      	str	r3, [r4, #0]
    8422:	f7fb fe1f 	bl	4064 <_lseek>
    8426:	f1b0 3fff 	cmp.w	r0, #4294967295
    842a:	d000      	beq.n	842e <_lseek_r+0x22>
    842c:	bd38      	pop	{r3, r4, r5, pc}
    842e:	6823      	ldr	r3, [r4, #0]
    8430:	2b00      	cmp	r3, #0
    8432:	d0fb      	beq.n	842c <_lseek_r+0x20>
    8434:	602b      	str	r3, [r5, #0]
    8436:	bd38      	pop	{r3, r4, r5, pc}

00008438 <__smakebuf_r>:
    8438:	898b      	ldrh	r3, [r1, #12]
    843a:	b5f0      	push	{r4, r5, r6, r7, lr}
    843c:	460c      	mov	r4, r1
    843e:	b29a      	uxth	r2, r3
    8440:	b091      	sub	sp, #68	; 0x44
    8442:	f012 0f02 	tst.w	r2, #2
    8446:	4605      	mov	r5, r0
    8448:	d141      	bne.n	84ce <__smakebuf_r+0x96>
    844a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    844e:	2900      	cmp	r1, #0
    8450:	db18      	blt.n	8484 <__smakebuf_r+0x4c>
    8452:	aa01      	add	r2, sp, #4
    8454:	f000 fb54 	bl	8b00 <_fstat_r>
    8458:	2800      	cmp	r0, #0
    845a:	db11      	blt.n	8480 <__smakebuf_r+0x48>
    845c:	9b02      	ldr	r3, [sp, #8]
    845e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    8462:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    8466:	bf14      	ite	ne
    8468:	2700      	movne	r7, #0
    846a:	2701      	moveq	r7, #1
    846c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    8470:	d040      	beq.n	84f4 <__smakebuf_r+0xbc>
    8472:	89a3      	ldrh	r3, [r4, #12]
    8474:	f44f 6680 	mov.w	r6, #1024	; 0x400
    8478:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    847c:	81a3      	strh	r3, [r4, #12]
    847e:	e00b      	b.n	8498 <__smakebuf_r+0x60>
    8480:	89a3      	ldrh	r3, [r4, #12]
    8482:	b29a      	uxth	r2, r3
    8484:	f012 0f80 	tst.w	r2, #128	; 0x80
    8488:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    848c:	bf0c      	ite	eq
    848e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    8492:	2640      	movne	r6, #64	; 0x40
    8494:	2700      	movs	r7, #0
    8496:	81a3      	strh	r3, [r4, #12]
    8498:	4628      	mov	r0, r5
    849a:	4631      	mov	r1, r6
    849c:	f7fe f906 	bl	66ac <_malloc_r>
    84a0:	b170      	cbz	r0, 84c0 <__smakebuf_r+0x88>
    84a2:	89a1      	ldrh	r1, [r4, #12]
    84a4:	f246 1269 	movw	r2, #24937	; 0x6169
    84a8:	f2c0 0200 	movt	r2, #0
    84ac:	6120      	str	r0, [r4, #16]
    84ae:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    84b2:	6166      	str	r6, [r4, #20]
    84b4:	62aa      	str	r2, [r5, #40]	; 0x28
    84b6:	81a1      	strh	r1, [r4, #12]
    84b8:	6020      	str	r0, [r4, #0]
    84ba:	b97f      	cbnz	r7, 84dc <__smakebuf_r+0xa4>
    84bc:	b011      	add	sp, #68	; 0x44
    84be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    84c0:	89a3      	ldrh	r3, [r4, #12]
    84c2:	f413 7f00 	tst.w	r3, #512	; 0x200
    84c6:	d1f9      	bne.n	84bc <__smakebuf_r+0x84>
    84c8:	f043 0302 	orr.w	r3, r3, #2
    84cc:	81a3      	strh	r3, [r4, #12]
    84ce:	f104 0347 	add.w	r3, r4, #71	; 0x47
    84d2:	6123      	str	r3, [r4, #16]
    84d4:	6023      	str	r3, [r4, #0]
    84d6:	2301      	movs	r3, #1
    84d8:	6163      	str	r3, [r4, #20]
    84da:	e7ef      	b.n	84bc <__smakebuf_r+0x84>
    84dc:	4628      	mov	r0, r5
    84de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    84e2:	f000 fb23 	bl	8b2c <_isatty_r>
    84e6:	2800      	cmp	r0, #0
    84e8:	d0e8      	beq.n	84bc <__smakebuf_r+0x84>
    84ea:	89a3      	ldrh	r3, [r4, #12]
    84ec:	f043 0301 	orr.w	r3, r3, #1
    84f0:	81a3      	strh	r3, [r4, #12]
    84f2:	e7e3      	b.n	84bc <__smakebuf_r+0x84>
    84f4:	f247 03b1 	movw	r3, #28849	; 0x70b1
    84f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    84fa:	f2c0 0300 	movt	r3, #0
    84fe:	429a      	cmp	r2, r3
    8500:	d1b7      	bne.n	8472 <__smakebuf_r+0x3a>
    8502:	89a2      	ldrh	r2, [r4, #12]
    8504:	f44f 6380 	mov.w	r3, #1024	; 0x400
    8508:	461e      	mov	r6, r3
    850a:	6523      	str	r3, [r4, #80]	; 0x50
    850c:	ea42 0303 	orr.w	r3, r2, r3
    8510:	81a3      	strh	r3, [r4, #12]
    8512:	e7c1      	b.n	8498 <__smakebuf_r+0x60>

00008514 <memchr>:
    8514:	f010 0f03 	tst.w	r0, #3
    8518:	b2c9      	uxtb	r1, r1
    851a:	b410      	push	{r4}
    851c:	d010      	beq.n	8540 <memchr+0x2c>
    851e:	2a00      	cmp	r2, #0
    8520:	d02f      	beq.n	8582 <memchr+0x6e>
    8522:	7803      	ldrb	r3, [r0, #0]
    8524:	428b      	cmp	r3, r1
    8526:	d02a      	beq.n	857e <memchr+0x6a>
    8528:	3a01      	subs	r2, #1
    852a:	e005      	b.n	8538 <memchr+0x24>
    852c:	2a00      	cmp	r2, #0
    852e:	d028      	beq.n	8582 <memchr+0x6e>
    8530:	7803      	ldrb	r3, [r0, #0]
    8532:	3a01      	subs	r2, #1
    8534:	428b      	cmp	r3, r1
    8536:	d022      	beq.n	857e <memchr+0x6a>
    8538:	3001      	adds	r0, #1
    853a:	f010 0f03 	tst.w	r0, #3
    853e:	d1f5      	bne.n	852c <memchr+0x18>
    8540:	2a03      	cmp	r2, #3
    8542:	d911      	bls.n	8568 <memchr+0x54>
    8544:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    8548:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    854c:	6803      	ldr	r3, [r0, #0]
    854e:	ea84 0303 	eor.w	r3, r4, r3
    8552:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    8556:	ea2c 0303 	bic.w	r3, ip, r3
    855a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    855e:	d103      	bne.n	8568 <memchr+0x54>
    8560:	3a04      	subs	r2, #4
    8562:	3004      	adds	r0, #4
    8564:	2a03      	cmp	r2, #3
    8566:	d8f1      	bhi.n	854c <memchr+0x38>
    8568:	b15a      	cbz	r2, 8582 <memchr+0x6e>
    856a:	7803      	ldrb	r3, [r0, #0]
    856c:	428b      	cmp	r3, r1
    856e:	d006      	beq.n	857e <memchr+0x6a>
    8570:	3a01      	subs	r2, #1
    8572:	b132      	cbz	r2, 8582 <memchr+0x6e>
    8574:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    8578:	3a01      	subs	r2, #1
    857a:	428b      	cmp	r3, r1
    857c:	d1f9      	bne.n	8572 <memchr+0x5e>
    857e:	bc10      	pop	{r4}
    8580:	4770      	bx	lr
    8582:	2000      	movs	r0, #0
    8584:	e7fb      	b.n	857e <memchr+0x6a>
    8586:	bf00      	nop

00008588 <_read_r>:
    8588:	b538      	push	{r3, r4, r5, lr}
    858a:	f640 7464 	movw	r4, #3940	; 0xf64
    858e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8592:	4605      	mov	r5, r0
    8594:	4608      	mov	r0, r1
    8596:	4611      	mov	r1, r2
    8598:	461a      	mov	r2, r3
    859a:	2300      	movs	r3, #0
    859c:	6023      	str	r3, [r4, #0]
    859e:	f7fb fd6f 	bl	4080 <_read>
    85a2:	f1b0 3fff 	cmp.w	r0, #4294967295
    85a6:	d000      	beq.n	85aa <_read_r+0x22>
    85a8:	bd38      	pop	{r3, r4, r5, pc}
    85aa:	6823      	ldr	r3, [r4, #0]
    85ac:	2b00      	cmp	r3, #0
    85ae:	d0fb      	beq.n	85a8 <_read_r+0x20>
    85b0:	602b      	str	r3, [r5, #0]
    85b2:	bd38      	pop	{r3, r4, r5, pc}

000085b4 <_realloc_r>:
    85b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    85b8:	4691      	mov	r9, r2
    85ba:	b083      	sub	sp, #12
    85bc:	4607      	mov	r7, r0
    85be:	460e      	mov	r6, r1
    85c0:	2900      	cmp	r1, #0
    85c2:	f000 813a 	beq.w	883a <_realloc_r+0x286>
    85c6:	f1a1 0808 	sub.w	r8, r1, #8
    85ca:	f109 040b 	add.w	r4, r9, #11
    85ce:	f7fe fccd 	bl	6f6c <__malloc_lock>
    85d2:	2c16      	cmp	r4, #22
    85d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    85d8:	460b      	mov	r3, r1
    85da:	f200 80a0 	bhi.w	871e <_realloc_r+0x16a>
    85de:	2210      	movs	r2, #16
    85e0:	2500      	movs	r5, #0
    85e2:	4614      	mov	r4, r2
    85e4:	454c      	cmp	r4, r9
    85e6:	bf38      	it	cc
    85e8:	f045 0501 	orrcc.w	r5, r5, #1
    85ec:	2d00      	cmp	r5, #0
    85ee:	f040 812a 	bne.w	8846 <_realloc_r+0x292>
    85f2:	f021 0a03 	bic.w	sl, r1, #3
    85f6:	4592      	cmp	sl, r2
    85f8:	bfa2      	ittt	ge
    85fa:	4640      	movge	r0, r8
    85fc:	4655      	movge	r5, sl
    85fe:	f108 0808 	addge.w	r8, r8, #8
    8602:	da75      	bge.n	86f0 <_realloc_r+0x13c>
    8604:	f240 6334 	movw	r3, #1588	; 0x634
    8608:	eb08 000a 	add.w	r0, r8, sl
    860c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8610:	f8d3 e008 	ldr.w	lr, [r3, #8]
    8614:	4586      	cmp	lr, r0
    8616:	f000 811a 	beq.w	884e <_realloc_r+0x29a>
    861a:	f8d0 c004 	ldr.w	ip, [r0, #4]
    861e:	f02c 0b01 	bic.w	fp, ip, #1
    8622:	4483      	add	fp, r0
    8624:	f8db b004 	ldr.w	fp, [fp, #4]
    8628:	f01b 0f01 	tst.w	fp, #1
    862c:	d07c      	beq.n	8728 <_realloc_r+0x174>
    862e:	46ac      	mov	ip, r5
    8630:	4628      	mov	r0, r5
    8632:	f011 0f01 	tst.w	r1, #1
    8636:	f040 809b 	bne.w	8770 <_realloc_r+0x1bc>
    863a:	f856 1c08 	ldr.w	r1, [r6, #-8]
    863e:	ebc1 0b08 	rsb	fp, r1, r8
    8642:	f8db 5004 	ldr.w	r5, [fp, #4]
    8646:	f025 0503 	bic.w	r5, r5, #3
    864a:	2800      	cmp	r0, #0
    864c:	f000 80dd 	beq.w	880a <_realloc_r+0x256>
    8650:	4570      	cmp	r0, lr
    8652:	f000 811f 	beq.w	8894 <_realloc_r+0x2e0>
    8656:	eb05 030a 	add.w	r3, r5, sl
    865a:	eb0c 0503 	add.w	r5, ip, r3
    865e:	4295      	cmp	r5, r2
    8660:	bfb8      	it	lt
    8662:	461d      	movlt	r5, r3
    8664:	f2c0 80d2 	blt.w	880c <_realloc_r+0x258>
    8668:	6881      	ldr	r1, [r0, #8]
    866a:	465b      	mov	r3, fp
    866c:	68c0      	ldr	r0, [r0, #12]
    866e:	f1aa 0204 	sub.w	r2, sl, #4
    8672:	2a24      	cmp	r2, #36	; 0x24
    8674:	6081      	str	r1, [r0, #8]
    8676:	60c8      	str	r0, [r1, #12]
    8678:	f853 1f08 	ldr.w	r1, [r3, #8]!
    867c:	f8db 000c 	ldr.w	r0, [fp, #12]
    8680:	6081      	str	r1, [r0, #8]
    8682:	60c8      	str	r0, [r1, #12]
    8684:	f200 80d0 	bhi.w	8828 <_realloc_r+0x274>
    8688:	2a13      	cmp	r2, #19
    868a:	469c      	mov	ip, r3
    868c:	d921      	bls.n	86d2 <_realloc_r+0x11e>
    868e:	4631      	mov	r1, r6
    8690:	f10b 0c10 	add.w	ip, fp, #16
    8694:	f851 0b04 	ldr.w	r0, [r1], #4
    8698:	f8cb 0008 	str.w	r0, [fp, #8]
    869c:	6870      	ldr	r0, [r6, #4]
    869e:	1d0e      	adds	r6, r1, #4
    86a0:	2a1b      	cmp	r2, #27
    86a2:	f8cb 000c 	str.w	r0, [fp, #12]
    86a6:	d914      	bls.n	86d2 <_realloc_r+0x11e>
    86a8:	6848      	ldr	r0, [r1, #4]
    86aa:	1d31      	adds	r1, r6, #4
    86ac:	f10b 0c18 	add.w	ip, fp, #24
    86b0:	f8cb 0010 	str.w	r0, [fp, #16]
    86b4:	6870      	ldr	r0, [r6, #4]
    86b6:	1d0e      	adds	r6, r1, #4
    86b8:	2a24      	cmp	r2, #36	; 0x24
    86ba:	f8cb 0014 	str.w	r0, [fp, #20]
    86be:	d108      	bne.n	86d2 <_realloc_r+0x11e>
    86c0:	684a      	ldr	r2, [r1, #4]
    86c2:	f10b 0c20 	add.w	ip, fp, #32
    86c6:	f8cb 2018 	str.w	r2, [fp, #24]
    86ca:	6872      	ldr	r2, [r6, #4]
    86cc:	3608      	adds	r6, #8
    86ce:	f8cb 201c 	str.w	r2, [fp, #28]
    86d2:	4631      	mov	r1, r6
    86d4:	4698      	mov	r8, r3
    86d6:	4662      	mov	r2, ip
    86d8:	4658      	mov	r0, fp
    86da:	f851 3b04 	ldr.w	r3, [r1], #4
    86de:	f842 3b04 	str.w	r3, [r2], #4
    86e2:	6873      	ldr	r3, [r6, #4]
    86e4:	f8cc 3004 	str.w	r3, [ip, #4]
    86e8:	684b      	ldr	r3, [r1, #4]
    86ea:	6053      	str	r3, [r2, #4]
    86ec:	f8db 3004 	ldr.w	r3, [fp, #4]
    86f0:	ebc4 0c05 	rsb	ip, r4, r5
    86f4:	f1bc 0f0f 	cmp.w	ip, #15
    86f8:	d826      	bhi.n	8748 <_realloc_r+0x194>
    86fa:	1942      	adds	r2, r0, r5
    86fc:	f003 0301 	and.w	r3, r3, #1
    8700:	ea43 0505 	orr.w	r5, r3, r5
    8704:	6045      	str	r5, [r0, #4]
    8706:	6853      	ldr	r3, [r2, #4]
    8708:	f043 0301 	orr.w	r3, r3, #1
    870c:	6053      	str	r3, [r2, #4]
    870e:	4638      	mov	r0, r7
    8710:	4645      	mov	r5, r8
    8712:	f7fe fc2d 	bl	6f70 <__malloc_unlock>
    8716:	4628      	mov	r0, r5
    8718:	b003      	add	sp, #12
    871a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    871e:	f024 0407 	bic.w	r4, r4, #7
    8722:	4622      	mov	r2, r4
    8724:	0fe5      	lsrs	r5, r4, #31
    8726:	e75d      	b.n	85e4 <_realloc_r+0x30>
    8728:	f02c 0c03 	bic.w	ip, ip, #3
    872c:	eb0c 050a 	add.w	r5, ip, sl
    8730:	4295      	cmp	r5, r2
    8732:	f6ff af7e 	blt.w	8632 <_realloc_r+0x7e>
    8736:	6882      	ldr	r2, [r0, #8]
    8738:	460b      	mov	r3, r1
    873a:	68c1      	ldr	r1, [r0, #12]
    873c:	4640      	mov	r0, r8
    873e:	f108 0808 	add.w	r8, r8, #8
    8742:	608a      	str	r2, [r1, #8]
    8744:	60d1      	str	r1, [r2, #12]
    8746:	e7d3      	b.n	86f0 <_realloc_r+0x13c>
    8748:	1901      	adds	r1, r0, r4
    874a:	f003 0301 	and.w	r3, r3, #1
    874e:	eb01 020c 	add.w	r2, r1, ip
    8752:	ea43 0404 	orr.w	r4, r3, r4
    8756:	f04c 0301 	orr.w	r3, ip, #1
    875a:	6044      	str	r4, [r0, #4]
    875c:	604b      	str	r3, [r1, #4]
    875e:	4638      	mov	r0, r7
    8760:	6853      	ldr	r3, [r2, #4]
    8762:	3108      	adds	r1, #8
    8764:	f043 0301 	orr.w	r3, r3, #1
    8768:	6053      	str	r3, [r2, #4]
    876a:	f7fd fe37 	bl	63dc <_free_r>
    876e:	e7ce      	b.n	870e <_realloc_r+0x15a>
    8770:	4649      	mov	r1, r9
    8772:	4638      	mov	r0, r7
    8774:	f7fd ff9a 	bl	66ac <_malloc_r>
    8778:	4605      	mov	r5, r0
    877a:	2800      	cmp	r0, #0
    877c:	d041      	beq.n	8802 <_realloc_r+0x24e>
    877e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    8782:	f1a0 0208 	sub.w	r2, r0, #8
    8786:	f023 0101 	bic.w	r1, r3, #1
    878a:	4441      	add	r1, r8
    878c:	428a      	cmp	r2, r1
    878e:	f000 80d7 	beq.w	8940 <_realloc_r+0x38c>
    8792:	f1aa 0204 	sub.w	r2, sl, #4
    8796:	4631      	mov	r1, r6
    8798:	2a24      	cmp	r2, #36	; 0x24
    879a:	d878      	bhi.n	888e <_realloc_r+0x2da>
    879c:	2a13      	cmp	r2, #19
    879e:	4603      	mov	r3, r0
    87a0:	d921      	bls.n	87e6 <_realloc_r+0x232>
    87a2:	4634      	mov	r4, r6
    87a4:	f854 3b04 	ldr.w	r3, [r4], #4
    87a8:	1d21      	adds	r1, r4, #4
    87aa:	f840 3b04 	str.w	r3, [r0], #4
    87ae:	1d03      	adds	r3, r0, #4
    87b0:	f8d6 c004 	ldr.w	ip, [r6, #4]
    87b4:	2a1b      	cmp	r2, #27
    87b6:	f8c5 c004 	str.w	ip, [r5, #4]
    87ba:	d914      	bls.n	87e6 <_realloc_r+0x232>
    87bc:	f8d4 e004 	ldr.w	lr, [r4, #4]
    87c0:	1d1c      	adds	r4, r3, #4
    87c2:	f101 0c04 	add.w	ip, r1, #4
    87c6:	f8c0 e004 	str.w	lr, [r0, #4]
    87ca:	6848      	ldr	r0, [r1, #4]
    87cc:	f10c 0104 	add.w	r1, ip, #4
    87d0:	6058      	str	r0, [r3, #4]
    87d2:	1d23      	adds	r3, r4, #4
    87d4:	2a24      	cmp	r2, #36	; 0x24
    87d6:	d106      	bne.n	87e6 <_realloc_r+0x232>
    87d8:	f8dc 2004 	ldr.w	r2, [ip, #4]
    87dc:	6062      	str	r2, [r4, #4]
    87de:	684a      	ldr	r2, [r1, #4]
    87e0:	3108      	adds	r1, #8
    87e2:	605a      	str	r2, [r3, #4]
    87e4:	3308      	adds	r3, #8
    87e6:	4608      	mov	r0, r1
    87e8:	461a      	mov	r2, r3
    87ea:	f850 4b04 	ldr.w	r4, [r0], #4
    87ee:	f842 4b04 	str.w	r4, [r2], #4
    87f2:	6849      	ldr	r1, [r1, #4]
    87f4:	6059      	str	r1, [r3, #4]
    87f6:	6843      	ldr	r3, [r0, #4]
    87f8:	6053      	str	r3, [r2, #4]
    87fa:	4631      	mov	r1, r6
    87fc:	4638      	mov	r0, r7
    87fe:	f7fd fded 	bl	63dc <_free_r>
    8802:	4638      	mov	r0, r7
    8804:	f7fe fbb4 	bl	6f70 <__malloc_unlock>
    8808:	e785      	b.n	8716 <_realloc_r+0x162>
    880a:	4455      	add	r5, sl
    880c:	4295      	cmp	r5, r2
    880e:	dbaf      	blt.n	8770 <_realloc_r+0x1bc>
    8810:	465b      	mov	r3, fp
    8812:	f8db 000c 	ldr.w	r0, [fp, #12]
    8816:	f1aa 0204 	sub.w	r2, sl, #4
    881a:	f853 1f08 	ldr.w	r1, [r3, #8]!
    881e:	2a24      	cmp	r2, #36	; 0x24
    8820:	6081      	str	r1, [r0, #8]
    8822:	60c8      	str	r0, [r1, #12]
    8824:	f67f af30 	bls.w	8688 <_realloc_r+0xd4>
    8828:	4618      	mov	r0, r3
    882a:	4631      	mov	r1, r6
    882c:	4698      	mov	r8, r3
    882e:	f7fe fad7 	bl	6de0 <memmove>
    8832:	4658      	mov	r0, fp
    8834:	f8db 3004 	ldr.w	r3, [fp, #4]
    8838:	e75a      	b.n	86f0 <_realloc_r+0x13c>
    883a:	4611      	mov	r1, r2
    883c:	b003      	add	sp, #12
    883e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8842:	f7fd bf33 	b.w	66ac <_malloc_r>
    8846:	230c      	movs	r3, #12
    8848:	2500      	movs	r5, #0
    884a:	603b      	str	r3, [r7, #0]
    884c:	e763      	b.n	8716 <_realloc_r+0x162>
    884e:	f8de 5004 	ldr.w	r5, [lr, #4]
    8852:	f104 0b10 	add.w	fp, r4, #16
    8856:	f025 0c03 	bic.w	ip, r5, #3
    885a:	eb0c 000a 	add.w	r0, ip, sl
    885e:	4558      	cmp	r0, fp
    8860:	bfb8      	it	lt
    8862:	4670      	movlt	r0, lr
    8864:	f6ff aee5 	blt.w	8632 <_realloc_r+0x7e>
    8868:	eb08 0204 	add.w	r2, r8, r4
    886c:	1b01      	subs	r1, r0, r4
    886e:	f041 0101 	orr.w	r1, r1, #1
    8872:	609a      	str	r2, [r3, #8]
    8874:	6051      	str	r1, [r2, #4]
    8876:	4638      	mov	r0, r7
    8878:	f8d8 1004 	ldr.w	r1, [r8, #4]
    887c:	4635      	mov	r5, r6
    887e:	f001 0301 	and.w	r3, r1, #1
    8882:	431c      	orrs	r4, r3
    8884:	f8c8 4004 	str.w	r4, [r8, #4]
    8888:	f7fe fb72 	bl	6f70 <__malloc_unlock>
    888c:	e743      	b.n	8716 <_realloc_r+0x162>
    888e:	f7fe faa7 	bl	6de0 <memmove>
    8892:	e7b2      	b.n	87fa <_realloc_r+0x246>
    8894:	4455      	add	r5, sl
    8896:	f104 0110 	add.w	r1, r4, #16
    889a:	44ac      	add	ip, r5
    889c:	458c      	cmp	ip, r1
    889e:	dbb5      	blt.n	880c <_realloc_r+0x258>
    88a0:	465d      	mov	r5, fp
    88a2:	f8db 000c 	ldr.w	r0, [fp, #12]
    88a6:	f1aa 0204 	sub.w	r2, sl, #4
    88aa:	f855 1f08 	ldr.w	r1, [r5, #8]!
    88ae:	2a24      	cmp	r2, #36	; 0x24
    88b0:	6081      	str	r1, [r0, #8]
    88b2:	60c8      	str	r0, [r1, #12]
    88b4:	d84c      	bhi.n	8950 <_realloc_r+0x39c>
    88b6:	2a13      	cmp	r2, #19
    88b8:	4628      	mov	r0, r5
    88ba:	d924      	bls.n	8906 <_realloc_r+0x352>
    88bc:	4631      	mov	r1, r6
    88be:	f10b 0010 	add.w	r0, fp, #16
    88c2:	f851 eb04 	ldr.w	lr, [r1], #4
    88c6:	f8cb e008 	str.w	lr, [fp, #8]
    88ca:	f8d6 e004 	ldr.w	lr, [r6, #4]
    88ce:	1d0e      	adds	r6, r1, #4
    88d0:	2a1b      	cmp	r2, #27
    88d2:	f8cb e00c 	str.w	lr, [fp, #12]
    88d6:	d916      	bls.n	8906 <_realloc_r+0x352>
    88d8:	f8d1 e004 	ldr.w	lr, [r1, #4]
    88dc:	1d31      	adds	r1, r6, #4
    88de:	f10b 0018 	add.w	r0, fp, #24
    88e2:	f8cb e010 	str.w	lr, [fp, #16]
    88e6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    88ea:	1d0e      	adds	r6, r1, #4
    88ec:	2a24      	cmp	r2, #36	; 0x24
    88ee:	f8cb e014 	str.w	lr, [fp, #20]
    88f2:	d108      	bne.n	8906 <_realloc_r+0x352>
    88f4:	684a      	ldr	r2, [r1, #4]
    88f6:	f10b 0020 	add.w	r0, fp, #32
    88fa:	f8cb 2018 	str.w	r2, [fp, #24]
    88fe:	6872      	ldr	r2, [r6, #4]
    8900:	3608      	adds	r6, #8
    8902:	f8cb 201c 	str.w	r2, [fp, #28]
    8906:	4631      	mov	r1, r6
    8908:	4602      	mov	r2, r0
    890a:	f851 eb04 	ldr.w	lr, [r1], #4
    890e:	f842 eb04 	str.w	lr, [r2], #4
    8912:	6876      	ldr	r6, [r6, #4]
    8914:	6046      	str	r6, [r0, #4]
    8916:	6849      	ldr	r1, [r1, #4]
    8918:	6051      	str	r1, [r2, #4]
    891a:	eb0b 0204 	add.w	r2, fp, r4
    891e:	ebc4 010c 	rsb	r1, r4, ip
    8922:	f041 0101 	orr.w	r1, r1, #1
    8926:	609a      	str	r2, [r3, #8]
    8928:	6051      	str	r1, [r2, #4]
    892a:	4638      	mov	r0, r7
    892c:	f8db 1004 	ldr.w	r1, [fp, #4]
    8930:	f001 0301 	and.w	r3, r1, #1
    8934:	431c      	orrs	r4, r3
    8936:	f8cb 4004 	str.w	r4, [fp, #4]
    893a:	f7fe fb19 	bl	6f70 <__malloc_unlock>
    893e:	e6ea      	b.n	8716 <_realloc_r+0x162>
    8940:	6855      	ldr	r5, [r2, #4]
    8942:	4640      	mov	r0, r8
    8944:	f108 0808 	add.w	r8, r8, #8
    8948:	f025 0503 	bic.w	r5, r5, #3
    894c:	4455      	add	r5, sl
    894e:	e6cf      	b.n	86f0 <_realloc_r+0x13c>
    8950:	4631      	mov	r1, r6
    8952:	4628      	mov	r0, r5
    8954:	9300      	str	r3, [sp, #0]
    8956:	f8cd c004 	str.w	ip, [sp, #4]
    895a:	f7fe fa41 	bl	6de0 <memmove>
    895e:	f8dd c004 	ldr.w	ip, [sp, #4]
    8962:	9b00      	ldr	r3, [sp, #0]
    8964:	e7d9      	b.n	891a <_realloc_r+0x366>
    8966:	bf00      	nop

00008968 <__isnand>:
    8968:	4602      	mov	r2, r0
    896a:	4240      	negs	r0, r0
    896c:	4310      	orrs	r0, r2
    896e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8972:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    8976:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    897a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    897e:	0fc0      	lsrs	r0, r0, #31
    8980:	4770      	bx	lr
    8982:	bf00      	nop

00008984 <_raise_r>:
    8984:	291f      	cmp	r1, #31
    8986:	b570      	push	{r4, r5, r6, lr}
    8988:	460c      	mov	r4, r1
    898a:	4605      	mov	r5, r0
    898c:	d820      	bhi.n	89d0 <_raise_r+0x4c>
    898e:	6c42      	ldr	r2, [r0, #68]	; 0x44
    8990:	b1a2      	cbz	r2, 89bc <_raise_r+0x38>
    8992:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    8996:	b18b      	cbz	r3, 89bc <_raise_r+0x38>
    8998:	2b01      	cmp	r3, #1
    899a:	d00d      	beq.n	89b8 <_raise_r+0x34>
    899c:	f1b3 3fff 	cmp.w	r3, #4294967295
    89a0:	d006      	beq.n	89b0 <_raise_r+0x2c>
    89a2:	4608      	mov	r0, r1
    89a4:	2500      	movs	r5, #0
    89a6:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
    89aa:	4798      	blx	r3
    89ac:	4628      	mov	r0, r5
    89ae:	bd70      	pop	{r4, r5, r6, pc}
    89b0:	2316      	movs	r3, #22
    89b2:	6003      	str	r3, [r0, #0]
    89b4:	2001      	movs	r0, #1
    89b6:	bd70      	pop	{r4, r5, r6, pc}
    89b8:	2000      	movs	r0, #0
    89ba:	bd70      	pop	{r4, r5, r6, pc}
    89bc:	4628      	mov	r0, r5
    89be:	f000 f887 	bl	8ad0 <_getpid_r>
    89c2:	4622      	mov	r2, r4
    89c4:	4601      	mov	r1, r0
    89c6:	4628      	mov	r0, r5
    89c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    89cc:	f000 b882 	b.w	8ad4 <_kill_r>
    89d0:	2316      	movs	r3, #22
    89d2:	6003      	str	r3, [r0, #0]
    89d4:	f04f 30ff 	mov.w	r0, #4294967295
    89d8:	bd70      	pop	{r4, r5, r6, pc}
    89da:	bf00      	nop

000089dc <raise>:
    89dc:	f240 5340 	movw	r3, #1344	; 0x540
    89e0:	4601      	mov	r1, r0
    89e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    89e6:	6818      	ldr	r0, [r3, #0]
    89e8:	e7cc      	b.n	8984 <_raise_r>
    89ea:	bf00      	nop

000089ec <_init_signal_r>:
    89ec:	b538      	push	{r3, r4, r5, lr}
    89ee:	6c45      	ldr	r5, [r0, #68]	; 0x44
    89f0:	4604      	mov	r4, r0
    89f2:	b10d      	cbz	r5, 89f8 <_init_signal_r+0xc>
    89f4:	2000      	movs	r0, #0
    89f6:	bd38      	pop	{r3, r4, r5, pc}
    89f8:	2180      	movs	r1, #128	; 0x80
    89fa:	f7fd fe57 	bl	66ac <_malloc_r>
    89fe:	6460      	str	r0, [r4, #68]	; 0x44
    8a00:	b128      	cbz	r0, 8a0e <_init_signal_r+0x22>
    8a02:	462b      	mov	r3, r5
    8a04:	5143      	str	r3, [r0, r5]
    8a06:	3504      	adds	r5, #4
    8a08:	2d80      	cmp	r5, #128	; 0x80
    8a0a:	d1fb      	bne.n	8a04 <_init_signal_r+0x18>
    8a0c:	e7f2      	b.n	89f4 <_init_signal_r+0x8>
    8a0e:	3801      	subs	r0, #1
    8a10:	bd38      	pop	{r3, r4, r5, pc}
    8a12:	bf00      	nop

00008a14 <_init_signal>:
    8a14:	f240 5340 	movw	r3, #1344	; 0x540
    8a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a1c:	6818      	ldr	r0, [r3, #0]
    8a1e:	e7e5      	b.n	89ec <_init_signal_r>

00008a20 <__sigtramp_r>:
    8a20:	291f      	cmp	r1, #31
    8a22:	b510      	push	{r4, lr}
    8a24:	4604      	mov	r4, r0
    8a26:	b082      	sub	sp, #8
    8a28:	d812      	bhi.n	8a50 <__sigtramp_r+0x30>
    8a2a:	6c42      	ldr	r2, [r0, #68]	; 0x44
    8a2c:	b1ca      	cbz	r2, 8a62 <__sigtramp_r+0x42>
    8a2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    8a32:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    8a36:	b183      	cbz	r3, 8a5a <__sigtramp_r+0x3a>
    8a38:	f1b3 3fff 	cmp.w	r3, #4294967295
    8a3c:	d00f      	beq.n	8a5e <__sigtramp_r+0x3e>
    8a3e:	2b01      	cmp	r3, #1
    8a40:	d009      	beq.n	8a56 <__sigtramp_r+0x36>
    8a42:	4608      	mov	r0, r1
    8a44:	2400      	movs	r4, #0
    8a46:	6014      	str	r4, [r2, #0]
    8a48:	4798      	blx	r3
    8a4a:	4620      	mov	r0, r4
    8a4c:	b002      	add	sp, #8
    8a4e:	bd10      	pop	{r4, pc}
    8a50:	f04f 30ff 	mov.w	r0, #4294967295
    8a54:	e7fa      	b.n	8a4c <__sigtramp_r+0x2c>
    8a56:	2003      	movs	r0, #3
    8a58:	e7f8      	b.n	8a4c <__sigtramp_r+0x2c>
    8a5a:	2001      	movs	r0, #1
    8a5c:	e7f6      	b.n	8a4c <__sigtramp_r+0x2c>
    8a5e:	2002      	movs	r0, #2
    8a60:	e7f4      	b.n	8a4c <__sigtramp_r+0x2c>
    8a62:	9101      	str	r1, [sp, #4]
    8a64:	f7ff ffc2 	bl	89ec <_init_signal_r>
    8a68:	9901      	ldr	r1, [sp, #4]
    8a6a:	2800      	cmp	r0, #0
    8a6c:	d1f0      	bne.n	8a50 <__sigtramp_r+0x30>
    8a6e:	6c62      	ldr	r2, [r4, #68]	; 0x44
    8a70:	e7dd      	b.n	8a2e <__sigtramp_r+0xe>
    8a72:	bf00      	nop

00008a74 <__sigtramp>:
    8a74:	f240 5340 	movw	r3, #1344	; 0x540
    8a78:	4601      	mov	r1, r0
    8a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a7e:	6818      	ldr	r0, [r3, #0]
    8a80:	e7ce      	b.n	8a20 <__sigtramp_r>
    8a82:	bf00      	nop

00008a84 <_signal_r>:
    8a84:	291f      	cmp	r1, #31
    8a86:	b510      	push	{r4, lr}
    8a88:	4604      	mov	r4, r0
    8a8a:	b082      	sub	sp, #8
    8a8c:	d807      	bhi.n	8a9e <_signal_r+0x1a>
    8a8e:	6c43      	ldr	r3, [r0, #68]	; 0x44
    8a90:	b153      	cbz	r3, 8aa8 <_signal_r+0x24>
    8a92:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
    8a96:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    8a9a:	b002      	add	sp, #8
    8a9c:	bd10      	pop	{r4, pc}
    8a9e:	2316      	movs	r3, #22
    8aa0:	6003      	str	r3, [r0, #0]
    8aa2:	f04f 30ff 	mov.w	r0, #4294967295
    8aa6:	e7f8      	b.n	8a9a <_signal_r+0x16>
    8aa8:	9101      	str	r1, [sp, #4]
    8aaa:	9200      	str	r2, [sp, #0]
    8aac:	f7ff ff9e 	bl	89ec <_init_signal_r>
    8ab0:	9901      	ldr	r1, [sp, #4]
    8ab2:	9a00      	ldr	r2, [sp, #0]
    8ab4:	b908      	cbnz	r0, 8aba <_signal_r+0x36>
    8ab6:	6c63      	ldr	r3, [r4, #68]	; 0x44
    8ab8:	e7eb      	b.n	8a92 <_signal_r+0xe>
    8aba:	f04f 30ff 	mov.w	r0, #4294967295
    8abe:	e7ec      	b.n	8a9a <_signal_r+0x16>

00008ac0 <signal>:
    8ac0:	f240 5340 	movw	r3, #1344	; 0x540
    8ac4:	460a      	mov	r2, r1
    8ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8aca:	4601      	mov	r1, r0
    8acc:	6818      	ldr	r0, [r3, #0]
    8ace:	e7d9      	b.n	8a84 <_signal_r>

00008ad0 <_getpid_r>:
    8ad0:	f7fb baa2 	b.w	4018 <_getpid>

00008ad4 <_kill_r>:
    8ad4:	b538      	push	{r3, r4, r5, lr}
    8ad6:	f640 7464 	movw	r4, #3940	; 0xf64
    8ada:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8ade:	4605      	mov	r5, r0
    8ae0:	4608      	mov	r0, r1
    8ae2:	4611      	mov	r1, r2
    8ae4:	2300      	movs	r3, #0
    8ae6:	6023      	str	r3, [r4, #0]
    8ae8:	f7fb faaa 	bl	4040 <_kill>
    8aec:	f1b0 3fff 	cmp.w	r0, #4294967295
    8af0:	d000      	beq.n	8af4 <_kill_r+0x20>
    8af2:	bd38      	pop	{r3, r4, r5, pc}
    8af4:	6823      	ldr	r3, [r4, #0]
    8af6:	2b00      	cmp	r3, #0
    8af8:	d0fb      	beq.n	8af2 <_kill_r+0x1e>
    8afa:	602b      	str	r3, [r5, #0]
    8afc:	bd38      	pop	{r3, r4, r5, pc}
    8afe:	bf00      	nop

00008b00 <_fstat_r>:
    8b00:	b538      	push	{r3, r4, r5, lr}
    8b02:	f640 7464 	movw	r4, #3940	; 0xf64
    8b06:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8b0a:	4605      	mov	r5, r0
    8b0c:	4608      	mov	r0, r1
    8b0e:	4611      	mov	r1, r2
    8b10:	2300      	movs	r3, #0
    8b12:	6023      	str	r3, [r4, #0]
    8b14:	f7fb fa6e 	bl	3ff4 <_fstat>
    8b18:	f1b0 3fff 	cmp.w	r0, #4294967295
    8b1c:	d000      	beq.n	8b20 <_fstat_r+0x20>
    8b1e:	bd38      	pop	{r3, r4, r5, pc}
    8b20:	6823      	ldr	r3, [r4, #0]
    8b22:	2b00      	cmp	r3, #0
    8b24:	d0fb      	beq.n	8b1e <_fstat_r+0x1e>
    8b26:	602b      	str	r3, [r5, #0]
    8b28:	bd38      	pop	{r3, r4, r5, pc}
    8b2a:	bf00      	nop

00008b2c <_isatty_r>:
    8b2c:	b538      	push	{r3, r4, r5, lr}
    8b2e:	f640 7464 	movw	r4, #3940	; 0xf64
    8b32:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8b36:	4605      	mov	r5, r0
    8b38:	4608      	mov	r0, r1
    8b3a:	2300      	movs	r3, #0
    8b3c:	6023      	str	r3, [r4, #0]
    8b3e:	f7fb fa73 	bl	4028 <_isatty>
    8b42:	f1b0 3fff 	cmp.w	r0, #4294967295
    8b46:	d000      	beq.n	8b4a <_isatty_r+0x1e>
    8b48:	bd38      	pop	{r3, r4, r5, pc}
    8b4a:	6823      	ldr	r3, [r4, #0]
    8b4c:	2b00      	cmp	r3, #0
    8b4e:	d0fb      	beq.n	8b48 <_isatty_r+0x1c>
    8b50:	602b      	str	r3, [r5, #0]
    8b52:	bd38      	pop	{r3, r4, r5, pc}
    8b54:	0000      	lsls	r0, r0, #0
	...

00008b58 <__aeabi_uidiv>:
    8b58:	1e4a      	subs	r2, r1, #1
    8b5a:	bf08      	it	eq
    8b5c:	4770      	bxeq	lr
    8b5e:	f0c0 8124 	bcc.w	8daa <__aeabi_uidiv+0x252>
    8b62:	4288      	cmp	r0, r1
    8b64:	f240 8116 	bls.w	8d94 <__aeabi_uidiv+0x23c>
    8b68:	4211      	tst	r1, r2
    8b6a:	f000 8117 	beq.w	8d9c <__aeabi_uidiv+0x244>
    8b6e:	fab0 f380 	clz	r3, r0
    8b72:	fab1 f281 	clz	r2, r1
    8b76:	eba2 0303 	sub.w	r3, r2, r3
    8b7a:	f1c3 031f 	rsb	r3, r3, #31
    8b7e:	a204      	add	r2, pc, #16	; (adr r2, 8b90 <__aeabi_uidiv+0x38>)
    8b80:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    8b84:	f04f 0200 	mov.w	r2, #0
    8b88:	469f      	mov	pc, r3
    8b8a:	bf00      	nop
    8b8c:	f3af 8000 	nop.w
    8b90:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    8b94:	bf00      	nop
    8b96:	eb42 0202 	adc.w	r2, r2, r2
    8b9a:	bf28      	it	cs
    8b9c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    8ba0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    8ba4:	bf00      	nop
    8ba6:	eb42 0202 	adc.w	r2, r2, r2
    8baa:	bf28      	it	cs
    8bac:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    8bb0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    8bb4:	bf00      	nop
    8bb6:	eb42 0202 	adc.w	r2, r2, r2
    8bba:	bf28      	it	cs
    8bbc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    8bc0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    8bc4:	bf00      	nop
    8bc6:	eb42 0202 	adc.w	r2, r2, r2
    8bca:	bf28      	it	cs
    8bcc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    8bd0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    8bd4:	bf00      	nop
    8bd6:	eb42 0202 	adc.w	r2, r2, r2
    8bda:	bf28      	it	cs
    8bdc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    8be0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    8be4:	bf00      	nop
    8be6:	eb42 0202 	adc.w	r2, r2, r2
    8bea:	bf28      	it	cs
    8bec:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    8bf0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    8bf4:	bf00      	nop
    8bf6:	eb42 0202 	adc.w	r2, r2, r2
    8bfa:	bf28      	it	cs
    8bfc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    8c00:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    8c04:	bf00      	nop
    8c06:	eb42 0202 	adc.w	r2, r2, r2
    8c0a:	bf28      	it	cs
    8c0c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    8c10:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    8c14:	bf00      	nop
    8c16:	eb42 0202 	adc.w	r2, r2, r2
    8c1a:	bf28      	it	cs
    8c1c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    8c20:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    8c24:	bf00      	nop
    8c26:	eb42 0202 	adc.w	r2, r2, r2
    8c2a:	bf28      	it	cs
    8c2c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    8c30:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    8c34:	bf00      	nop
    8c36:	eb42 0202 	adc.w	r2, r2, r2
    8c3a:	bf28      	it	cs
    8c3c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    8c40:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    8c44:	bf00      	nop
    8c46:	eb42 0202 	adc.w	r2, r2, r2
    8c4a:	bf28      	it	cs
    8c4c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    8c50:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    8c54:	bf00      	nop
    8c56:	eb42 0202 	adc.w	r2, r2, r2
    8c5a:	bf28      	it	cs
    8c5c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    8c60:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    8c64:	bf00      	nop
    8c66:	eb42 0202 	adc.w	r2, r2, r2
    8c6a:	bf28      	it	cs
    8c6c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    8c70:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    8c74:	bf00      	nop
    8c76:	eb42 0202 	adc.w	r2, r2, r2
    8c7a:	bf28      	it	cs
    8c7c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    8c80:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    8c84:	bf00      	nop
    8c86:	eb42 0202 	adc.w	r2, r2, r2
    8c8a:	bf28      	it	cs
    8c8c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    8c90:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    8c94:	bf00      	nop
    8c96:	eb42 0202 	adc.w	r2, r2, r2
    8c9a:	bf28      	it	cs
    8c9c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    8ca0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    8ca4:	bf00      	nop
    8ca6:	eb42 0202 	adc.w	r2, r2, r2
    8caa:	bf28      	it	cs
    8cac:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    8cb0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    8cb4:	bf00      	nop
    8cb6:	eb42 0202 	adc.w	r2, r2, r2
    8cba:	bf28      	it	cs
    8cbc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    8cc0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    8cc4:	bf00      	nop
    8cc6:	eb42 0202 	adc.w	r2, r2, r2
    8cca:	bf28      	it	cs
    8ccc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    8cd0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    8cd4:	bf00      	nop
    8cd6:	eb42 0202 	adc.w	r2, r2, r2
    8cda:	bf28      	it	cs
    8cdc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    8ce0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    8ce4:	bf00      	nop
    8ce6:	eb42 0202 	adc.w	r2, r2, r2
    8cea:	bf28      	it	cs
    8cec:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    8cf0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    8cf4:	bf00      	nop
    8cf6:	eb42 0202 	adc.w	r2, r2, r2
    8cfa:	bf28      	it	cs
    8cfc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    8d00:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    8d04:	bf00      	nop
    8d06:	eb42 0202 	adc.w	r2, r2, r2
    8d0a:	bf28      	it	cs
    8d0c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    8d10:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    8d14:	bf00      	nop
    8d16:	eb42 0202 	adc.w	r2, r2, r2
    8d1a:	bf28      	it	cs
    8d1c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    8d20:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    8d24:	bf00      	nop
    8d26:	eb42 0202 	adc.w	r2, r2, r2
    8d2a:	bf28      	it	cs
    8d2c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    8d30:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    8d34:	bf00      	nop
    8d36:	eb42 0202 	adc.w	r2, r2, r2
    8d3a:	bf28      	it	cs
    8d3c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    8d40:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    8d44:	bf00      	nop
    8d46:	eb42 0202 	adc.w	r2, r2, r2
    8d4a:	bf28      	it	cs
    8d4c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    8d50:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    8d54:	bf00      	nop
    8d56:	eb42 0202 	adc.w	r2, r2, r2
    8d5a:	bf28      	it	cs
    8d5c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    8d60:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    8d64:	bf00      	nop
    8d66:	eb42 0202 	adc.w	r2, r2, r2
    8d6a:	bf28      	it	cs
    8d6c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    8d70:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    8d74:	bf00      	nop
    8d76:	eb42 0202 	adc.w	r2, r2, r2
    8d7a:	bf28      	it	cs
    8d7c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    8d80:	ebb0 0f01 	cmp.w	r0, r1
    8d84:	bf00      	nop
    8d86:	eb42 0202 	adc.w	r2, r2, r2
    8d8a:	bf28      	it	cs
    8d8c:	eba0 0001 	subcs.w	r0, r0, r1
    8d90:	4610      	mov	r0, r2
    8d92:	4770      	bx	lr
    8d94:	bf0c      	ite	eq
    8d96:	2001      	moveq	r0, #1
    8d98:	2000      	movne	r0, #0
    8d9a:	4770      	bx	lr
    8d9c:	fab1 f281 	clz	r2, r1
    8da0:	f1c2 021f 	rsb	r2, r2, #31
    8da4:	fa20 f002 	lsr.w	r0, r0, r2
    8da8:	4770      	bx	lr
    8daa:	b108      	cbz	r0, 8db0 <__aeabi_uidiv+0x258>
    8dac:	f04f 30ff 	mov.w	r0, #4294967295
    8db0:	f000 b80e 	b.w	8dd0 <__aeabi_idiv0>

00008db4 <__aeabi_uidivmod>:
    8db4:	2900      	cmp	r1, #0
    8db6:	d0f8      	beq.n	8daa <__aeabi_uidiv+0x252>
    8db8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    8dbc:	f7ff fecc 	bl	8b58 <__aeabi_uidiv>
    8dc0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    8dc4:	fb02 f300 	mul.w	r3, r2, r0
    8dc8:	eba1 0103 	sub.w	r1, r1, r3
    8dcc:	4770      	bx	lr
    8dce:	bf00      	nop

00008dd0 <__aeabi_idiv0>:
    8dd0:	4770      	bx	lr
    8dd2:	bf00      	nop

00008dd4 <__aeabi_uldivmod>:
    8dd4:	b94b      	cbnz	r3, 8dea <__aeabi_uldivmod+0x16>
    8dd6:	b942      	cbnz	r2, 8dea <__aeabi_uldivmod+0x16>
    8dd8:	2900      	cmp	r1, #0
    8dda:	bf08      	it	eq
    8ddc:	2800      	cmpeq	r0, #0
    8dde:	d002      	beq.n	8de6 <__aeabi_uldivmod+0x12>
    8de0:	f04f 31ff 	mov.w	r1, #4294967295
    8de4:	4608      	mov	r0, r1
    8de6:	f7ff bff3 	b.w	8dd0 <__aeabi_idiv0>
    8dea:	b082      	sub	sp, #8
    8dec:	46ec      	mov	ip, sp
    8dee:	e92d 5000 	stmdb	sp!, {ip, lr}
    8df2:	f000 f805 	bl	8e00 <__gnu_uldivmod_helper>
    8df6:	f8dd e004 	ldr.w	lr, [sp, #4]
    8dfa:	b002      	add	sp, #8
    8dfc:	bc0c      	pop	{r2, r3}
    8dfe:	4770      	bx	lr

00008e00 <__gnu_uldivmod_helper>:
    8e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e02:	4614      	mov	r4, r2
    8e04:	461d      	mov	r5, r3
    8e06:	4606      	mov	r6, r0
    8e08:	460f      	mov	r7, r1
    8e0a:	f000 f9d7 	bl	91bc <__udivdi3>
    8e0e:	fb00 f505 	mul.w	r5, r0, r5
    8e12:	fba0 2304 	umull	r2, r3, r0, r4
    8e16:	fb04 5401 	mla	r4, r4, r1, r5
    8e1a:	18e3      	adds	r3, r4, r3
    8e1c:	1ab6      	subs	r6, r6, r2
    8e1e:	eb67 0703 	sbc.w	r7, r7, r3
    8e22:	9b06      	ldr	r3, [sp, #24]
    8e24:	e9c3 6700 	strd	r6, r7, [r3]
    8e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e2a:	bf00      	nop

00008e2c <__gnu_ldivmod_helper>:
    8e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8e2e:	4614      	mov	r4, r2
    8e30:	461d      	mov	r5, r3
    8e32:	4606      	mov	r6, r0
    8e34:	460f      	mov	r7, r1
    8e36:	f000 f80f 	bl	8e58 <__divdi3>
    8e3a:	fb00 f505 	mul.w	r5, r0, r5
    8e3e:	fba0 2304 	umull	r2, r3, r0, r4
    8e42:	fb04 5401 	mla	r4, r4, r1, r5
    8e46:	18e3      	adds	r3, r4, r3
    8e48:	1ab6      	subs	r6, r6, r2
    8e4a:	eb67 0703 	sbc.w	r7, r7, r3
    8e4e:	9b06      	ldr	r3, [sp, #24]
    8e50:	e9c3 6700 	strd	r6, r7, [r3]
    8e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e56:	bf00      	nop

00008e58 <__divdi3>:
    8e58:	2900      	cmp	r1, #0
    8e5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8e5e:	b085      	sub	sp, #20
    8e60:	f2c0 80c8 	blt.w	8ff4 <__divdi3+0x19c>
    8e64:	2600      	movs	r6, #0
    8e66:	2b00      	cmp	r3, #0
    8e68:	f2c0 80bf 	blt.w	8fea <__divdi3+0x192>
    8e6c:	4689      	mov	r9, r1
    8e6e:	4614      	mov	r4, r2
    8e70:	4605      	mov	r5, r0
    8e72:	469b      	mov	fp, r3
    8e74:	2b00      	cmp	r3, #0
    8e76:	d14a      	bne.n	8f0e <__divdi3+0xb6>
    8e78:	428a      	cmp	r2, r1
    8e7a:	d957      	bls.n	8f2c <__divdi3+0xd4>
    8e7c:	fab2 f382 	clz	r3, r2
    8e80:	b153      	cbz	r3, 8e98 <__divdi3+0x40>
    8e82:	f1c3 0020 	rsb	r0, r3, #32
    8e86:	fa01 f903 	lsl.w	r9, r1, r3
    8e8a:	fa25 f800 	lsr.w	r8, r5, r0
    8e8e:	fa12 f403 	lsls.w	r4, r2, r3
    8e92:	409d      	lsls	r5, r3
    8e94:	ea48 0909 	orr.w	r9, r8, r9
    8e98:	0c27      	lsrs	r7, r4, #16
    8e9a:	4648      	mov	r0, r9
    8e9c:	4639      	mov	r1, r7
    8e9e:	fa1f fb84 	uxth.w	fp, r4
    8ea2:	f7ff fe59 	bl	8b58 <__aeabi_uidiv>
    8ea6:	4639      	mov	r1, r7
    8ea8:	4682      	mov	sl, r0
    8eaa:	4648      	mov	r0, r9
    8eac:	f7ff ff82 	bl	8db4 <__aeabi_uidivmod>
    8eb0:	0c2a      	lsrs	r2, r5, #16
    8eb2:	fb0b f30a 	mul.w	r3, fp, sl
    8eb6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    8eba:	454b      	cmp	r3, r9
    8ebc:	d909      	bls.n	8ed2 <__divdi3+0x7a>
    8ebe:	eb19 0904 	adds.w	r9, r9, r4
    8ec2:	f10a 3aff 	add.w	sl, sl, #4294967295
    8ec6:	d204      	bcs.n	8ed2 <__divdi3+0x7a>
    8ec8:	454b      	cmp	r3, r9
    8eca:	bf84      	itt	hi
    8ecc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    8ed0:	44a1      	addhi	r9, r4
    8ed2:	ebc3 0909 	rsb	r9, r3, r9
    8ed6:	4639      	mov	r1, r7
    8ed8:	4648      	mov	r0, r9
    8eda:	b2ad      	uxth	r5, r5
    8edc:	f7ff fe3c 	bl	8b58 <__aeabi_uidiv>
    8ee0:	4639      	mov	r1, r7
    8ee2:	4680      	mov	r8, r0
    8ee4:	4648      	mov	r0, r9
    8ee6:	f7ff ff65 	bl	8db4 <__aeabi_uidivmod>
    8eea:	fb0b fb08 	mul.w	fp, fp, r8
    8eee:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    8ef2:	45ab      	cmp	fp, r5
    8ef4:	d907      	bls.n	8f06 <__divdi3+0xae>
    8ef6:	192d      	adds	r5, r5, r4
    8ef8:	f108 38ff 	add.w	r8, r8, #4294967295
    8efc:	d203      	bcs.n	8f06 <__divdi3+0xae>
    8efe:	45ab      	cmp	fp, r5
    8f00:	bf88      	it	hi
    8f02:	f108 38ff 	addhi.w	r8, r8, #4294967295
    8f06:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    8f0a:	2700      	movs	r7, #0
    8f0c:	e003      	b.n	8f16 <__divdi3+0xbe>
    8f0e:	428b      	cmp	r3, r1
    8f10:	d957      	bls.n	8fc2 <__divdi3+0x16a>
    8f12:	2700      	movs	r7, #0
    8f14:	46b8      	mov	r8, r7
    8f16:	4642      	mov	r2, r8
    8f18:	463b      	mov	r3, r7
    8f1a:	b116      	cbz	r6, 8f22 <__divdi3+0xca>
    8f1c:	4252      	negs	r2, r2
    8f1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8f22:	4619      	mov	r1, r3
    8f24:	4610      	mov	r0, r2
    8f26:	b005      	add	sp, #20
    8f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8f2c:	b922      	cbnz	r2, 8f38 <__divdi3+0xe0>
    8f2e:	4611      	mov	r1, r2
    8f30:	2001      	movs	r0, #1
    8f32:	f7ff fe11 	bl	8b58 <__aeabi_uidiv>
    8f36:	4604      	mov	r4, r0
    8f38:	fab4 f884 	clz	r8, r4
    8f3c:	f1b8 0f00 	cmp.w	r8, #0
    8f40:	d15e      	bne.n	9000 <__divdi3+0x1a8>
    8f42:	ebc4 0809 	rsb	r8, r4, r9
    8f46:	0c27      	lsrs	r7, r4, #16
    8f48:	fa1f f984 	uxth.w	r9, r4
    8f4c:	2101      	movs	r1, #1
    8f4e:	9102      	str	r1, [sp, #8]
    8f50:	4639      	mov	r1, r7
    8f52:	4640      	mov	r0, r8
    8f54:	f7ff fe00 	bl	8b58 <__aeabi_uidiv>
    8f58:	4639      	mov	r1, r7
    8f5a:	4682      	mov	sl, r0
    8f5c:	4640      	mov	r0, r8
    8f5e:	f7ff ff29 	bl	8db4 <__aeabi_uidivmod>
    8f62:	ea4f 4815 	mov.w	r8, r5, lsr #16
    8f66:	fb09 f30a 	mul.w	r3, r9, sl
    8f6a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    8f6e:	455b      	cmp	r3, fp
    8f70:	d909      	bls.n	8f86 <__divdi3+0x12e>
    8f72:	eb1b 0b04 	adds.w	fp, fp, r4
    8f76:	f10a 3aff 	add.w	sl, sl, #4294967295
    8f7a:	d204      	bcs.n	8f86 <__divdi3+0x12e>
    8f7c:	455b      	cmp	r3, fp
    8f7e:	bf84      	itt	hi
    8f80:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    8f84:	44a3      	addhi	fp, r4
    8f86:	ebc3 0b0b 	rsb	fp, r3, fp
    8f8a:	4639      	mov	r1, r7
    8f8c:	4658      	mov	r0, fp
    8f8e:	b2ad      	uxth	r5, r5
    8f90:	f7ff fde2 	bl	8b58 <__aeabi_uidiv>
    8f94:	4639      	mov	r1, r7
    8f96:	4680      	mov	r8, r0
    8f98:	4658      	mov	r0, fp
    8f9a:	f7ff ff0b 	bl	8db4 <__aeabi_uidivmod>
    8f9e:	fb09 f908 	mul.w	r9, r9, r8
    8fa2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    8fa6:	45a9      	cmp	r9, r5
    8fa8:	d907      	bls.n	8fba <__divdi3+0x162>
    8faa:	192d      	adds	r5, r5, r4
    8fac:	f108 38ff 	add.w	r8, r8, #4294967295
    8fb0:	d203      	bcs.n	8fba <__divdi3+0x162>
    8fb2:	45a9      	cmp	r9, r5
    8fb4:	bf88      	it	hi
    8fb6:	f108 38ff 	addhi.w	r8, r8, #4294967295
    8fba:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    8fbe:	9f02      	ldr	r7, [sp, #8]
    8fc0:	e7a9      	b.n	8f16 <__divdi3+0xbe>
    8fc2:	fab3 f783 	clz	r7, r3
    8fc6:	2f00      	cmp	r7, #0
    8fc8:	d168      	bne.n	909c <__divdi3+0x244>
    8fca:	428b      	cmp	r3, r1
    8fcc:	bf2c      	ite	cs
    8fce:	f04f 0900 	movcs.w	r9, #0
    8fd2:	f04f 0901 	movcc.w	r9, #1
    8fd6:	4282      	cmp	r2, r0
    8fd8:	bf8c      	ite	hi
    8fda:	464c      	movhi	r4, r9
    8fdc:	f049 0401 	orrls.w	r4, r9, #1
    8fe0:	2c00      	cmp	r4, #0
    8fe2:	d096      	beq.n	8f12 <__divdi3+0xba>
    8fe4:	f04f 0801 	mov.w	r8, #1
    8fe8:	e795      	b.n	8f16 <__divdi3+0xbe>
    8fea:	4252      	negs	r2, r2
    8fec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8ff0:	43f6      	mvns	r6, r6
    8ff2:	e73b      	b.n	8e6c <__divdi3+0x14>
    8ff4:	4240      	negs	r0, r0
    8ff6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8ffa:	f04f 36ff 	mov.w	r6, #4294967295
    8ffe:	e732      	b.n	8e66 <__divdi3+0xe>
    9000:	fa04 f408 	lsl.w	r4, r4, r8
    9004:	f1c8 0720 	rsb	r7, r8, #32
    9008:	fa35 f307 	lsrs.w	r3, r5, r7
    900c:	fa29 fa07 	lsr.w	sl, r9, r7
    9010:	0c27      	lsrs	r7, r4, #16
    9012:	fa09 fb08 	lsl.w	fp, r9, r8
    9016:	4639      	mov	r1, r7
    9018:	4650      	mov	r0, sl
    901a:	ea43 020b 	orr.w	r2, r3, fp
    901e:	9202      	str	r2, [sp, #8]
    9020:	f7ff fd9a 	bl	8b58 <__aeabi_uidiv>
    9024:	4639      	mov	r1, r7
    9026:	fa1f f984 	uxth.w	r9, r4
    902a:	4683      	mov	fp, r0
    902c:	4650      	mov	r0, sl
    902e:	f7ff fec1 	bl	8db4 <__aeabi_uidivmod>
    9032:	9802      	ldr	r0, [sp, #8]
    9034:	fb09 f20b 	mul.w	r2, r9, fp
    9038:	0c03      	lsrs	r3, r0, #16
    903a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    903e:	429a      	cmp	r2, r3
    9040:	d904      	bls.n	904c <__divdi3+0x1f4>
    9042:	191b      	adds	r3, r3, r4
    9044:	f10b 3bff 	add.w	fp, fp, #4294967295
    9048:	f0c0 80b1 	bcc.w	91ae <__divdi3+0x356>
    904c:	1a9b      	subs	r3, r3, r2
    904e:	4639      	mov	r1, r7
    9050:	4618      	mov	r0, r3
    9052:	9301      	str	r3, [sp, #4]
    9054:	f7ff fd80 	bl	8b58 <__aeabi_uidiv>
    9058:	9901      	ldr	r1, [sp, #4]
    905a:	4682      	mov	sl, r0
    905c:	4608      	mov	r0, r1
    905e:	4639      	mov	r1, r7
    9060:	f7ff fea8 	bl	8db4 <__aeabi_uidivmod>
    9064:	f8dd c008 	ldr.w	ip, [sp, #8]
    9068:	fb09 f30a 	mul.w	r3, r9, sl
    906c:	fa1f f08c 	uxth.w	r0, ip
    9070:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    9074:	4293      	cmp	r3, r2
    9076:	d908      	bls.n	908a <__divdi3+0x232>
    9078:	1912      	adds	r2, r2, r4
    907a:	f10a 3aff 	add.w	sl, sl, #4294967295
    907e:	d204      	bcs.n	908a <__divdi3+0x232>
    9080:	4293      	cmp	r3, r2
    9082:	bf84      	itt	hi
    9084:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9088:	1912      	addhi	r2, r2, r4
    908a:	fa05 f508 	lsl.w	r5, r5, r8
    908e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    9092:	ebc3 0802 	rsb	r8, r3, r2
    9096:	f8cd e008 	str.w	lr, [sp, #8]
    909a:	e759      	b.n	8f50 <__divdi3+0xf8>
    909c:	f1c7 0020 	rsb	r0, r7, #32
    90a0:	fa03 fa07 	lsl.w	sl, r3, r7
    90a4:	40c2      	lsrs	r2, r0
    90a6:	fa35 f300 	lsrs.w	r3, r5, r0
    90aa:	ea42 0b0a 	orr.w	fp, r2, sl
    90ae:	fa21 f800 	lsr.w	r8, r1, r0
    90b2:	fa01 f907 	lsl.w	r9, r1, r7
    90b6:	4640      	mov	r0, r8
    90b8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    90bc:	ea43 0109 	orr.w	r1, r3, r9
    90c0:	9102      	str	r1, [sp, #8]
    90c2:	4651      	mov	r1, sl
    90c4:	fa1f f28b 	uxth.w	r2, fp
    90c8:	9203      	str	r2, [sp, #12]
    90ca:	f7ff fd45 	bl	8b58 <__aeabi_uidiv>
    90ce:	4651      	mov	r1, sl
    90d0:	4681      	mov	r9, r0
    90d2:	4640      	mov	r0, r8
    90d4:	f7ff fe6e 	bl	8db4 <__aeabi_uidivmod>
    90d8:	9b03      	ldr	r3, [sp, #12]
    90da:	f8dd c008 	ldr.w	ip, [sp, #8]
    90de:	fb03 f209 	mul.w	r2, r3, r9
    90e2:	ea4f 401c 	mov.w	r0, ip, lsr #16
    90e6:	fa14 f307 	lsls.w	r3, r4, r7
    90ea:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    90ee:	42a2      	cmp	r2, r4
    90f0:	d904      	bls.n	90fc <__divdi3+0x2a4>
    90f2:	eb14 040b 	adds.w	r4, r4, fp
    90f6:	f109 39ff 	add.w	r9, r9, #4294967295
    90fa:	d352      	bcc.n	91a2 <__divdi3+0x34a>
    90fc:	1aa4      	subs	r4, r4, r2
    90fe:	4651      	mov	r1, sl
    9100:	4620      	mov	r0, r4
    9102:	9301      	str	r3, [sp, #4]
    9104:	f7ff fd28 	bl	8b58 <__aeabi_uidiv>
    9108:	4651      	mov	r1, sl
    910a:	4680      	mov	r8, r0
    910c:	4620      	mov	r0, r4
    910e:	f7ff fe51 	bl	8db4 <__aeabi_uidivmod>
    9112:	9803      	ldr	r0, [sp, #12]
    9114:	f8dd c008 	ldr.w	ip, [sp, #8]
    9118:	fb00 f208 	mul.w	r2, r0, r8
    911c:	fa1f f38c 	uxth.w	r3, ip
    9120:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    9124:	9b01      	ldr	r3, [sp, #4]
    9126:	4282      	cmp	r2, r0
    9128:	d904      	bls.n	9134 <__divdi3+0x2dc>
    912a:	eb10 000b 	adds.w	r0, r0, fp
    912e:	f108 38ff 	add.w	r8, r8, #4294967295
    9132:	d330      	bcc.n	9196 <__divdi3+0x33e>
    9134:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    9138:	fa1f fc83 	uxth.w	ip, r3
    913c:	0c1b      	lsrs	r3, r3, #16
    913e:	1a80      	subs	r0, r0, r2
    9140:	fa1f fe88 	uxth.w	lr, r8
    9144:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    9148:	fb0c f90e 	mul.w	r9, ip, lr
    914c:	fb0c fc0a 	mul.w	ip, ip, sl
    9150:	fb03 c10e 	mla	r1, r3, lr, ip
    9154:	fb03 f20a 	mul.w	r2, r3, sl
    9158:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    915c:	458c      	cmp	ip, r1
    915e:	bf88      	it	hi
    9160:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    9164:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    9168:	4570      	cmp	r0, lr
    916a:	d310      	bcc.n	918e <__divdi3+0x336>
    916c:	fa1f f989 	uxth.w	r9, r9
    9170:	fa05 f707 	lsl.w	r7, r5, r7
    9174:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    9178:	bf14      	ite	ne
    917a:	2200      	movne	r2, #0
    917c:	2201      	moveq	r2, #1
    917e:	4287      	cmp	r7, r0
    9180:	bf2c      	ite	cs
    9182:	2700      	movcs	r7, #0
    9184:	f002 0701 	andcc.w	r7, r2, #1
    9188:	2f00      	cmp	r7, #0
    918a:	f43f aec4 	beq.w	8f16 <__divdi3+0xbe>
    918e:	f108 38ff 	add.w	r8, r8, #4294967295
    9192:	2700      	movs	r7, #0
    9194:	e6bf      	b.n	8f16 <__divdi3+0xbe>
    9196:	4282      	cmp	r2, r0
    9198:	bf84      	itt	hi
    919a:	4458      	addhi	r0, fp
    919c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    91a0:	e7c8      	b.n	9134 <__divdi3+0x2dc>
    91a2:	42a2      	cmp	r2, r4
    91a4:	bf84      	itt	hi
    91a6:	f109 39ff 	addhi.w	r9, r9, #4294967295
    91aa:	445c      	addhi	r4, fp
    91ac:	e7a6      	b.n	90fc <__divdi3+0x2a4>
    91ae:	429a      	cmp	r2, r3
    91b0:	bf84      	itt	hi
    91b2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    91b6:	191b      	addhi	r3, r3, r4
    91b8:	e748      	b.n	904c <__divdi3+0x1f4>
    91ba:	bf00      	nop

000091bc <__udivdi3>:
    91bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    91c0:	460c      	mov	r4, r1
    91c2:	b083      	sub	sp, #12
    91c4:	4680      	mov	r8, r0
    91c6:	4616      	mov	r6, r2
    91c8:	4689      	mov	r9, r1
    91ca:	461f      	mov	r7, r3
    91cc:	4615      	mov	r5, r2
    91ce:	468a      	mov	sl, r1
    91d0:	2b00      	cmp	r3, #0
    91d2:	d14b      	bne.n	926c <__udivdi3+0xb0>
    91d4:	428a      	cmp	r2, r1
    91d6:	d95c      	bls.n	9292 <__udivdi3+0xd6>
    91d8:	fab2 f382 	clz	r3, r2
    91dc:	b15b      	cbz	r3, 91f6 <__udivdi3+0x3a>
    91de:	f1c3 0020 	rsb	r0, r3, #32
    91e2:	fa01 fa03 	lsl.w	sl, r1, r3
    91e6:	fa28 f200 	lsr.w	r2, r8, r0
    91ea:	fa16 f503 	lsls.w	r5, r6, r3
    91ee:	fa08 f803 	lsl.w	r8, r8, r3
    91f2:	ea42 0a0a 	orr.w	sl, r2, sl
    91f6:	0c2e      	lsrs	r6, r5, #16
    91f8:	4650      	mov	r0, sl
    91fa:	4631      	mov	r1, r6
    91fc:	b2af      	uxth	r7, r5
    91fe:	f7ff fcab 	bl	8b58 <__aeabi_uidiv>
    9202:	4631      	mov	r1, r6
    9204:	ea4f 4418 	mov.w	r4, r8, lsr #16
    9208:	4681      	mov	r9, r0
    920a:	4650      	mov	r0, sl
    920c:	f7ff fdd2 	bl	8db4 <__aeabi_uidivmod>
    9210:	fb07 f309 	mul.w	r3, r7, r9
    9214:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    9218:	4553      	cmp	r3, sl
    921a:	d909      	bls.n	9230 <__udivdi3+0x74>
    921c:	eb1a 0a05 	adds.w	sl, sl, r5
    9220:	f109 39ff 	add.w	r9, r9, #4294967295
    9224:	d204      	bcs.n	9230 <__udivdi3+0x74>
    9226:	4553      	cmp	r3, sl
    9228:	bf84      	itt	hi
    922a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    922e:	44aa      	addhi	sl, r5
    9230:	ebc3 0a0a 	rsb	sl, r3, sl
    9234:	4631      	mov	r1, r6
    9236:	4650      	mov	r0, sl
    9238:	fa1f f888 	uxth.w	r8, r8
    923c:	f7ff fc8c 	bl	8b58 <__aeabi_uidiv>
    9240:	4631      	mov	r1, r6
    9242:	4604      	mov	r4, r0
    9244:	4650      	mov	r0, sl
    9246:	f7ff fdb5 	bl	8db4 <__aeabi_uidivmod>
    924a:	fb07 f704 	mul.w	r7, r7, r4
    924e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    9252:	4547      	cmp	r7, r8
    9254:	d906      	bls.n	9264 <__udivdi3+0xa8>
    9256:	3c01      	subs	r4, #1
    9258:	eb18 0805 	adds.w	r8, r8, r5
    925c:	d202      	bcs.n	9264 <__udivdi3+0xa8>
    925e:	4547      	cmp	r7, r8
    9260:	bf88      	it	hi
    9262:	3c01      	subhi	r4, #1
    9264:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9268:	2600      	movs	r6, #0
    926a:	e05c      	b.n	9326 <__udivdi3+0x16a>
    926c:	428b      	cmp	r3, r1
    926e:	d858      	bhi.n	9322 <__udivdi3+0x166>
    9270:	fab3 f683 	clz	r6, r3
    9274:	2e00      	cmp	r6, #0
    9276:	d15b      	bne.n	9330 <__udivdi3+0x174>
    9278:	428b      	cmp	r3, r1
    927a:	bf2c      	ite	cs
    927c:	2200      	movcs	r2, #0
    927e:	2201      	movcc	r2, #1
    9280:	4285      	cmp	r5, r0
    9282:	bf8c      	ite	hi
    9284:	4615      	movhi	r5, r2
    9286:	f042 0501 	orrls.w	r5, r2, #1
    928a:	2d00      	cmp	r5, #0
    928c:	d049      	beq.n	9322 <__udivdi3+0x166>
    928e:	2401      	movs	r4, #1
    9290:	e049      	b.n	9326 <__udivdi3+0x16a>
    9292:	b922      	cbnz	r2, 929e <__udivdi3+0xe2>
    9294:	4611      	mov	r1, r2
    9296:	2001      	movs	r0, #1
    9298:	f7ff fc5e 	bl	8b58 <__aeabi_uidiv>
    929c:	4605      	mov	r5, r0
    929e:	fab5 f685 	clz	r6, r5
    92a2:	2e00      	cmp	r6, #0
    92a4:	f040 80ba 	bne.w	941c <__udivdi3+0x260>
    92a8:	1b64      	subs	r4, r4, r5
    92aa:	0c2f      	lsrs	r7, r5, #16
    92ac:	fa1f fa85 	uxth.w	sl, r5
    92b0:	2601      	movs	r6, #1
    92b2:	4639      	mov	r1, r7
    92b4:	4620      	mov	r0, r4
    92b6:	f7ff fc4f 	bl	8b58 <__aeabi_uidiv>
    92ba:	4639      	mov	r1, r7
    92bc:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    92c0:	4681      	mov	r9, r0
    92c2:	4620      	mov	r0, r4
    92c4:	f7ff fd76 	bl	8db4 <__aeabi_uidivmod>
    92c8:	fb0a f309 	mul.w	r3, sl, r9
    92cc:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    92d0:	455b      	cmp	r3, fp
    92d2:	d909      	bls.n	92e8 <__udivdi3+0x12c>
    92d4:	eb1b 0b05 	adds.w	fp, fp, r5
    92d8:	f109 39ff 	add.w	r9, r9, #4294967295
    92dc:	d204      	bcs.n	92e8 <__udivdi3+0x12c>
    92de:	455b      	cmp	r3, fp
    92e0:	bf84      	itt	hi
    92e2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    92e6:	44ab      	addhi	fp, r5
    92e8:	ebc3 0b0b 	rsb	fp, r3, fp
    92ec:	4639      	mov	r1, r7
    92ee:	4658      	mov	r0, fp
    92f0:	fa1f f888 	uxth.w	r8, r8
    92f4:	f7ff fc30 	bl	8b58 <__aeabi_uidiv>
    92f8:	4639      	mov	r1, r7
    92fa:	4604      	mov	r4, r0
    92fc:	4658      	mov	r0, fp
    92fe:	f7ff fd59 	bl	8db4 <__aeabi_uidivmod>
    9302:	fb0a fa04 	mul.w	sl, sl, r4
    9306:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    930a:	45c2      	cmp	sl, r8
    930c:	d906      	bls.n	931c <__udivdi3+0x160>
    930e:	3c01      	subs	r4, #1
    9310:	eb18 0805 	adds.w	r8, r8, r5
    9314:	d202      	bcs.n	931c <__udivdi3+0x160>
    9316:	45c2      	cmp	sl, r8
    9318:	bf88      	it	hi
    931a:	3c01      	subhi	r4, #1
    931c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9320:	e001      	b.n	9326 <__udivdi3+0x16a>
    9322:	2600      	movs	r6, #0
    9324:	4634      	mov	r4, r6
    9326:	4631      	mov	r1, r6
    9328:	4620      	mov	r0, r4
    932a:	b003      	add	sp, #12
    932c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9330:	f1c6 0020 	rsb	r0, r6, #32
    9334:	40b3      	lsls	r3, r6
    9336:	fa32 f700 	lsrs.w	r7, r2, r0
    933a:	fa21 fb00 	lsr.w	fp, r1, r0
    933e:	431f      	orrs	r7, r3
    9340:	fa14 f206 	lsls.w	r2, r4, r6
    9344:	fa28 f100 	lsr.w	r1, r8, r0
    9348:	4658      	mov	r0, fp
    934a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    934e:	4311      	orrs	r1, r2
    9350:	9100      	str	r1, [sp, #0]
    9352:	4651      	mov	r1, sl
    9354:	b2bb      	uxth	r3, r7
    9356:	9301      	str	r3, [sp, #4]
    9358:	f7ff fbfe 	bl	8b58 <__aeabi_uidiv>
    935c:	4651      	mov	r1, sl
    935e:	40b5      	lsls	r5, r6
    9360:	4681      	mov	r9, r0
    9362:	4658      	mov	r0, fp
    9364:	f7ff fd26 	bl	8db4 <__aeabi_uidivmod>
    9368:	9c01      	ldr	r4, [sp, #4]
    936a:	9800      	ldr	r0, [sp, #0]
    936c:	fb04 f309 	mul.w	r3, r4, r9
    9370:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    9374:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    9378:	455b      	cmp	r3, fp
    937a:	d905      	bls.n	9388 <__udivdi3+0x1cc>
    937c:	eb1b 0b07 	adds.w	fp, fp, r7
    9380:	f109 39ff 	add.w	r9, r9, #4294967295
    9384:	f0c0 808e 	bcc.w	94a4 <__udivdi3+0x2e8>
    9388:	ebc3 0b0b 	rsb	fp, r3, fp
    938c:	4651      	mov	r1, sl
    938e:	4658      	mov	r0, fp
    9390:	f7ff fbe2 	bl	8b58 <__aeabi_uidiv>
    9394:	4651      	mov	r1, sl
    9396:	4604      	mov	r4, r0
    9398:	4658      	mov	r0, fp
    939a:	f7ff fd0b 	bl	8db4 <__aeabi_uidivmod>
    939e:	9801      	ldr	r0, [sp, #4]
    93a0:	9a00      	ldr	r2, [sp, #0]
    93a2:	fb00 f304 	mul.w	r3, r0, r4
    93a6:	fa1f fc82 	uxth.w	ip, r2
    93aa:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    93ae:	4293      	cmp	r3, r2
    93b0:	d906      	bls.n	93c0 <__udivdi3+0x204>
    93b2:	3c01      	subs	r4, #1
    93b4:	19d2      	adds	r2, r2, r7
    93b6:	d203      	bcs.n	93c0 <__udivdi3+0x204>
    93b8:	4293      	cmp	r3, r2
    93ba:	d901      	bls.n	93c0 <__udivdi3+0x204>
    93bc:	19d2      	adds	r2, r2, r7
    93be:	3c01      	subs	r4, #1
    93c0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    93c4:	b2a8      	uxth	r0, r5
    93c6:	1ad2      	subs	r2, r2, r3
    93c8:	0c2d      	lsrs	r5, r5, #16
    93ca:	fa1f fc84 	uxth.w	ip, r4
    93ce:	0c23      	lsrs	r3, r4, #16
    93d0:	fb00 f70c 	mul.w	r7, r0, ip
    93d4:	fb00 fe03 	mul.w	lr, r0, r3
    93d8:	fb05 e10c 	mla	r1, r5, ip, lr
    93dc:	fb05 f503 	mul.w	r5, r5, r3
    93e0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    93e4:	458e      	cmp	lr, r1
    93e6:	bf88      	it	hi
    93e8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    93ec:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    93f0:	42aa      	cmp	r2, r5
    93f2:	d310      	bcc.n	9416 <__udivdi3+0x25a>
    93f4:	b2bf      	uxth	r7, r7
    93f6:	fa08 f606 	lsl.w	r6, r8, r6
    93fa:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    93fe:	bf14      	ite	ne
    9400:	f04f 0e00 	movne.w	lr, #0
    9404:	f04f 0e01 	moveq.w	lr, #1
    9408:	4296      	cmp	r6, r2
    940a:	bf2c      	ite	cs
    940c:	2600      	movcs	r6, #0
    940e:	f00e 0601 	andcc.w	r6, lr, #1
    9412:	2e00      	cmp	r6, #0
    9414:	d087      	beq.n	9326 <__udivdi3+0x16a>
    9416:	3c01      	subs	r4, #1
    9418:	2600      	movs	r6, #0
    941a:	e784      	b.n	9326 <__udivdi3+0x16a>
    941c:	40b5      	lsls	r5, r6
    941e:	f1c6 0120 	rsb	r1, r6, #32
    9422:	fa24 f901 	lsr.w	r9, r4, r1
    9426:	fa28 f201 	lsr.w	r2, r8, r1
    942a:	0c2f      	lsrs	r7, r5, #16
    942c:	40b4      	lsls	r4, r6
    942e:	4639      	mov	r1, r7
    9430:	4648      	mov	r0, r9
    9432:	4322      	orrs	r2, r4
    9434:	9200      	str	r2, [sp, #0]
    9436:	f7ff fb8f 	bl	8b58 <__aeabi_uidiv>
    943a:	4639      	mov	r1, r7
    943c:	fa1f fa85 	uxth.w	sl, r5
    9440:	4683      	mov	fp, r0
    9442:	4648      	mov	r0, r9
    9444:	f7ff fcb6 	bl	8db4 <__aeabi_uidivmod>
    9448:	9b00      	ldr	r3, [sp, #0]
    944a:	0c1a      	lsrs	r2, r3, #16
    944c:	fb0a f30b 	mul.w	r3, sl, fp
    9450:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    9454:	42a3      	cmp	r3, r4
    9456:	d903      	bls.n	9460 <__udivdi3+0x2a4>
    9458:	1964      	adds	r4, r4, r5
    945a:	f10b 3bff 	add.w	fp, fp, #4294967295
    945e:	d327      	bcc.n	94b0 <__udivdi3+0x2f4>
    9460:	1ae4      	subs	r4, r4, r3
    9462:	4639      	mov	r1, r7
    9464:	4620      	mov	r0, r4
    9466:	f7ff fb77 	bl	8b58 <__aeabi_uidiv>
    946a:	4639      	mov	r1, r7
    946c:	4681      	mov	r9, r0
    946e:	4620      	mov	r0, r4
    9470:	f7ff fca0 	bl	8db4 <__aeabi_uidivmod>
    9474:	9800      	ldr	r0, [sp, #0]
    9476:	fb0a f309 	mul.w	r3, sl, r9
    947a:	fa1f fc80 	uxth.w	ip, r0
    947e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    9482:	42a3      	cmp	r3, r4
    9484:	d908      	bls.n	9498 <__udivdi3+0x2dc>
    9486:	1964      	adds	r4, r4, r5
    9488:	f109 39ff 	add.w	r9, r9, #4294967295
    948c:	d204      	bcs.n	9498 <__udivdi3+0x2dc>
    948e:	42a3      	cmp	r3, r4
    9490:	bf84      	itt	hi
    9492:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9496:	1964      	addhi	r4, r4, r5
    9498:	fa08 f806 	lsl.w	r8, r8, r6
    949c:	1ae4      	subs	r4, r4, r3
    949e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    94a2:	e706      	b.n	92b2 <__udivdi3+0xf6>
    94a4:	455b      	cmp	r3, fp
    94a6:	bf84      	itt	hi
    94a8:	f109 39ff 	addhi.w	r9, r9, #4294967295
    94ac:	44bb      	addhi	fp, r7
    94ae:	e76b      	b.n	9388 <__udivdi3+0x1cc>
    94b0:	42a3      	cmp	r3, r4
    94b2:	bf84      	itt	hi
    94b4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    94b8:	1964      	addhi	r4, r4, r5
    94ba:	e7d1      	b.n	9460 <__udivdi3+0x2a4>

000094bc <sqrt>:
    94bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    94c0:	b08b      	sub	sp, #44	; 0x2c
    94c2:	4606      	mov	r6, r0
    94c4:	460f      	mov	r7, r1
    94c6:	f000 f84f 	bl	9568 <__ieee754_sqrt>
    94ca:	f640 2444 	movw	r4, #2628	; 0xa44
    94ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
    94d2:	f994 3000 	ldrsb.w	r3, [r4]
    94d6:	f1b3 3fff 	cmp.w	r3, #4294967295
    94da:	4680      	mov	r8, r0
    94dc:	4689      	mov	r9, r1
    94de:	d031      	beq.n	9544 <sqrt+0x88>
    94e0:	4630      	mov	r0, r6
    94e2:	4639      	mov	r1, r7
    94e4:	f7ff fa40 	bl	8968 <__isnand>
    94e8:	4605      	mov	r5, r0
    94ea:	2800      	cmp	r0, #0
    94ec:	d12a      	bne.n	9544 <sqrt+0x88>
    94ee:	f04f 0a00 	mov.w	sl, #0
    94f2:	f04f 0b00 	mov.w	fp, #0
    94f6:	4630      	mov	r0, r6
    94f8:	4639      	mov	r1, r7
    94fa:	4652      	mov	r2, sl
    94fc:	465b      	mov	r3, fp
    94fe:	f7fc fcdb 	bl	5eb8 <__aeabi_dcmplt>
    9502:	b1f8      	cbz	r0, 9544 <sqrt+0x88>
    9504:	7824      	ldrb	r4, [r4, #0]
    9506:	f649 334c 	movw	r3, #39756	; 0x9b4c
    950a:	f2c0 0300 	movt	r3, #0
    950e:	9508      	str	r5, [sp, #32]
    9510:	9301      	str	r3, [sp, #4]
    9512:	2301      	movs	r3, #1
    9514:	e9cd 6702 	strd	r6, r7, [sp, #8]
    9518:	9300      	str	r3, [sp, #0]
    951a:	e9cd 6704 	strd	r6, r7, [sp, #16]
    951e:	b1b4      	cbz	r4, 954e <sqrt+0x92>
    9520:	4650      	mov	r0, sl
    9522:	4659      	mov	r1, fp
    9524:	4652      	mov	r2, sl
    9526:	465b      	mov	r3, fp
    9528:	f7fc fb7e 	bl	5c28 <__aeabi_ddiv>
    952c:	2c02      	cmp	r4, #2
    952e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    9532:	d10e      	bne.n	9552 <sqrt+0x96>
    9534:	f7fc fd32 	bl	5f9c <__errno>
    9538:	2321      	movs	r3, #33	; 0x21
    953a:	6003      	str	r3, [r0, #0]
    953c:	9b08      	ldr	r3, [sp, #32]
    953e:	b973      	cbnz	r3, 955e <sqrt+0xa2>
    9540:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    9544:	4640      	mov	r0, r8
    9546:	4649      	mov	r1, r9
    9548:	b00b      	add	sp, #44	; 0x2c
    954a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    954e:	e9cd ab06 	strd	sl, fp, [sp, #24]
    9552:	4668      	mov	r0, sp
    9554:	f000 f8f6 	bl	9744 <matherr>
    9558:	2800      	cmp	r0, #0
    955a:	d1ef      	bne.n	953c <sqrt+0x80>
    955c:	e7ea      	b.n	9534 <sqrt+0x78>
    955e:	f7fc fd1d 	bl	5f9c <__errno>
    9562:	9b08      	ldr	r3, [sp, #32]
    9564:	6003      	str	r3, [r0, #0]
    9566:	e7eb      	b.n	9540 <sqrt+0x84>

00009568 <__ieee754_sqrt>:
    9568:	f240 0c00 	movw	ip, #0
    956c:	460b      	mov	r3, r1
    956e:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
    9572:	4602      	mov	r2, r0
    9574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9578:	4666      	mov	r6, ip
    957a:	ea01 0c0c 	and.w	ip, r1, ip
    957e:	4604      	mov	r4, r0
    9580:	45b4      	cmp	ip, r6
    9582:	460d      	mov	r5, r1
    9584:	4680      	mov	r8, r0
    9586:	4689      	mov	r9, r1
    9588:	f000 80be 	beq.w	9708 <__ieee754_sqrt+0x1a0>
    958c:	2900      	cmp	r1, #0
    958e:	f340 808c 	ble.w	96aa <__ieee754_sqrt+0x142>
    9592:	ea5f 5821 	movs.w	r8, r1, asr #20
    9596:	f000 8096 	beq.w	96c6 <__ieee754_sqrt+0x15e>
    959a:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
    959e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    95a2:	f1a8 0807 	sub.w	r8, r8, #7
    95a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    95aa:	f018 0f01 	tst.w	r8, #1
    95ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    95b2:	d16a      	bne.n	968a <__ieee754_sqrt+0x122>
    95b4:	0fd1      	lsrs	r1, r2, #31
    95b6:	f04f 0c00 	mov.w	ip, #0
    95ba:	eb01 0343 	add.w	r3, r1, r3, lsl #1
    95be:	0052      	lsls	r2, r2, #1
    95c0:	4665      	mov	r5, ip
    95c2:	4660      	mov	r0, ip
    95c4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    95c8:	1844      	adds	r4, r0, r1
    95ca:	0fd6      	lsrs	r6, r2, #31
    95cc:	0052      	lsls	r2, r2, #1
    95ce:	429c      	cmp	r4, r3
    95d0:	f10c 0c01 	add.w	ip, ip, #1
    95d4:	dc02      	bgt.n	95dc <__ieee754_sqrt+0x74>
    95d6:	1b1b      	subs	r3, r3, r4
    95d8:	186d      	adds	r5, r5, r1
    95da:	1860      	adds	r0, r4, r1
    95dc:	0849      	lsrs	r1, r1, #1
    95de:	f1bc 0f16 	cmp.w	ip, #22
    95e2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
    95e6:	d1ef      	bne.n	95c8 <__ieee754_sqrt+0x60>
    95e8:	2400      	movs	r4, #0
    95ea:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
    95ee:	46a2      	mov	sl, r4
    95f0:	4626      	mov	r6, r4
    95f2:	e013      	b.n	961c <__ieee754_sqrt+0xb4>
    95f4:	4283      	cmp	r3, r0
    95f6:	bf14      	ite	ne
    95f8:	2700      	movne	r7, #0
    95fa:	2701      	moveq	r7, #1
    95fc:	4594      	cmp	ip, r2
    95fe:	bf8c      	ite	hi
    9600:	2700      	movhi	r7, #0
    9602:	f007 0701 	andls.w	r7, r7, #1
    9606:	b96f      	cbnz	r7, 9624 <__ieee754_sqrt+0xbc>
    9608:	3401      	adds	r4, #1
    960a:	4607      	mov	r7, r0
    960c:	0849      	lsrs	r1, r1, #1
    960e:	0fd0      	lsrs	r0, r2, #31
    9610:	0052      	lsls	r2, r2, #1
    9612:	2c20      	cmp	r4, #32
    9614:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    9618:	d01b      	beq.n	9652 <__ieee754_sqrt+0xea>
    961a:	4638      	mov	r0, r7
    961c:	4298      	cmp	r0, r3
    961e:	eb01 0c06 	add.w	ip, r1, r6
    9622:	dae7      	bge.n	95f4 <__ieee754_sqrt+0x8c>
    9624:	f00c 4700 	and.w	r7, ip, #2147483648	; 0x80000000
    9628:	eb0c 0601 	add.w	r6, ip, r1
    962c:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
    9630:	d027      	beq.n	9682 <__ieee754_sqrt+0x11a>
    9632:	4607      	mov	r7, r0
    9634:	1a1b      	subs	r3, r3, r0
    9636:	4594      	cmp	ip, r2
    9638:	ebcc 0202 	rsb	r2, ip, r2
    963c:	bf88      	it	hi
    963e:	3b01      	subhi	r3, #1
    9640:	3401      	adds	r4, #1
    9642:	448a      	add	sl, r1
    9644:	0fd0      	lsrs	r0, r2, #31
    9646:	0849      	lsrs	r1, r1, #1
    9648:	0052      	lsls	r2, r2, #1
    964a:	2c20      	cmp	r4, #32
    964c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    9650:	d1e3      	bne.n	961a <__ieee754_sqrt+0xb2>
    9652:	4313      	orrs	r3, r2
    9654:	d11e      	bne.n	9694 <__ieee754_sqrt+0x12c>
    9656:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
    965a:	ea4f 0168 	mov.w	r1, r8, asr #1
    965e:	f015 0f01 	tst.w	r5, #1
    9662:	bf18      	it	ne
    9664:	f04a 4a00 	orrne.w	sl, sl, #2147483648	; 0x80000000
    9668:	0509      	lsls	r1, r1, #20
    966a:	4654      	mov	r4, sl
    966c:	f101 517e 	add.w	r1, r1, #1065353216	; 0x3f800000
    9670:	f501 01c0 	add.w	r1, r1, #6291456	; 0x600000
    9674:	eb01 0365 	add.w	r3, r1, r5, asr #1
    9678:	461d      	mov	r5, r3
    967a:	4620      	mov	r0, r4
    967c:	4629      	mov	r1, r5
    967e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9682:	2e00      	cmp	r6, #0
    9684:	dbd5      	blt.n	9632 <__ieee754_sqrt+0xca>
    9686:	1c47      	adds	r7, r0, #1
    9688:	e7d4      	b.n	9634 <__ieee754_sqrt+0xcc>
    968a:	0fd1      	lsrs	r1, r2, #31
    968c:	0052      	lsls	r2, r2, #1
    968e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
    9692:	e78f      	b.n	95b4 <__ieee754_sqrt+0x4c>
    9694:	f1ba 3fff 	cmp.w	sl, #4294967295
    9698:	bf1c      	itt	ne
    969a:	f00a 0301 	andne.w	r3, sl, #1
    969e:	449a      	addne	sl, r3
    96a0:	d1d9      	bne.n	9656 <__ieee754_sqrt+0xee>
    96a2:	3501      	adds	r5, #1
    96a4:	f04f 0a00 	mov.w	sl, #0
    96a8:	e7d7      	b.n	965a <__ieee754_sqrt+0xf2>
    96aa:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
    96ae:	ea5c 0c00 	orrs.w	ip, ip, r0
    96b2:	d0e2      	beq.n	967a <__ieee754_sqrt+0x112>
    96b4:	2900      	cmp	r1, #0
    96b6:	d13a      	bne.n	972e <__ieee754_sqrt+0x1c6>
    96b8:	4688      	mov	r8, r1
    96ba:	0ad3      	lsrs	r3, r2, #11
    96bc:	f1a8 0815 	sub.w	r8, r8, #21
    96c0:	0552      	lsls	r2, r2, #21
    96c2:	2b00      	cmp	r3, #0
    96c4:	d0f9      	beq.n	96ba <__ieee754_sqrt+0x152>
    96c6:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
    96ca:	d12d      	bne.n	9728 <__ieee754_sqrt+0x1c0>
    96cc:	005b      	lsls	r3, r3, #1
    96ce:	3101      	adds	r1, #1
    96d0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    96d4:	d0fa      	beq.n	96cc <__ieee754_sqrt+0x164>
    96d6:	f1c1 0020 	rsb	r0, r1, #32
    96da:	f108 0801 	add.w	r8, r8, #1
    96de:	fa32 f000 	lsrs.w	r0, r2, r0
    96e2:	ebc1 0808 	rsb	r8, r1, r8
    96e6:	4303      	orrs	r3, r0
    96e8:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
    96ec:	408a      	lsls	r2, r1
    96ee:	f1a8 0807 	sub.w	r8, r8, #7
    96f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    96f6:	f018 0f01 	tst.w	r8, #1
    96fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    96fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    9702:	f43f af57 	beq.w	95b4 <__ieee754_sqrt+0x4c>
    9706:	e7c0      	b.n	968a <__ieee754_sqrt+0x122>
    9708:	4602      	mov	r2, r0
    970a:	460b      	mov	r3, r1
    970c:	f7fc f962 	bl	59d4 <__aeabi_dmul>
    9710:	4602      	mov	r2, r0
    9712:	460b      	mov	r3, r1
    9714:	4620      	mov	r0, r4
    9716:	4629      	mov	r1, r5
    9718:	f7fb ffaa 	bl	5670 <__adddf3>
    971c:	4604      	mov	r4, r0
    971e:	460d      	mov	r5, r1
    9720:	4620      	mov	r0, r4
    9722:	4629      	mov	r1, r5
    9724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9728:	2020      	movs	r0, #32
    972a:	2100      	movs	r1, #0
    972c:	e7d5      	b.n	96da <__ieee754_sqrt+0x172>
    972e:	4602      	mov	r2, r0
    9730:	460b      	mov	r3, r1
    9732:	f7fb ff9b 	bl	566c <__aeabi_dsub>
    9736:	4602      	mov	r2, r0
    9738:	460b      	mov	r3, r1
    973a:	f7fc fa75 	bl	5c28 <__aeabi_ddiv>
    973e:	4604      	mov	r4, r0
    9740:	460d      	mov	r5, r1
    9742:	e79a      	b.n	967a <__ieee754_sqrt+0x112>

00009744 <matherr>:
    9744:	2000      	movs	r0, #0
    9746:	4770      	bx	lr
    9748:	702f2e2e 	.word	0x702f2e2e
    974c:	2f687461 	.word	0x2f687461
    9750:	5f70616d 	.word	0x5f70616d
    9754:	6c6c6563 	.word	0x6c6c6563
    9758:	645f745f 	.word	0x645f745f
    975c:	6c62756f 	.word	0x6c62756f
    9760:	00682e65 	.word	0x00682e65
    9764:	61727261 	.word	0x61727261
    9768:	75625f79 	.word	0x75625f79
    976c:	74656b63 	.word	0x74656b63
    9770:	6c65635f 	.word	0x6c65635f
    9774:	5f745f6c 	.word	0x5f745f6c
    9778:	62756f64 	.word	0x62756f64
    977c:	665f656c 	.word	0x665f656c
    9780:	286c6c75 	.word	0x286c6c75
    9784:	6b637562 	.word	0x6b637562
    9788:	29737465 	.word	0x29737465
    978c:	00000000 	.word	0x00000000
    9790:	702f2e2e 	.word	0x702f2e2e
    9794:	2f687461 	.word	0x2f687461
    9798:	5f70616d 	.word	0x5f70616d
    979c:	6c6c6563 	.word	0x6c6c6563
    97a0:	635f745f 	.word	0x635f745f
    97a4:	5f6c6c65 	.word	0x5f6c6c65
    97a8:	00682e74 	.word	0x00682e74
    97ac:	61727261 	.word	0x61727261
    97b0:	75625f79 	.word	0x75625f79
    97b4:	74656b63 	.word	0x74656b63
    97b8:	6c65635f 	.word	0x6c65635f
    97bc:	5f745f6c 	.word	0x5f745f6c
    97c0:	6c6c6563 	.word	0x6c6c6563
    97c4:	665f745f 	.word	0x665f745f
    97c8:	286c6c75 	.word	0x286c6c75
    97cc:	6b637562 	.word	0x6b637562
    97d0:	29737465 	.word	0x29737465
    97d4:	00000000 	.word	0x00000000
    97d8:	2c75257b 	.word	0x2c75257b
    97dc:	7d752520 	.word	0x7d752520
    97e0:	0000000a 	.word	0x0000000a
    97e4:	31313131 	.word	0x31313131
    97e8:	44443131 	.word	0x44443131
    97ec:	44444444 	.word	0x44444444
    97f0:	44444444 	.word	0x44444444
    97f4:	00444444 	.word	0x00444444
    97f8:	31313131 	.word	0x31313131
    97fc:	44444431 	.word	0x44444431
    9800:	44444444 	.word	0x44444444
    9804:	44444444 	.word	0x44444444
    9808:	00314444 	.word	0x00314444
    980c:	31313131 	.word	0x31313131
    9810:	44444444 	.word	0x44444444
    9814:	44444343 	.word	0x44444343
    9818:	44444444 	.word	0x44444444
    981c:	00313131 	.word	0x00313131
    9820:	44313131 	.word	0x44313131
    9824:	44444444 	.word	0x44444444
    9828:	44444343 	.word	0x44444343
    982c:	31314444 	.word	0x31314444
    9830:	00313131 	.word	0x00313131
    9834:	44443131 	.word	0x44443131
    9838:	44444444 	.word	0x44444444
    983c:	44444444 	.word	0x44444444
    9840:	31313131 	.word	0x31313131
    9844:	00313131 	.word	0x00313131
    9848:	44444444 	.word	0x44444444
    984c:	44444444 	.word	0x44444444
    9850:	31314444 	.word	0x31314444
    9854:	31313131 	.word	0x31313131
    9858:	00313131 	.word	0x00313131
    985c:	44444431 	.word	0x44444431
    9860:	44444444 	.word	0x44444444
    9864:	44444444 	.word	0x44444444
    9868:	31313131 	.word	0x31313131
    986c:	00313131 	.word	0x00313131
    9870:	44443131 	.word	0x44443131
    9874:	44444444 	.word	0x44444444
    9878:	44444444 	.word	0x44444444
    987c:	31314444 	.word	0x31314444
    9880:	00313131 	.word	0x00313131
    9884:	44313131 	.word	0x44313131
    9888:	44444444 	.word	0x44444444
    988c:	44444444 	.word	0x44444444
    9890:	44444444 	.word	0x44444444
    9894:	00313131 	.word	0x00313131
    9898:	31313131 	.word	0x31313131
    989c:	44444444 	.word	0x44444444
    98a0:	44444444 	.word	0x44444444
    98a4:	44444444 	.word	0x44444444
    98a8:	00313144 	.word	0x00313144
    98ac:	31313131 	.word	0x31313131
    98b0:	44444431 	.word	0x44444431
    98b4:	44444444 	.word	0x44444444
    98b8:	44444444 	.word	0x44444444
    98bc:	00444444 	.word	0x00444444

000098c0 <C.72.6627>:
    98c0:	00003240                                @2..

000098c4 <__FUNCTION__.5915>:
    98c4:	5f70616d 6c6c6563 635f745f 5f6c6c65     map_cell_t_cell_
    98d4:	6e695f74 00007469                       t_init..

000098dc <__FUNCTION__.5526>:
    98dc:	5f70616d 6c6c6563 645f745f 6c62756f     map_cell_t_doubl
    98ec:	6e695f65 00007469 31313131 31313131     e_init..11111111
    98fc:	31313131 31313131 00313131 44445031     11111111111.1PDD
    990c:	44444444 44554444 44444444 00314444     DDDDDDUDDDDDDD1.
    991c:	31314431 31313131 31313131 31313131     1D11111111111111
    992c:	00314431 44444431 44444444 44434444     1D1.1DDDDDDDDDCD
    993c:	44444444 00314444 31314431 31313131     DDDDDD1.1D111111
    994c:	31443131 31313131 00314431 44444431     11D111111D1.1DDD
    995c:	44444444 44474444 44444444 00314444     DDDDDDGDDDDDDD1.
    996c:	31314431 31314431 31443131 31443131     1D111D1111D111D1
    997c:	00314431 44444431 44444444 44554444     1D1.1DDDDDDDDDUD
    998c:	44444444 00314444 00000041 00000042     DDDDDD1.A...B...
    999c:	0000005a 00000053 00005544 00004444     Z...S...DU..DD..
    99ac:	00004c44 00005244 0000004c 00000052     DL..DR..L...R...
    99bc:	00005543 00004443 00004c43 00005243     CU..CD..CL..CR..
    99cc:	00005841 00005941 00207325 0000000d     AX..AY..%s .....
    99dc:	70616548 646e6120 61747320 63206b63     Heap and stack c
    99ec:	696c6c6f 6e6f6973 0000000a 642f2e2e     ollision....../d
    99fc:	65766972 432f7372 5565726f 61545241     rivers/CoreUARTa
    9a0c:	632f6270 5f65726f 74726175 6270615f     pb/core_uart_apb
    9a1c:	0000632e 642f2e2e 65766972 432f7372     .c..../drivers/C
    9a2c:	3165726f 30353536 726f632f 36315f65     ore16550/core_16
    9a3c:	2e303535 00000063                       550.c...

00009a44 <C.18.2576>:
    9a44:	00000001 00000002 00000004 00000001     ................
    9a54:	7566202c 6974636e 203a6e6f 00000000     , function: ....
    9a64:	65737361 6f697472 2522206e 66202273     assertion "%s" f
    9a74:	656c6961 66203a64 20656c69 22732522     ailed: file "%s"
    9a84:	696c202c 2520656e 25732564 00000a73     , line %d%s%s...

00009a94 <__sf_fake_stdin>:
	...

00009ab4 <__sf_fake_stdout>:
	...

00009ad4 <__sf_fake_stderr>:
	...

00009af4 <_global_impure_ptr>:
    9af4:	20000544 00000043                       D.. C...

00009afc <blanks.3515>:
    9afc:	20202020 20202020 20202020 20202020                     

00009b0c <zeroes.3516>:
    9b0c:	30303030 30303030 30303030 30303030     0000000000000000
    9b1c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    9b2c:	00000000 33323130 37363534 62613938     ....0123456789ab
    9b3c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    9b4c:	74727173 00000000                       sqrt....

00009b54 <_init>:
    9b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b56:	bf00      	nop
    9b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9b5a:	bc08      	pop	{r3}
    9b5c:	469e      	mov	lr, r3
    9b5e:	4770      	bx	lr

00009b60 <_fini>:
    9b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b62:	bf00      	nop
    9b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9b66:	bc08      	pop	{r3}
    9b68:	469e      	mov	lr, r3
    9b6a:	4770      	bx	lr

00009b6c <__frame_dummy_init_array_entry>:
    9b6c:	0485 0000                                   ....

00009b70 <__do_global_dtors_aux_fini_array_entry>:
    9b70:	0471 0000                                   q...
