<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1701419603">
  <File Type="PWROPT-DCP" Name="structure_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="structure_power_routed.rpt"/>
  <File Type="PA-TCL" Name="structure.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="structure_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="structure_reports.tcl"/>
  <File Type="BG-DRC" Name="structure.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="structure_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="structure_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="structure.hwdef"/>
  <File Type="OPT-DCP" Name="structure_opt.dcp"/>
  <File Type="OPT-DRC" Name="structure_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="structure_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="structure_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="structure_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="structure_placed.dcp"/>
  <File Type="PLACE-IO" Name="structure_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="structure_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="structure_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="structure_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="structure_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="structure_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="structure_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="structure_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="structure_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="structure_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="structure_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="structure_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="structure.bit"/>
  <File Type="PHYSOPT-TIMING" Name="structure_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="structure_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="structure_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="structure_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="structure_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="structure_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="structure.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="structure_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="structure.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="structure_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="structure.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="structure_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="structure.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="structure_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="structure_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="structure_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="structure_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="structure_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="structure_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="structure_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="structure_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="structure.vdi"/>
  <File Type="ROUTE-CLK" Name="structure_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="structure_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="structure_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="structure_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="structure_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="structure_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="structure.nky"/>
  <File Type="BITSTR-BMM" Name="structure_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="structure.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="structure.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="structure.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../czy_2023.11.13_success/czy_2023.9.21.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci"/>
        <Attr Name="ImportTime" Val="1699542038"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/alu.v"/>
        <Attr Name="ImportTime" Val="1694610943"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/alu_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/alu_mux.v"/>
        <Attr Name="ImportTime" Val="1541222974"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/control_unit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/control_unit.v"/>
        <Attr Name="ImportTime" Val="1696602638"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/cpu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/cpu.v"/>
        <Attr Name="ImportTime" Val="1696602996"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data_memory.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../czy_2023.11.13_success/czy_2023.9.21.srcs/sources_1/new/data_memory.v"/>
        <Attr Name="ImportTime" Val="1699805855"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/data_path.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/data_path.v"/>
        <Attr Name="ImportTime" Val="1696593054"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/instruction_memory.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../czy_2023.11.13_success/czy_2023.9.21.srcs/sources_1/new/instruction_memory.v"/>
        <Attr Name="ImportTime" Val="1697683159"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/ir.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/ir.v"/>
        <Attr Name="ImportTime" Val="1695199743"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/pc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/pc.v"/>
        <Attr Name="ImportTime" Val="1694587346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/reg_group.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/reg_group.v"/>
        <Attr Name="ImportTime" Val="1696590656"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reg_group_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../czy_2023.11.13_success/czy_2023.9.21.srcs/sources_1/new/reg_group_mux.v"/>
        <Attr Name="ImportTime" Val="1698239497"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/register.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/register.v"/>
        <Attr Name="ImportTime" Val="1526025832"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../7-segement/seven_seg_driver.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../7-segement/signal_process.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../7-segement/signal_unit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/czy_2023.09.21/state_transition.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="C:/Users/caozhengyang/Desktop/数字逻辑设计/czy_2023.09.21/state_transition.v"/>
        <Attr Name="ImportTime" Val="1696591151"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../7-segement/top_module.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../7-segement/structure.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0/instruction_set.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../czy_2023.11.13_success/czy_2023.9.21.srcs/sources_1/ip/blk_mem_gen_0/instruction_set.coe"/>
        <Attr Name="ImportTime" Val="1699542027"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/data.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../czy_2023.11.13_success/czy_2023.9.21.srcs/sources_1/ip/data.coe"/>
        <Attr Name="ImportTime" Val="1699541904"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="structure"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/led_flowing_constrains.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../czy_2023.11.13_success/czy_2023.9.21.srcs/constrs_1/new/led_flowing_constrains.xdc"/>
        <Attr Name="ImportTime" Val="1697551495"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/led_flowing_constrains.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ila_0"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_1"/>
</GenRun>
