// Seed: 1984535306
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  wire id_3;
  assign module_2.id_0 = 0;
  assign module_1.id_4 = 0;
  wire id_4;
  ;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1
    , id_8,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input wire id_6
);
  module_0 modCall_1 (
      id_1,
      id_5
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd28
) (
    input wor id_0,
    input uwire id_1,
    input tri1 _id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6
);
  wire [id_2 : -1 'b0] id_8;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
