INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
