\hypertarget{group__gpio__registers}{}\doxysection{GPIO Registers}
\label{group__gpio__registers}\index{GPIO Registers@{GPIO Registers}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__gpio__registers_ga6effdbb70b245ebb962ee7d577def09b}{GPIO\+\_\+\+REGISTER\+\_\+A}}~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}})) (\mbox{\hyperlink{group__gpio__addresses_ga23f716ce6f03880a5ea6cf32fef82133}{GPIO\+\_\+\+BASE\+\_\+\+ADDRESS\+\_\+A}}))
\item 
\#define \mbox{\hyperlink{group__gpio__registers_ga0661727f9fb0d90e319961d070f9dcff}{GPIO\+\_\+\+REGISTER\+\_\+B}}~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}})) (\mbox{\hyperlink{group__gpio__addresses_gabc40e2a5721ec0500a69897961bd5ffb}{GPIO\+\_\+\+BASE\+\_\+\+ADDRESS\+\_\+B}}))
\item 
\#define \mbox{\hyperlink{group__gpio__registers_ga9857f514c8642f577774072a96ceed75}{GPIO\+\_\+\+REGISTER\+\_\+C}}~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}})) (\mbox{\hyperlink{group__gpio__addresses_ga24a1609e05f7ae0f091452ff9481c2fc}{GPIO\+\_\+\+BASE\+\_\+\+ADDRESS\+\_\+C}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__gpio__registers_ga6effdbb70b245ebb962ee7d577def09b}\label{group__gpio__registers_ga6effdbb70b245ebb962ee7d577def09b}} 
\index{GPIO Registers@{GPIO Registers}!GPIO\_REGISTER\_A@{GPIO\_REGISTER\_A}}
\index{GPIO\_REGISTER\_A@{GPIO\_REGISTER\_A}!GPIO Registers@{GPIO Registers}}
\doxysubsubsection{\texorpdfstring{GPIO\_REGISTER\_A}{GPIO\_REGISTER\_A}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+REGISTER\+\_\+A~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}})) (\mbox{\hyperlink{group__gpio__addresses_ga23f716ce6f03880a5ea6cf32fef82133}{GPIO\+\_\+\+BASE\+\_\+\+ADDRESS\+\_\+A}}))}

GPIO register for port A 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00085}{85}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

\mbox{\Hypertarget{group__gpio__registers_ga0661727f9fb0d90e319961d070f9dcff}\label{group__gpio__registers_ga0661727f9fb0d90e319961d070f9dcff}} 
\index{GPIO Registers@{GPIO Registers}!GPIO\_REGISTER\_B@{GPIO\_REGISTER\_B}}
\index{GPIO\_REGISTER\_B@{GPIO\_REGISTER\_B}!GPIO Registers@{GPIO Registers}}
\doxysubsubsection{\texorpdfstring{GPIO\_REGISTER\_B}{GPIO\_REGISTER\_B}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+REGISTER\+\_\+B~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}})) (\mbox{\hyperlink{group__gpio__addresses_gabc40e2a5721ec0500a69897961bd5ffb}{GPIO\+\_\+\+BASE\+\_\+\+ADDRESS\+\_\+B}}))}

GPIO register for port B 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00092}{92}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

\mbox{\Hypertarget{group__gpio__registers_ga9857f514c8642f577774072a96ceed75}\label{group__gpio__registers_ga9857f514c8642f577774072a96ceed75}} 
\index{GPIO Registers@{GPIO Registers}!GPIO\_REGISTER\_C@{GPIO\_REGISTER\_C}}
\index{GPIO\_REGISTER\_C@{GPIO\_REGISTER\_C}!GPIO Registers@{GPIO Registers}}
\doxysubsubsection{\texorpdfstring{GPIO\_REGISTER\_C}{GPIO\_REGISTER\_C}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+REGISTER\+\_\+C~((volatile \mbox{\hyperlink{group__compiler_ga30c6e83ff2cac859ff6d852ea99fa3f1}{P2\+VAR}}(\mbox{\hyperlink{struct_g_p_i_ox___memory_map_type}{GPIOx\+\_\+\+Memory\+Map\+Type}})) (\mbox{\hyperlink{group__gpio__addresses_ga24a1609e05f7ae0f091452ff9481c2fc}{GPIO\+\_\+\+BASE\+\_\+\+ADDRESS\+\_\+C}}))}

GPIO register for port C 

Definition at line \mbox{\hyperlink{_g_p_i_o__private_8h_source_l00099}{99}} of file \mbox{\hyperlink{_g_p_i_o__private_8h_source}{GPIO\+\_\+private.\+h}}.

