setting auto_restore_mw_cel_lib_setup true
icc2_shell> set top_design adder
adder
icc2_shell> source -echo -verbose ../scripts/create_dct_floorplan2.tcl
#####################################################
# Main Code
####################################################
source -echo -verbose ../../${top_design}.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# adder
set top_design adder
adder
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.v ]
../rtl/adder.v
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/Floorplan-based-synthesis/
/u/pratik2/Floorplan-based-synthesis/
if { ![ info exists dc_floorplanning ] } {
   set dc_floorplanning 1
}
set my_lib ${top_design}_fp_lib
adder_fp_lib
source -echo -verbose ../scripts/setup2.tcl
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
source -echo -verbose ../scripts/read2.tcl
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/adder.dc.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{adder_fp_lib}
create_block ${top_design}
Information: Creating block 'adder.design' in library 'adder_fp_lib'. (DES-013)
{adder_fp_lib:adder.design}
open_block ${top_design}
Information: Incrementing open_count of block 'adder_fp_lib:adder.design' to 2. (DES-021)
{adder_fp_lib:adder.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/u/pratik2/Floorplan-based-synthesis/syn/outputs/adder.dc.vg'
Warning: Found redefinition of module 'adder' (overwriting with new version found at line 60 in /u/pratik2/Floorplan-based-synthesis/syn/outputs/adder.dc.vg). (VR-018)
Number of modules read: 6
Top level ports: 7
Total ports in all modules: 27
Total nets in all modules: 45
Total instances in all modules: 20
Elapsed = 00:00:00.01, CPU = 00:00:00.00
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
# Source before floorplan in case we want to use timing to place pins
# Our time to load constraints is relatively small so we can do it at this spot if we want
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
 Creating ICC2 MCMM 
Using libraries: adder_fp_lib saed32hvt_c saed32rvt_c saed32lvt_c saed32io_wb_5v saed32sram_c
Linking block adder_fp_lib:adder.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'adder' was successfully linked.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: use early spec Cmax for late which is not specified
Warning: use late spec Cmax for early which spec is not specified. 
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
set clock_period 1.00
1.00
create_clock -name "clock" -period 1 -waveform {0.0 0.50} clock
{clock}
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 clock
1
set_clock_uncertainty -hold 0.01 clock
1
set_clock_transition 0.1 clock
1
set_clock_latency 0.1 clock
1
set_input_delay 0.1 [all_inputs] -clock clock
Information: Timer using 1 threads
1
set_output_delay 0.05 [all_outputs] -clock clock
1
set_drive 0.00001 [all_inputs ]
1
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
1
initialize_floorplan -control_type core -shape R -side_length $design_size -core_offset $design_io_border
Removing existing floorplan objects
Creating core...
Core utilization ratio = 0.02%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
source -echo -verbose ../../${top_design}.design_options.tcl
######PLACE
set_app_option -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
#set enable_recovery_removal_arcs true
set_app_option -name time.disable_recovery_removal_checks -value false
time.disable_recovery_removal_checks false
#set timing_enable_multiple_clocks_per_reg true
#set timing_remove_clock_reconvergence_pessimism true
set_app_option -name timer.remove_clock_reconvergence_pessimism -value true
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
time.remove_clock_reconvergence_pessimism true
#set physopt_enable_via_res_support true
#set physopt_hard_keepout_distance 5
#set_preferred_routing_direction -direction vertical -l {M2 M4}
#set_preferred_routing_direction -direction horizontal -l {M3 M5}
set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7
1
# To optimize DW components (I think only adders right now??) - default is false
#set physopt_dw_opto true
#set_ahfs_options -remove_effort high
#set_buffer_opt_strategy -effort medium
# Dont use delay buffers
#set_dont_use [get_lib_cells */DELLN* ]
set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'adder', because the actual library setting may not be overwritten. (ATTR-12)
1
#FIXME
#set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
set_app_options -name place_opt.flow.enable_ccd -value false
place_opt.flow.enable_ccd false
set_app_options -name clock_opt.flow.enable_ccd -value false
clock_opt.flow.enable_ccd false
set_app_options -name route_opt.flow.enable_ccd -value false
route_opt.flow.enable_ccd false
set_app_options -name ccd.max_postpone -value 0
ccd.max_postpone 0
set_app_options -name ccd.max_prepone -value 0
ccd.max_prepone 0
###########################  CTS Related
create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
{clock_double_spacing}
set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
1
set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
1
# Set other cts app_options?  Bufs vs Inverters, certain drive strengths.  
# Allow delay buffers just for hold fixing
#set_prefer -min [get_lib_cells */DELLN*HVT ]
#set_fix_hold_options -preferred_buffer
# fix hold on all clocks
#set_fix_hold [all_clocks]
# If design blows up, try turning hold fixing off. 
# -optimize_dft is good if scan is inserted.
# Sometimes better to separate CTS and setup/hold so any hold concerns can be seen before hold fixing.
# Can look in the log at the beginning of clock_opt hold fixing to see if there was a large hold problem to fix.
# set_app_option -name clock_opt.flow.skip_hold -value true
########################## Route related
set_app_option -name route_opt.flow.xtalk_reduction -value true
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
route_opt.flow.xtalk_reduction true
set_app_option -name time.si_enable_analysis -value true
time.si_enable_analysis true
if { $top_design == "ORCA_TOP" } {
  create_voltage_area  -region {{580 0} {1000 400}} -power_domains PD_RISC_CORE
}
# Use the def saved when planning macro placement in apr area.
set def ../outputs/${top_design}.floorplan.macros.def 
../outputs/adder.floorplan.macros.def
source -echo -verbose ../scripts/floorplan2.tcl
# Do some extra setting up of the IO ring if we are a pad_design
#if { $pad_design } {
#  source -echo -verbose ../scripts/floorplan-ios2.tcl
#}
#derive_pg_connection -tie
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : adder
Version: Q-2019.12-SP4
Date   : Tue Mar  9 22:10:00 2021
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/15
Ground net VSS                0/15
--------------------------------------------------------------------------------
Information: connections of 30 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/u/pratik2/Floorplan-based-synthesis/apr/outputs/adder.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
PINS                           : 9/9
PINPROPERTIES                  : 7/7
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2021-03-09 22:10:00 / Session: 0.02 hr / Command: 0.00 hr / Memory: 315 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.01s 00:00:00.02e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 7
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 7
CPU Time for Pin Creation: 00:00:00.05u 00:00:00.00s 00:00:00.05e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.03s 00:00:00.10e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2021-03-09 22:10:00 / Session: 0.02 hr / Command: 0.00 hr / Memory: 344 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 216 wires for strategy mesh_strat.
Checking DRC for 216 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 216 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 72 wires for strategy lmesh_strat.
Checking DRC for 72 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 72 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 5184
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5184 stacked vias for strategy mesh_strat.
Checking DRC for 5184 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 2.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 347 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 347 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 30168 stacked vias.
Checking DRC for 30168 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 110.00 seconds.
via connection runtime: 110 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 17676 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 19908 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 635 wires.
Committing wires takes 0.00 seconds.
Committed 55188 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 113 seconds.
Successfully compiled PG.
Overall runtime: 113 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter  0.00% (0/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 61 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 288 shapes (144 on M7); 42696 vias (7524 on M2); 144 under straps (144 on M7); 12492 staples; 0 tall vias; 347 base straps.
PG scan complete.  Hash key = 8fec0732a9e87748
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 37476 sectors on layer M1:
Layer M1: 12492 straps, 24984 other, 0 preroute
Layer M1: 4 secDefs  37476 sectors (0 empty)
Formatting 25272 sectors on layer M2:
Layer M2: 12492 straps, 12780 other, 0 preroute
Layer M2: 11 secDefs  25272 sectors (0 empty)
Formatting 5508 sectors on layer M3:
Layer M3: 0 straps, 5508 other, 0 preroute
Layer M3: 103 secDefs  5508 sectors (0 empty)
Formatting 7740 sectors on layer M4:
Layer M4: 0 straps, 7740 other, 0 preroute
Layer M4: 28 secDefs  7740 sectors (0 empty)
Formatting 5508 sectors on layer M5:
Layer M5: 0 straps, 5508 other, 0 preroute
Layer M5: 63 secDefs  5508 sectors (0 empty)
Formatting 7524 sectors on layer M6:
Layer M6: 0 straps, 7524 other, 0 preroute
Layer M6: 148 secDefs  7524 sectors (0 empty)
Formatting 294 sectors on layer M7:
Layer M7: 146 straps, 148 other, 0 preroute
Layer M7: 8 secDefs  294 sectors (0 empty)
Formatting 10584 sectors on layer M8:
Layer M8: 5256 straps, 5328 other, 0 preroute
Layer M8: 10 secDefs  10584 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{381.7640 313.0000} {382.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 313.0000} {390.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{381.7640 601.0000} {382.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 601.0000} {390.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 99906
Num SecDefs:   375

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Starting boundary cell insertion into adder using site master "unit". (CHF-200)
Information: Total 346 left cells inserted successfully into adder. (CHF-100)
Information: Total 346 right cells inserted successfully into adder. (CHF-100)
Information: Total 692 boundary cells inserted successfully into adder. (CHF-100)
Warning: Cannot save Place cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Tue Mar  9 22:11:57 2021
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 346
TRACKS                         : 20
VIAS                           : 61
PINS                           : 9
PINPROPERTIES                  : 7
SPECIALNETS                    : 2
NETS                           : 21
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Tue Mar  9 22:11:58 2021
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
PINS                           : 9
PINPROPERTIES                  : 7
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
#read_def ../outputs/${top_design}.floorplan.def
icc2_shell> gui_start
icc2_shell> place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2021-03-09 22:14:29 / Session: 0.09 hr / Command: 0.00 hr / Memory: 449 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.0900 seconds to build cellmap data
Information: Corner slow: no PVT mismatches. (PVT-032)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2021-03-09 22:14:32 / Session: 0.09 hr / Command: 0.00 hr / Memory: 672 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2021-03-09 22:14:32 / Session: 0.09 hr / Command: 0.00 hr / Memory: 672 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 20, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Info: embedded eLpp will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 20, of which 19 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 2, average toggle rate = 0.201035
Max non-clock toggle rate = 0.238831
Weight range = (0.260391, 9.9485)
*** 2 nets are filtered out
****** Net weight report ******
Weights included: eLpp  
Number of nets: 20
Amt power = 0.1
Weight range: (0.926039, 1.89485)
Information: Automatic repeater spreading is enabled.
Restructuring in 6 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'slow' for buffer aware analysis.
DTDP placement: scenario=func_slow
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 5 sequential cells for slack balancing.
coarse place 7% done.
coarse place 14% done.
coarse place 21% done.
coarse place 29% done.
coarse place 36% done.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.92621e+07
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
START_CMD: optimize_dft        CPU:    186 s ( 0.05 hr) ELAPSE:    338 s ( 0.09 hr) MEM-PEAK:   779 Mb Tue Mar  9 22:14:38 2021
END_CMD: optimize_dft          CPU:    186 s ( 0.05 hr) ELAPSE:    338 s ( 0.09 hr) MEM-PEAK:   779 Mb Tue Mar  9 22:14:38 2021
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2021-03-09 22:14:38 / Session: 0.09 hr / Command: 0.00 hr / Memory: 780 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2021-03-09 22:14:38 / Session: 0.09 hr / Command: 0.00 hr / Memory: 780 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2021-03-09 22:14:38 / Session: 0.09 hr / Command: 0.00 hr / Memory: 780 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2021-03-09 22:14:38 / Session: 0.09 hr / Command: 0.00 hr / Memory: 780 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0000 seconds to load 707 cell instances into cellmap, 15 cells are off site row
Moveable cells: 15; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.6347, cell height 1.6720, cell area 4.4052 for total 15 placed and application fixed cells
Information: Current block utilization is '0.00020', effective utilization is '0.00282'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 20, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 20, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.009244, TNS = 0.009244, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:38     0.009     0.009   945.415     0.644    66.270         0         7         0     0.000       779 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.009244, TNS = 0.009244, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:48     0.009     0.009   945.415     0.644    66.270         0         7         0     0.000      1083 


    Scenario func_slow  WNS = 0.009244, TNS = 0.009244, NVP = 1
    Scenario func_slow  WNHS = 0.270377, TNHS = 0.653244, NHVP = 5

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:05:48     0.009     0.009   945.415     0.644    66.270         0         7         0     0.000      1085    -0.270

ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin clock is on clock network. Skipping. (OPT-067)
Information: Pin clock is on clock network. Skipping. (OPT-067)
Found 2 buffer-tree drivers
Core Area = 50 X 50 ()

Roi-HfsDrc SN: 1798569713 435980330 (1486.091553)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [2] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            2
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            2
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]
                      P: 0 [0.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.34 sec ELAPSE 0 hr : 0 min : 0.34 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1130512 K / inuse 1117176 K
Information: The net parasitics of block adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 22, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 22, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.009320, TNS = 0.009320, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:48     0.009     0.009   953.040     0.000     0.000         2         7         0     0.000      1104 


    Scenario func_slow  WNS = 0.009320, TNS = 0.009320, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:48     0.009     0.009   953.040     0.000     0.000         2         7         0     0.000      1104 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2021-03-09 22:14:49 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1104 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2021-03-09 22:14:49 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1104 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2021-03-09 22:14:49 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1104 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2021-03-09 22:14:49 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1104 MB (FLW-8100)

Information: The net parasitics of block adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0100 seconds to load 709 cell instances into cellmap, 15 cells are off site row
Moveable cells: 17; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.5929, cell height 1.6720, cell area 4.3354 for total 17 placed and application fixed cells
Information: Current block utilization is '0.00020', effective utilization is '0.00284'. (OPT-055)
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 22, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 22, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.009240, TNS = 0.009240, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:49     0.009     0.009   953.040     0.000     0.000         2         7         0     0.000      1104 

Running initial optimization step.
Place-opt command begin                   CPU:   179 s (  0.05 hr )  ELAPSE:   349 s (  0.10 hr )  MEM-PEAK:  1104 MB

Place-opt timing update complete          CPU:   180 s (  0.05 hr )  ELAPSE:   349 s (  0.10 hr )  MEM-PEAK:  1104 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: INPUTS
9: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0092     0.0092        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0092     0.0092   0.0092      1        -          -      -        0     0.0000        0 17092628.0
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0092     0.0092   0.0092      1   0.0000     0.0000      0        0     0.0000        0 17092628.0        73.70         17          2          7
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0092     0.0092   0.0092      1   0.0000     0.0000      0        0        0 17092628.0        73.70         17
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:   181 s (  0.05 hr )  ELAPSE:   351 s (  0.10 hr )  MEM-PEAK:  1115 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1115

Place-opt optimization Phase 11 Iter  1         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1115

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.0100 seconds to load 709 cell instances into cellmap, 15 cells are off site row
Moveable cells: 17; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.5929, cell height 1.6720, cell area 4.3354 for total 17 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1115

Place-opt optimization Phase 13 Iter  1         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1115

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3125 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 2 tracks on MRDL
Found 0 pin access route guide groups.
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 24, of which 0 are not extracted
Total number of open nets = 23, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   21  Alloctr   21  Proc   27 
[DBIn Done] Total (MB): Used   32  Alloctr   32  Proc 3156 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   25  Proc   31 
[End of Read DB] Total (MB): Used   32  Alloctr   32  Proc 3156 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    1 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   42  Proc 3157 
Net statistics:
Total number of nets     = 24
Number of nets to route  = 23
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   43  Proc 3158 
Average gCell capacity  10.76    on layer (1)    M1
Average gCell capacity  10.45    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.45     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   45  Alloctr   46  Proc   59 
[End of Build Congestion map] Total (MB): Used   88  Alloctr   90  Proc 3217 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   56  Alloctr   57  Proc   61 
[End of Build Data] Total (MB): Used   88  Alloctr   90  Proc 3217 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  104 
[End of Blocked Pin Detection] Total (MB): Used  192  Alloctr  194  Proc 3322 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc   17 
[End of Initial Routing] Total (MB): Used  193  Alloctr  195  Proc 3339 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.00%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4486.36
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2235.00
Initial. Layer M3 wire length = 2243.78
Initial. Layer M4 wire length = 5.89
Initial. Layer M5 wire length = 1.70
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 119
Initial. Via VIA12SQ_C count = 50
Initial. Via VIA23SQ_C count = 61
Initial. Via VIA34SQ_C count = 6
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  193  Alloctr  195  Proc 3339 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4484.04
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2233.47
phase1. Layer M3 wire length = 2242.98
phase1. Layer M4 wire length = 5.89
phase1. Layer M5 wire length = 1.70
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 118
phase1. Via VIA12SQ_C count = 50
phase1. Via VIA23SQ_C count = 60
phase1. Via VIA34SQ_C count = 6
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 3
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  161  Alloctr  162  Proc  183 
[End of Whole Chip Routing] Total (MB): Used  193  Alloctr  195  Proc 3339 

Congestion utilization per direction:
Average vertical track utilization   =  0.01 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  0.01 %
Peak    horizontal track utilization = 57.14 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -42  Alloctr  -43  Proc    0 
[GR: Done] Total (MB): Used  166  Alloctr  167  Proc 3339 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[GR: Done] Stage (MB): Used  159  Alloctr  160  Proc  214 
[GR: Done] Total (MB): Used  166  Alloctr  167  Proc 3339 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  214 
[End of Global Routing] Total (MB): Used   36  Alloctr   36  Proc 3339 
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1333
Place-opt optimization Phase 14 Iter  2         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1333
Place-opt optimization Phase 14 Iter  3         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1333
Place-opt optimization Phase 14 Iter  4         0.01        0.01      0.00         0       0.000  17092628.00          17            0.10      1333
Place-opt optimization Phase 14 Iter  5         0.01        0.01      0.00         0       0.000  18438938.00          17            0.10      1333

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.000  18438938.00          19            0.10      1333

Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.000  18438938.00          19            0.10      1333

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2021-03-09 22:14:59 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1334 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2021-03-09 22:14:59 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1334 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2021-03-09 22:14:59 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1334 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2021-03-09 22:14:59 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1334 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.000  18438938.00          19            0.10      1333
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.00020', effective utilization is '0.00285'. (OPT-055)
chip utilization before DTDP: 0.00

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Start transferring placement data.
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Snapped 19 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3339 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   32  Proc 3339 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   42  Proc 3339 
Net statistics:
Total number of nets     = 26
Number of nets to route  = 25
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   43  Proc 3339 
Average gCell capacity  10.76    on layer (1)    M1
Average gCell capacity  10.45    on layer (2)    M2
Average gCell capacity  5.43     on layer (3)    M3
Average gCell capacity  5.45     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   45  Alloctr   46  Proc    0 
[End of Build Congestion map] Total (MB): Used   88  Alloctr   90  Proc 3339 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   56  Alloctr   57  Proc    0 
[End of Build Data] Total (MB): Used   88  Alloctr   90  Proc 3339 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  192  Alloctr  194  Proc 3355 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    6 
[End of Initial Routing] Total (MB): Used  193  Alloctr  195  Proc 3362 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4491.35
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2236.76
Initial. Layer M3 wire length = 2247.90
Initial. Layer M4 wire length = 6.69
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 119
Initial. Via VIA12SQ_C count = 51
Initial. Via VIA23SQ_C count = 64
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  193  Alloctr  195  Proc 3362 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4491.35
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2236.76
phase1. Layer M3 wire length = 2247.90
phase1. Layer M4 wire length = 6.69
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 119
phase1. Via VIA12SQ_C count = 51
phase1. Via VIA23SQ_C count = 64
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  161  Alloctr  162  Proc   22 
[End of Whole Chip Routing] Total (MB): Used  193  Alloctr  195  Proc 3362 

Congestion utilization per direction:
Average vertical track utilization   =  0.01 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  0.01 %
Peak    horizontal track utilization = 75.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -42  Alloctr  -43  Proc    0 
[GR: Done] Total (MB): Used  166  Alloctr  167  Proc 3362 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  159  Alloctr  159  Proc   22 
[GR: Done] Total (MB): Used  166  Alloctr  167  Proc 3362 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   22 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3362 
Using per-layer congestion maps for congestion reduction.
Information: 0.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 42.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.00 to 0.00. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.80862e+07
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 24, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
****** eLpp weights ******
Number of nets: 24, of which 23 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 2, average toggle rate = 0.183499
Max non-clock toggle rate = 0.238831
Weight range = (0.159506, 6.09408)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  
Number of nets: 24
Amt power = 0.1
Weight range: (0.915951, 1.50941)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Information: The net parasitics of block adder are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.87946e+07
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 5 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0100 seconds to load 711 cell instances into cellmap, 19 cells are off site row
Moveable cells: 19; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.4480, cell height 1.6720, cell area 4.0931 for total 19 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter  0.00% (0/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 61 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 288 shapes (144 on M7); 42696 vias (7524 on M2); 144 under straps (144 on M7); 12492 staples; 0 tall vias; 347 base straps.
PG scan complete.  Hash key = 8fec0732a9e87748
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 37476 sectors on layer M1:
Layer M1: 12492 straps, 24984 other, 0 preroute
Layer M1: 4 secDefs  37476 sectors (0 empty)
Formatting 25272 sectors on layer M2:
Layer M2: 12492 straps, 12780 other, 0 preroute
Layer M2: 11 secDefs  25272 sectors (0 empty)
Formatting 5508 sectors on layer M3:
Layer M3: 0 straps, 5508 other, 0 preroute
Layer M3: 103 secDefs  5508 sectors (0 empty)
Formatting 7740 sectors on layer M4:
Layer M4: 0 straps, 7740 other, 0 preroute
Layer M4: 28 secDefs  7740 sectors (0 empty)
Formatting 5508 sectors on layer M5:
Layer M5: 0 straps, 5508 other, 0 preroute
Layer M5: 63 secDefs  5508 sectors (0 empty)
Formatting 7524 sectors on layer M6:
Layer M6: 0 straps, 7524 other, 0 preroute
Layer M6: 148 secDefs  7524 sectors (0 empty)
Formatting 294 sectors on layer M7:
Layer M7: 146 straps, 148 other, 0 preroute
Layer M7: 8 secDefs  294 sectors (0 empty)
Formatting 10585 sectors on layer M8:
Layer M8: 5257 straps, 5328 other, 0 preroute
Layer M8: 15 secDefs  10585 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{381.7640 313.0000} {382.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 313.0000} {390.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{381.7640 601.0000} {382.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 601.0000} {390.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 99907
Num SecDefs:   380

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468          711        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    711
number of references:                29
number of site rows:                346
number of locations attempted:      398
number of locations failed:         103  (25.9%)

Legality of references at locations:
7 references had failures.

Worst 7 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         24        21 ( 87.5%)  XOR3X2_LVT
     3         42        18 ( 42.9%)          0         0 (  0.0%)  SDFFARX1_LVT
     5         64         8 ( 12.5%)         48         8 ( 16.7%)  INVX0_HVT
     2         18         8 ( 44.4%)          8         6 ( 75.0%)  SDFFARX1_HVT
     1         16         7 ( 43.8%)          8         7 ( 87.5%)  AO22X1_LVT
     2         32         3 (  9.4%)          0         0 (  0.0%)  NBUFFX8_LVT
     1         24         1 (  4.2%)          0         0 (  0.0%)  NAND2X0_LVT

Worst 7 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         24        21 ( 87.5%)  XOR3X2_LVT
     1         16         7 ( 43.8%)          8         7 ( 87.5%)  AO22X1_LVT
     2         18         8 ( 44.4%)          8         6 ( 75.0%)  SDFFARX1_HVT
     3         42        18 ( 42.9%)          0         0 (  0.0%)  SDFFARX1_LVT
     5         64         8 ( 12.5%)         48         8 ( 16.7%)  INVX0_HVT
     2         32         3 (  9.4%)          0         0 (  0.0%)  NBUFFX8_LVT
     1         24         1 (  4.2%)          0         0 (  0.0%)  NAND2X0_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          19 (306 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.446 um ( 0.27 row height)
rms weighted cell displacement:   0.446 um ( 0.27 row height)
max cell displacement:            0.733 um ( 0.44 row height)
avg cell displacement:            0.390 um ( 0.23 row height)
avg weighted cell displacement:   0.390 um ( 0.23 row height)
number of cells moved:               19
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: dff_cout/q_reg (SDFFARX1_LVT)
  Input location: (681.884,314.074)
  Legal location: (681.944,313.344)
  Displacement:   0.733 um ( 0.44 row height)
Cell: U3 (NAND2X0_LVT)
  Input location: (679.177,314)
  Legal location: (678.904,313.344)
  Displacement:   0.710 um ( 0.42 row height)
Cell: U6 (AO22X1_LVT)
  Input location: (679.548,313.986)
  Legal location: (679.816,313.344)
  Displacement:   0.696 um ( 0.42 row height)
Cell: dff_cin/U4 (INVX0_HVT)
  Input location: (685.552,316.855)
  Legal location: (684.984,316.688)
  Displacement:   0.592 um ( 0.35 row height)
Cell: HFSBUF_4_1 (NBUFFX8_LVT)
  Input location: (697.159,310.558)
  Legal location: (697.144,310)
  Displacement:   0.559 um ( 0.33 row height)
Cell: U2 (XOR3X2_LVT)
  Input location: (676.756,310.494)
  Legal location: (676.624,310)
  Displacement:   0.511 um ( 0.31 row height)
Cell: dff_a/q_reg (SDFFARX1_HVT)
  Input location: (670.812,310.48)
  Legal location: (670.848,310)
  Displacement:   0.482 um ( 0.29 row height)
Cell: HFSBUF_4_0 (NBUFFX8_LVT)
  Input location: (694.834,310.472)
  Legal location: (694.864,310)
  Displacement:   0.473 um ( 0.28 row height)
Cell: dff_a/U4 (INVX0_HVT)
  Input location: (673.903,317.935)
  Legal location: (673.888,318.36)
  Displacement:   0.426 um ( 0.25 row height)
Cell: dff_b/U4 (INVX0_HVT)
  Input location: (676.411,315.415)
  Legal location: (676.472,315.016)
  Displacement:   0.403 um ( 0.24 row height)

Warning: Cannot save Place cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 252
NPLDRC Place Cache: hit rate  19.2%  (252 / 312)
NPLDRC Access Cache: unique cache elements 296
NPLDRC Access Cache: hit rate   5.1%  (296 / 312)
Completed Legalization, Elapsed time =   0: 0: 3 
Moved 19 out of 711 cells, ratio = 0.026723
Total displacement = 8.048900(um)
Max displacement = 0.928000(um), U3 (679.176514, 313.999512, 0) => (678.903992, 315.015991, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.03(um)
  0 ~  20% cells displacement <=      0.13(um)
  0 ~  30% cells displacement <=      0.19(um)
  0 ~  40% cells displacement <=      0.20(um)
  0 ~  50% cells displacement <=      0.32(um)
  0 ~  60% cells displacement <=      0.46(um)
  0 ~  70% cells displacement <=      0.52(um)
  0 ~  80% cells displacement <=      0.63(um)
  0 ~  90% cells displacement <=      0.79(um)
  0 ~ 100% cells displacement <=      0.93(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 24, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2021-03-09 22:15:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2021-03-09 22:15:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2021-03-09 22:15:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Information: The net parasitics of block adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 24, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2021-03-09 22:15:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0000 seconds to load 711 cell instances into cellmap
Moveable cells: 19; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.4480, cell height 1.6720, cell area 4.0931 for total 19 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0100 seconds to load 711 cell instances into cellmap
Moveable cells: 19; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.4480, cell height 1.6720, cell area 4.0931 for total 19 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 27 Iter  2         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 28 Iter  3         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 28 Iter  4         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 28 Iter  5         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 28 Iter  6         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 28 Iter  7         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
Place-opt optimization Phase 29 Iter  2         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356

INFO: Enable clock_slack updates.
Place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       0.000  18388366.00          19            0.10      1356

Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356
Place-opt optimization Phase 33 Iter  2         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356

INFO: Enable clock_slack updates.
Place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356
Place-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0100 seconds to load 710 cell instances into cellmap
Moveable cells: 18; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.5333, cell height 1.6720, cell area 4.2357 for total 18 placed and application fixed cells
Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356

Place-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356

Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356
Place-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356

INFO: Enable clock_slack updates.
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0       0.000  17526200.00          18            0.10      1356

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.10      1356
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.10      1356

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2021-03-09 22:15:16 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2021-03-09 22:15:16 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    205 s ( 0.06 hr) ELAPSE :    375 s ( 0.10 hr) MEM-PEAK :  1356 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    205 s ( 0.06 hr) ELAPSE :    375 s ( 0.10 hr) MEM-PEAK :  1356 Mb
Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.10      1356
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter  0.00% (0/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 61 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 288 shapes (144 on M7); 42696 vias (7524 on M2); 144 under straps (144 on M7); 12492 staples; 0 tall vias; 347 base straps.
PG scan complete.  Hash key = 8fec0732a9e87748
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 37476 sectors on layer M1:
Layer M1: 12492 straps, 24984 other, 0 preroute
Layer M1: 4 secDefs  37476 sectors (0 empty)
Formatting 25272 sectors on layer M2:
Layer M2: 12492 straps, 12780 other, 0 preroute
Layer M2: 11 secDefs  25272 sectors (0 empty)
Formatting 5508 sectors on layer M3:
Layer M3: 0 straps, 5508 other, 0 preroute
Layer M3: 103 secDefs  5508 sectors (0 empty)
Formatting 7740 sectors on layer M4:
Layer M4: 0 straps, 7740 other, 0 preroute
Layer M4: 28 secDefs  7740 sectors (0 empty)
Formatting 5508 sectors on layer M5:
Layer M5: 0 straps, 5508 other, 0 preroute
Layer M5: 63 secDefs  5508 sectors (0 empty)
Formatting 7524 sectors on layer M6:
Layer M6: 0 straps, 7524 other, 0 preroute
Layer M6: 148 secDefs  7524 sectors (0 empty)
Formatting 294 sectors on layer M7:
Layer M7: 146 straps, 148 other, 0 preroute
Layer M7: 8 secDefs  294 sectors (0 empty)
Formatting 10585 sectors on layer M8:
Layer M8: 5257 straps, 5328 other, 0 preroute
Layer M8: 15 secDefs  10585 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{381.7640 313.0000} {382.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 313.0000} {390.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{381.7640 601.0000} {382.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 601.0000} {390.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 99907
Num SecDefs:   380

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468          710        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    710
number of references:                29
number of site rows:                346
number of locations attempted:      192
number of locations failed:          34  (17.7%)

Legality of references at locations:
5 references had failures.

Worst 5 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     3         24        11 ( 45.8%)          0         0 (  0.0%)  SDFFARX1_LVT
     2         16         8 ( 50.0%)          0         0 (  0.0%)  SDFFARX1_HVT
     5         40         4 ( 10.0%)         32         3 (  9.4%)  INVX0_HVT
     1          8         7 ( 87.5%)          0         0 (  0.0%)  XOR3X2_LVT
     2         16         1 (  6.2%)          0         0 (  0.0%)  NBUFFX8_LVT

Worst 5 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  XOR3X2_LVT
     2         16         8 ( 50.0%)          0         0 (  0.0%)  SDFFARX1_HVT
     3         24        11 ( 45.8%)          0         0 (  0.0%)  SDFFARX1_LVT
     5         40         4 ( 10.0%)         32         3 (  9.4%)  INVX0_HVT
     2         16         1 (  6.2%)          0         0 (  0.0%)  NBUFFX8_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          18 (298 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U4 (INVX1_LVT)
  Input location: (678.752,318.36)
  Legal location: (678.752,318.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6 (AO22X1_LVT)
  Input location: (679.816,313.344)
  Legal location: (679.816,313.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_cin/q_reg (SDFFARX1_HVT)
  Input location: (683.616,311.672)
  Legal location: (683.616,311.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_a/q_reg (SDFFARX1_HVT)
  Input location: (670.848,310)
  Legal location: (670.848,310)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_a/U4 (INVX0_HVT)
  Input location: (673.888,318.36)
  Legal location: (673.888,318.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_sum/U4 (INVX0_HVT)
  Input location: (692.28,310)
  Legal location: (692.28,310)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_cout/U4 (INVX0_HVT)
  Input location: (691.216,315.016)
  Legal location: (691.216,315.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_cin/U4 (INVX0_HVT)
  Input location: (684.984,316.688)
  Legal location: (684.984,316.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_b/U4 (INVX0_HVT)
  Input location: (676.472,315.016)
  Legal location: (676.472,315.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U5 (INVX1_LVT)
  Input location: (678.448,316.688)
  Legal location: (678.448,316.688)
  Displacement:   0.000 um ( 0.00 row height)

Warning: Cannot save Place cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 131
NPLDRC Place Cache: hit rate  18.6%  (131 / 161)
NPLDRC Access Cache: unique cache elements 146
NPLDRC Access Cache: hit rate   9.3%  (146 / 161)
Information: The net parasitics of block adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 23, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 23, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2021-03-09 22:15:18 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2021-03-09 22:15:18 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1000 seconds to build cellmap data
Total 0.0400 seconds to load 710 cell instances into cellmap
Moveable cells: 18; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.5164, cell height 1.6720, cell area 4.2075 for total 18 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Total 0.0000 seconds to load 710 cell instances into cellmap
Moveable cells: 18; Application fixed cells: 0; Macro cells: 0; User fixed cells: 692
Average cell width 2.5164, cell height 1.6720, cell area 4.2075 for total 18 placed and application fixed cells
Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
Place-opt optimization Phase 50 Iter  2         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
Place-opt optimization Phase 50 Iter  3         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
Place-opt optimization Phase 50 Iter  4         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
Place-opt optimization Phase 50 Iter  5         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
Place-opt optimization Phase 51 Iter  2         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
Place-opt optimization Phase 52 Iter  2         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2021-03-09 22:15:20 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2021-03-09 22:15:20 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    209 s ( 0.06 hr) ELAPSE :    380 s ( 0.11 hr) MEM-PEAK :  1356 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    209 s ( 0.06 hr) ELAPSE :    380 s ( 0.11 hr) MEM-PEAK :  1356 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter  0.00% (0/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 61 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 288 shapes (144 on M7); 42696 vias (7524 on M2); 144 under straps (144 on M7); 12492 staples; 0 tall vias; 347 base straps.
PG scan complete.  Hash key = 8fec0732a9e87748
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 37476 sectors on layer M1:
Layer M1: 12492 straps, 24984 other, 0 preroute
Layer M1: 4 secDefs  37476 sectors (0 empty)
Formatting 25272 sectors on layer M2:
Layer M2: 12492 straps, 12780 other, 0 preroute
Layer M2: 11 secDefs  25272 sectors (0 empty)
Formatting 5508 sectors on layer M3:
Layer M3: 0 straps, 5508 other, 0 preroute
Layer M3: 103 secDefs  5508 sectors (0 empty)
Formatting 7740 sectors on layer M4:
Layer M4: 0 straps, 7740 other, 0 preroute
Layer M4: 28 secDefs  7740 sectors (0 empty)
Formatting 5508 sectors on layer M5:
Layer M5: 0 straps, 5508 other, 0 preroute
Layer M5: 63 secDefs  5508 sectors (0 empty)
Formatting 7524 sectors on layer M6:
Layer M6: 0 straps, 7524 other, 0 preroute
Layer M6: 148 secDefs  7524 sectors (0 empty)
Formatting 294 sectors on layer M7:
Layer M7: 146 straps, 148 other, 0 preroute
Layer M7: 8 secDefs  294 sectors (0 empty)
Formatting 10585 sectors on layer M8:
Layer M8: 5257 straps, 5328 other, 0 preroute
Layer M8: 15 secDefs  10585 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{381.7640 313.0000} {382.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 313.0000} {390.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{381.7640 601.0000} {382.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{389.7640 601.0000} {390.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 99907
Num SecDefs:   380

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design adder ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 29 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468          710        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    710
number of references:                29
number of site rows:                346
number of locations attempted:      192
number of locations failed:          34  (17.7%)

Legality of references at locations:
5 references had failures.

Worst 5 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     3         24        11 ( 45.8%)          0         0 (  0.0%)  SDFFARX1_LVT
     2         16         8 ( 50.0%)          0         0 (  0.0%)  SDFFARX1_HVT
     5         40         4 ( 10.0%)         32         3 (  9.4%)  INVX0_HVT
     1          8         7 ( 87.5%)          0         0 (  0.0%)  XOR3X2_LVT
     2         16         1 (  6.2%)          0         0 (  0.0%)  NBUFFX8_LVT

Worst 5 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  XOR3X2_LVT
     2         16         8 ( 50.0%)          0         0 (  0.0%)  SDFFARX1_HVT
     3         24        11 ( 45.8%)          0         0 (  0.0%)  SDFFARX1_LVT
     5         40         4 ( 10.0%)         32         3 (  9.4%)  INVX0_HVT
     2         16         1 (  6.2%)          0         0 (  0.0%)  NBUFFX8_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          18 (298 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U4 (INVX1_LVT)
  Input location: (678.752,318.36)
  Legal location: (678.752,318.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U6 (AO22X1_LVT)
  Input location: (679.816,313.344)
  Legal location: (679.816,313.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_cin/q_reg (SDFFARX1_HVT)
  Input location: (683.616,311.672)
  Legal location: (683.616,311.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_a/q_reg (SDFFARX1_HVT)
  Input location: (670.848,310)
  Legal location: (670.848,310)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_a/U4 (INVX0_HVT)
  Input location: (673.888,318.36)
  Legal location: (673.888,318.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_sum/U4 (INVX0_HVT)
  Input location: (692.28,310)
  Legal location: (692.28,310)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_cout/U4 (INVX0_HVT)
  Input location: (691.216,315.016)
  Legal location: (691.216,315.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_cin/U4 (INVX0_HVT)
  Input location: (684.984,316.688)
  Legal location: (684.984,316.688)
  Displacement:   0.000 um ( 0.00 row height)
Cell: dff_b/U4 (INVX0_HVT)
  Input location: (676.472,315.016)
  Legal location: (676.472,315.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U5 (INVX1_LVT)
  Input location: (678.448,316.688)
  Legal location: (678.448,316.688)
  Displacement:   0.000 um ( 0.00 row height)

Warning: Cannot save Place cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'adder_fp_lib:adder.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 131
NPLDRC Place Cache: hit rate  18.6%  (131 / 161)
NPLDRC Access Cache: unique cache elements 146
NPLDRC Access Cache: hit rate   9.3%  (146 / 161)
Information: The net parasitics of block adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 23, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 23, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2021-03-09 22:15:23 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)

Place-opt optimization Phase 57 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356

Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2021-03-09 22:15:23 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)
Enable dominated scenarios

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization complete                 0.00        0.00      0.00         0       0.000  17740504.00          18            0.11      1356
Co-efficient Ratio Summary:
4.193421605079  6.578038173654  2.479639287191  7.744187640401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  4.803832600933  9.863436879927  6.078124664085  2.744208541123  8.318115304907
9.699225026907  2.464623950988  1.382370221140  9.387184129619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  1.662996941094  2.700145713957  3.840451764440  3.750206253169  7.663458542299
6.212201167874  7.759678473881  7.862243056631  0.402387077150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  4.033698208244  5.867606001798  7.173895085364  9.669819199761  7.591487047087
7.632106393180  7.679078063240  9.831314288554  1.878805917928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  2.973970389655  4.570743923139  5.624879508820  7.826857453678  4.759133118263
5.409027926291  2.609823652758  0.626142538598  6.381676752919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  8.185203622107  9.584569739822  2.041728087119  3.921160067338  0.650488382345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  5.440986065224  8.244460460364  3.504871605451  1.682716412888  7.173433418510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  1.482115009371  1.017038719310  5.811510566269  5.826730283342  4.349383992435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  3.647916277518  1.265307728007  0.417761213533  1.833872865081  6.448557437188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  2.394982789997  2.300505978422  0.754686930179  1.961421811696  2.781303041418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  4.142703998619  7.452795972900  1.902828824529  5.623407659547  7.269363708696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  0.020060574418  7.540408714302  0.000354217956  5.833784956721  4.754587989445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  1.059052538718  4.029616080049  9.406660996875  2.789964061318  0.723294114657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  4.884543640238  7.977157779081  5.095898959611  1.512371870128  7.396892420513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  5.016466787880  5.817925099804  2.343530022627  0.037326105045  0.494780940392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  3.366400238167  6.652916684544  4.022496951365  6.796621902757  0.618562311981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  2.377856286014  9.244459976817  4.051692809534  5.907689619704  1.709512791590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  3.465488716996  9.532704128791  6.656263209097  9.409795958072  6.136993813139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  7.510930682351  9.141625701413  1.286694702201  9.569284660313  2.585844202480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  5.952051021230  5.316617676569  7.270113230810  7.178452960747  1.109985551474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  3.470371502020  9.208461663644  1.495118646745  7.734047717127  4.721421681592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  7.984202294424  6.976657299753  5.921088380218  9.647382789440  1.463832153161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  5.062087080093  3.986340574205  1.607813196408  5.274420134112  3.831811260490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  7.748993414109  4.270011468608  1.384046806444  0.375020905316  9.766345584229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  8.085063640824  4.586767597482  2.717380238536  4.966981299976  1.759148434708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  1.879091858965  5.457071289626  3.562488680882  0.782685025367  8.475913041826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  7.490224182210  7.958453860295  6.204173538711  9.392116386733  8.065048568234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  4.112339326522  4.824443993776  7.350488870545  1.168271901288  8.717343071851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  1.716552220937  1.101700728671  3.581152766626  9.582673388334  2.434938029243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  2.932032347751  8.126537629540  0.041777831353  3.183387546508  1.644855473718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  1.807739998999  7.230057444582  5.075469303017  9.196142441169  6.278130034141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  2.004941419861  9.745276393001  3.190283592452  9.562340025954  7.726936000869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  4.692777177441  8.754047677241  5.000036131795  6.583378755672  1.475458428944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  8.796172093871  8.402968404815  2.940667709687  5.278996766131  8.072329141465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  5.079621104023  8.797712573719  4.509580505961  1.151237447012  8.739689972051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  2.192813418788  0.581799305791  7.234354712262  7.003732970504  5.049478724039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  5.927817863816  7.665298464265  7.402240305136  5.679662450275  7.061856961198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  2.828952468601  4.924442793492  0.405160990953  4.590768221970  4.170951909159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  8.937715611699  6.953277218680  4.665627030909  7.940979855807  2.613699011313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  6.342260808235  1.914169376952  6.128660180220  1.956928726031  3.258584150248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  0.186472942123  0.531668563467  2.727012033081  0.717845556074  7.110998285147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  1.938204990202  0.920843962175  7.149512574674  5.773404031712  7.472142898159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  4.389697069442  4.697662525786  6.592109548021  8.964738538944  0.146383945316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  8.105096108009  3.398631868489  5.160782039640  8.527442383411  2.383181856049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  0.373687741410  9.427008957829  8.138405300644  4.037502360531  6.976634288422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  0.407394764082  4.458673560707  2.271739743853  6.496698499997  6.175914573470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  2.786797585896  5.545704939921  6.356249588088  2.078268872536  7.847591034182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  8.348810818221  0.795842197088  5.620418073871  1.939211908673  3.806504586823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  9.010021332652  2.482441100336  6.735049507054  5.116827460128  8.871734037185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  0.770443622093  7.110177883826  1.358116996662  6.958267608833  4.243493532924

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: INPUTS
9: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.0000     0.0000   0.0000     0.0000      0
    1   8   0.0000     0.0000   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 17740504.0
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 17740504.0        75.73         18          3          7
--------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 17740504.0        75.73         18

Place-opt command complete                CPU:   212 s (  0.06 hr )  ELAPSE:   383 s (  0.11 hr )  MEM-PEAK:  1356 MB
Place-opt command statistics  CPU=33 sec (0.01 hr) ELAPSED=34 sec (0.01 hr) MEM-PEAK=1.324 GB
Information: The net parasitics of block adder are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'adder_fp_lib:adder.design'. (TIM-125)
Information: Design Average RC for design adder  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.067340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077185 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'adder'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 23, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 23, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2021-03-09 22:15:23 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1357 MB (FLW-8100)
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{648.585 341.649} {714.357 266.742}} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {639.450 343.476} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{669.743 322.934} {699.494 307.453}} -scale 0.0865
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {667.321 323.886} -scale 0.0865
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {694.132 305.673} -scale 0.0305
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {0.000 0.000} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {1.827 1196.685} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {1.827 -3.654} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {1205.820 -5.481} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{90.770 -1.666} {86.736 -46.043}} -scale 2.0171
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_remove_all_rulers -window [gui_get_current_window -types Layout -mru];  gui_remove_all_rulers -window global
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{-68.581 -64.197} {-54.461 -66.214}} -scale 2.0171
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_remove_all_rulers -window [gui_get_current_window -types Layout -mru];  gui_remove_all_rulers -window global
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {0.000 -102.522} -scale 2.0171
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {1202.196 -104.539} -scale 2.0171
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-86.735 -1.666} -scale 2.0171
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {-80.684 1196.495} -scale 2.0171
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {670.828 309.262} -scale 0.0339
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {670.828 309.194} -scale 0.0339
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {670.828 309.194} -scale 0.0339
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {699.445 309.296} -scale 0.0339
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_remove_all_rulers -window [gui_get_current_window -types Layout -mru];  gui_remove_all_rulers -window global
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {1.827 299.628} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {924.462 288.666} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {663.201 3.654} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {666.855 443.961} -scale 1.827
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start RulerTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> exit
Maximum memory usage for this session: 1356.56 MB
Maximum memory usage for this session including child processes: 1356.56 MB
CPU usage for this session:   7755 seconds (  2.15 hours)
Elapsed time for this session: 149967 seconds ( 41.66 hours)
Thank you for using IC Compiler II.

