# WirellesLoad_v1
# 2015-11-24 06:27:59Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_io "\SCB1:sda(0)\" iocell 3 1
set_io "\SCB1:scl(0)\" iocell 3 0
set_io "\SCB2:sclk_m(0)\" iocell 4 2
set_io "\SCB2:miso_m(0)\" iocell 4 1
set_io "\SCB2:mosi_m(0)\" iocell 4 0
set_io "\SCB2:ss0_m(0)\" iocell 0 2
