/*
 * QEMU OpenTitan Reset Manager device
 *
 * Copyright (c) 2023-2025 Rivos, Inc.
 * Copyright (c) 2025 lowRISC contributors.
 *
 * Author(s):
 *  Emmanuel Blot <eblot@rivosinc.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * Note: for now, only a minimalist subset of Power Manager device is
 *       implemented in order to enable OpenTitan's ROM boot to progress
 */

#include "qemu/osdep.h"
#include "qemu/bitops.h"
#include "qemu/error-report.h"
#include "qemu/log.h"
#include "qemu/main-loop.h"
#include "qemu/timer.h"
#include "qemu/typedefs.h"
#include "qapi/error.h"
#include "hw/opentitan/ot_alert.h"
#include "hw/opentitan/ot_common.h"
#include "hw/opentitan/ot_i2c.h"
#include "hw/opentitan/ot_rstmgr.h"
#include "hw/opentitan/ot_spi_device.h"
#include "hw/opentitan/ot_spi_host.h"
#include "hw/qdev-core.h"
#include "hw/qdev-properties.h"
#include "hw/registerfields.h"
#include "hw/riscv/ibex_common.h"
#include "hw/riscv/ibex_irq.h"
#include "hw/sysbus.h"
#include "system/replay.h"
#include "system/runstate.h"
#include "trace.h"

#define PARAM_NUM_ALERTS 2u

/* clang-format off */
REG32(ALERT_TEST, 0x0u)
    FIELD(ALERT_TEST, FATAL_FAULT, 0u, 1u)
    FIELD(ALERT_TEST, FATAL_CNSTY_FAULT, 1u, 1u)
REG32(RESET_REQ, 0x4u)
    FIELD(RESET_REQ, VAL, 0u, 4u)
REG32(RESET_INFO, 0x8u)
    FIELD(RESET_INFO, POR, 0u, 1u)
    FIELD(RESET_INFO, LOW_POWER_EXIT, 1u, 1u)
    FIELD(RESET_INFO, SW_RESET, 2u, 1u)
    FIELD(RESET_INFO, HW_REQ, 3u, 5u)
REG32(ALERT_REGWEN, 0xcu)
    FIELD(ALERT_REGWEN, EN, 0u, 1u)
REG32(ALERT_INFO_CTRL, 0x10u)
    FIELD(ALERT_INFO_CTRL, EN, 0u, 1u)
    FIELD(ALERT_INFO_CTRL, INDEX, 4u, 4u)
REG32(ALERT_INFO_ATTR, 0x14u)
    FIELD(ALERT_INFO_ATTR, CNT_AVAIL, 0u, 4u)
REG32(ALERT_INFO, 0x18u)
REG32(CPU_REGWEN, 0x1cu)
    FIELD(CPU_REGWEN, EN, 0u, 1u)
REG32(CPU_INFO_CTRL, 0x20u)
    FIELD(CPU_INFO_CTRL, EN, 0u, 1u)
    FIELD(CPU_INFO_CTRL, INDEX, 4u, 4u)
REG32(CPU_INFO_ATTR, 0x24u)
    FIELD(CPU_INFO_ATTR, CNT_AVAIL, 0u, 4u)
REG32(CPU_INFO, 0x28u)
REG32(SW_RST_REGWEN_0, 0x2cu)
    SHARED_FIELD(SW_RST_REGWEN_EN, 0u, 1u)
REG32(SW_RST_REGWEN_1, 0x30u)
REG32(SW_RST_REGWEN_2, 0x34u)
REG32(SW_RST_REGWEN_3, 0x38u)
REG32(SW_RST_REGWEN_4, 0x3cu)
REG32(SW_RST_REGWEN_5, 0x40u)
REG32(SW_RST_REGWEN_6, 0x44u)
REG32(SW_RST_REGWEN_7, 0x48u)
REG32(SW_RST_CTRL_N_0, 0x4cu)
    SHARED_FIELD(SW_RST_CTRL_VAL, 0u, 1u)
REG32(SW_RST_CTRL_N_1, 0x50u)
REG32(SW_RST_CTRL_N_2, 0x54u)
REG32(SW_RST_CTRL_N_3, 0x58u)
REG32(SW_RST_CTRL_N_4, 0x5cu)
REG32(SW_RST_CTRL_N_5, 0x60u)
REG32(SW_RST_CTRL_N_6, 0x64u)
REG32(SW_RST_CTRL_N_7, 0x68u)
REG32(ERR_CODE, 0x6cu)
    FIELD(ERR_CODE, REG_INTG_ERR, 0u, 1u)
    FIELD(ERR_CODE, RESET_CONSISTENCY_ERR, 1u, 1u)
    FIELD(ERR_CODE, FSM_ERR, 2u, 1u)
/* clang-format on */

#define ALERT_TEST_MASK \
    (R_ALERT_TEST_FATAL_FAULT_MASK | R_ALERT_TEST_FATAL_CNSTY_FAULT_MASK)
#define RESET_INFO_MASK \
    (R_RESET_INFO_POR_MASK | R_RESET_INFO_LOW_POWER_EXIT_MASK | \
     R_RESET_INFO_SW_RESET_MASK | R_RESET_INFO_HW_REQ_MASK)
#define ALERT_INFO_CTRL_MASK \
    (R_ALERT_INFO_CTRL_EN_MASK | R_ALERT_INFO_CTRL_INDEX_MASK)
#define CPU_INFO_CTRL_MASK \
    (R_CPU_INFO_CTRL_EN_MASK | R_CPU_INFO_CTRL_INDEX_MASK)

#define R32_OFF(_r_) ((_r_) / sizeof(uint32_t))

#define R_LAST_REG (R_ERR_CODE)
#define REGS_COUNT (R_LAST_REG + 1u)
#define REGS_SIZE  (REGS_COUNT * sizeof(uint32_t))
#define REG_NAME(_reg_) \
    ((((_reg_) < REGS_COUNT) && REG_NAMES[_reg_]) ? REG_NAMES[_reg_] : "?")

/* clang-format off */
#define REG_NAME_ENTRY(_reg_) [R_##_reg_] = stringify(_reg_)
static const char *REG_NAMES[REGS_COUNT] = {
    REG_NAME_ENTRY(ALERT_TEST),
    REG_NAME_ENTRY(RESET_REQ),
    REG_NAME_ENTRY(RESET_INFO),
    REG_NAME_ENTRY(ALERT_REGWEN),
    REG_NAME_ENTRY(ALERT_INFO_CTRL),
    REG_NAME_ENTRY(ALERT_INFO_ATTR),
    REG_NAME_ENTRY(ALERT_INFO),
    REG_NAME_ENTRY(CPU_REGWEN),
    REG_NAME_ENTRY(CPU_INFO_CTRL),
    REG_NAME_ENTRY(CPU_INFO_ATTR),
    REG_NAME_ENTRY(CPU_INFO),
    REG_NAME_ENTRY(SW_RST_REGWEN_0),
    REG_NAME_ENTRY(SW_RST_REGWEN_1),
    REG_NAME_ENTRY(SW_RST_REGWEN_2),
    REG_NAME_ENTRY(SW_RST_REGWEN_3),
    REG_NAME_ENTRY(SW_RST_REGWEN_4),
    REG_NAME_ENTRY(SW_RST_REGWEN_5),
    REG_NAME_ENTRY(SW_RST_REGWEN_6),
    REG_NAME_ENTRY(SW_RST_REGWEN_7),
    REG_NAME_ENTRY(SW_RST_CTRL_N_0),
    REG_NAME_ENTRY(SW_RST_CTRL_N_1),
    REG_NAME_ENTRY(SW_RST_CTRL_N_2),
    REG_NAME_ENTRY(SW_RST_CTRL_N_3),
    REG_NAME_ENTRY(SW_RST_CTRL_N_4),
    REG_NAME_ENTRY(SW_RST_CTRL_N_5),
    REG_NAME_ENTRY(SW_RST_CTRL_N_6),
    REG_NAME_ENTRY(SW_RST_CTRL_N_7),
    REG_NAME_ENTRY(ERR_CODE),
};
#undef REG_NAME_ENTRY
/* clang-format on */

#define OT_RSTMGR_SW_RESET_MAX 8u

struct OtRstMgrState {
    SysBusDevice parent_obj;

    MemoryRegion mmio;
    IbexIRQ soc_reset;
    IbexIRQ sw_reset;
    IbexIRQ alerts[PARAM_NUM_ALERTS];
    QEMUBH *bus_reset_bh;
    QEMUTimer *sw_reset_timer;
    CPUState *cpu;

    uint32_t *regs;
    uint32_t cpu_info_dump[8];
    uint32_t alert_info_dump[9];
    bool por; /* Power-On Reset property */

    char *ot_id;
    uint32_t fatal_reset;
    uint8_t version;
};

struct OtRstMgrClass {
    SysBusDeviceClass parent_class;
    ResettablePhases parent_phases;
};

static bool ot_rstmgr_pending_internal_reset;
static bool ot_rstmgr_last_reset_por = true;
static bool ot_rstmgr_last_reset_low_power;
static bool ot_rstmgr_last_reset_ndm;

bool ot_rstmgr_is_low_power_exit(void)
{
    return ot_rstmgr_pending_internal_reset && ot_rstmgr_last_reset_low_power;
}

bool ot_rstmgr_is_por_reset(void)
{
    return !ot_rstmgr_pending_internal_reset || ot_rstmgr_last_reset_por;
}

bool ot_rstmgr_is_ndm_reset(void)
{
    return ot_rstmgr_pending_internal_reset && ot_rstmgr_last_reset_ndm;
}

bool ot_rstmgr_is_internal_reset(void)
{
    return ot_rstmgr_pending_internal_reset;
}

typedef struct {
    const char *typename;
    unsigned idx;
    bool aon;
} OtRstMgrResettable;

typedef struct {
    char *path;
    bool reset;
    bool aon;
    char *ot_id;
} OtRstMgrResetDesc;

typedef struct {
    uint32_t reset_request_codes[OT_RSTMGR_RESET_COUNT];
    OtRstMgrResettable sw_resettable_devices[OT_RSTMGR_SW_RESET_MAX];
} OtRstMgrConfig;

static const OtRstMgrConfig RSTMGR_CONFIG[OT_RSTMGR_VERSION_COUNT] = {
    [OT_RSTMGR_VERSION_EG_1_0_0] = {
        .reset_request_codes = {
            [OT_RSTMGR_RESET_POR] = BIT(0),
            [OT_RSTMGR_RESET_LOW_POWER] = BIT(1),
            [OT_RSTMGR_RESET_SW] = BIT(2),
            [OT_RSTMGR_RESET_SYSCTRL] = BIT(3),
            [OT_RSTMGR_RESET_AON_TIMER] = BIT(4),
            [OT_RSTMGR_RESET_SENSOR] = BIT(5),
            [OT_RSTMGR_RESET_PWRMGR] = BIT(5),
            [OT_RSTMGR_RESET_ALERT_HANDLER] = BIT(6),
            [OT_RSTMGR_RESET_RV_DM] = BIT(7),
        },
        .sw_resettable_devices = {
            [0u] = { TYPE_OT_SPI_DEVICE, 0u },
            [1u] = { TYPE_OT_SPI_HOST, 0u },
            [2u] = { TYPE_OT_SPI_HOST, 1u },
            [3u] = { TYPE_OT_USBDEV, 0u },
            [4u] = { TYPE_OT_USBDEV, 0u, true },
            [5u] = { TYPE_OT_I2C, 0u },
            [6u] = { TYPE_OT_I2C, 1u },
            [7u] = { TYPE_OT_I2C, 2u },
        }
    },
    [OT_RSTMGR_VERSION_DJ] = {
        .reset_request_codes = {
            [OT_RSTMGR_RESET_POR] = BIT(0),
            [OT_RSTMGR_RESET_LOW_POWER] = BIT(1),
            [OT_RSTMGR_RESET_SW] = BIT(2),
            [OT_RSTMGR_RESET_AON_TIMER] = BIT(3),
            [OT_RSTMGR_RESET_SOC_PROXY] = BIT(4),
            [OT_RSTMGR_RESET_PWRMGR] = BIT(5),
            [OT_RSTMGR_RESET_ALERT_HANDLER] = BIT(6),
            [OT_RSTMGR_RESET_RV_DM] = BIT(7),
        },
        .sw_resettable_devices = {
            [0u] = { TYPE_OT_SPI_DEVICE, 0u },
            [1u] = { TYPE_OT_SPI_HOST, 0u },
            [2u] = { TYPE_OT_I2C, 0u },
        }
    },
};

/* clang-format off */
#define REQ_NAME_ENTRY(_req_) [OT_RSTMGR_RESET_##_req_] = stringify(_req_)
static const char *OT_RST_MGR_REQUEST_NAMES[] = {
    REQ_NAME_ENTRY(NONE),
    REQ_NAME_ENTRY(POR),
    REQ_NAME_ENTRY(LOW_POWER),
    REQ_NAME_ENTRY(SW),
    REQ_NAME_ENTRY(SYSCTRL),
    REQ_NAME_ENTRY(SOC_PROXY),
    REQ_NAME_ENTRY(AON_TIMER),
    REQ_NAME_ENTRY(SYSCTRL),
    REQ_NAME_ENTRY(SENSOR),
    REQ_NAME_ENTRY(PWRMGR),
    REQ_NAME_ENTRY(ALERT_HANDLER),
    REQ_NAME_ENTRY(RV_DM),
};
#undef REQ_NAME_ENTRY
/* clang-format on */

#define REQ_NAME(_req_) \
    ((_req_) < ARRAY_SIZE(OT_RST_MGR_REQUEST_NAMES)) ? \
        OT_RST_MGR_REQUEST_NAMES[(_req_)] : \
        "?"

/* -------------------------------------------------------------------------- */
/* Private implementation */
/* -------------------------------------------------------------------------- */

static void ot_rstmgr_update_alerts(OtRstMgrState *s)
{
    uint32_t level = s->regs[R_ALERT_TEST];

    for (unsigned ix = 0; ix < ARRAY_SIZE(s->alerts); ix++) {
        ibex_irq_set(&s->alerts[ix], (int)((level >> ix) & 0x1u));
    }

    if (s->regs[R_ALERT_TEST]) {
        s->regs[R_ALERT_TEST] = 0u;
        for (unsigned ix = 0; ix < ARRAY_SIZE(s->alerts); ix++) {
            ibex_irq_set(&s->alerts[ix], 0);
        }
    }
}

static void ot_rstmgr_sw_reset_timer_cb(void *opaque)
{
    OtRstMgrState *s = opaque;

    if (s->regs[R_RESET_REQ] == OT_MULTIBITBOOL4_TRUE) {
        ibex_irq_raise(&s->sw_reset);
    }
}

extern void riscv_cpu_get_crash_dump(CPUState *cs, uint32_t dump[8]);

static void ot_rstmgr_reset_bus(void *opaque)
{
    OtRstMgrState *s = opaque;

    g_assert(s->cpu);

    if (!s->cpu->stopped) {
        /* request the vCPU to stop */
        s->cpu->stop = true;

        /*
         * Drop replay_mutex so the vCPU thread can acquire it in
         * rr_cpu_thread_fn and reach rr_wait_io_event() to set cpu->stopped =
         * true. Lock ordering: replay_mutex must always be acquired before bql.
         */
        replay_mutex_unlock();
        bql_unlock();
        while (!s->cpu->stopped) {
            qemu_cpu_kick(s->cpu);
            g_usleep(100);
        }
        g_usleep(1000);
        replay_mutex_lock();
        bql_lock();
        qemu_notify_event();
    } else {
        s->cpu->stop = false;
    }

    if (s->regs[R_CPU_INFO_CTRL] & R_CPU_INFO_CTRL_EN_MASK) {
        riscv_cpu_get_crash_dump(s->cpu, s->cpu_info_dump);
    }

    if (s->regs[R_ALERT_INFO_CTRL] & R_ALERT_INFO_CTRL_EN_MASK) {
        OtAlertState *alert_dev =
            (OtAlertState *)object_resolve_path_type("", TYPE_OT_ALERT, NULL);
        if (alert_dev) {
            ot_alert_get_crash_dump(alert_dev, s->alert_info_dump);
        }
    }

    ibex_irq_raise(&s->soc_reset);
}

static int ot_rstmgr_sw_rst_walker(DeviceState *dev, void *opaque)
{
    OtRstMgrResetDesc *desc = opaque;

    int match =
        strcmp(object_get_canonical_path_component(OBJECT(dev)), desc->path);

    if (match) {
        /* not the instance that is seeked, resume walk */
        return 0;
    }

    trace_ot_rstmgr_sw_rst(desc->ot_id, desc->path, desc->reset);

    if (desc->reset) {
        resettable_assert_reset(OBJECT(dev), RESET_TYPE_WAKEUP);
    } else {
        resettable_release_reset(OBJECT(dev), RESET_TYPE_WAKEUP);
    }

    /* abort walk immediately */
    return -1;
}

static void ot_rstmgr_update_sw_reset(OtRstMgrState *s, unsigned devix)
{
    assert(devix < OT_RSTMGR_SW_RESET_MAX);

    const OtRstMgrConfig *config = &RSTMGR_CONFIG[s->version];
    const OtRstMgrResettable *rst = &config->sw_resettable_devices[devix];

    if (!rst->typename) {
        qemu_log_mask(LOG_UNIMP,
                      "%s: %s: Reset for slot %u not yet implemented", __func__,
                      s->ot_id, devix);
        return;
    }

    OtRstMgrResetDesc desc;

    desc.path = g_strdup_printf("%s[%d]", rst->typename, rst->idx);
    desc.reset = !s->regs[R_SW_RST_CTRL_N_0 + devix];
    desc.aon = rst->aon;
    desc.ot_id = s->ot_id;

    trace_ot_rstmgr_sw_reset(s->ot_id, desc.path);

    /* search for the device on the same local bus */
    int res =
        qbus_walk_children(s->parent_obj.parent_obj.parent_bus,
                           &ot_rstmgr_sw_rst_walker, NULL, NULL, NULL, &desc);
    if (res >= 0) {
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: Unable to locate device %s",
                      __func__, s->ot_id, desc.path);
    }

    g_free(desc.path);
}

static void ot_rstmgr_reset_req(void *opaque, int irq, int level)
{
    OtRstMgrState *s = opaque;

    if (!level) {
        /* reset line released */
        return;
    }

    g_assert(irq == 0);

    bool fastclk = ((unsigned)level >> 8u) & 1u;

    level &= UINT8_MAX;
    g_assert(level < OT_RSTMGR_RESET_COUNT);

    const OtRstMgrConfig *config = &RSTMGR_CONFIG[s->version];
    uint32_t req = config->reset_request_codes[level];

    if (!req) {
        qemu_log_mask(LOG_UNIMP, "%s: %s: unsupported reset request %d\n",
                      __func__, s->ot_id, level);
        return;
    }

    /* Only SW is allowed to clear a reset reason, HW only sets bits (|=) */
    if (level == OT_RSTMGR_RESET_POR) {
        s->por = true;
    }
    s->regs[R_RESET_INFO] |= req;
    ot_rstmgr_last_reset_por =
        (ot_rstmgr_pending_internal_reset && ot_rstmgr_last_reset_por) ||
        (level == OT_RSTMGR_RESET_POR);
    ot_rstmgr_last_reset_low_power = (level == OT_RSTMGR_RESET_LOW_POWER);
    ot_rstmgr_last_reset_ndm =
        (ot_rstmgr_pending_internal_reset && ot_rstmgr_last_reset_ndm) ||
        (level == OT_RSTMGR_RESET_RV_DM);
    ot_rstmgr_pending_internal_reset = true;

    trace_ot_rstmgr_reset_req(s->ot_id, REQ_NAME(level), req, fastclk);

    if (s->cpu) {
        cpu_pause(s->cpu);
    }

    if (level == OT_RSTMGR_RESET_RV_DM) {
        ot_rstmgr_reset_bus(s);
    } else {
        qemu_bh_schedule(s->bus_reset_bh);
    }
}

static uint64_t ot_rstmgr_regs_read(void *opaque, hwaddr addr, unsigned size)
{
    OtRstMgrState *s = opaque;
    (void)size;
    uint32_t val32;

    hwaddr reg = R32_OFF(addr);

    switch (reg) {
    case R_RESET_REQ:
    case R_RESET_INFO:
    case R_ALERT_REGWEN:
    case R_ALERT_INFO_CTRL:
    case R_CPU_REGWEN:
    case R_CPU_INFO_CTRL:
    case R_SW_RST_REGWEN_0:
    case R_SW_RST_REGWEN_1:
    case R_SW_RST_REGWEN_2:
    case R_SW_RST_REGWEN_3:
    case R_SW_RST_REGWEN_4:
    case R_SW_RST_REGWEN_5:
    case R_SW_RST_REGWEN_6:
    case R_SW_RST_REGWEN_7:
    case R_SW_RST_CTRL_N_0:
    case R_SW_RST_CTRL_N_1:
    case R_SW_RST_CTRL_N_2:
    case R_SW_RST_CTRL_N_3:
    case R_SW_RST_CTRL_N_4:
    case R_SW_RST_CTRL_N_5:
    case R_SW_RST_CTRL_N_6:
    case R_SW_RST_CTRL_N_7:
    case R_ERR_CODE:
        val32 = s->regs[reg];
        break;
    case R_ALERT_INFO_ATTR:
        val32 = 9u;
        break;
    case R_ALERT_INFO: {
        uint32_t idx =
            FIELD_EX32(s->regs[R_ALERT_INFO_CTRL], ALERT_INFO_CTRL, INDEX);
        val32 = (idx < ARRAY_SIZE(s->alert_info_dump)) ?
                    s->alert_info_dump[idx] :
                    0u;
        break;
    }
    case R_CPU_INFO_ATTR:
        val32 = 8u;
        break;
    case R_CPU_INFO: {
        /*
         * In rstmgr_crash_info.sv, SlotCntWidth = $clog2(CrashStoreSlot).
         * For CPU_INFO, CrashStoreSlot = 8 -> SlotCntWidth = $clog2(8) = 3,
         * so slot_sel_i[3] is tied off as unused_idx and slot_o indexes
         * slots[slot_sel_i[2:0]] (idx % 8u).
         */
        uint32_t idx =
            FIELD_EX32(s->regs[R_CPU_INFO_CTRL], CPU_INFO_CTRL, INDEX);
        val32 = s->cpu_info_dump[idx % ARRAY_SIZE(s->cpu_info_dump)];
        break;
    }
    case R_ALERT_TEST:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: W/O register 0x02%x (%s)\n",
                      __func__, s->ot_id, (uint32_t)addr, REG_NAME(reg));
        val32 = 0;
        break;
    default:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: Bad offset 0x%02x\n", __func__,
                      s->ot_id, (uint32_t)addr);
        val32 = 0;
        break;
    }

    uint32_t pc = ibex_get_current_pc();
    trace_ot_rstmgr_io_read_out(s->ot_id, (uint32_t)addr, REG_NAME(reg), val32,
                                pc);

    return (uint64_t)val32;
};

static void ot_rstmgr_regs_write(void *opaque, hwaddr addr, uint64_t val64,
                                 unsigned size)
{
    OtRstMgrState *s = opaque;
    (void)size;
    uint32_t val32 = (uint32_t)val64;

    hwaddr reg = R32_OFF(addr);

    uint32_t pc = ibex_get_current_pc();
    trace_ot_rstmgr_io_write(s->ot_id, (uint32_t)addr, REG_NAME(reg), val32,
                             pc);

    switch (reg) {
    case R_RESET_REQ:
        val32 &= R_RESET_REQ_VAL_MASK;
        s->regs[reg] = val32;
        if (val32 == OT_MULTIBITBOOL4_TRUE) {
            /*
             * "Upon completion of reset, this bit is automatically cleared by
             * hardware."
             * Schedule software reset request with a short delay (1 us) to
             * model pwrmgr synchronization latency, allowing software to
             * execute trailing instructions (e.g. wfi) before reset assertion.
             * Do not re-arm if already pending, as tight shutdown loops (e.g.
             * ROM shutdown_hang) repeatedly write R_RESET_REQ in < 1 us and
             * would otherwise postpone the reset timer indefinitely.
             */
            if (!timer_pending(s->sw_reset_timer)) {
                timer_mod(s->sw_reset_timer,
                          qemu_clock_get_ns(OT_VIRTUAL_CLOCK) + 1000);
            }
            if (s->fatal_reset) {
                s->fatal_reset--;
                if (!s->fatal_reset) {
                    error_report("%s: fatal reset triggered", s->ot_id);
                    qemu_system_shutdown_request_with_code(
                        SHUTDOWN_CAUSE_GUEST_SHUTDOWN, 1);
                }
            }
        } else {
            timer_del(s->sw_reset_timer);
            ibex_irq_lower(&s->sw_reset);
        }
        break;
    case R_RESET_INFO:
        val32 &= RESET_INFO_MASK;
        s->regs[reg] &= ~val32; /* RW1C */
        break;
    case R_ALERT_REGWEN:
        val32 &= R_ALERT_REGWEN_EN_MASK;
        s->regs[reg] &= val32; /* RW0C */
        break;
    case R_ALERT_INFO_CTRL:
        if (s->regs[R_ALERT_REGWEN]) {
            val32 &= ALERT_INFO_CTRL_MASK;
            s->regs[reg] = val32;
        } else {
            qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: %s protected w/ REGWEN\n",
                          __func__, s->ot_id, REG_NAME(reg));
        }
        break;
    case R_CPU_REGWEN:
        val32 &= R_CPU_REGWEN_EN_MASK;
        s->regs[reg] &= val32; /* RW0C */
        break;
    case R_CPU_INFO_CTRL:
        if (s->regs[R_CPU_REGWEN]) {
            val32 &= CPU_INFO_CTRL_MASK;
            s->regs[reg] = val32;
        } else {
            qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: %s protected w/ REGWEN\n",
                          __func__, s->ot_id, REG_NAME(reg));
        }
        break;
    case R_SW_RST_REGWEN_0:
    case R_SW_RST_REGWEN_1:
    case R_SW_RST_REGWEN_2:
    case R_SW_RST_REGWEN_3:
    case R_SW_RST_REGWEN_4:
    case R_SW_RST_REGWEN_5:
    case R_SW_RST_REGWEN_6:
    case R_SW_RST_REGWEN_7:
        val32 &= SW_RST_REGWEN_EN_MASK;
        s->regs[reg] &= val32; /* RW0C */
        break;
    case R_SW_RST_CTRL_N_0:
    case R_SW_RST_CTRL_N_1:
    case R_SW_RST_CTRL_N_2:
    case R_SW_RST_CTRL_N_3:
    case R_SW_RST_CTRL_N_4:
    case R_SW_RST_CTRL_N_5:
    case R_SW_RST_CTRL_N_6:
    case R_SW_RST_CTRL_N_7:
        if (s->regs[reg - R_SW_RST_CTRL_N_0 + R_SW_RST_REGWEN_0]) {
            val32 &= SW_RST_CTRL_VAL_MASK;
            uint32_t change = s->regs[reg] ^ val32;
            s->regs[reg] = val32;
            unsigned devix = (unsigned)reg - R_SW_RST_CTRL_N_0;
            if (change & SW_RST_CTRL_VAL_MASK) {
                ot_rstmgr_update_sw_reset(s, devix);
            }
        } else {
            qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: %s protected w/ REGWEN\n",
                          __func__, s->ot_id, REG_NAME(reg));
        }
        break;
    case R_ALERT_TEST:
        val32 &= ALERT_TEST_MASK;
        s->regs[reg] = val32;
        ot_rstmgr_update_alerts(s);
        break;
    case R_ALERT_INFO_ATTR:
    case R_ALERT_INFO:
    case R_CPU_INFO_ATTR:
    case R_CPU_INFO:
    case R_ERR_CODE:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: R/O register 0x02%x (%s)\n",
                      __func__, s->ot_id, (uint32_t)addr, REG_NAME(reg));
        break;
    default:
        qemu_log_mask(LOG_GUEST_ERROR, "%s: %s: Bad offset 0x%02x\n", __func__,
                      s->ot_id, (uint32_t)addr);
        break;
    }
};

static bool ot_rstmgr_regs_accepts(void *opaque, hwaddr addr, unsigned size,
                                   bool is_write, MemTxAttrs attrs)
{
    (void)opaque;
    (void)attrs;
    if (!is_write) {
        return true;
    }
    hwaddr reg = R32_OFF(addr);
    uint8_t permit = (reg == R_ALERT_INFO || reg == R_CPU_INFO) ? 0xfu : 0x1u;
    uint8_t reg_be = (uint8_t)(((1u << size) - 1u) << (addr & 0x3u));
    return (permit & ~reg_be) == 0u;
}

static const Property ot_rstmgr_properties[] = {
    DEFINE_PROP_STRING(OT_COMMON_DEV_ID, OtRstMgrState, ot_id),
    DEFINE_PROP_UINT32("fatal_reset", OtRstMgrState, fatal_reset, 0),
    DEFINE_PROP_UINT8("version", OtRstMgrState, version, UINT8_MAX),
};

static const MemoryRegionOps ot_rstmgr_regs_ops = {
    .read = &ot_rstmgr_regs_read,
    .write = &ot_rstmgr_regs_write,
    .endianness = DEVICE_NATIVE_ENDIAN,
    .valid.accepts = &ot_rstmgr_regs_accepts,
    .impl.min_access_size = 4u,
    .impl.max_access_size = 4u,
};

static void ot_rstmgr_reset_enter(Object *obj, ResetType type)
{
    OtRstMgrClass *c = OT_RSTMGR_GET_CLASS(obj);
    OtRstMgrState *s = OT_RSTMGR(obj);

    trace_ot_rstmgr_reset(s->ot_id, "enter");

    if (c->parent_phases.enter) {
        c->parent_phases.enter(obj, type);
    }

    qemu_bh_cancel(s->bus_reset_bh);
    timer_del(s->sw_reset_timer);

    uint32_t reset_info = s->regs[R_RESET_INFO];
    uint32_t alert_info_ctrl = s->regs[R_ALERT_INFO_CTRL];
    uint32_t cpu_info_ctrl = s->regs[R_CPU_INFO_CTRL];

    memset(s->regs, 0, REGS_SIZE);

    if (s->por || ot_rstmgr_is_por_reset()) {
        memset(s->cpu_info_dump, 0, sizeof(s->cpu_info_dump));
        memset(s->alert_info_dump, 0, sizeof(s->alert_info_dump));
        s->regs[R_RESET_INFO] = R_RESET_INFO_POR_MASK |
                                (reset_info & R_RESET_INFO_LOW_POWER_EXIT_MASK);
        s->por = false;
        ot_rstmgr_last_reset_low_power = false;
        ot_rstmgr_last_reset_ndm = false;
    } else {
        s->regs[R_RESET_INFO] = reset_info;
        uint32_t ctrl_mask = R_ALERT_INFO_CTRL_INDEX_MASK;
        if (ot_rstmgr_is_low_power_exit()) {
            ctrl_mask |= R_ALERT_INFO_CTRL_EN_MASK;
        }
        s->regs[R_ALERT_INFO_CTRL] = alert_info_ctrl & ctrl_mask;
        s->regs[R_CPU_INFO_CTRL] = cpu_info_ctrl & ctrl_mask;
    }
    s->regs[R_RESET_REQ] = OT_MULTIBITBOOL4_FALSE;
    s->regs[R_ALERT_REGWEN] = R_ALERT_REGWEN_EN_MASK;
    s->regs[R_CPU_REGWEN] = R_CPU_REGWEN_EN_MASK;

    const OtRstMgrConfig *config = &RSTMGR_CONFIG[s->version];

    for (unsigned devix = 0; devix < OT_RSTMGR_SW_RESET_MAX; devix++) {
        const OtRstMgrResettable *rst = &config->sw_resettable_devices[devix];
        /*
         * On Earlgrey, not all SW resettable devices are implemented yet, but
         * there is still merit in resetting these registers so that they can
         * be tested as part of the rstmgr implementation.
         *
         * TODO: remove this version check when USBDEV and I2C are implemented
         * and connected to the `rstmgr`.
         */
        if (rst->typename || s->version == OT_RSTMGR_VERSION_EG_1_0_0) {
            s->regs[R_SW_RST_REGWEN_0 + devix] = SW_RST_REGWEN_EN_MASK;
            s->regs[R_SW_RST_CTRL_N_0 + devix] = SW_RST_CTRL_VAL_MASK;
        }
    }

    ibex_irq_lower(&s->soc_reset);
    ibex_irq_lower(&s->sw_reset);
    ot_rstmgr_update_alerts(s);
}

static void ot_rstmgr_reset_exit(Object *obj, ResetType type)
{
    OtRstMgrClass *c = OT_RSTMGR_GET_CLASS(obj);
    OtRstMgrState *s = OT_RSTMGR(obj);

    trace_ot_rstmgr_reset(s->ot_id, "exit");

    ot_rstmgr_pending_internal_reset = false;

    if (c->parent_phases.exit) {
        c->parent_phases.exit(obj, type);
    }

    if (!s->cpu) {
        CPUState *cpu = ot_common_get_local_cpu(DEVICE(s));
        if (!cpu) {
            error_setg(&error_fatal, "%s: Could not find the associated vCPU",
                       s->ot_id);
            g_assert_not_reached();
        }
        s->cpu = cpu;
    }
}

static void ot_rstmgr_realize(DeviceState *dev, Error **errp)
{
    OtRstMgrState *s = OT_RSTMGR(dev);
    (void)errp;

    g_assert(s->ot_id);
    g_assert(s->version < OT_RSTMGR_VERSION_COUNT);

    /* only used to store initial reset reason state; never reset it */
    s->por = true;
}

static void ot_rstmgr_init(Object *obj)
{
    OtRstMgrState *s = OT_RSTMGR(obj);

    memory_region_init_io(&s->mmio, obj, &ot_rstmgr_regs_ops, s, TYPE_OT_RSTMGR,
                          REGS_SIZE);
    sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->mmio);

    s->regs = g_new0(uint32_t, REGS_COUNT);

    ibex_qdev_init_irq(obj, &s->soc_reset, OT_RSTMGR_SOC_RST);
    ibex_qdev_init_irq(obj, &s->sw_reset, OT_RSTMGR_SW_RST);
    ibex_qdev_init_irqs(obj, s->alerts, OT_DEVICE_ALERT, PARAM_NUM_ALERTS);

    qdev_init_gpio_in_named(DEVICE(obj), &ot_rstmgr_reset_req,
                            OT_RSTMGR_RST_REQ, 1);

    s->bus_reset_bh = qemu_bh_new(&ot_rstmgr_reset_bus, s);
    s->sw_reset_timer =
        timer_new_ns(OT_VIRTUAL_CLOCK, &ot_rstmgr_sw_reset_timer_cb, s);
}

static void ot_rstmgr_class_init(ObjectClass *klass, const void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);
    (void)data;

    dc->realize = &ot_rstmgr_realize;
    device_class_set_props(dc, ot_rstmgr_properties);
    set_bit(DEVICE_CATEGORY_MISC, dc->categories);

    ResettableClass *rc = RESETTABLE_CLASS(klass);
    OtRstMgrClass *mc = OT_RSTMGR_CLASS(klass);
    resettable_class_set_parent_phases(rc, &ot_rstmgr_reset_enter, NULL,
                                       &ot_rstmgr_reset_exit,
                                       &mc->parent_phases);
}

static const TypeInfo ot_rstmgr_info = {
    .name = TYPE_OT_RSTMGR,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(OtRstMgrState),
    .instance_init = &ot_rstmgr_init,
    .class_size = sizeof(OtRstMgrClass),
    .class_init = &ot_rstmgr_class_init,
};

static void ot_rstmgr_register_types(void)
{
    type_register_static(&ot_rstmgr_info);
}

type_init(ot_rstmgr_register_types);
