{:input (genetic.crossover/dumb-crossover 688756199 (genetic.mutation/change-constant-value 2048927328 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif")) (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire3_5);\n  wire \\:missing_edge ;\n  wire \\wire1_:missing ;\n  output wire3_5;\n  wire wire3_5;\n  wire wire5_1;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire1_:missing  = 4'h6 >> { \\wire:missing_edge , wire5_1 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire5_1 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/C517DDEE.v:3.1-15.10\" *)\nmodule postsynth(\\wire:missing_edge , wire3_5);\n  (* src = \"/tmp/fuzzmount6020635C/C517DDEE.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/C517DDEE.v:5.8-5.23\" *)\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/C517DDEE.v:6.10-6.17\" *)\n  output wire3_5;\n  wire wire3_5;\n  (* src = \"/tmp/fuzzmount6020635C/C517DDEE.v:8.8-8.15\" *)\n  wire wire5_1;\n  (* src = \"/tmp/fuzzmount6020635C/C517DDEE.v:9.9-9.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire1_:missing  = 1'h0;\n  assign wire3_5 = 1'hx;\n  assign wire5_1 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd/src/top.v'.\nSBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] Copy '/tmp/fuzzmount6020635C/C517DDEE.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd/src/C517DDEE.v'.\nSBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] Copy '/tmp/fuzzmount6020635C/C517DDEE.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd/src/C517DDEE.post.v'.\nSBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] engine_0: abc pdr\nSBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] base: /tmp/fuzzmount6020635C/top.v:9: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] base: Warning: Wire presynth.\\wire3_5 is used but has no driver.\nSBY 12:53:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:53:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] base: finished (returncode=0)\nSBY 12:53:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:53:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] aig: Warning: Wire presynth.\\wire3_5 is used but has no driver.\nSBY 12:53:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] aig: finished (returncode=0)\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] engine_0: Warning: The network has no constraints.\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] engine_0: finished (returncode=0)\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] engine_0: Status returned by engine: FAIL\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd'.\nSBY 12:53:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdba_mitd] DONE (FAIL, rc=2)\n", :err ""}}}