Minwook Ahn , Yunheung Paek, Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009[doi>10.1007/978-3-642-00904-4_9]
Berkely Design Technology Inc. 2003. DSP benchmark results for the latest VLIW-based processors. Berkely Design Technology Inc., Oakland, CA.
Mikael Collin , Mats Brorsson, Two-Level Dictionary Code Compression: A New Scheme to Improve Instruction Code Density of Embedded Applications, Proceedings of the 7th annual IEEE/ACM International Symposium on Code Generation and Optimization, p.231-242, March 22-25, 2009[doi>10.1109/CGO.2009.16]
Thomas M. Conte , Sanjeev Banerjia , Sergei Y. Larin , Kishore N. Menezes , Sumedh W. Sathaye, Instruction fetch mechanisms for VLIW architectures with compressed encodings, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.201-211, December 02-04, 1996, Paris, France
Guido Costa Souza De Araujo, Code generation algorithms for digital signal processors, Princeton University, Princeton, NJ, 1997
Fisher, J. A. 1981. Trace scheduling: A technique for global microcode compaction. IEEE Trans. Comput. 30, 478--490.
Freescale Semiconductor, Inc. 2005. SC140 DSP Core Reference Manual.
Sudhanva Gurumurthi , Anand Sivasubramaniam , Mary Jane Irwin , N. Vijaykrishnan , Mahmut Kandemir , Tao Li , Lizy Kurian John, Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.141, February 02-06, 2002
Steve Haga , Andrew Webber , Yi Zhang , Nghi Nguyen , Rajeev Barua, Reducing code size in VLIW instruction scheduling, Journal of Embedded Computing, v.1 n.3, p.415-433, August 2005
Stephen Hines , Joshua Green , Gary Tyson , David Whalley, Improving Program Efficiency by Packing Instructions into Registers, Proceedings of the 32nd annual international symposium on Computer Architecture, p.260-271, June 04-08, 2005[doi>10.1109/ISCA.2005.32]
Hwu, W.-M. W., Mahlke, S. A., et al. 1993. The superblock: an effective technique for VLIW and superscalar compilation. J. Supercomput. 7, 229--248.
Sunghyun Jee , Kannappan Palaniappan, Performance evaluation for a compressed-VLIW processor, Proceedings of the 2002 ACM symposium on Applied computing, March 11-14, 2002, Madrid, Spain[doi>10.1145/508791.508967]
Arvind Krishnaswamy , Rajiv Gupta, Profile guided selection of ARM and thumb instructions, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513840]
Charles Lefurgy , Peter Bird , I-Cheng Chen , Trevor Mudge, Improving code density using compression techniques, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.194-203, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Hai Lin , Yunsi Fei, Harnessing horizontal parallelism and vertical instruction packing of programs to improve system overall efficiency, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403559]
Mahlke, S. A., Lin, D. C., Chen, W. Y., Hank, R. E., and Bringmann, R. A. 1992. Effective compiler support for predicated execution using the hyperblock. In Proceedings of the 25th Annual International Symposium on Microarchitecture. 45--54.
McMahon, F. H. 1986. The Livermore Fortran kernels: A computer test of the numerical performance range. Tech. rep. UCRL-53745, Lawrence Livermore National Laboratory.
MIPS Technology, Inc. 2001. MIPS32 Architecture for Programmers Volume IV-a: The MIPS16 Application Specific Extension to the MIPS32 Architecture.
Muralimanohar, N., Balasubramonian, R., and Jouppi, N. P. 2009. Cacti 6.0: A tool to model large caches. Tech. rep. HPL-2009-85, HP Laboratories.
David A. Patterson , John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
Seal, D. 2001. ARM Architecture Reference Manual, 2nd Ed. Addison-Wesley.
SGS-Thomson Microelectronics 1995. D950-CORE specification.
Aviral Shrivastava , Nikil Dutt, Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA), Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Sucher, R., Niggebaum, R., Fettweis, G., and Rom, A. 1998. Carmel - A new high performance DSP core using CLIW. In Proceedings of the International Conference on Signal Processing Applications and Technology. 499--504.
Atsuhiro Suga , Kunihiko Matsunami, Introducing the FR500 Embedded Microprocessor, IEEE Micro, v.20 n.4, p.21-27, July 2000[doi>10.1109/40.865863]
Synopsys Inc. 2001. Design Compiler Reference Manual. Synopsys Inc., Mountain View, CA.
Tensilica Inc. Xtensa architecture white paper. Tensilica Inc, Santa Clara, CA. http://www.tensilica.com/products/literature-docs/white-papers/xtensa-architecture/.
Texas Instruments Inc. 2010. TMS320C64x/C64x&plus; DSP CPU and Instruction Set Reference Guide. Texas Instruments Inc., Dallas, TX.
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
Uzivojnovic, V., Martinez, J., Schlager, V. C., and Meyr, H. 1994. DSPSTONE:A DSP-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing Applications and Technology.
Yuan Xie , Wayne Wolf , Haris Lekatsas, Code compression for embedded VLIW processors using variable-to-fixed coding, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.525-536, May 2006[doi>10.1109/TVLSI.2006.876105]
