# Include variables and rules generated by menuconfig
-include $(NPC_HOME)/include/config/auto.conf
-include $(NPC_HOME)/include/config/auto.conf.cmd

remove_quote = $(pathsubst "%",%,$(1))

# Include all filelist.mk to merge file lists
FILELIST_MK = $(shell find -L ./csrc -name "filelist.mk")
include $(FILELIST_MK)

# Filter out directories and files in blacklist to obtain the final set of source files
DIRS-BLACKLIST-y += $(DIRS-BLACKLIST)
CSRC-BLACKLIST-y += $(CSRC-BLACKLIST) $(shell find -L $(DIRS-BLACKLIST-y) -name "*.c")
CSRCS-y += $(shell find -L $(DIRS-y) -name "*.c")
CSRCS = $(filter-out $(CSRCS-BLACKLIST-y),$(CSRCS-y))

CC = $(call remove_quote,$(CONFIG_CC))
CFLAGS_BUILD += $(call remove_quote,$(CONFIG_CC_OPT))
#CFLAGS_BUILD += $(if $(CONFIG_CC_LTO),-flto,)
CFLAGS_BUILD += $(if $(CONFIG_CC_DEBUG),-Og -ggdb3,)
CFLAGS_BUILD += $(if $(CONFIG_CC_ASAN),-fsanitize=address,)
CFLAGS_TRACE += -DITRACE_COND=$(if $(CONFIG_ITRACE_COND),$(call remove_quote,$(CONFIG_ITRACE_COND)),true)
CFLAGS += $(CFLAGS_BUILD) $(CFLAGS_TRACE) 
LDFLAGS += $(CFLAGS_BUILD)

TOP_NAME = NPC
SIM_NAME = NPC
PRJ = playground
NXDC_FILES = constr/top.nxdc


SIM_CFLAGS += --cc --trace --exe 
CXXFLAGS += $(shell llvm-config --cxxflags) -fPIE
LIBS += $(shell llvm-config --libs)

VERILATOR = verilator
VERILATOR_CFLAGS += -MMD --build -cc  --trace\
				-O3 --x-assign fast --x-initial fast --noassert

OBJ = ./obj_dir
VSRC = ./vsrc

NPC = $(NPC_HOME)/csrc/$(SIM_NAME).cpp
SIM = $(abspath ./vsrc/$(TOP_NAME).sv)

INCFLAGS = $(addprefix -I, $(INC_PATH))

sim:
	$(call git_commit, "sim RTL")
	$(VERILATOR) $(SIM_CFLAGS) $(CFLAGS) $(SIM) \
		$(INCFLAGS) $(CSRCS) $(NPC) 
	$(MAKE) -C $(OBJ) -f VNPC.mk 

#default: $(BIN)

$(shell mkdir -p $(VSRC))

# constraint file
SRC_AUTO_BIND = $(abspath $(BUILD_DIR)/auto_bind.cpp)
$(SRC_AUTO_BIND): $(NXDC_FILES)
	python3 $(NVBOARD_HOME)/scripts/auto_pin_bind.py $^ $@

# rules for NVBoard
include $(NVBOARD_HOME)/scripts/nvboard.mk

# Include rules for menuconfig
include $(NPC_HOME)/scripts/config.mk

# rules for verilator

all: default

test:
	mill -i $(PRJ).test

verilog:
	$(call git_commit, "generate verilog")
	mill -i $(PRJ).runMain Elaborate --target-dir $(VSRC)

help:
	mill -i $(PRJ).runMain Elaborate --help

reformat:
	mill -i __.reformat

checkformat:
	mill -i __.checkFormat

run: $(BIN)
	@$^

wave:
	gtkwave waveform.vcd

clean:
	rm -rf $(OBJ)
	rm -rf $(VSRC)

cleansim:
	rm -rf $(OBJ)

.PHONY:	default all	run test verilog help reformat checkformat clean sim wave cleansim

include ../Makefile
#include $(AM_HOME)/Makefile

