;redcode
;assert 1
	SPL 0, <-2
	CMP -204, <-120
	MOV -1, <-20
	MOV @-207, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 20, <12
	SPL 0, <-2
	SUB #0, 22
	JMZ 20, <12
	SUB #0, 22
	JMN -53, @-70
	SUB <123, <103
	DJN -1, @-20
	DJN -53, @-70
	DJN -53, @-70
	SUB @121, 106
	SUB @121, 106
	DJN -53, @-70
	SUB @127, 106
	SUB @121, 103
	SPL -30, <-82
	DAT #0, #-20
	DAT #0, #-20
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-20
	MOV -1, <-20
	SUB @120, 203
	ADD 130, 9
	MOV -7, <-20
	SUB <123, <103
	ADD 210, 30
	SUB @127, 106
	ADD 200, 37
	SUB @127, 106
	ADD 210, 30
	ADD #72, @200
	SPL 0, <-2
	SUB @120, 203
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	ADD 210, 67
	ADD 210, 67
	DJN -1, @-20
	MOV -7, <-20
	ADD 210, 30
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
