{"files":[{"patch":"@@ -2622,1 +2622,1 @@\n-void MacroAssembler::addw(Register Rd, Register Rn, int32_t increment, Register tmp) {\n+void MacroAssembler::addw(Register Rd, Register Rn, int64_t increment, Register tmp) {\n@@ -2632,1 +2632,1 @@\n-void MacroAssembler::subw(Register Rd, Register Rn, int32_t decrement, Register tmp) {\n+void MacroAssembler::subw(Register Rd, Register Rn, int64_t decrement, Register tmp) {\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}