[2025-09-17 05:53:01] START suite=qualcomm_srv trace=srv659_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv659_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2682068 heartbeat IPC: 3.728 cumulative IPC: 3.728 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5122064 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5122064 cumulative IPC: 3.905 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5122065 heartbeat IPC: 4.098 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13563977 heartbeat IPC: 1.185 cumulative IPC: 1.185 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21927690 heartbeat IPC: 1.196 cumulative IPC: 1.19 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30317339 heartbeat IPC: 1.192 cumulative IPC: 1.191 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 38813022 heartbeat IPC: 1.177 cumulative IPC: 1.187 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47205233 heartbeat IPC: 1.192 cumulative IPC: 1.188 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 55595718 heartbeat IPC: 1.192 cumulative IPC: 1.189 (Simulation time: 00 hr 07 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv659_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 64100630 heartbeat IPC: 1.176 cumulative IPC: 1.187 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 72682422 heartbeat IPC: 1.165 cumulative IPC: 1.184 (Simulation time: 00 hr 10 min 16 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 81094797 heartbeat IPC: 1.189 cumulative IPC: 1.185 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 84344483 cumulative IPC: 1.186 (Simulation time: 00 hr 12 min 33 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 84344483 cumulative IPC: 1.186 (Simulation time: 00 hr 12 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv659_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.186 instructions: 100000000 cycles: 84344483
CPU 0 Branch Prediction Accuracy: 92.45% MPKI: 13.55 Average ROB Occupancy at Mispredict: 28.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1439
BRANCH_INDIRECT: 0.3603
BRANCH_CONDITIONAL: 11.59
BRANCH_DIRECT_CALL: 0.5068
BRANCH_INDIRECT_CALL: 0.5158
BRANCH_RETURN: 0.4335


====Backend Stall Breakdown====
ROB_STALL: 55388
LQ_STALL: 0
SQ_STALL: 385895


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 33.5
REPLAY_LOAD: 37.69281
NON_REPLAY_LOAD: 13.316596

== Total ==
ADDR_TRANS: 2680
REPLAY_LOAD: 5767
NON_REPLAY_LOAD: 46941

== Counts ==
ADDR_TRANS: 80
REPLAY_LOAD: 153
NON_REPLAY_LOAD: 3525

cpu0->cpu0_STLB TOTAL        ACCESS:    2043471 HIT:    2029759 MISS:      13712 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2043471 HIT:    2029759 MISS:      13712 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 82.87 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9612180 HIT:    8894720 MISS:     717460 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7837840 HIT:    7207316 MISS:     630524 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     597583 HIT:     529490 MISS:      68093 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1153970 HIT:    1148181 MISS:       5789 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22787 HIT:       9733 MISS:      13054 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15092451 HIT:    7588337 MISS:    7504114 MSHR_MERGE:    1829015
cpu0->cpu0_L1I LOAD         ACCESS:   15092451 HIT:    7588337 MISS:    7504114 MSHR_MERGE:    1829015
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29724883 HIT:   25254662 MISS:    4470221 MSHR_MERGE:    1687104
cpu0->cpu0_L1D LOAD         ACCESS:   16528225 HIT:   13879320 MISS:    2648905 MSHR_MERGE:     486158
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13168911 HIT:   11370524 MISS:    1798387 MSHR_MERGE:    1200804
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27747 HIT:       4818 MISS:      22929 MSHR_MERGE:        142
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12400359 HIT:   10299694 MISS:    2100665 MSHR_MERGE:    1058844
cpu0->cpu0_ITLB LOAD         ACCESS:   12400359 HIT:   10299694 MISS:    2100665 MSHR_MERGE:    1058844
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.375 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28263184 HIT:   26909479 MISS:    1353705 MSHR_MERGE:     352055
cpu0->cpu0_DTLB LOAD         ACCESS:   28263184 HIT:   26909479 MISS:    1353705 MSHR_MERGE:     352055
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.724 cycles
cpu0->LLC TOTAL        ACCESS:     840096 HIT:     811285 MISS:      28811 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     630524 HIT:     611017 MISS:      19507 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      68093 HIT:      62069 MISS:       6024 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     128425 HIT:     128193 MISS:        232 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      13054 HIT:      10006 MISS:       3048 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        873
  ROW_BUFFER_MISS:      27687
  AVG DBUS CONGESTED CYCLE: 3.462
Channel 0 WQ ROW_BUFFER_HIT:        323
  ROW_BUFFER_MISS:       4758
  FULL:          0
Channel 0 REFRESHES ISSUED:       7029

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       499813       571743        75149         2268
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           55         2432          874          252
  STLB miss resolved @ L2C                0         1921         2676         1433          202
  STLB miss resolved @ LLC                0          636         1339         2882          700
  STLB miss resolved @ MEM                0            1          732         2120         1296

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             181122        49934      1432075       107438          313
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1496          270           32
  STLB miss resolved @ L2C                0          515         5652         1028            5
  STLB miss resolved @ LLC                0          897         3839         2136           68
  STLB miss resolved @ MEM                0            0           75          198           99
[2025-09-17 06:05:35] END   suite=qualcomm_srv trace=srv659_ap (rc=0)
