

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_5_1'
================================================================
* Date:           Fri Jul  5 07:55:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8198|     8198|  40.990 us|  40.990 us|  8198|  8198|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |     8196|     8196|         6|          1|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln5_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln5"   --->   Operation 10 'read' 'sext_ln5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln5_cast = sext i58 %sext_ln5_read"   --->   Operation 11 'sext' 'sext_ln5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%icmp_ln5 = icmp_eq  i14 %i_2, i14 8192" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 16 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%add_ln5 = add i14 %i_2, i14 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 17 'add' 'add_ln5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.inc.split_ifconv, void %for.end11.exitStub" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 18 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln5 = store i14 %add_ln5, i14 %i" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 19 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln5_cast" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 20 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.65ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 22 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln5)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i512 %gmem0_addr_read" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 23 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln9_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 32, i32 63" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 24 'partselect' 'trunc_ln9_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln9_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 64, i32 95" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 25 'partselect' 'trunc_ln9_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln9_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 96, i32 127" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 26 'partselect' 'trunc_ln9_3' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln9_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 128, i32 159" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 27 'partselect' 'trunc_ln9_4' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln9_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 160, i32 191" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 28 'partselect' 'trunc_ln9_5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln9_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 192, i32 223" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 29 'partselect' 'trunc_ln9_6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln9_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 224, i32 255" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 30 'partselect' 'trunc_ln9_7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln9_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 256, i32 287" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 31 'partselect' 'trunc_ln9_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln9_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 288, i32 319" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 32 'partselect' 'trunc_ln9_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln9_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 320, i32 351" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 33 'partselect' 'trunc_ln9_s' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln9_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 352, i32 383" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 34 'partselect' 'trunc_ln9_10' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln9_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 384, i32 415" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 35 'partselect' 'trunc_ln9_11' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln9_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 416, i32 447" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 36 'partselect' 'trunc_ln9_12' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln9_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 448, i32 479" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 37 'partselect' 'trunc_ln9_13' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln9_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem0_addr_read, i32 480, i32 511" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 38 'partselect' 'trunc_ln9_14' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast i32 %trunc_ln9" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 39 'bitcast' 'bitcast_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln9_1 = bitcast i32 %trunc_ln9_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 40 'bitcast' 'bitcast_ln9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln9_2 = bitcast i32 %trunc_ln9_2" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 41 'bitcast' 'bitcast_ln9_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln9_3 = bitcast i32 %trunc_ln9_3" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 42 'bitcast' 'bitcast_ln9_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln9_4 = bitcast i32 %trunc_ln9_4" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 43 'bitcast' 'bitcast_ln9_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln9_5 = bitcast i32 %trunc_ln9_5" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 44 'bitcast' 'bitcast_ln9_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln9_6 = bitcast i32 %trunc_ln9_6" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 45 'bitcast' 'bitcast_ln9_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln9_7 = bitcast i32 %trunc_ln9_7" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 46 'bitcast' 'bitcast_ln9_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln9_8 = bitcast i32 %trunc_ln9_8" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 47 'bitcast' 'bitcast_ln9_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln9_9 = bitcast i32 %trunc_ln9_9" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 48 'bitcast' 'bitcast_ln9_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln9_10 = bitcast i32 %trunc_ln9_s" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 49 'bitcast' 'bitcast_ln9_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln9_11 = bitcast i32 %trunc_ln9_10" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 50 'bitcast' 'bitcast_ln9_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln9_12 = bitcast i32 %trunc_ln9_11" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 51 'bitcast' 'bitcast_ln9_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln9_13 = bitcast i32 %trunc_ln9_12" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 52 'bitcast' 'bitcast_ln9_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln9_14 = bitcast i32 %trunc_ln9_13" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 53 'bitcast' 'bitcast_ln9_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln9_15 = bitcast i32 %trunc_ln9_14" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 54 'bitcast' 'bitcast_ln9_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln9"   --->   Operation 55 'fpext' 'd' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (1.54ns)   --->   "%d_1 = fpext i32 %bitcast_ln9_1"   --->   Operation 56 'fpext' 'd_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (1.54ns)   --->   "%d_2 = fpext i32 %bitcast_ln9_2"   --->   Operation 57 'fpext' 'd_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (1.54ns)   --->   "%d_3 = fpext i32 %bitcast_ln9_3"   --->   Operation 58 'fpext' 'd_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (1.54ns)   --->   "%d_4 = fpext i32 %bitcast_ln9_4"   --->   Operation 59 'fpext' 'd_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (1.54ns)   --->   "%d_5 = fpext i32 %bitcast_ln9_5"   --->   Operation 60 'fpext' 'd_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 61 [2/2] (1.54ns)   --->   "%d_6 = fpext i32 %bitcast_ln9_6"   --->   Operation 61 'fpext' 'd_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (1.54ns)   --->   "%d_7 = fpext i32 %bitcast_ln9_7"   --->   Operation 62 'fpext' 'd_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 63 [2/2] (1.54ns)   --->   "%d_8 = fpext i32 %bitcast_ln9_8"   --->   Operation 63 'fpext' 'd_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (1.54ns)   --->   "%d_9 = fpext i32 %bitcast_ln9_9"   --->   Operation 64 'fpext' 'd_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 65 [2/2] (1.54ns)   --->   "%d_10 = fpext i32 %bitcast_ln9_10"   --->   Operation 65 'fpext' 'd_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (1.54ns)   --->   "%d_11 = fpext i32 %bitcast_ln9_11"   --->   Operation 66 'fpext' 'd_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 67 [2/2] (1.54ns)   --->   "%d_12 = fpext i32 %bitcast_ln9_12"   --->   Operation 67 'fpext' 'd_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 68 [2/2] (1.54ns)   --->   "%d_13 = fpext i32 %bitcast_ln9_13"   --->   Operation 68 'fpext' 'd_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 69 [2/2] (1.54ns)   --->   "%d_14 = fpext i32 %bitcast_ln9_14"   --->   Operation 69 'fpext' 'd_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (1.54ns)   --->   "%d_15 = fpext i32 %bitcast_ln9_15"   --->   Operation 70 'fpext' 'd_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 71 [1/2] (1.54ns)   --->   "%d = fpext i32 %bitcast_ln9"   --->   Operation 71 'fpext' 'd' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 72 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i64 %ireg"   --->   Operation 73 'trunc' 'trunc_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 74 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 75 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 76 'zext' 'zext_ln455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln554 = trunc i64 %ireg"   --->   Operation 77 'trunc' 'trunc_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.05ns)   --->   "%icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0"   --->   Operation 78 'icmp' 'icmp_ln560' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.74ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 79 'sub' 'F2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (1.54ns)   --->   "%d_1 = fpext i32 %bitcast_ln9_1"   --->   Operation 80 'fpext' 'd_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d_1"   --->   Operation 81 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln544_1 = trunc i64 %ireg_1"   --->   Operation 82 'trunc' 'trunc_ln544_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 83 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 84 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1"   --->   Operation 85 'zext' 'zext_ln455_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln554_1 = trunc i64 %ireg_1"   --->   Operation 86 'trunc' 'trunc_ln554_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.05ns)   --->   "%icmp_ln560_1 = icmp_eq  i63 %trunc_ln544_1, i63 0"   --->   Operation 87 'icmp' 'icmp_ln560_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.74ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 88 'sub' 'F2_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/2] (1.54ns)   --->   "%d_2 = fpext i32 %bitcast_ln9_2"   --->   Operation 89 'fpext' 'd_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%ireg_2 = bitcast i64 %d_2"   --->   Operation 90 'bitcast' 'ireg_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln544_2 = trunc i64 %ireg_2"   --->   Operation 91 'trunc' 'trunc_ln544_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 92 'bitselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 93 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_2"   --->   Operation 94 'zext' 'zext_ln455_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln554_2 = trunc i64 %ireg_2"   --->   Operation 95 'trunc' 'trunc_ln554_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.05ns)   --->   "%icmp_ln560_2 = icmp_eq  i63 %trunc_ln544_2, i63 0"   --->   Operation 96 'icmp' 'icmp_ln560_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.74ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 97 'sub' 'F2_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (1.54ns)   --->   "%d_3 = fpext i32 %bitcast_ln9_3"   --->   Operation 98 'fpext' 'd_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %d_3"   --->   Operation 99 'bitcast' 'ireg_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln544_3 = trunc i64 %ireg_3"   --->   Operation 100 'trunc' 'trunc_ln544_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 101 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 102 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_3"   --->   Operation 103 'zext' 'zext_ln455_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln554_3 = trunc i64 %ireg_3"   --->   Operation 104 'trunc' 'trunc_ln554_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.05ns)   --->   "%icmp_ln560_3 = icmp_eq  i63 %trunc_ln544_3, i63 0"   --->   Operation 105 'icmp' 'icmp_ln560_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.74ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 106 'sub' 'F2_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/2] (1.54ns)   --->   "%d_4 = fpext i32 %bitcast_ln9_4"   --->   Operation 107 'fpext' 'd_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%ireg_4 = bitcast i64 %d_4"   --->   Operation 108 'bitcast' 'ireg_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln544_4 = trunc i64 %ireg_4"   --->   Operation 109 'trunc' 'trunc_ln544_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63"   --->   Operation 110 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62"   --->   Operation 111 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i11 %exp_tmp_4"   --->   Operation 112 'zext' 'zext_ln455_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln554_4 = trunc i64 %ireg_4"   --->   Operation 113 'trunc' 'trunc_ln554_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.05ns)   --->   "%icmp_ln560_4 = icmp_eq  i63 %trunc_ln544_4, i63 0"   --->   Operation 114 'icmp' 'icmp_ln560_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.74ns)   --->   "%F2_4 = sub i12 1075, i12 %zext_ln455_4"   --->   Operation 115 'sub' 'F2_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/2] (1.54ns)   --->   "%d_5 = fpext i32 %bitcast_ln9_5"   --->   Operation 116 'fpext' 'd_5' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%ireg_5 = bitcast i64 %d_5"   --->   Operation 117 'bitcast' 'ireg_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln544_5 = trunc i64 %ireg_5"   --->   Operation 118 'trunc' 'trunc_ln544_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63"   --->   Operation 119 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62"   --->   Operation 120 'partselect' 'exp_tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i11 %exp_tmp_5"   --->   Operation 121 'zext' 'zext_ln455_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln554_5 = trunc i64 %ireg_5"   --->   Operation 122 'trunc' 'trunc_ln554_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.05ns)   --->   "%icmp_ln560_5 = icmp_eq  i63 %trunc_ln544_5, i63 0"   --->   Operation 123 'icmp' 'icmp_ln560_5' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.74ns)   --->   "%F2_5 = sub i12 1075, i12 %zext_ln455_5"   --->   Operation 124 'sub' 'F2_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/2] (1.54ns)   --->   "%d_6 = fpext i32 %bitcast_ln9_6"   --->   Operation 125 'fpext' 'd_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%ireg_6 = bitcast i64 %d_6"   --->   Operation 126 'bitcast' 'ireg_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln544_6 = trunc i64 %ireg_6"   --->   Operation 127 'trunc' 'trunc_ln544_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63"   --->   Operation 128 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62"   --->   Operation 129 'partselect' 'exp_tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i11 %exp_tmp_6"   --->   Operation 130 'zext' 'zext_ln455_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln554_6 = trunc i64 %ireg_6"   --->   Operation 131 'trunc' 'trunc_ln554_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.05ns)   --->   "%icmp_ln560_6 = icmp_eq  i63 %trunc_ln544_6, i63 0"   --->   Operation 132 'icmp' 'icmp_ln560_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.74ns)   --->   "%F2_6 = sub i12 1075, i12 %zext_ln455_6"   --->   Operation 133 'sub' 'F2_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (1.54ns)   --->   "%d_7 = fpext i32 %bitcast_ln9_7"   --->   Operation 134 'fpext' 'd_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%ireg_7 = bitcast i64 %d_7"   --->   Operation 135 'bitcast' 'ireg_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln544_7 = trunc i64 %ireg_7"   --->   Operation 136 'trunc' 'trunc_ln544_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63"   --->   Operation 137 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62"   --->   Operation 138 'partselect' 'exp_tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln455_7 = zext i11 %exp_tmp_7"   --->   Operation 139 'zext' 'zext_ln455_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln554_7 = trunc i64 %ireg_7"   --->   Operation 140 'trunc' 'trunc_ln554_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.05ns)   --->   "%icmp_ln560_7 = icmp_eq  i63 %trunc_ln544_7, i63 0"   --->   Operation 141 'icmp' 'icmp_ln560_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.74ns)   --->   "%F2_7 = sub i12 1075, i12 %zext_ln455_7"   --->   Operation 142 'sub' 'F2_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/2] (1.54ns)   --->   "%d_8 = fpext i32 %bitcast_ln9_8"   --->   Operation 143 'fpext' 'd_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%ireg_8 = bitcast i64 %d_8"   --->   Operation 144 'bitcast' 'ireg_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln544_8 = trunc i64 %ireg_8"   --->   Operation 145 'trunc' 'trunc_ln544_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63"   --->   Operation 146 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62"   --->   Operation 147 'partselect' 'exp_tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln455_8 = zext i11 %exp_tmp_8"   --->   Operation 148 'zext' 'zext_ln455_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln554_8 = trunc i64 %ireg_8"   --->   Operation 149 'trunc' 'trunc_ln554_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.05ns)   --->   "%icmp_ln560_8 = icmp_eq  i63 %trunc_ln544_8, i63 0"   --->   Operation 150 'icmp' 'icmp_ln560_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.74ns)   --->   "%F2_8 = sub i12 1075, i12 %zext_ln455_8"   --->   Operation 151 'sub' 'F2_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (1.54ns)   --->   "%d_9 = fpext i32 %bitcast_ln9_9"   --->   Operation 152 'fpext' 'd_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%ireg_9 = bitcast i64 %d_9"   --->   Operation 153 'bitcast' 'ireg_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln544_9 = trunc i64 %ireg_9"   --->   Operation 154 'trunc' 'trunc_ln544_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63"   --->   Operation 155 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62"   --->   Operation 156 'partselect' 'exp_tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln455_9 = zext i11 %exp_tmp_9"   --->   Operation 157 'zext' 'zext_ln455_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln554_9 = trunc i64 %ireg_9"   --->   Operation 158 'trunc' 'trunc_ln554_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.05ns)   --->   "%icmp_ln560_9 = icmp_eq  i63 %trunc_ln544_9, i63 0"   --->   Operation 159 'icmp' 'icmp_ln560_9' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.74ns)   --->   "%F2_9 = sub i12 1075, i12 %zext_ln455_9"   --->   Operation 160 'sub' 'F2_9' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/2] (1.54ns)   --->   "%d_10 = fpext i32 %bitcast_ln9_10"   --->   Operation 161 'fpext' 'd_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%ireg_10 = bitcast i64 %d_10"   --->   Operation 162 'bitcast' 'ireg_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln544_10 = trunc i64 %ireg_10"   --->   Operation 163 'trunc' 'trunc_ln544_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63"   --->   Operation 164 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_10, i32 52, i32 62"   --->   Operation 165 'partselect' 'exp_tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln455_10 = zext i11 %exp_tmp_10"   --->   Operation 166 'zext' 'zext_ln455_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln554_10 = trunc i64 %ireg_10"   --->   Operation 167 'trunc' 'trunc_ln554_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (1.05ns)   --->   "%icmp_ln560_10 = icmp_eq  i63 %trunc_ln544_10, i63 0"   --->   Operation 168 'icmp' 'icmp_ln560_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.74ns)   --->   "%F2_10 = sub i12 1075, i12 %zext_ln455_10"   --->   Operation 169 'sub' 'F2_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/2] (1.54ns)   --->   "%d_11 = fpext i32 %bitcast_ln9_11"   --->   Operation 170 'fpext' 'd_11' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%ireg_11 = bitcast i64 %d_11"   --->   Operation 171 'bitcast' 'ireg_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln544_11 = trunc i64 %ireg_11"   --->   Operation 172 'trunc' 'trunc_ln544_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63"   --->   Operation 173 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%exp_tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_11, i32 52, i32 62"   --->   Operation 174 'partselect' 'exp_tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln455_11 = zext i11 %exp_tmp_11"   --->   Operation 175 'zext' 'zext_ln455_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln554_11 = trunc i64 %ireg_11"   --->   Operation 176 'trunc' 'trunc_ln554_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.05ns)   --->   "%icmp_ln560_11 = icmp_eq  i63 %trunc_ln544_11, i63 0"   --->   Operation 177 'icmp' 'icmp_ln560_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.74ns)   --->   "%F2_11 = sub i12 1075, i12 %zext_ln455_11"   --->   Operation 178 'sub' 'F2_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/2] (1.54ns)   --->   "%d_12 = fpext i32 %bitcast_ln9_12"   --->   Operation 179 'fpext' 'd_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%ireg_12 = bitcast i64 %d_12"   --->   Operation 180 'bitcast' 'ireg_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln544_12 = trunc i64 %ireg_12"   --->   Operation 181 'trunc' 'trunc_ln544_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_12, i32 63"   --->   Operation 182 'bitselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%exp_tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_12, i32 52, i32 62"   --->   Operation 183 'partselect' 'exp_tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln455_12 = zext i11 %exp_tmp_12"   --->   Operation 184 'zext' 'zext_ln455_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln554_12 = trunc i64 %ireg_12"   --->   Operation 185 'trunc' 'trunc_ln554_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.05ns)   --->   "%icmp_ln560_12 = icmp_eq  i63 %trunc_ln544_12, i63 0"   --->   Operation 186 'icmp' 'icmp_ln560_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.74ns)   --->   "%F2_12 = sub i12 1075, i12 %zext_ln455_12"   --->   Operation 187 'sub' 'F2_12' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/2] (1.54ns)   --->   "%d_13 = fpext i32 %bitcast_ln9_13"   --->   Operation 188 'fpext' 'd_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%ireg_13 = bitcast i64 %d_13"   --->   Operation 189 'bitcast' 'ireg_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln544_13 = trunc i64 %ireg_13"   --->   Operation 190 'trunc' 'trunc_ln544_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_13, i32 63"   --->   Operation 191 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%exp_tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_13, i32 52, i32 62"   --->   Operation 192 'partselect' 'exp_tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln455_13 = zext i11 %exp_tmp_13"   --->   Operation 193 'zext' 'zext_ln455_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln554_13 = trunc i64 %ireg_13"   --->   Operation 194 'trunc' 'trunc_ln554_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.05ns)   --->   "%icmp_ln560_13 = icmp_eq  i63 %trunc_ln544_13, i63 0"   --->   Operation 195 'icmp' 'icmp_ln560_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.74ns)   --->   "%F2_13 = sub i12 1075, i12 %zext_ln455_13"   --->   Operation 196 'sub' 'F2_13' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/2] (1.54ns)   --->   "%d_14 = fpext i32 %bitcast_ln9_14"   --->   Operation 197 'fpext' 'd_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%ireg_14 = bitcast i64 %d_14"   --->   Operation 198 'bitcast' 'ireg_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln544_14 = trunc i64 %ireg_14"   --->   Operation 199 'trunc' 'trunc_ln544_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_14, i32 63"   --->   Operation 200 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%exp_tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_14, i32 52, i32 62"   --->   Operation 201 'partselect' 'exp_tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln455_14 = zext i11 %exp_tmp_14"   --->   Operation 202 'zext' 'zext_ln455_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln554_14 = trunc i64 %ireg_14"   --->   Operation 203 'trunc' 'trunc_ln554_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (1.05ns)   --->   "%icmp_ln560_14 = icmp_eq  i63 %trunc_ln544_14, i63 0"   --->   Operation 204 'icmp' 'icmp_ln560_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.74ns)   --->   "%F2_14 = sub i12 1075, i12 %zext_ln455_14"   --->   Operation 205 'sub' 'F2_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (1.54ns)   --->   "%d_15 = fpext i32 %bitcast_ln9_15"   --->   Operation 206 'fpext' 'd_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%ireg_15 = bitcast i64 %d_15"   --->   Operation 207 'bitcast' 'ireg_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln544_15 = trunc i64 %ireg_15"   --->   Operation 208 'trunc' 'trunc_ln544_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_15, i32 63"   --->   Operation 209 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%exp_tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_15, i32 52, i32 62"   --->   Operation 210 'partselect' 'exp_tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln455_15 = zext i11 %exp_tmp_15"   --->   Operation 211 'zext' 'zext_ln455_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln554_15 = trunc i64 %ireg_15"   --->   Operation 212 'trunc' 'trunc_ln554_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.05ns)   --->   "%icmp_ln560_15 = icmp_eq  i63 %trunc_ln544_15, i63 0"   --->   Operation 213 'icmp' 'icmp_ln560_15' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.74ns)   --->   "%F2_15 = sub i12 1075, i12 %zext_ln455_15"   --->   Operation 214 'sub' 'F2_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.59>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_75 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554"   --->   Operation 215 'bitconcatenate' 'p_Result_75' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i53 %p_Result_75"   --->   Operation 216 'zext' 'zext_ln558' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.99ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln558"   --->   Operation 217 'sub' 'man_V_1' <Predicate = (p_Result_s & !icmp_ln560)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.26ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln558"   --->   Operation 218 'select' 'man_V_2' <Predicate = (!icmp_ln560)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.62ns)   --->   "%icmp_ln570 = icmp_sgt  i12 %F2, i12 10"   --->   Operation 219 'icmp' 'icmp_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.74ns)   --->   "%add_ln570 = add i12 %F2, i12 4086"   --->   Operation 220 'add' 'add_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.74ns)   --->   "%sub_ln570 = sub i12 10, i12 %F2"   --->   Operation 221 'sub' 'sub_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570"   --->   Operation 222 'select' 'sh_amt' <Predicate = (!icmp_ln560)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i12 %sh_amt"   --->   Operation 223 'sext' 'sext_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.62ns)   --->   "%icmp_ln571 = icmp_eq  i12 %F2, i12 10"   --->   Operation 224 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln572 = trunc i54 %man_V_2"   --->   Operation 225 'trunc' 'trunc_ln572' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.62ns)   --->   "%icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 226 'icmp' 'icmp_ln574' <Predicate = (!icmp_ln560)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%zext_ln575 = zext i32 %sext_ln570"   --->   Operation 227 'zext' 'zext_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%ashr_ln575 = ashr i54 %man_V_2, i54 %zext_ln575"   --->   Operation 228 'ashr' 'ashr_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%trunc_ln575 = trunc i54 %ashr_ln575"   --->   Operation 229 'trunc' 'trunc_ln575' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 31"   --->   Operation 230 'bitselect' 'tmp' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%select_ln574_16 = select i1 %tmp, i16 65535, i16 0"   --->   Operation 231 'select' 'select_ln574_16' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln570)   --->   "%select_ln574 = select i1 %icmp_ln574, i16 %trunc_ln575, i16 %select_ln574_16"   --->   Operation 232 'select' 'select_ln574' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 233 'partselect' 'tmp_34' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.58ns)   --->   "%icmp_ln592 = icmp_eq  i8 %tmp_34, i8 0"   --->   Operation 234 'icmp' 'icmp_ln592' <Predicate = (!icmp_ln560)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%sext_ln570cast = trunc i32 %sext_ln570"   --->   Operation 235 'trunc' 'sext_ln570cast' <Predicate = (!icmp_ln560)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%shl_ln593 = shl i16 %trunc_ln572, i16 %sext_ln570cast"   --->   Operation 236 'shl' 'shl_ln593' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%select_ln592 = select i1 %icmp_ln592, i16 %shl_ln593, i16 0"   --->   Operation 237 'select' 'select_ln592' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%xor_ln560 = xor i1 %icmp_ln560, i1 1"   --->   Operation 238 'xor' 'xor_ln560' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln571)   --->   "%and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560"   --->   Operation 239 'and' 'and_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571 = select i1 %and_ln571, i16 %trunc_ln572, i16 %select_ln592"   --->   Operation 240 'select' 'select_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln570)   --->   "%or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571"   --->   Operation 241 'or' 'or_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln570)   --->   "%xor_ln571 = xor i1 %or_ln571, i1 1"   --->   Operation 242 'xor' 'xor_ln571' <Predicate = (!icmp_ln560)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571"   --->   Operation 243 'and' 'and_ln570' <Predicate = (!icmp_ln560)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570 = select i1 %and_ln570, i16 %select_ln574, i16 %select_ln571"   --->   Operation 244 'select' 'select_ln570' <Predicate = (!icmp_ln560)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_77 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1"   --->   Operation 245 'bitconcatenate' 'p_Result_77' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i53 %p_Result_77"   --->   Operation 246 'zext' 'zext_ln558_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.99ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln558_1"   --->   Operation 247 'sub' 'man_V_4' <Predicate = (p_Result_76 & !icmp_ln560_1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.26ns)   --->   "%man_V_5 = select i1 %p_Result_76, i54 %man_V_4, i54 %zext_ln558_1"   --->   Operation 248 'select' 'man_V_5' <Predicate = (!icmp_ln560_1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.62ns)   --->   "%icmp_ln570_1 = icmp_sgt  i12 %F2_1, i12 10"   --->   Operation 249 'icmp' 'icmp_ln570_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.74ns)   --->   "%add_ln570_1 = add i12 %F2_1, i12 4086"   --->   Operation 250 'add' 'add_ln570_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.74ns)   --->   "%sub_ln570_1 = sub i12 10, i12 %F2_1"   --->   Operation 251 'sub' 'sub_ln570_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.29ns)   --->   "%sh_amt_1 = select i1 %icmp_ln570_1, i12 %add_ln570_1, i12 %sub_ln570_1"   --->   Operation 252 'select' 'sh_amt_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i12 %sh_amt_1"   --->   Operation 253 'sext' 'sext_ln570_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.62ns)   --->   "%icmp_ln571_1 = icmp_eq  i12 %F2_1, i12 10"   --->   Operation 254 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln572_1 = trunc i54 %man_V_5"   --->   Operation 255 'trunc' 'trunc_ln572_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.62ns)   --->   "%icmp_ln574_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 256 'icmp' 'icmp_ln574_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%zext_ln575_1 = zext i32 %sext_ln570_1"   --->   Operation 257 'zext' 'zext_ln575_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%ashr_ln575_1 = ashr i54 %man_V_5, i54 %zext_ln575_1"   --->   Operation 258 'ashr' 'ashr_ln575_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%trunc_ln575_1 = trunc i54 %ashr_ln575_1"   --->   Operation 259 'trunc' 'trunc_ln575_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 63"   --->   Operation 260 'bitselect' 'tmp_36' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%select_ln574_17 = select i1 %tmp_36, i16 65535, i16 0"   --->   Operation 261 'select' 'select_ln574_17' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_2)   --->   "%select_ln574_1 = select i1 %icmp_ln574_1, i16 %trunc_ln575_1, i16 %select_ln574_17"   --->   Operation 262 'select' 'select_ln574_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11"   --->   Operation 263 'partselect' 'tmp_37' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.58ns)   --->   "%icmp_ln592_1 = icmp_eq  i8 %tmp_37, i8 0"   --->   Operation 264 'icmp' 'icmp_ln592_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%sext_ln570_1cast = trunc i32 %sext_ln570_1"   --->   Operation 265 'trunc' 'sext_ln570_1cast' <Predicate = (!icmp_ln560_1)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%shl_ln593_1 = shl i16 %trunc_ln572_1, i16 %sext_ln570_1cast"   --->   Operation 266 'shl' 'shl_ln593_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln592_1 = select i1 %icmp_ln592_1, i16 %shl_ln593_1, i16 0"   --->   Operation 267 'select' 'select_ln592_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1"   --->   Operation 268 'xor' 'xor_ln560_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln571_1 = and i1 %icmp_ln571_1, i1 %xor_ln560_1"   --->   Operation 269 'and' 'and_ln571_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln571_1, i16 %trunc_ln572_1, i16 %select_ln592_1"   --->   Operation 270 'select' 'select_ln571_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_1)   --->   "%or_ln571_1 = or i1 %icmp_ln560_1, i1 %icmp_ln571_1"   --->   Operation 271 'or' 'or_ln571_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_1)   --->   "%xor_ln571_1 = xor i1 %or_ln571_1, i1 1"   --->   Operation 272 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_1 = and i1 %icmp_ln570_1, i1 %xor_ln571_1"   --->   Operation 273 'and' 'and_ln570_1' <Predicate = (!icmp_ln560_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_2 = select i1 %and_ln570_1, i16 %select_ln574_1, i16 %select_ln571_1"   --->   Operation 274 'select' 'select_ln570_2' <Predicate = (!icmp_ln560_1)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%p_Result_79 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_2"   --->   Operation 275 'bitconcatenate' 'p_Result_79' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln558_2 = zext i53 %p_Result_79"   --->   Operation 276 'zext' 'zext_ln558_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.99ns)   --->   "%man_V_7 = sub i54 0, i54 %zext_ln558_2"   --->   Operation 277 'sub' 'man_V_7' <Predicate = (p_Result_78 & !icmp_ln560_2)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/1] (0.26ns)   --->   "%man_V_8 = select i1 %p_Result_78, i54 %man_V_7, i54 %zext_ln558_2"   --->   Operation 278 'select' 'man_V_8' <Predicate = (!icmp_ln560_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.62ns)   --->   "%icmp_ln570_2 = icmp_sgt  i12 %F2_2, i12 10"   --->   Operation 279 'icmp' 'icmp_ln570_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.74ns)   --->   "%add_ln570_2 = add i12 %F2_2, i12 4086"   --->   Operation 280 'add' 'add_ln570_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.74ns)   --->   "%sub_ln570_2 = sub i12 10, i12 %F2_2"   --->   Operation 281 'sub' 'sub_ln570_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.29ns)   --->   "%sh_amt_2 = select i1 %icmp_ln570_2, i12 %add_ln570_2, i12 %sub_ln570_2"   --->   Operation 282 'select' 'sh_amt_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln570_2 = sext i12 %sh_amt_2"   --->   Operation 283 'sext' 'sext_ln570_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.62ns)   --->   "%icmp_ln571_2 = icmp_eq  i12 %F2_2, i12 10"   --->   Operation 284 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln572_2 = trunc i54 %man_V_8"   --->   Operation 285 'trunc' 'trunc_ln572_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.62ns)   --->   "%icmp_ln574_2 = icmp_ult  i12 %sh_amt_2, i12 54"   --->   Operation 286 'icmp' 'icmp_ln574_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_4)   --->   "%zext_ln575_2 = zext i32 %sext_ln570_2"   --->   Operation 287 'zext' 'zext_ln575_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_4)   --->   "%ashr_ln575_2 = ashr i54 %man_V_8, i54 %zext_ln575_2"   --->   Operation 288 'ashr' 'ashr_ln575_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_4)   --->   "%trunc_ln575_2 = trunc i54 %ashr_ln575_2"   --->   Operation 289 'trunc' 'trunc_ln575_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_4)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 95"   --->   Operation 290 'bitselect' 'tmp_39' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_4)   --->   "%select_ln574_18 = select i1 %tmp_39, i16 65535, i16 0"   --->   Operation 291 'select' 'select_ln574_18' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_4)   --->   "%select_ln574_2 = select i1 %icmp_ln574_2, i16 %trunc_ln575_2, i16 %select_ln574_18"   --->   Operation 292 'select' 'select_ln574_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_2, i32 4, i32 11"   --->   Operation 293 'partselect' 'tmp_40' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.58ns)   --->   "%icmp_ln592_2 = icmp_eq  i8 %tmp_40, i8 0"   --->   Operation 294 'icmp' 'icmp_ln592_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%sext_ln570_2cast = trunc i32 %sext_ln570_2"   --->   Operation 295 'trunc' 'sext_ln570_2cast' <Predicate = (!icmp_ln560_2)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%shl_ln593_2 = shl i16 %trunc_ln572_2, i16 %sext_ln570_2cast"   --->   Operation 296 'shl' 'shl_ln593_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%select_ln592_2 = select i1 %icmp_ln592_2, i16 %shl_ln593_2, i16 0"   --->   Operation 297 'select' 'select_ln592_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln560_2 = xor i1 %icmp_ln560_2, i1 1"   --->   Operation 298 'xor' 'xor_ln560_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln571_2 = and i1 %icmp_ln571_2, i1 %xor_ln560_2"   --->   Operation 299 'and' 'and_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln571_2, i16 %trunc_ln572_2, i16 %select_ln592_2"   --->   Operation 300 'select' 'select_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_2)   --->   "%or_ln571_2 = or i1 %icmp_ln560_2, i1 %icmp_ln571_2"   --->   Operation 301 'or' 'or_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_2)   --->   "%xor_ln571_2 = xor i1 %or_ln571_2, i1 1"   --->   Operation 302 'xor' 'xor_ln571_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_2 = and i1 %icmp_ln570_2, i1 %xor_ln571_2"   --->   Operation 303 'and' 'and_ln570_2' <Predicate = (!icmp_ln560_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_4 = select i1 %and_ln570_2, i16 %select_ln574_2, i16 %select_ln571_2"   --->   Operation 304 'select' 'select_ln570_4' <Predicate = (!icmp_ln560_2)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_81 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_3"   --->   Operation 305 'bitconcatenate' 'p_Result_81' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln558_3 = zext i53 %p_Result_81"   --->   Operation 306 'zext' 'zext_ln558_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.99ns)   --->   "%man_V_10 = sub i54 0, i54 %zext_ln558_3"   --->   Operation 307 'sub' 'man_V_10' <Predicate = (p_Result_80 & !icmp_ln560_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.26ns)   --->   "%man_V_11 = select i1 %p_Result_80, i54 %man_V_10, i54 %zext_ln558_3"   --->   Operation 308 'select' 'man_V_11' <Predicate = (!icmp_ln560_3)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.62ns)   --->   "%icmp_ln570_3 = icmp_sgt  i12 %F2_3, i12 10"   --->   Operation 309 'icmp' 'icmp_ln570_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.74ns)   --->   "%add_ln570_3 = add i12 %F2_3, i12 4086"   --->   Operation 310 'add' 'add_ln570_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.74ns)   --->   "%sub_ln570_3 = sub i12 10, i12 %F2_3"   --->   Operation 311 'sub' 'sub_ln570_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.29ns)   --->   "%sh_amt_3 = select i1 %icmp_ln570_3, i12 %add_ln570_3, i12 %sub_ln570_3"   --->   Operation 312 'select' 'sh_amt_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln570_3 = sext i12 %sh_amt_3"   --->   Operation 313 'sext' 'sext_ln570_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.62ns)   --->   "%icmp_ln571_3 = icmp_eq  i12 %F2_3, i12 10"   --->   Operation 314 'icmp' 'icmp_ln571_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln572_3 = trunc i54 %man_V_11"   --->   Operation 315 'trunc' 'trunc_ln572_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.62ns)   --->   "%icmp_ln574_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 316 'icmp' 'icmp_ln574_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_6)   --->   "%zext_ln575_3 = zext i32 %sext_ln570_3"   --->   Operation 317 'zext' 'zext_ln575_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_6)   --->   "%ashr_ln575_3 = ashr i54 %man_V_11, i54 %zext_ln575_3"   --->   Operation 318 'ashr' 'ashr_ln575_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_6)   --->   "%trunc_ln575_3 = trunc i54 %ashr_ln575_3"   --->   Operation 319 'trunc' 'trunc_ln575_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_6)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 127"   --->   Operation 320 'bitselect' 'tmp_42' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_6)   --->   "%select_ln574_19 = select i1 %tmp_42, i16 65535, i16 0"   --->   Operation 321 'select' 'select_ln574_19' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_6)   --->   "%select_ln574_3 = select i1 %icmp_ln574_3, i16 %trunc_ln575_3, i16 %select_ln574_19"   --->   Operation 322 'select' 'select_ln574_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_3, i32 4, i32 11"   --->   Operation 323 'partselect' 'tmp_43' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.58ns)   --->   "%icmp_ln592_3 = icmp_eq  i8 %tmp_43, i8 0"   --->   Operation 324 'icmp' 'icmp_ln592_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%sext_ln570_3cast = trunc i32 %sext_ln570_3"   --->   Operation 325 'trunc' 'sext_ln570_3cast' <Predicate = (!icmp_ln560_3)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln593_3 = shl i16 %trunc_ln572_3, i16 %sext_ln570_3cast"   --->   Operation 326 'shl' 'shl_ln593_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln592_3 = select i1 %icmp_ln592_3, i16 %shl_ln593_3, i16 0"   --->   Operation 327 'select' 'select_ln592_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%xor_ln560_3 = xor i1 %icmp_ln560_3, i1 1"   --->   Operation 328 'xor' 'xor_ln560_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%and_ln571_3 = and i1 %icmp_ln571_3, i1 %xor_ln560_3"   --->   Operation 329 'and' 'and_ln571_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %and_ln571_3, i16 %trunc_ln572_3, i16 %select_ln592_3"   --->   Operation 330 'select' 'select_ln571_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_3)   --->   "%or_ln571_3 = or i1 %icmp_ln560_3, i1 %icmp_ln571_3"   --->   Operation 331 'or' 'or_ln571_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_3)   --->   "%xor_ln571_3 = xor i1 %or_ln571_3, i1 1"   --->   Operation 332 'xor' 'xor_ln571_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_3 = and i1 %icmp_ln570_3, i1 %xor_ln571_3"   --->   Operation 333 'and' 'and_ln570_3' <Predicate = (!icmp_ln560_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_6 = select i1 %and_ln570_3, i16 %select_ln574_3, i16 %select_ln571_3"   --->   Operation 334 'select' 'select_ln570_6' <Predicate = (!icmp_ln560_3)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_83 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_4"   --->   Operation 335 'bitconcatenate' 'p_Result_83' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln558_4 = zext i53 %p_Result_83"   --->   Operation 336 'zext' 'zext_ln558_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.99ns)   --->   "%man_V_13 = sub i54 0, i54 %zext_ln558_4"   --->   Operation 337 'sub' 'man_V_13' <Predicate = (p_Result_82 & !icmp_ln560_4)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.26ns)   --->   "%man_V_14 = select i1 %p_Result_82, i54 %man_V_13, i54 %zext_ln558_4"   --->   Operation 338 'select' 'man_V_14' <Predicate = (!icmp_ln560_4)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.62ns)   --->   "%icmp_ln570_4 = icmp_sgt  i12 %F2_4, i12 10"   --->   Operation 339 'icmp' 'icmp_ln570_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.74ns)   --->   "%add_ln570_4 = add i12 %F2_4, i12 4086"   --->   Operation 340 'add' 'add_ln570_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.74ns)   --->   "%sub_ln570_4 = sub i12 10, i12 %F2_4"   --->   Operation 341 'sub' 'sub_ln570_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.29ns)   --->   "%sh_amt_4 = select i1 %icmp_ln570_4, i12 %add_ln570_4, i12 %sub_ln570_4"   --->   Operation 342 'select' 'sh_amt_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln570_4 = sext i12 %sh_amt_4"   --->   Operation 343 'sext' 'sext_ln570_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.62ns)   --->   "%icmp_ln571_4 = icmp_eq  i12 %F2_4, i12 10"   --->   Operation 344 'icmp' 'icmp_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln572_4 = trunc i54 %man_V_14"   --->   Operation 345 'trunc' 'trunc_ln572_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.62ns)   --->   "%icmp_ln574_4 = icmp_ult  i12 %sh_amt_4, i12 54"   --->   Operation 346 'icmp' 'icmp_ln574_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_8)   --->   "%zext_ln575_4 = zext i32 %sext_ln570_4"   --->   Operation 347 'zext' 'zext_ln575_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_8)   --->   "%ashr_ln575_4 = ashr i54 %man_V_14, i54 %zext_ln575_4"   --->   Operation 348 'ashr' 'ashr_ln575_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_8)   --->   "%trunc_ln575_4 = trunc i54 %ashr_ln575_4"   --->   Operation 349 'trunc' 'trunc_ln575_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_8)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 159"   --->   Operation 350 'bitselect' 'tmp_45' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_8)   --->   "%select_ln574_20 = select i1 %tmp_45, i16 65535, i16 0"   --->   Operation 351 'select' 'select_ln574_20' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_8)   --->   "%select_ln574_4 = select i1 %icmp_ln574_4, i16 %trunc_ln575_4, i16 %select_ln574_20"   --->   Operation 352 'select' 'select_ln574_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_4, i32 4, i32 11"   --->   Operation 353 'partselect' 'tmp_46' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.58ns)   --->   "%icmp_ln592_4 = icmp_eq  i8 %tmp_46, i8 0"   --->   Operation 354 'icmp' 'icmp_ln592_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%sext_ln570_4cast = trunc i32 %sext_ln570_4"   --->   Operation 355 'trunc' 'sext_ln570_4cast' <Predicate = (!icmp_ln560_4)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%shl_ln593_4 = shl i16 %trunc_ln572_4, i16 %sext_ln570_4cast"   --->   Operation 356 'shl' 'shl_ln593_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%select_ln592_4 = select i1 %icmp_ln592_4, i16 %shl_ln593_4, i16 0"   --->   Operation 357 'select' 'select_ln592_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%xor_ln560_4 = xor i1 %icmp_ln560_4, i1 1"   --->   Operation 358 'xor' 'xor_ln560_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%and_ln571_4 = and i1 %icmp_ln571_4, i1 %xor_ln560_4"   --->   Operation 359 'and' 'and_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %and_ln571_4, i16 %trunc_ln572_4, i16 %select_ln592_4"   --->   Operation 360 'select' 'select_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_4)   --->   "%or_ln571_4 = or i1 %icmp_ln560_4, i1 %icmp_ln571_4"   --->   Operation 361 'or' 'or_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_4)   --->   "%xor_ln571_4 = xor i1 %or_ln571_4, i1 1"   --->   Operation 362 'xor' 'xor_ln571_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_4 = and i1 %icmp_ln570_4, i1 %xor_ln571_4"   --->   Operation 363 'and' 'and_ln570_4' <Predicate = (!icmp_ln560_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_8 = select i1 %and_ln570_4, i16 %select_ln574_4, i16 %select_ln571_4"   --->   Operation 364 'select' 'select_ln570_8' <Predicate = (!icmp_ln560_4)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_85 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_5"   --->   Operation 365 'bitconcatenate' 'p_Result_85' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln558_5 = zext i53 %p_Result_85"   --->   Operation 366 'zext' 'zext_ln558_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.99ns)   --->   "%man_V_16 = sub i54 0, i54 %zext_ln558_5"   --->   Operation 367 'sub' 'man_V_16' <Predicate = (p_Result_84 & !icmp_ln560_5)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.26ns)   --->   "%man_V_17 = select i1 %p_Result_84, i54 %man_V_16, i54 %zext_ln558_5"   --->   Operation 368 'select' 'man_V_17' <Predicate = (!icmp_ln560_5)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.62ns)   --->   "%icmp_ln570_5 = icmp_sgt  i12 %F2_5, i12 10"   --->   Operation 369 'icmp' 'icmp_ln570_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.74ns)   --->   "%add_ln570_5 = add i12 %F2_5, i12 4086"   --->   Operation 370 'add' 'add_ln570_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (0.74ns)   --->   "%sub_ln570_5 = sub i12 10, i12 %F2_5"   --->   Operation 371 'sub' 'sub_ln570_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 372 [1/1] (0.29ns)   --->   "%sh_amt_5 = select i1 %icmp_ln570_5, i12 %add_ln570_5, i12 %sub_ln570_5"   --->   Operation 372 'select' 'sh_amt_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln570_5 = sext i12 %sh_amt_5"   --->   Operation 373 'sext' 'sext_ln570_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.62ns)   --->   "%icmp_ln571_5 = icmp_eq  i12 %F2_5, i12 10"   --->   Operation 374 'icmp' 'icmp_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln572_5 = trunc i54 %man_V_17"   --->   Operation 375 'trunc' 'trunc_ln572_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.62ns)   --->   "%icmp_ln574_5 = icmp_ult  i12 %sh_amt_5, i12 54"   --->   Operation 376 'icmp' 'icmp_ln574_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_10)   --->   "%zext_ln575_5 = zext i32 %sext_ln570_5"   --->   Operation 377 'zext' 'zext_ln575_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_10)   --->   "%ashr_ln575_5 = ashr i54 %man_V_17, i54 %zext_ln575_5"   --->   Operation 378 'ashr' 'ashr_ln575_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_10)   --->   "%trunc_ln575_5 = trunc i54 %ashr_ln575_5"   --->   Operation 379 'trunc' 'trunc_ln575_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_10)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 191"   --->   Operation 380 'bitselect' 'tmp_48' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_10)   --->   "%select_ln574_21 = select i1 %tmp_48, i16 65535, i16 0"   --->   Operation 381 'select' 'select_ln574_21' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_10)   --->   "%select_ln574_5 = select i1 %icmp_ln574_5, i16 %trunc_ln575_5, i16 %select_ln574_21"   --->   Operation 382 'select' 'select_ln574_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_5, i32 4, i32 11"   --->   Operation 383 'partselect' 'tmp_49' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.58ns)   --->   "%icmp_ln592_5 = icmp_eq  i8 %tmp_49, i8 0"   --->   Operation 384 'icmp' 'icmp_ln592_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%sext_ln570_5cast = trunc i32 %sext_ln570_5"   --->   Operation 385 'trunc' 'sext_ln570_5cast' <Predicate = (!icmp_ln560_5)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%shl_ln593_5 = shl i16 %trunc_ln572_5, i16 %sext_ln570_5cast"   --->   Operation 386 'shl' 'shl_ln593_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%select_ln592_5 = select i1 %icmp_ln592_5, i16 %shl_ln593_5, i16 0"   --->   Operation 387 'select' 'select_ln592_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%xor_ln560_5 = xor i1 %icmp_ln560_5, i1 1"   --->   Operation 388 'xor' 'xor_ln560_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_5)   --->   "%and_ln571_5 = and i1 %icmp_ln571_5, i1 %xor_ln560_5"   --->   Operation 389 'and' 'and_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_5 = select i1 %and_ln571_5, i16 %trunc_ln572_5, i16 %select_ln592_5"   --->   Operation 390 'select' 'select_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_5)   --->   "%or_ln571_5 = or i1 %icmp_ln560_5, i1 %icmp_ln571_5"   --->   Operation 391 'or' 'or_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_5)   --->   "%xor_ln571_5 = xor i1 %or_ln571_5, i1 1"   --->   Operation 392 'xor' 'xor_ln571_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_5 = and i1 %icmp_ln570_5, i1 %xor_ln571_5"   --->   Operation 393 'and' 'and_ln570_5' <Predicate = (!icmp_ln560_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_10 = select i1 %and_ln570_5, i16 %select_ln574_5, i16 %select_ln571_5"   --->   Operation 394 'select' 'select_ln570_10' <Predicate = (!icmp_ln560_5)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%p_Result_87 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_6"   --->   Operation 395 'bitconcatenate' 'p_Result_87' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln558_6 = zext i53 %p_Result_87"   --->   Operation 396 'zext' 'zext_ln558_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.99ns)   --->   "%man_V_19 = sub i54 0, i54 %zext_ln558_6"   --->   Operation 397 'sub' 'man_V_19' <Predicate = (p_Result_86 & !icmp_ln560_6)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (0.26ns)   --->   "%man_V_20 = select i1 %p_Result_86, i54 %man_V_19, i54 %zext_ln558_6"   --->   Operation 398 'select' 'man_V_20' <Predicate = (!icmp_ln560_6)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (0.62ns)   --->   "%icmp_ln570_6 = icmp_sgt  i12 %F2_6, i12 10"   --->   Operation 399 'icmp' 'icmp_ln570_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.74ns)   --->   "%add_ln570_6 = add i12 %F2_6, i12 4086"   --->   Operation 400 'add' 'add_ln570_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (0.74ns)   --->   "%sub_ln570_6 = sub i12 10, i12 %F2_6"   --->   Operation 401 'sub' 'sub_ln570_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (0.29ns)   --->   "%sh_amt_6 = select i1 %icmp_ln570_6, i12 %add_ln570_6, i12 %sub_ln570_6"   --->   Operation 402 'select' 'sh_amt_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln570_6 = sext i12 %sh_amt_6"   --->   Operation 403 'sext' 'sext_ln570_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.62ns)   --->   "%icmp_ln571_6 = icmp_eq  i12 %F2_6, i12 10"   --->   Operation 404 'icmp' 'icmp_ln571_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln572_6 = trunc i54 %man_V_20"   --->   Operation 405 'trunc' 'trunc_ln572_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.62ns)   --->   "%icmp_ln574_6 = icmp_ult  i12 %sh_amt_6, i12 54"   --->   Operation 406 'icmp' 'icmp_ln574_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_12)   --->   "%zext_ln575_6 = zext i32 %sext_ln570_6"   --->   Operation 407 'zext' 'zext_ln575_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_12)   --->   "%ashr_ln575_6 = ashr i54 %man_V_20, i54 %zext_ln575_6"   --->   Operation 408 'ashr' 'ashr_ln575_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_12)   --->   "%trunc_ln575_6 = trunc i54 %ashr_ln575_6"   --->   Operation 409 'trunc' 'trunc_ln575_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_12)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 223"   --->   Operation 410 'bitselect' 'tmp_51' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_12)   --->   "%select_ln574_22 = select i1 %tmp_51, i16 65535, i16 0"   --->   Operation 411 'select' 'select_ln574_22' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_12)   --->   "%select_ln574_6 = select i1 %icmp_ln574_6, i16 %trunc_ln575_6, i16 %select_ln574_22"   --->   Operation 412 'select' 'select_ln574_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_6, i32 4, i32 11"   --->   Operation 413 'partselect' 'tmp_52' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.58ns)   --->   "%icmp_ln592_6 = icmp_eq  i8 %tmp_52, i8 0"   --->   Operation 414 'icmp' 'icmp_ln592_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%sext_ln570_6cast = trunc i32 %sext_ln570_6"   --->   Operation 415 'trunc' 'sext_ln570_6cast' <Predicate = (!icmp_ln560_6)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%shl_ln593_6 = shl i16 %trunc_ln572_6, i16 %sext_ln570_6cast"   --->   Operation 416 'shl' 'shl_ln593_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%select_ln592_6 = select i1 %icmp_ln592_6, i16 %shl_ln593_6, i16 0"   --->   Operation 417 'select' 'select_ln592_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%xor_ln560_6 = xor i1 %icmp_ln560_6, i1 1"   --->   Operation 418 'xor' 'xor_ln560_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%and_ln571_6 = and i1 %icmp_ln571_6, i1 %xor_ln560_6"   --->   Operation 419 'and' 'and_ln571_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_6 = select i1 %and_ln571_6, i16 %trunc_ln572_6, i16 %select_ln592_6"   --->   Operation 420 'select' 'select_ln571_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_6)   --->   "%or_ln571_6 = or i1 %icmp_ln560_6, i1 %icmp_ln571_6"   --->   Operation 421 'or' 'or_ln571_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_6)   --->   "%xor_ln571_6 = xor i1 %or_ln571_6, i1 1"   --->   Operation 422 'xor' 'xor_ln571_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_6 = and i1 %icmp_ln570_6, i1 %xor_ln571_6"   --->   Operation 423 'and' 'and_ln570_6' <Predicate = (!icmp_ln560_6)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_12 = select i1 %and_ln570_6, i16 %select_ln574_6, i16 %select_ln571_6"   --->   Operation 424 'select' 'select_ln570_12' <Predicate = (!icmp_ln560_6)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_89 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_7"   --->   Operation 425 'bitconcatenate' 'p_Result_89' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln558_7 = zext i53 %p_Result_89"   --->   Operation 426 'zext' 'zext_ln558_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.99ns)   --->   "%man_V_22 = sub i54 0, i54 %zext_ln558_7"   --->   Operation 427 'sub' 'man_V_22' <Predicate = (p_Result_88 & !icmp_ln560_7)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.26ns)   --->   "%man_V_23 = select i1 %p_Result_88, i54 %man_V_22, i54 %zext_ln558_7"   --->   Operation 428 'select' 'man_V_23' <Predicate = (!icmp_ln560_7)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.62ns)   --->   "%icmp_ln570_7 = icmp_sgt  i12 %F2_7, i12 10"   --->   Operation 429 'icmp' 'icmp_ln570_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.74ns)   --->   "%add_ln570_7 = add i12 %F2_7, i12 4086"   --->   Operation 430 'add' 'add_ln570_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.74ns)   --->   "%sub_ln570_7 = sub i12 10, i12 %F2_7"   --->   Operation 431 'sub' 'sub_ln570_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.29ns)   --->   "%sh_amt_7 = select i1 %icmp_ln570_7, i12 %add_ln570_7, i12 %sub_ln570_7"   --->   Operation 432 'select' 'sh_amt_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln570_7 = sext i12 %sh_amt_7"   --->   Operation 433 'sext' 'sext_ln570_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.62ns)   --->   "%icmp_ln571_7 = icmp_eq  i12 %F2_7, i12 10"   --->   Operation 434 'icmp' 'icmp_ln571_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln572_7 = trunc i54 %man_V_23"   --->   Operation 435 'trunc' 'trunc_ln572_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.62ns)   --->   "%icmp_ln574_7 = icmp_ult  i12 %sh_amt_7, i12 54"   --->   Operation 436 'icmp' 'icmp_ln574_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_14)   --->   "%zext_ln575_7 = zext i32 %sext_ln570_7"   --->   Operation 437 'zext' 'zext_ln575_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_14)   --->   "%ashr_ln575_7 = ashr i54 %man_V_23, i54 %zext_ln575_7"   --->   Operation 438 'ashr' 'ashr_ln575_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_14)   --->   "%trunc_ln575_7 = trunc i54 %ashr_ln575_7"   --->   Operation 439 'trunc' 'trunc_ln575_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_14)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 255"   --->   Operation 440 'bitselect' 'tmp_54' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_14)   --->   "%select_ln574_23 = select i1 %tmp_54, i16 65535, i16 0"   --->   Operation 441 'select' 'select_ln574_23' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_14)   --->   "%select_ln574_7 = select i1 %icmp_ln574_7, i16 %trunc_ln575_7, i16 %select_ln574_23"   --->   Operation 442 'select' 'select_ln574_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_7, i32 4, i32 11"   --->   Operation 443 'partselect' 'tmp_55' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.58ns)   --->   "%icmp_ln592_7 = icmp_eq  i8 %tmp_55, i8 0"   --->   Operation 444 'icmp' 'icmp_ln592_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%sext_ln570_7cast = trunc i32 %sext_ln570_7"   --->   Operation 445 'trunc' 'sext_ln570_7cast' <Predicate = (!icmp_ln560_7)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%shl_ln593_7 = shl i16 %trunc_ln572_7, i16 %sext_ln570_7cast"   --->   Operation 446 'shl' 'shl_ln593_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%select_ln592_7 = select i1 %icmp_ln592_7, i16 %shl_ln593_7, i16 0"   --->   Operation 447 'select' 'select_ln592_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%xor_ln560_7 = xor i1 %icmp_ln560_7, i1 1"   --->   Operation 448 'xor' 'xor_ln560_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%and_ln571_7 = and i1 %icmp_ln571_7, i1 %xor_ln560_7"   --->   Operation 449 'and' 'and_ln571_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_7 = select i1 %and_ln571_7, i16 %trunc_ln572_7, i16 %select_ln592_7"   --->   Operation 450 'select' 'select_ln571_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_7)   --->   "%or_ln571_7 = or i1 %icmp_ln560_7, i1 %icmp_ln571_7"   --->   Operation 451 'or' 'or_ln571_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_7)   --->   "%xor_ln571_7 = xor i1 %or_ln571_7, i1 1"   --->   Operation 452 'xor' 'xor_ln571_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_7 = and i1 %icmp_ln570_7, i1 %xor_ln571_7"   --->   Operation 453 'and' 'and_ln570_7' <Predicate = (!icmp_ln560_7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_14 = select i1 %and_ln570_7, i16 %select_ln574_7, i16 %select_ln571_7"   --->   Operation 454 'select' 'select_ln570_14' <Predicate = (!icmp_ln560_7)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%p_Result_91 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_8"   --->   Operation 455 'bitconcatenate' 'p_Result_91' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln558_8 = zext i53 %p_Result_91"   --->   Operation 456 'zext' 'zext_ln558_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.99ns)   --->   "%man_V_25 = sub i54 0, i54 %zext_ln558_8"   --->   Operation 457 'sub' 'man_V_25' <Predicate = (p_Result_90 & !icmp_ln560_8)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.26ns)   --->   "%man_V_26 = select i1 %p_Result_90, i54 %man_V_25, i54 %zext_ln558_8"   --->   Operation 458 'select' 'man_V_26' <Predicate = (!icmp_ln560_8)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.62ns)   --->   "%icmp_ln570_8 = icmp_sgt  i12 %F2_8, i12 10"   --->   Operation 459 'icmp' 'icmp_ln570_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (0.74ns)   --->   "%add_ln570_8 = add i12 %F2_8, i12 4086"   --->   Operation 460 'add' 'add_ln570_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.74ns)   --->   "%sub_ln570_8 = sub i12 10, i12 %F2_8"   --->   Operation 461 'sub' 'sub_ln570_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.29ns)   --->   "%sh_amt_8 = select i1 %icmp_ln570_8, i12 %add_ln570_8, i12 %sub_ln570_8"   --->   Operation 462 'select' 'sh_amt_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln570_8 = sext i12 %sh_amt_8"   --->   Operation 463 'sext' 'sext_ln570_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.62ns)   --->   "%icmp_ln571_8 = icmp_eq  i12 %F2_8, i12 10"   --->   Operation 464 'icmp' 'icmp_ln571_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln572_8 = trunc i54 %man_V_26"   --->   Operation 465 'trunc' 'trunc_ln572_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.62ns)   --->   "%icmp_ln574_8 = icmp_ult  i12 %sh_amt_8, i12 54"   --->   Operation 466 'icmp' 'icmp_ln574_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_16)   --->   "%zext_ln575_8 = zext i32 %sext_ln570_8"   --->   Operation 467 'zext' 'zext_ln575_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_16)   --->   "%ashr_ln575_8 = ashr i54 %man_V_26, i54 %zext_ln575_8"   --->   Operation 468 'ashr' 'ashr_ln575_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_16)   --->   "%trunc_ln575_8 = trunc i54 %ashr_ln575_8"   --->   Operation 469 'trunc' 'trunc_ln575_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_16)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 287"   --->   Operation 470 'bitselect' 'tmp_57' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_16)   --->   "%select_ln574_24 = select i1 %tmp_57, i16 65535, i16 0"   --->   Operation 471 'select' 'select_ln574_24' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_16)   --->   "%select_ln574_8 = select i1 %icmp_ln574_8, i16 %trunc_ln575_8, i16 %select_ln574_24"   --->   Operation 472 'select' 'select_ln574_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_8, i32 4, i32 11"   --->   Operation 473 'partselect' 'tmp_58' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.58ns)   --->   "%icmp_ln592_8 = icmp_eq  i8 %tmp_58, i8 0"   --->   Operation 474 'icmp' 'icmp_ln592_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%sext_ln570_8cast = trunc i32 %sext_ln570_8"   --->   Operation 475 'trunc' 'sext_ln570_8cast' <Predicate = (!icmp_ln560_8)> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%shl_ln593_8 = shl i16 %trunc_ln572_8, i16 %sext_ln570_8cast"   --->   Operation 476 'shl' 'shl_ln593_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%select_ln592_8 = select i1 %icmp_ln592_8, i16 %shl_ln593_8, i16 0"   --->   Operation 477 'select' 'select_ln592_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%xor_ln560_8 = xor i1 %icmp_ln560_8, i1 1"   --->   Operation 478 'xor' 'xor_ln560_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%and_ln571_8 = and i1 %icmp_ln571_8, i1 %xor_ln560_8"   --->   Operation 479 'and' 'and_ln571_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 480 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_8 = select i1 %and_ln571_8, i16 %trunc_ln572_8, i16 %select_ln592_8"   --->   Operation 480 'select' 'select_ln571_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_8)   --->   "%or_ln571_8 = or i1 %icmp_ln560_8, i1 %icmp_ln571_8"   --->   Operation 481 'or' 'or_ln571_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_8)   --->   "%xor_ln571_8 = xor i1 %or_ln571_8, i1 1"   --->   Operation 482 'xor' 'xor_ln571_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_8 = and i1 %icmp_ln570_8, i1 %xor_ln571_8"   --->   Operation 483 'and' 'and_ln570_8' <Predicate = (!icmp_ln560_8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_16 = select i1 %and_ln570_8, i16 %select_ln574_8, i16 %select_ln571_8"   --->   Operation 484 'select' 'select_ln570_16' <Predicate = (!icmp_ln560_8)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%p_Result_93 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_9"   --->   Operation 485 'bitconcatenate' 'p_Result_93' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln558_9 = zext i53 %p_Result_93"   --->   Operation 486 'zext' 'zext_ln558_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.99ns)   --->   "%man_V_28 = sub i54 0, i54 %zext_ln558_9"   --->   Operation 487 'sub' 'man_V_28' <Predicate = (p_Result_92 & !icmp_ln560_9)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.26ns)   --->   "%man_V_29 = select i1 %p_Result_92, i54 %man_V_28, i54 %zext_ln558_9"   --->   Operation 488 'select' 'man_V_29' <Predicate = (!icmp_ln560_9)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.62ns)   --->   "%icmp_ln570_9 = icmp_sgt  i12 %F2_9, i12 10"   --->   Operation 489 'icmp' 'icmp_ln570_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 490 [1/1] (0.74ns)   --->   "%add_ln570_9 = add i12 %F2_9, i12 4086"   --->   Operation 490 'add' 'add_ln570_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [1/1] (0.74ns)   --->   "%sub_ln570_9 = sub i12 10, i12 %F2_9"   --->   Operation 491 'sub' 'sub_ln570_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 492 [1/1] (0.29ns)   --->   "%sh_amt_9 = select i1 %icmp_ln570_9, i12 %add_ln570_9, i12 %sub_ln570_9"   --->   Operation 492 'select' 'sh_amt_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln570_9 = sext i12 %sh_amt_9"   --->   Operation 493 'sext' 'sext_ln570_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.62ns)   --->   "%icmp_ln571_9 = icmp_eq  i12 %F2_9, i12 10"   --->   Operation 494 'icmp' 'icmp_ln571_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln572_9 = trunc i54 %man_V_29"   --->   Operation 495 'trunc' 'trunc_ln572_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.62ns)   --->   "%icmp_ln574_9 = icmp_ult  i12 %sh_amt_9, i12 54"   --->   Operation 496 'icmp' 'icmp_ln574_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_18)   --->   "%zext_ln575_9 = zext i32 %sext_ln570_9"   --->   Operation 497 'zext' 'zext_ln575_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_18)   --->   "%ashr_ln575_9 = ashr i54 %man_V_29, i54 %zext_ln575_9"   --->   Operation 498 'ashr' 'ashr_ln575_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_18)   --->   "%trunc_ln575_9 = trunc i54 %ashr_ln575_9"   --->   Operation 499 'trunc' 'trunc_ln575_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_18)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 319"   --->   Operation 500 'bitselect' 'tmp_60' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_18)   --->   "%select_ln574_25 = select i1 %tmp_60, i16 65535, i16 0"   --->   Operation 501 'select' 'select_ln574_25' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_18)   --->   "%select_ln574_9 = select i1 %icmp_ln574_9, i16 %trunc_ln575_9, i16 %select_ln574_25"   --->   Operation 502 'select' 'select_ln574_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_9, i32 4, i32 11"   --->   Operation 503 'partselect' 'tmp_61' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.58ns)   --->   "%icmp_ln592_9 = icmp_eq  i8 %tmp_61, i8 0"   --->   Operation 504 'icmp' 'icmp_ln592_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_9)   --->   "%sext_ln570_9cast = trunc i32 %sext_ln570_9"   --->   Operation 505 'trunc' 'sext_ln570_9cast' <Predicate = (!icmp_ln560_9)> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_9)   --->   "%shl_ln593_9 = shl i16 %trunc_ln572_9, i16 %sext_ln570_9cast"   --->   Operation 506 'shl' 'shl_ln593_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_9)   --->   "%select_ln592_9 = select i1 %icmp_ln592_9, i16 %shl_ln593_9, i16 0"   --->   Operation 507 'select' 'select_ln592_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_9)   --->   "%xor_ln560_9 = xor i1 %icmp_ln560_9, i1 1"   --->   Operation 508 'xor' 'xor_ln560_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_9)   --->   "%and_ln571_9 = and i1 %icmp_ln571_9, i1 %xor_ln560_9"   --->   Operation 509 'and' 'and_ln571_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_9 = select i1 %and_ln571_9, i16 %trunc_ln572_9, i16 %select_ln592_9"   --->   Operation 510 'select' 'select_ln571_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_9)   --->   "%or_ln571_9 = or i1 %icmp_ln560_9, i1 %icmp_ln571_9"   --->   Operation 511 'or' 'or_ln571_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_9)   --->   "%xor_ln571_9 = xor i1 %or_ln571_9, i1 1"   --->   Operation 512 'xor' 'xor_ln571_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_9 = and i1 %icmp_ln570_9, i1 %xor_ln571_9"   --->   Operation 513 'and' 'and_ln570_9' <Predicate = (!icmp_ln560_9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 514 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_18 = select i1 %and_ln570_9, i16 %select_ln574_9, i16 %select_ln571_9"   --->   Operation 514 'select' 'select_ln570_18' <Predicate = (!icmp_ln560_9)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_95 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_10"   --->   Operation 515 'bitconcatenate' 'p_Result_95' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln558_10 = zext i53 %p_Result_95"   --->   Operation 516 'zext' 'zext_ln558_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.99ns)   --->   "%man_V_31 = sub i54 0, i54 %zext_ln558_10"   --->   Operation 517 'sub' 'man_V_31' <Predicate = (p_Result_94 & !icmp_ln560_10)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 518 [1/1] (0.26ns)   --->   "%man_V_32 = select i1 %p_Result_94, i54 %man_V_31, i54 %zext_ln558_10"   --->   Operation 518 'select' 'man_V_32' <Predicate = (!icmp_ln560_10)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 519 [1/1] (0.62ns)   --->   "%icmp_ln570_10 = icmp_sgt  i12 %F2_10, i12 10"   --->   Operation 519 'icmp' 'icmp_ln570_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 520 [1/1] (0.74ns)   --->   "%add_ln570_10 = add i12 %F2_10, i12 4086"   --->   Operation 520 'add' 'add_ln570_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 521 [1/1] (0.74ns)   --->   "%sub_ln570_10 = sub i12 10, i12 %F2_10"   --->   Operation 521 'sub' 'sub_ln570_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 522 [1/1] (0.29ns)   --->   "%sh_amt_10 = select i1 %icmp_ln570_10, i12 %add_ln570_10, i12 %sub_ln570_10"   --->   Operation 522 'select' 'sh_amt_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln570_10 = sext i12 %sh_amt_10"   --->   Operation 523 'sext' 'sext_ln570_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.62ns)   --->   "%icmp_ln571_10 = icmp_eq  i12 %F2_10, i12 10"   --->   Operation 524 'icmp' 'icmp_ln571_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln572_10 = trunc i54 %man_V_32"   --->   Operation 525 'trunc' 'trunc_ln572_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.62ns)   --->   "%icmp_ln574_10 = icmp_ult  i12 %sh_amt_10, i12 54"   --->   Operation 526 'icmp' 'icmp_ln574_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_20)   --->   "%zext_ln575_10 = zext i32 %sext_ln570_10"   --->   Operation 527 'zext' 'zext_ln575_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_20)   --->   "%ashr_ln575_10 = ashr i54 %man_V_32, i54 %zext_ln575_10"   --->   Operation 528 'ashr' 'ashr_ln575_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_20)   --->   "%trunc_ln575_10 = trunc i54 %ashr_ln575_10"   --->   Operation 529 'trunc' 'trunc_ln575_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_20)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 351"   --->   Operation 530 'bitselect' 'tmp_63' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_20)   --->   "%select_ln574_26 = select i1 %tmp_63, i16 65535, i16 0"   --->   Operation 531 'select' 'select_ln574_26' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_20)   --->   "%select_ln574_10 = select i1 %icmp_ln574_10, i16 %trunc_ln575_10, i16 %select_ln574_26"   --->   Operation 532 'select' 'select_ln574_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_10, i32 4, i32 11"   --->   Operation 533 'partselect' 'tmp_64' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (0.58ns)   --->   "%icmp_ln592_10 = icmp_eq  i8 %tmp_64, i8 0"   --->   Operation 534 'icmp' 'icmp_ln592_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_10)   --->   "%sext_ln570_10cast = trunc i32 %sext_ln570_10"   --->   Operation 535 'trunc' 'sext_ln570_10cast' <Predicate = (!icmp_ln560_10)> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_10)   --->   "%shl_ln593_10 = shl i16 %trunc_ln572_10, i16 %sext_ln570_10cast"   --->   Operation 536 'shl' 'shl_ln593_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_10)   --->   "%select_ln592_10 = select i1 %icmp_ln592_10, i16 %shl_ln593_10, i16 0"   --->   Operation 537 'select' 'select_ln592_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_10)   --->   "%xor_ln560_10 = xor i1 %icmp_ln560_10, i1 1"   --->   Operation 538 'xor' 'xor_ln560_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_10)   --->   "%and_ln571_10 = and i1 %icmp_ln571_10, i1 %xor_ln560_10"   --->   Operation 539 'and' 'and_ln571_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 540 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_10 = select i1 %and_ln571_10, i16 %trunc_ln572_10, i16 %select_ln592_10"   --->   Operation 540 'select' 'select_ln571_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_10)   --->   "%or_ln571_10 = or i1 %icmp_ln560_10, i1 %icmp_ln571_10"   --->   Operation 541 'or' 'or_ln571_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_10)   --->   "%xor_ln571_10 = xor i1 %or_ln571_10, i1 1"   --->   Operation 542 'xor' 'xor_ln571_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 543 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_10 = and i1 %icmp_ln570_10, i1 %xor_ln571_10"   --->   Operation 543 'and' 'and_ln570_10' <Predicate = (!icmp_ln560_10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 544 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_20 = select i1 %and_ln570_10, i16 %select_ln574_10, i16 %select_ln571_10"   --->   Operation 544 'select' 'select_ln570_20' <Predicate = (!icmp_ln560_10)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%p_Result_97 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_11"   --->   Operation 545 'bitconcatenate' 'p_Result_97' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln558_11 = zext i53 %p_Result_97"   --->   Operation 546 'zext' 'zext_ln558_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.99ns)   --->   "%man_V_34 = sub i54 0, i54 %zext_ln558_11"   --->   Operation 547 'sub' 'man_V_34' <Predicate = (p_Result_96 & !icmp_ln560_11)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 548 [1/1] (0.26ns)   --->   "%man_V_35 = select i1 %p_Result_96, i54 %man_V_34, i54 %zext_ln558_11"   --->   Operation 548 'select' 'man_V_35' <Predicate = (!icmp_ln560_11)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 549 [1/1] (0.62ns)   --->   "%icmp_ln570_11 = icmp_sgt  i12 %F2_11, i12 10"   --->   Operation 549 'icmp' 'icmp_ln570_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 550 [1/1] (0.74ns)   --->   "%add_ln570_11 = add i12 %F2_11, i12 4086"   --->   Operation 550 'add' 'add_ln570_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 551 [1/1] (0.74ns)   --->   "%sub_ln570_11 = sub i12 10, i12 %F2_11"   --->   Operation 551 'sub' 'sub_ln570_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/1] (0.29ns)   --->   "%sh_amt_11 = select i1 %icmp_ln570_11, i12 %add_ln570_11, i12 %sub_ln570_11"   --->   Operation 552 'select' 'sh_amt_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln570_11 = sext i12 %sh_amt_11"   --->   Operation 553 'sext' 'sext_ln570_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.62ns)   --->   "%icmp_ln571_11 = icmp_eq  i12 %F2_11, i12 10"   --->   Operation 554 'icmp' 'icmp_ln571_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln572_11 = trunc i54 %man_V_35"   --->   Operation 555 'trunc' 'trunc_ln572_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.62ns)   --->   "%icmp_ln574_11 = icmp_ult  i12 %sh_amt_11, i12 54"   --->   Operation 556 'icmp' 'icmp_ln574_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_22)   --->   "%zext_ln575_11 = zext i32 %sext_ln570_11"   --->   Operation 557 'zext' 'zext_ln575_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_22)   --->   "%ashr_ln575_11 = ashr i54 %man_V_35, i54 %zext_ln575_11"   --->   Operation 558 'ashr' 'ashr_ln575_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_22)   --->   "%trunc_ln575_11 = trunc i54 %ashr_ln575_11"   --->   Operation 559 'trunc' 'trunc_ln575_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_22)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 383"   --->   Operation 560 'bitselect' 'tmp_66' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_22)   --->   "%select_ln574_27 = select i1 %tmp_66, i16 65535, i16 0"   --->   Operation 561 'select' 'select_ln574_27' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_22)   --->   "%select_ln574_11 = select i1 %icmp_ln574_11, i16 %trunc_ln575_11, i16 %select_ln574_27"   --->   Operation 562 'select' 'select_ln574_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_11, i32 4, i32 11"   --->   Operation 563 'partselect' 'tmp_67' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 564 [1/1] (0.58ns)   --->   "%icmp_ln592_11 = icmp_eq  i8 %tmp_67, i8 0"   --->   Operation 564 'icmp' 'icmp_ln592_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%sext_ln570_11cast = trunc i32 %sext_ln570_11"   --->   Operation 565 'trunc' 'sext_ln570_11cast' <Predicate = (!icmp_ln560_11)> <Delay = 0.00>
ST_5 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%shl_ln593_11 = shl i16 %trunc_ln572_11, i16 %sext_ln570_11cast"   --->   Operation 566 'shl' 'shl_ln593_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%select_ln592_11 = select i1 %icmp_ln592_11, i16 %shl_ln593_11, i16 0"   --->   Operation 567 'select' 'select_ln592_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%xor_ln560_11 = xor i1 %icmp_ln560_11, i1 1"   --->   Operation 568 'xor' 'xor_ln560_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%and_ln571_11 = and i1 %icmp_ln571_11, i1 %xor_ln560_11"   --->   Operation 569 'and' 'and_ln571_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_11 = select i1 %and_ln571_11, i16 %trunc_ln572_11, i16 %select_ln592_11"   --->   Operation 570 'select' 'select_ln571_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_11)   --->   "%or_ln571_11 = or i1 %icmp_ln560_11, i1 %icmp_ln571_11"   --->   Operation 571 'or' 'or_ln571_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_11)   --->   "%xor_ln571_11 = xor i1 %or_ln571_11, i1 1"   --->   Operation 572 'xor' 'xor_ln571_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_11 = and i1 %icmp_ln570_11, i1 %xor_ln571_11"   --->   Operation 573 'and' 'and_ln570_11' <Predicate = (!icmp_ln560_11)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_22 = select i1 %and_ln570_11, i16 %select_ln574_11, i16 %select_ln571_11"   --->   Operation 574 'select' 'select_ln570_22' <Predicate = (!icmp_ln560_11)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 575 [1/1] (0.00ns)   --->   "%p_Result_99 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_12"   --->   Operation 575 'bitconcatenate' 'p_Result_99' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln558_12 = zext i53 %p_Result_99"   --->   Operation 576 'zext' 'zext_ln558_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.99ns)   --->   "%man_V_37 = sub i54 0, i54 %zext_ln558_12"   --->   Operation 577 'sub' 'man_V_37' <Predicate = (p_Result_98 & !icmp_ln560_12)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [1/1] (0.26ns)   --->   "%man_V_38 = select i1 %p_Result_98, i54 %man_V_37, i54 %zext_ln558_12"   --->   Operation 578 'select' 'man_V_38' <Predicate = (!icmp_ln560_12)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 579 [1/1] (0.62ns)   --->   "%icmp_ln570_12 = icmp_sgt  i12 %F2_12, i12 10"   --->   Operation 579 'icmp' 'icmp_ln570_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [1/1] (0.74ns)   --->   "%add_ln570_12 = add i12 %F2_12, i12 4086"   --->   Operation 580 'add' 'add_ln570_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [1/1] (0.74ns)   --->   "%sub_ln570_12 = sub i12 10, i12 %F2_12"   --->   Operation 581 'sub' 'sub_ln570_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.29ns)   --->   "%sh_amt_12 = select i1 %icmp_ln570_12, i12 %add_ln570_12, i12 %sub_ln570_12"   --->   Operation 582 'select' 'sh_amt_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln570_12 = sext i12 %sh_amt_12"   --->   Operation 583 'sext' 'sext_ln570_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 584 [1/1] (0.62ns)   --->   "%icmp_ln571_12 = icmp_eq  i12 %F2_12, i12 10"   --->   Operation 584 'icmp' 'icmp_ln571_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln572_12 = trunc i54 %man_V_38"   --->   Operation 585 'trunc' 'trunc_ln572_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 586 [1/1] (0.62ns)   --->   "%icmp_ln574_12 = icmp_ult  i12 %sh_amt_12, i12 54"   --->   Operation 586 'icmp' 'icmp_ln574_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_24)   --->   "%zext_ln575_12 = zext i32 %sext_ln570_12"   --->   Operation 587 'zext' 'zext_ln575_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_24)   --->   "%ashr_ln575_12 = ashr i54 %man_V_38, i54 %zext_ln575_12"   --->   Operation 588 'ashr' 'ashr_ln575_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_24)   --->   "%trunc_ln575_12 = trunc i54 %ashr_ln575_12"   --->   Operation 589 'trunc' 'trunc_ln575_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_24)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 415"   --->   Operation 590 'bitselect' 'tmp_69' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_24)   --->   "%select_ln574_28 = select i1 %tmp_69, i16 65535, i16 0"   --->   Operation 591 'select' 'select_ln574_28' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_24)   --->   "%select_ln574_12 = select i1 %icmp_ln574_12, i16 %trunc_ln575_12, i16 %select_ln574_28"   --->   Operation 592 'select' 'select_ln574_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_12, i32 4, i32 11"   --->   Operation 593 'partselect' 'tmp_70' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 594 [1/1] (0.58ns)   --->   "%icmp_ln592_12 = icmp_eq  i8 %tmp_70, i8 0"   --->   Operation 594 'icmp' 'icmp_ln592_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%sext_ln570_12cast = trunc i32 %sext_ln570_12"   --->   Operation 595 'trunc' 'sext_ln570_12cast' <Predicate = (!icmp_ln560_12)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%shl_ln593_12 = shl i16 %trunc_ln572_12, i16 %sext_ln570_12cast"   --->   Operation 596 'shl' 'shl_ln593_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%select_ln592_12 = select i1 %icmp_ln592_12, i16 %shl_ln593_12, i16 0"   --->   Operation 597 'select' 'select_ln592_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%xor_ln560_12 = xor i1 %icmp_ln560_12, i1 1"   --->   Operation 598 'xor' 'xor_ln560_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%and_ln571_12 = and i1 %icmp_ln571_12, i1 %xor_ln560_12"   --->   Operation 599 'and' 'and_ln571_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_12 = select i1 %and_ln571_12, i16 %trunc_ln572_12, i16 %select_ln592_12"   --->   Operation 600 'select' 'select_ln571_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_12)   --->   "%or_ln571_12 = or i1 %icmp_ln560_12, i1 %icmp_ln571_12"   --->   Operation 601 'or' 'or_ln571_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_12)   --->   "%xor_ln571_12 = xor i1 %or_ln571_12, i1 1"   --->   Operation 602 'xor' 'xor_ln571_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 603 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_12 = and i1 %icmp_ln570_12, i1 %xor_ln571_12"   --->   Operation 603 'and' 'and_ln570_12' <Predicate = (!icmp_ln560_12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_24 = select i1 %and_ln570_12, i16 %select_ln574_12, i16 %select_ln571_12"   --->   Operation 604 'select' 'select_ln570_24' <Predicate = (!icmp_ln560_12)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%p_Result_101 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_13"   --->   Operation 605 'bitconcatenate' 'p_Result_101' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln558_13 = zext i53 %p_Result_101"   --->   Operation 606 'zext' 'zext_ln558_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (0.99ns)   --->   "%man_V_40 = sub i54 0, i54 %zext_ln558_13"   --->   Operation 607 'sub' 'man_V_40' <Predicate = (p_Result_100 & !icmp_ln560_13)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (0.26ns)   --->   "%man_V_41 = select i1 %p_Result_100, i54 %man_V_40, i54 %zext_ln558_13"   --->   Operation 608 'select' 'man_V_41' <Predicate = (!icmp_ln560_13)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.62ns)   --->   "%icmp_ln570_13 = icmp_sgt  i12 %F2_13, i12 10"   --->   Operation 609 'icmp' 'icmp_ln570_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (0.74ns)   --->   "%add_ln570_13 = add i12 %F2_13, i12 4086"   --->   Operation 610 'add' 'add_ln570_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (0.74ns)   --->   "%sub_ln570_13 = sub i12 10, i12 %F2_13"   --->   Operation 611 'sub' 'sub_ln570_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (0.29ns)   --->   "%sh_amt_13 = select i1 %icmp_ln570_13, i12 %add_ln570_13, i12 %sub_ln570_13"   --->   Operation 612 'select' 'sh_amt_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln570_13 = sext i12 %sh_amt_13"   --->   Operation 613 'sext' 'sext_ln570_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 614 [1/1] (0.62ns)   --->   "%icmp_ln571_13 = icmp_eq  i12 %F2_13, i12 10"   --->   Operation 614 'icmp' 'icmp_ln571_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln572_13 = trunc i54 %man_V_41"   --->   Operation 615 'trunc' 'trunc_ln572_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 616 [1/1] (0.62ns)   --->   "%icmp_ln574_13 = icmp_ult  i12 %sh_amt_13, i12 54"   --->   Operation 616 'icmp' 'icmp_ln574_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_26)   --->   "%zext_ln575_13 = zext i32 %sext_ln570_13"   --->   Operation 617 'zext' 'zext_ln575_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_26)   --->   "%ashr_ln575_13 = ashr i54 %man_V_41, i54 %zext_ln575_13"   --->   Operation 618 'ashr' 'ashr_ln575_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_26)   --->   "%trunc_ln575_13 = trunc i54 %ashr_ln575_13"   --->   Operation 619 'trunc' 'trunc_ln575_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_26)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 447"   --->   Operation 620 'bitselect' 'tmp_72' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_26)   --->   "%select_ln574_29 = select i1 %tmp_72, i16 65535, i16 0"   --->   Operation 621 'select' 'select_ln574_29' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_26)   --->   "%select_ln574_13 = select i1 %icmp_ln574_13, i16 %trunc_ln575_13, i16 %select_ln574_29"   --->   Operation 622 'select' 'select_ln574_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_13, i32 4, i32 11"   --->   Operation 623 'partselect' 'tmp_73' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.58ns)   --->   "%icmp_ln592_13 = icmp_eq  i8 %tmp_73, i8 0"   --->   Operation 624 'icmp' 'icmp_ln592_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%sext_ln570_13cast = trunc i32 %sext_ln570_13"   --->   Operation 625 'trunc' 'sext_ln570_13cast' <Predicate = (!icmp_ln560_13)> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%shl_ln593_13 = shl i16 %trunc_ln572_13, i16 %sext_ln570_13cast"   --->   Operation 626 'shl' 'shl_ln593_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%select_ln592_13 = select i1 %icmp_ln592_13, i16 %shl_ln593_13, i16 0"   --->   Operation 627 'select' 'select_ln592_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%xor_ln560_13 = xor i1 %icmp_ln560_13, i1 1"   --->   Operation 628 'xor' 'xor_ln560_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%and_ln571_13 = and i1 %icmp_ln571_13, i1 %xor_ln560_13"   --->   Operation 629 'and' 'and_ln571_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 630 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_13 = select i1 %and_ln571_13, i16 %trunc_ln572_13, i16 %select_ln592_13"   --->   Operation 630 'select' 'select_ln571_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_13)   --->   "%or_ln571_13 = or i1 %icmp_ln560_13, i1 %icmp_ln571_13"   --->   Operation 631 'or' 'or_ln571_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_13)   --->   "%xor_ln571_13 = xor i1 %or_ln571_13, i1 1"   --->   Operation 632 'xor' 'xor_ln571_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 633 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_13 = and i1 %icmp_ln570_13, i1 %xor_ln571_13"   --->   Operation 633 'and' 'and_ln570_13' <Predicate = (!icmp_ln560_13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_26 = select i1 %and_ln570_13, i16 %select_ln574_13, i16 %select_ln571_13"   --->   Operation 634 'select' 'select_ln570_26' <Predicate = (!icmp_ln560_13)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%p_Result_103 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_14"   --->   Operation 635 'bitconcatenate' 'p_Result_103' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln558_14 = zext i53 %p_Result_103"   --->   Operation 636 'zext' 'zext_ln558_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.99ns)   --->   "%man_V_43 = sub i54 0, i54 %zext_ln558_14"   --->   Operation 637 'sub' 'man_V_43' <Predicate = (p_Result_102 & !icmp_ln560_14)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (0.26ns)   --->   "%man_V_44 = select i1 %p_Result_102, i54 %man_V_43, i54 %zext_ln558_14"   --->   Operation 638 'select' 'man_V_44' <Predicate = (!icmp_ln560_14)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.62ns)   --->   "%icmp_ln570_14 = icmp_sgt  i12 %F2_14, i12 10"   --->   Operation 639 'icmp' 'icmp_ln570_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (0.74ns)   --->   "%add_ln570_14 = add i12 %F2_14, i12 4086"   --->   Operation 640 'add' 'add_ln570_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.74ns)   --->   "%sub_ln570_14 = sub i12 10, i12 %F2_14"   --->   Operation 641 'sub' 'sub_ln570_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (0.29ns)   --->   "%sh_amt_14 = select i1 %icmp_ln570_14, i12 %add_ln570_14, i12 %sub_ln570_14"   --->   Operation 642 'select' 'sh_amt_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln570_14 = sext i12 %sh_amt_14"   --->   Operation 643 'sext' 'sext_ln570_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.62ns)   --->   "%icmp_ln571_14 = icmp_eq  i12 %F2_14, i12 10"   --->   Operation 644 'icmp' 'icmp_ln571_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln572_14 = trunc i54 %man_V_44"   --->   Operation 645 'trunc' 'trunc_ln572_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.62ns)   --->   "%icmp_ln574_14 = icmp_ult  i12 %sh_amt_14, i12 54"   --->   Operation 646 'icmp' 'icmp_ln574_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_28)   --->   "%zext_ln575_14 = zext i32 %sext_ln570_14"   --->   Operation 647 'zext' 'zext_ln575_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_28)   --->   "%ashr_ln575_14 = ashr i54 %man_V_44, i54 %zext_ln575_14"   --->   Operation 648 'ashr' 'ashr_ln575_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_28)   --->   "%trunc_ln575_14 = trunc i54 %ashr_ln575_14"   --->   Operation 649 'trunc' 'trunc_ln575_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_28)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 479"   --->   Operation 650 'bitselect' 'tmp_75' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_28)   --->   "%select_ln574_30 = select i1 %tmp_75, i16 65535, i16 0"   --->   Operation 651 'select' 'select_ln574_30' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_28)   --->   "%select_ln574_14 = select i1 %icmp_ln574_14, i16 %trunc_ln575_14, i16 %select_ln574_30"   --->   Operation 652 'select' 'select_ln574_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_14, i32 4, i32 11"   --->   Operation 653 'partselect' 'tmp_76' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.58ns)   --->   "%icmp_ln592_14 = icmp_eq  i8 %tmp_76, i8 0"   --->   Operation 654 'icmp' 'icmp_ln592_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%sext_ln570_14cast = trunc i32 %sext_ln570_14"   --->   Operation 655 'trunc' 'sext_ln570_14cast' <Predicate = (!icmp_ln560_14)> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%shl_ln593_14 = shl i16 %trunc_ln572_14, i16 %sext_ln570_14cast"   --->   Operation 656 'shl' 'shl_ln593_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%select_ln592_14 = select i1 %icmp_ln592_14, i16 %shl_ln593_14, i16 0"   --->   Operation 657 'select' 'select_ln592_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%xor_ln560_14 = xor i1 %icmp_ln560_14, i1 1"   --->   Operation 658 'xor' 'xor_ln560_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%and_ln571_14 = and i1 %icmp_ln571_14, i1 %xor_ln560_14"   --->   Operation 659 'and' 'and_ln571_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 660 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_14 = select i1 %and_ln571_14, i16 %trunc_ln572_14, i16 %select_ln592_14"   --->   Operation 660 'select' 'select_ln571_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_14)   --->   "%or_ln571_14 = or i1 %icmp_ln560_14, i1 %icmp_ln571_14"   --->   Operation 661 'or' 'or_ln571_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_14)   --->   "%xor_ln571_14 = xor i1 %or_ln571_14, i1 1"   --->   Operation 662 'xor' 'xor_ln571_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_14 = and i1 %icmp_ln570_14, i1 %xor_ln571_14"   --->   Operation 663 'and' 'and_ln570_14' <Predicate = (!icmp_ln560_14)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 664 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_28 = select i1 %and_ln570_14, i16 %select_ln574_14, i16 %select_ln571_14"   --->   Operation 664 'select' 'select_ln570_28' <Predicate = (!icmp_ln560_14)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%p_Result_105 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_15"   --->   Operation 665 'bitconcatenate' 'p_Result_105' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln558_15 = zext i53 %p_Result_105"   --->   Operation 666 'zext' 'zext_ln558_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (0.99ns)   --->   "%man_V_46 = sub i54 0, i54 %zext_ln558_15"   --->   Operation 667 'sub' 'man_V_46' <Predicate = (p_Result_104 & !icmp_ln560_15)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 668 [1/1] (0.26ns)   --->   "%man_V_47 = select i1 %p_Result_104, i54 %man_V_46, i54 %zext_ln558_15"   --->   Operation 668 'select' 'man_V_47' <Predicate = (!icmp_ln560_15)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 669 [1/1] (0.62ns)   --->   "%icmp_ln570_15 = icmp_sgt  i12 %F2_15, i12 10"   --->   Operation 669 'icmp' 'icmp_ln570_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 670 [1/1] (0.74ns)   --->   "%add_ln570_15 = add i12 %F2_15, i12 4086"   --->   Operation 670 'add' 'add_ln570_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 671 [1/1] (0.74ns)   --->   "%sub_ln570_15 = sub i12 10, i12 %F2_15"   --->   Operation 671 'sub' 'sub_ln570_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (0.29ns)   --->   "%sh_amt_15 = select i1 %icmp_ln570_15, i12 %add_ln570_15, i12 %sub_ln570_15"   --->   Operation 672 'select' 'sh_amt_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln570_15 = sext i12 %sh_amt_15"   --->   Operation 673 'sext' 'sext_ln570_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.62ns)   --->   "%icmp_ln571_15 = icmp_eq  i12 %F2_15, i12 10"   --->   Operation 674 'icmp' 'icmp_ln571_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln572_15 = trunc i54 %man_V_47"   --->   Operation 675 'trunc' 'trunc_ln572_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 676 [1/1] (0.62ns)   --->   "%icmp_ln574_15 = icmp_ult  i12 %sh_amt_15, i12 54"   --->   Operation 676 'icmp' 'icmp_ln574_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_30)   --->   "%zext_ln575_15 = zext i32 %sext_ln570_15"   --->   Operation 677 'zext' 'zext_ln575_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_30)   --->   "%ashr_ln575_15 = ashr i54 %man_V_47, i54 %zext_ln575_15"   --->   Operation 678 'ashr' 'ashr_ln575_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_30)   --->   "%trunc_ln575_15 = trunc i54 %ashr_ln575_15"   --->   Operation 679 'trunc' 'trunc_ln575_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_30)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i512.i32, i512 %gmem0_addr_read, i32 511"   --->   Operation 680 'bitselect' 'tmp_78' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_30)   --->   "%select_ln574_31 = select i1 %tmp_78, i16 65535, i16 0"   --->   Operation 681 'select' 'select_ln574_31' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln570_30)   --->   "%select_ln574_15 = select i1 %icmp_ln574_15, i16 %trunc_ln575_15, i16 %select_ln574_31"   --->   Operation 682 'select' 'select_ln574_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_15, i32 4, i32 11"   --->   Operation 683 'partselect' 'tmp_79' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.58ns)   --->   "%icmp_ln592_15 = icmp_eq  i8 %tmp_79, i8 0"   --->   Operation 684 'icmp' 'icmp_ln592_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_15)   --->   "%sext_ln570_15cast = trunc i32 %sext_ln570_15"   --->   Operation 685 'trunc' 'sext_ln570_15cast' <Predicate = (!icmp_ln560_15)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_15)   --->   "%shl_ln593_15 = shl i16 %trunc_ln572_15, i16 %sext_ln570_15cast"   --->   Operation 686 'shl' 'shl_ln593_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_15)   --->   "%select_ln592_15 = select i1 %icmp_ln592_15, i16 %shl_ln593_15, i16 0"   --->   Operation 687 'select' 'select_ln592_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_15)   --->   "%xor_ln560_15 = xor i1 %icmp_ln560_15, i1 1"   --->   Operation 688 'xor' 'xor_ln560_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_15)   --->   "%and_ln571_15 = and i1 %icmp_ln571_15, i1 %xor_ln560_15"   --->   Operation 689 'and' 'and_ln571_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 690 [1/1] (0.84ns) (out node of the LUT)   --->   "%select_ln571_15 = select i1 %and_ln571_15, i16 %trunc_ln572_15, i16 %select_ln592_15"   --->   Operation 690 'select' 'select_ln571_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_15)   --->   "%or_ln571_15 = or i1 %icmp_ln560_15, i1 %icmp_ln571_15"   --->   Operation 691 'or' 'or_ln571_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln570_15)   --->   "%xor_ln571_15 = xor i1 %or_ln571_15, i1 1"   --->   Operation 692 'xor' 'xor_ln571_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 693 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln570_15 = and i1 %icmp_ln570_15, i1 %xor_ln571_15"   --->   Operation 693 'and' 'and_ln570_15' <Predicate = (!icmp_ln560_15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 694 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln570_30 = select i1 %and_ln570_15, i16 %select_ln574_15, i16 %select_ln571_15"   --->   Operation 694 'select' 'select_ln570_30' <Predicate = (!icmp_ln560_15)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 718 'ret' 'ret_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i14 %i_2" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 695 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 696 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:6]   --->   Operation 696 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 697 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 697 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 698 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560 = select i1 %icmp_ln560, i16 0, i16 %select_ln570"   --->   Operation 698 'select' 'select_ln560' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 699 [1/1] (0.00ns)   --->   "%in_buf_addr = getelementptr i256 %in_buf, i64 0, i64 %zext_ln5" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 699 'getelementptr' 'in_buf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 700 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_1 = select i1 %icmp_ln560_1, i16 0, i16 %select_ln570_2"   --->   Operation 700 'select' 'select_ln560_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 701 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_2 = select i1 %icmp_ln560_2, i16 0, i16 %select_ln570_4"   --->   Operation 701 'select' 'select_ln560_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 702 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_3 = select i1 %icmp_ln560_3, i16 0, i16 %select_ln570_6"   --->   Operation 702 'select' 'select_ln560_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 703 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_4 = select i1 %icmp_ln560_4, i16 0, i16 %select_ln570_8"   --->   Operation 703 'select' 'select_ln560_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 704 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_5 = select i1 %icmp_ln560_5, i16 0, i16 %select_ln570_10"   --->   Operation 704 'select' 'select_ln560_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_6 = select i1 %icmp_ln560_6, i16 0, i16 %select_ln570_12"   --->   Operation 705 'select' 'select_ln560_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 706 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_7 = select i1 %icmp_ln560_7, i16 0, i16 %select_ln570_14"   --->   Operation 706 'select' 'select_ln560_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 707 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_8 = select i1 %icmp_ln560_8, i16 0, i16 %select_ln570_16"   --->   Operation 707 'select' 'select_ln560_8' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_9 = select i1 %icmp_ln560_9, i16 0, i16 %select_ln570_18"   --->   Operation 708 'select' 'select_ln560_9' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 709 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_10 = select i1 %icmp_ln560_10, i16 0, i16 %select_ln570_20"   --->   Operation 709 'select' 'select_ln560_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 710 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_11 = select i1 %icmp_ln560_11, i16 0, i16 %select_ln570_22"   --->   Operation 710 'select' 'select_ln560_11' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 711 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_12 = select i1 %icmp_ln560_12, i16 0, i16 %select_ln570_24"   --->   Operation 711 'select' 'select_ln560_12' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 712 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_13 = select i1 %icmp_ln560_13, i16 0, i16 %select_ln570_26"   --->   Operation 712 'select' 'select_ln560_13' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 713 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_14 = select i1 %icmp_ln560_14, i16 0, i16 %select_ln570_28"   --->   Operation 713 'select' 'select_ln560_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 714 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln560_15 = select i1 %icmp_ln560_15, i16 0, i16 %select_ln570_30"   --->   Operation 714 'select' 'select_ln560_15' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %select_ln560_15, i16 %select_ln560_14, i16 %select_ln560_13, i16 %select_ln560_12, i16 %select_ln560_11, i16 %select_ln560_10, i16 %select_ln560_9, i16 %select_ln560_8, i16 %select_ln560_7, i16 %select_ln560_6, i16 %select_ln560_5, i16 %select_ln560_4, i16 %select_ln560_3, i16 %select_ln560_2, i16 %select_ln560_1, i16 %select_ln560" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 715 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 716 [1/1] (2.98ns)   --->   "%store_ln9 = store i256 %tmp_s, i13 %in_buf_addr" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9]   --->   Operation 716 'store' 'store_ln9' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8192> <RAM>
ST_6 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5]   --->   Operation 717 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln5', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5) [15]  (0.765 ns)
	'store' operation ('store_ln5', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5) of variable 'add_ln5', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5 on local variable 'i' [697]  (0.387 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5) [12]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9) on port 'gmem0' (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9) [21]  (3.65 ns)

 <State 3>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [54]  (1.54 ns)

 <State 4>: 2.6ns
The critical path consists of the following:
	'fpext' operation ('d') [54]  (1.54 ns)
	'icmp' operation ('icmp_ln560') [65]  (1.06 ns)

 <State 5>: 3.59ns
The critical path consists of the following:
	'add' operation ('add_ln570') [68]  (0.745 ns)
	'select' operation ('sh_amt') [70]  (0.299 ns)
	'icmp' operation ('icmp_ln592') [82]  (0.581 ns)
	'select' operation ('select_ln592') [85]  (0 ns)
	'select' operation ('select_ln571') [88]  (0.844 ns)
	'select' operation ('select_ln570') [92]  (1.13 ns)

 <State 6>: 3.23ns
The critical path consists of the following:
	'select' operation ('select_ln560') [93]  (0.243 ns)
	'store' operation ('store_ln9', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9) of variable 'tmp_s', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:9 on array 'in_buf' [696]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
