package nebula.cpu

// Copyright © 2024, Julian Scheffers, see LICENSE for info

import nebula.cpu._
import spinal.core._
import spinal.lib.misc.pipeline._
import spinal.lib._
import nebula.cpu.fetch.FetchData
import nebula.cpu.fetch.FetchFrag



/**
 * Supported instruction sets configuration.
 */
case class RiscvISA(
    // CPU supports (and boots in) 64-bit mode.
    RV64:           Boolean     = false,
    // Supported standard instruction sets.
    M:              Boolean     = false,
    A:              Boolean     = false,
    F:              Boolean     = false,
    D:              Boolean     = false,
    C:              Boolean     = false,
    V:              Boolean     = false
) {
    assert(F || !D, "F is required when D is enabled")
    val XLEN = if (RV64) 64 else 32
    val FLEN = if (D) 64 else 32
}



/**
 * Privileged features configuration.
 */
case class NebulaPriv(
    // Supported privilege modes.
    S_mode:         Boolean     = true,
    U_mode:         Boolean     = true,
    // Supported privileged hardware.
    pmpCount:       Int         = 0,
    pmpGrain:       Int         = 2,
    hpm:            Boolean     = false
) {
    assert(U_mode || !S_mode, "U-mode is required when S-mode is enabled")
    assert(pmpCount == 0 || pmpCount == 16 || pmpCount == 64, "PMP count must be 0, 16 or 64")
    assert(pmpGrain >= 2, "PMP granularity must be at least 2 bits")
}



/**
 * Nebula RISC-V CPU configuration parameters.
 */
case class NebulaCfg(
    /* ==== Supported RISC-V features ==== */
    /** Supported instruction sets. */
    isa:            RiscvISA    = ISA"RV64I",
    /** Supported privileged features. */
    priv:           NebulaPriv  = NebulaPriv(),
    
    /* ==== I/O parameters ==== */
    /** Maximum physical address width. */
    paddrWidth:     Int         = 32,
    /** Number of IRQ channels including the disabled channel 0. */
    irqCount:       Int         = 32,
    
    /* ==== Tuning parameters ==== */
    /** Multiplier delay / latency. */
    mulLatency:     Int         = 2,
    /** Use a pipelined multiplier instead of a cyclic one. */
    mulPipelined:   Boolean     = false,
    /** Divider delay / latency. */
    divLatency:     Int         = 6,
    /** Use a pipelined divider instead of a cyclic one. */
    divPipelined:   Boolean     = false,
    
    /* ==== Miscellaneous ==== */
    /** Frontend (fetch, decode and issue) width. */
    frontendWidth:  Int         = 2,
    /** External memory bus width. */
    memWidth:       Int         = 64,
    /** Entrypoint address at reset. */
    entrypoint:     Long        = 0x10000000l,
    /** Vector register width in bits. */
    VLEN:           Int         = 128,
) {
    private val cfg = this
    /** Width of integer registers and CSRs. */
    val XLEN        = isa.XLEN
    /** Width of floating-point registers. */
    val FLEN        = isa.FLEN
    /** Number of bits required to uniquely represent in-flight instruction ordering. */
    val orderBits   = 4
    /** Derived maximum virtual address width. */
    val vaddrWidth  = if (!priv.S_mode) paddrWidth else if (isa.RV64) 56 else 32
    /** Derived maximum virtual page number width. */
    val vpnWidth    = vaddrWidth - 12
    /** Derived maximum physical page number width. */
    val ppnWidth    = paddrWidth - 12
    
    /** How many chunks a fetch packet is broken into. */
    val fetchChunks = if (isa.C) 2*frontendWidth else frontendWidth
    
    object payload {
        /** Base address of current instruction or fetch packet. */
        val PC = Payload(SInt(vaddrWidth bits))
        /** Raw fetch packet data. */
        val FETCH_PACKET = Payload(Vec.fill(fetchChunks)(Flow(FetchFrag(cfg))))
        /** Raw instructions not compacted yet, used in fetch pipeline. */
        val UNPACKED_RAW_INSNS = Payload(Vec.fill(fetchChunks)(Flow(FetchData(cfg))))
        /** Raw instructions extracted from fetch packet. */
        val RAW_INSNS = Payload(Vec.fill(frontendWidth)(Flow(FetchData(cfg))))
    }
    
    assert(priv.pmpGrain < paddrWidth, "PMP granularity must be less then address width")
    if (isa.RV64) {
        assert(paddrWidth <= 56, "Maximum supported RV64 physical address width is 56")
    } else if (priv.S_mode) {
        assert(paddrWidth <= 34, "Maximum supported RV32 with S-mode physical address width is 34")
    } else {
        assert(paddrWidth <= 32, "Maximum supported RV32 without S-mode physical address width is 32")
    }
    assert(paddrWidth >= 16, "Minimum supported physical address width is 16")
    assert(frontendWidth >= 1, "Frontend width must be at least 1")
    assert((frontendWidth & (frontendWidth-1)) == 0, "Frontend width must be a power of two")
    assert(memWidth >= isa.XLEN, "Memory bus width must be at least XLEN bits")
    assert(memWidth >= 32*frontendWidth, "Memory bus width must be at least frontendWidth*32 bits")
    assert(VLEN >= 128, "Minimum supported VLEN is 128")
    assert((VLEN & (VLEN-1)) == 0, "VLEN must be a power of two")
    assert(entrypoint >>> vaddrWidth == 0, "Invalid entrypoint virtual address")
    assert((entrypoint & (3 >> isa.C.toInt)) == 0, "Entrypoint address misaligned")
}
