######################################################################
#
# MPLAB IDE .dev File Generated by `pic2dev.py'
#
# Device: PIC16CR58A
# Family: 16c5x
# Datasheet: 30453
# Date: Fri Jun 24 10:58:58 2011
#
######################################################################


######################################################################
#
# Memory Regions & Other General Device Information
#
######################################################################

vpp (range=12.500-13.500 dflt=13.000)
vdd (range=2.500-5.500 dfltrange=4.500-5.500 nominal=5.000)
pgming (memtech=rom)
testmem (region=0x800-0x83f)
userid (region=0x800-0x803)
cfgmem (region=0xfff-0xfff)
pgmmem (region=0x0-0x7ff)
NumBanks=4
MirrorRegs (0x0-0x6 0x20-0x26 0x40-0x46 0x60-0x66)
MirrorRegs (0x7-0xf 0x27-0x2f 0x47-0x4f 0x67-0x6f)

######################################################################
#
# Special Function Registers
#
######################################################################

sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PCL' width='8')
sfr (key=STATUS addr=0x3 size=1 access='rw rw rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='PA nTO nPD Z DC C' width='3 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='r rw rw rw rw rw rw rw')
    reset (por='1xxxxxxx' mclr='1uuuuuuu')
    bit (names='FSR' width='8')
sfr (key=PORTA addr=0x5 size=1 access='u u u r rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - T0CKI RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTB addr=0x6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)

######################################################################
#
# Non Memory-Mapped Registers
#
# (Conditionally visible SFRs appear as NMMRs in the "Special Function
# Registers" section.)
#
######################################################################

HasNMMR=1
nmmr (key=WREG addr=0x0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='WREG' width='8')
nmmr (key=STKPTR addr=0x1 size=1 flags=h access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='STKPTR' width='8')
nmmr (key=TRISA addr=0x2 size=1 access='u u u r rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='- - - TRISA4 TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
nmmr (key=TRISB addr=0x3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0' width='1 1 1 1 1 1 1 1')
nmmr (key=OPTION_REG addr=0x5 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - T0CS T0SE PSA PS' width='1 1 1 1 1 3')
NMMRObjSize=5

######################################################################
#
# Configuration Registers
#
######################################################################

cfgbits (key=CONFIG addr=0xfff unused=0x0)
    field (key=OSC mask=0x3 desc="Oscillator selection bits")
        setting (req=0x3 value=0x3 desc="RC oscillator")
        setting (req=0x3 value=0x2 desc="HS oscillator")
        setting (req=0x3 value=0x1 desc="XT oscillator")
        setting (req=0x3 value=0x0 desc="LP oscillator")
    field (key=WDT mask=0x4 desc="Watchdog timer enable bit")
        setting (req=0x4 value=0x4 desc="Enabled")
        setting (req=0x4 value=0x0 desc="Disabled")
    field (key=CP mask=0xff8 desc="Code protection bit")
        setting (req=0xff8 value=0xff8 desc="Disabled")
            checksum (type=0x0 protregion=0x0-0x0)
        setting (req=0xff8 value=0x0 desc="Enabled")
            checksum (type=0x20 protregion=0x40-0x7ff)
