Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 23 10:48:29 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I2C_txtLCD_top_timing_summary_routed.rpt -pb I2C_txtLCD_top_timing_summary_routed.pb -rpx I2C_txtLCD_top_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_txtLCD_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0                  272        0.153        0.000                      0                  272        4.500        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.838        0.000                      0                  272        0.153        0.000                      0                  272        4.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.900ns  (logic 1.272ns (32.619%)  route 2.628ns (67.381%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  state_reg[3]/Q
                         net (fo=10, routed)          0.908    11.751    state_reg_n_0_[3]
    SLICE_X6Y132         LUT6 (Prop_lut6_I3_O)        0.124    11.875 r  send_buffer[7]_i_5/O
                         net (fo=7, routed)           0.706    12.581    lcd/send_buffer_reg[0]_1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.152    12.733 r  lcd/next_state[5]_i_11/O
                         net (fo=1, routed)           0.413    13.146    lcd/next_state[5]_i_11_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.348    13.494 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.263    13.757    lcd/next_state[5]_i_3_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.337    14.218    next_state
    SLICE_X7Y131         FDPE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.672    15.013    clk_IBUF_BUFG
    SLICE_X7Y131         FDPE                                         r  next_state_reg[0]/C
                         clock pessimism              0.283    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y131         FDPE (Setup_fdpe_C_CE)      -0.205    15.056    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.900ns  (logic 1.272ns (32.619%)  route 2.628ns (67.381%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  state_reg[3]/Q
                         net (fo=10, routed)          0.908    11.751    state_reg_n_0_[3]
    SLICE_X6Y132         LUT6 (Prop_lut6_I3_O)        0.124    11.875 r  send_buffer[7]_i_5/O
                         net (fo=7, routed)           0.706    12.581    lcd/send_buffer_reg[0]_1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.152    12.733 r  lcd/next_state[5]_i_11/O
                         net (fo=1, routed)           0.413    13.146    lcd/next_state[5]_i_11_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.348    13.494 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.263    13.757    lcd/next_state[5]_i_3_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.337    14.218    next_state
    SLICE_X7Y131         FDCE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.672    15.013    clk_IBUF_BUFG
    SLICE_X7Y131         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism              0.283    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y131         FDCE (Setup_fdce_C_CE)      -0.205    15.056    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.914ns  (logic 1.272ns (32.501%)  route 2.642ns (67.499%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  state_reg[3]/Q
                         net (fo=10, routed)          0.908    11.751    state_reg_n_0_[3]
    SLICE_X6Y132         LUT6 (Prop_lut6_I3_O)        0.124    11.875 r  send_buffer[7]_i_5/O
                         net (fo=7, routed)           0.706    12.581    lcd/send_buffer_reg[0]_1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.152    12.733 r  lcd/next_state[5]_i_11/O
                         net (fo=1, routed)           0.413    13.146    lcd/next_state[5]_i_11_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.348    13.494 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.263    13.757    lcd/next_state[5]_i_3_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.351    14.232    next_state
    SLICE_X6Y130         FDCE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671    15.012    clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  next_state_reg[2]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y130         FDCE (Setup_fdce_C_CE)      -0.169    15.089    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.914ns  (logic 1.272ns (32.501%)  route 2.642ns (67.499%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  state_reg[3]/Q
                         net (fo=10, routed)          0.908    11.751    state_reg_n_0_[3]
    SLICE_X6Y132         LUT6 (Prop_lut6_I3_O)        0.124    11.875 r  send_buffer[7]_i_5/O
                         net (fo=7, routed)           0.706    12.581    lcd/send_buffer_reg[0]_1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.152    12.733 r  lcd/next_state[5]_i_11/O
                         net (fo=1, routed)           0.413    13.146    lcd/next_state[5]_i_11_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.348    13.494 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.263    13.757    lcd/next_state[5]_i_3_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.351    14.232    next_state
    SLICE_X6Y130         FDCE                                         r  next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671    15.012    clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  next_state_reg[3]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y130         FDCE (Setup_fdce_C_CE)      -0.169    15.089    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.914ns  (logic 1.272ns (32.501%)  route 2.642ns (67.499%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  state_reg[3]/Q
                         net (fo=10, routed)          0.908    11.751    state_reg_n_0_[3]
    SLICE_X6Y132         LUT6 (Prop_lut6_I3_O)        0.124    11.875 r  send_buffer[7]_i_5/O
                         net (fo=7, routed)           0.706    12.581    lcd/send_buffer_reg[0]_1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.152    12.733 r  lcd/next_state[5]_i_11/O
                         net (fo=1, routed)           0.413    13.146    lcd/next_state[5]_i_11_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.348    13.494 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.263    13.757    lcd/next_state[5]_i_3_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.351    14.232    next_state
    SLICE_X6Y130         FDCE                                         r  next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671    15.012    clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  next_state_reg[4]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y130         FDCE (Setup_fdce_C_CE)      -0.169    15.089    next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.914ns  (logic 1.272ns (32.501%)  route 2.642ns (67.499%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  state_reg[3]/Q
                         net (fo=10, routed)          0.908    11.751    state_reg_n_0_[3]
    SLICE_X6Y132         LUT6 (Prop_lut6_I3_O)        0.124    11.875 r  send_buffer[7]_i_5/O
                         net (fo=7, routed)           0.706    12.581    lcd/send_buffer_reg[0]_1
    SLICE_X6Y132         LUT2 (Prop_lut2_I0_O)        0.152    12.733 r  lcd/next_state[5]_i_11/O
                         net (fo=1, routed)           0.413    13.146    lcd/next_state[5]_i_11_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I5_O)        0.348    13.494 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.263    13.757    lcd/next_state[5]_i_3_n_0
    SLICE_X5Y131         LUT6 (Prop_lut6_I0_O)        0.124    13.881 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.351    14.232    next_state
    SLICE_X6Y130         FDCE                                         r  next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671    15.012    clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  next_state_reg[5]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y130         FDCE (Setup_fdce_C_CE)      -0.169    15.089    next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.604ns  (logic 0.831ns (23.056%)  route 2.773ns (76.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.804    10.325    lcd/CLK
    SLICE_X5Y137         FDCE                                         r  lcd/count_microsec_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDCE (Prop_fdce_C_Q)         0.459    10.784 r  lcd/count_microsec_reg[16]/Q
                         net (fo=2, routed)           1.046    11.830    lcd/count_microsec_reg_0[16]
    SLICE_X4Y137         LUT6 (Prop_lut6_I0_O)        0.124    11.954 f  lcd/next_state[5]_i_4/O
                         net (fo=1, routed)           0.729    12.684    lcd/next_state[5]_i_4_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    12.808 f  lcd/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.465    13.273    lcd/comm_edge/busy_reg_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I4_O)        0.124    13.397 r  lcd/comm_edge/next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.533    13.930    lcd/next_state
    SLICE_X1Y131         FDCE                                         r  lcd/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.673    15.014    lcd/CLK
    SLICE_X1Y131         FDCE                                         r  lcd/next_state_reg[1]/C
                         clock pessimism              0.267    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y131         FDCE (Setup_fdce_C_CE)      -0.205    15.041    lcd/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.604ns  (logic 0.831ns (23.056%)  route 2.773ns (76.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.804    10.325    lcd/CLK
    SLICE_X5Y137         FDCE                                         r  lcd/count_microsec_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDCE (Prop_fdce_C_Q)         0.459    10.784 r  lcd/count_microsec_reg[16]/Q
                         net (fo=2, routed)           1.046    11.830    lcd/count_microsec_reg_0[16]
    SLICE_X4Y137         LUT6 (Prop_lut6_I0_O)        0.124    11.954 f  lcd/next_state[5]_i_4/O
                         net (fo=1, routed)           0.729    12.684    lcd/next_state[5]_i_4_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    12.808 f  lcd/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.465    13.273    lcd/comm_edge/busy_reg_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I4_O)        0.124    13.397 r  lcd/comm_edge/next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.533    13.930    lcd/next_state
    SLICE_X1Y131         FDCE                                         r  lcd/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.673    15.014    lcd/CLK
    SLICE_X1Y131         FDCE                                         r  lcd/next_state_reg[3]/C
                         clock pessimism              0.267    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y131         FDCE (Setup_fdce_C_CE)      -0.205    15.041    lcd/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.604ns  (logic 0.831ns (23.056%)  route 2.773ns (76.944%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.804    10.325    lcd/CLK
    SLICE_X5Y137         FDCE                                         r  lcd/count_microsec_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDCE (Prop_fdce_C_Q)         0.459    10.784 r  lcd/count_microsec_reg[16]/Q
                         net (fo=2, routed)           1.046    11.830    lcd/count_microsec_reg_0[16]
    SLICE_X4Y137         LUT6 (Prop_lut6_I0_O)        0.124    11.954 f  lcd/next_state[5]_i_4/O
                         net (fo=1, routed)           0.729    12.684    lcd/next_state[5]_i_4_n_0
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124    12.808 f  lcd/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.465    13.273    lcd/comm_edge/busy_reg_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I4_O)        0.124    13.397 r  lcd/comm_edge/next_state[5]_i_1__0/O
                         net (fo=6, routed)           0.533    13.930    lcd/next_state
    SLICE_X1Y131         FDCE                                         r  lcd/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.673    15.014    lcd/CLK
    SLICE_X1Y131         FDCE                                         r  lcd/next_state_reg[4]/C
                         clock pessimism              0.267    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y131         FDCE (Setup_fdce_C_CE)      -0.205    15.041    lcd/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.528ns  (logic 1.132ns (32.084%)  route 2.396ns (67.916%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.797    10.318    clk_IBUF_BUFG
    SLICE_X6Y131         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.524    10.842 r  state_reg[5]/Q
                         net (fo=21, routed)          0.931    11.773    state_reg_n_0_[5]
    SLICE_X2Y132         LUT5 (Prop_lut5_I1_O)        0.153    11.926 r  send_buffer[7]_i_6/O
                         net (fo=1, routed)           0.671    12.596    send_buffer[7]_i_6_n_0
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.331    12.927 r  send_buffer[7]_i_3/O
                         net (fo=1, routed)           0.303    13.231    lcd/send_buffer_reg[0]_0
    SLICE_X4Y132         LUT6 (Prop_lut6_I0_O)        0.124    13.355 r  lcd/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.492    13.847    lcd_n_4
    SLICE_X3Y131         FDRE                                         r  send_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.673    15.014    clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  send_buffer_reg[3]/C
                         clock pessimism              0.267    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y131         FDRE (Setup_fdre_C_CE)      -0.205    15.041    send_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 lcd/master/next_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.047%)  route 0.120ns (45.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.670     1.554    lcd/master/CLK
    SLICE_X4Y136         FDCE                                         r  lcd/master/next_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  lcd/master/next_state_reg[6]/Q
                         net (fo=1, routed)           0.120     1.815    lcd/master/next_state_reg_n_0_[6]
    SLICE_X3Y137         FDCE                                         r  lcd/master/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.946     2.074    lcd/master/CLK
    SLICE_X3Y137         FDCE                                         r  lcd/master/state_reg[6]/C
                         clock pessimism             -0.482     1.592    
    SLICE_X3Y137         FDCE (Hold_fdce_C_D)         0.070     1.662    lcd/master/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lcd/master/next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.670     1.554    lcd/master/CLK
    SLICE_X4Y136         FDCE                                         r  lcd/master/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  lcd/master/next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     1.812    lcd/master/next_state_reg_n_0_[1]
    SLICE_X4Y135         FDCE                                         r  lcd/master/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.943     2.071    lcd/master/CLK
    SLICE_X4Y135         FDCE                                         r  lcd/master/state_reg[1]/C
                         clock pessimism             -0.502     1.569    
    SLICE_X4Y135         FDCE (Hold_fdce_C_D)         0.072     1.641    lcd/master/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd/master/count_microsec5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/count_microsec5_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.672     1.556    lcd/master/CLK
    SLICE_X3Y137         FDCE                                         r  lcd/master/count_microsec5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  lcd/master/count_microsec5_reg[0]/Q
                         net (fo=5, routed)           0.121     1.818    lcd/master/count_microsec5_reg_n_0_[0]
    SLICE_X2Y137         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  lcd/master/count_microsec5[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    lcd/master/count_microsec5[1]_i_1_n_0
    SLICE_X2Y137         FDCE                                         r  lcd/master/count_microsec5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.946     2.074    lcd/master/CLK
    SLICE_X2Y137         FDCE                                         r  lcd/master/count_microsec5_reg[1]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X2Y137         FDCE (Hold_fdce_C_D)         0.120     1.689    lcd/master/count_microsec5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lcd/master/next_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    lcd/master/CLK
    SLICE_X3Y135         FDCE                                         r  lcd/master/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  lcd/master/next_state_reg[2]/Q
                         net (fo=1, routed)           0.110     1.806    lcd/master/next_state_reg_n_0_[2]
    SLICE_X2Y135         FDCE                                         r  lcd/master/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.945     2.073    lcd/master/CLK
    SLICE_X2Y135         FDCE                                         r  lcd/master/state_reg[2]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y135         FDCE (Hold_fdce_C_D)         0.063     1.631    lcd/master/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcd/master/microsec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/microsec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.191ns (65.998%)  route 0.098ns (34.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.672     6.556    lcd/master/microsec_clk/CLK
    SLICE_X0Y137         FDCE                                         r  lcd/master/microsec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  lcd/master/microsec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.098     6.800    lcd/master/microsec_clk/cnt_sysclk_reg[4]
    SLICE_X1Y137         LUT6 (Prop_lut6_I0_O)        0.045     6.845 r  lcd/master/microsec_clk/cnt_sysclk[6]_i_1__1/O
                         net (fo=1, routed)           0.000     6.845    lcd/master/microsec_clk/p_0_in__1[6]
    SLICE_X1Y137         FDCE                                         r  lcd/master/microsec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.946     7.074    lcd/master/microsec_clk/CLK
    SLICE_X1Y137         FDCE                                         r  lcd/master/microsec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X1Y137         FDCE (Hold_fdce_C_D)         0.099     6.668    lcd/master/microsec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.668    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcd/master/count_microsec5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/count_microsec5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.672     1.556    lcd/master/CLK
    SLICE_X3Y137         FDCE                                         r  lcd/master/count_microsec5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  lcd/master/count_microsec5_reg[0]/Q
                         net (fo=5, routed)           0.125     1.822    lcd/master/count_microsec5_reg_n_0_[0]
    SLICE_X2Y137         LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  lcd/master/count_microsec5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    lcd/master/count_microsec5[2]_i_1_n_0
    SLICE_X2Y137         FDCE                                         r  lcd/master/count_microsec5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.946     2.074    lcd/master/CLK
    SLICE_X2Y137         FDCE                                         r  lcd/master/count_microsec5_reg[2]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X2Y137         FDCE (Hold_fdce_C_D)         0.121     1.690    lcd/master/count_microsec5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lcd/master/microsec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/microsec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.191ns (65.771%)  route 0.099ns (34.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.672     6.556    lcd/master/microsec_clk/CLK
    SLICE_X0Y137         FDCE                                         r  lcd/master/microsec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  lcd/master/microsec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.099     6.801    lcd/master/microsec_clk/cnt_sysclk_reg[4]
    SLICE_X1Y137         LUT6 (Prop_lut6_I3_O)        0.045     6.846 r  lcd/master/microsec_clk/cnt_sysclk[5]_i_1__1/O
                         net (fo=1, routed)           0.000     6.846    lcd/master/microsec_clk/p_0_in__1[5]
    SLICE_X1Y137         FDCE                                         r  lcd/master/microsec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.946     7.074    lcd/master/microsec_clk/CLK
    SLICE_X1Y137         FDCE                                         r  lcd/master/microsec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X1Y137         FDCE (Hold_fdce_C_D)         0.098     6.667    lcd/master/microsec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.667    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 btn0/ed_clk/ff_current_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn0/ed_clk/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.641     1.525    btn0/ed_clk/CLK
    SLICE_X9Y133         FDCE                                         r  btn0/ed_clk/ff_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  btn0/ed_clk/ff_current_reg/Q
                         net (fo=2, routed)           0.125     1.791    btn0/ed_clk/btn3/ed_clk/p_0_in[1]
    SLICE_X9Y131         FDCE                                         r  btn0/ed_clk/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.912     2.040    btn0/ed_clk/CLK
    SLICE_X9Y131         FDCE                                         r  btn0/ed_clk/ff_old_reg/C
                         clock pessimism             -0.503     1.537    
    SLICE_X9Y131         FDCE (Hold_fdce_C_D)         0.070     1.607    btn0/ed_clk/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 lcd/master/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.297%)  route 0.128ns (40.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.672     1.556    lcd/master/CLK
    SLICE_X3Y137         FDCE                                         r  lcd/master/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDCE (Prop_fdce_C_Q)         0.141     1.697 f  lcd/master/state_reg[6]/Q
                         net (fo=11, routed)          0.128     1.824    lcd/master/state[6]
    SLICE_X4Y136         LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  lcd/master/next_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.869    lcd/master/next_state[1]_i_1__1_n_0
    SLICE_X4Y136         FDCE                                         r  lcd/master/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.943     2.071    lcd/master/CLK
    SLICE_X4Y136         FDCE                                         r  lcd/master/next_state_reg[1]/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.092     1.681    lcd/master/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 lcd/master/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/next_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.925%)  route 0.153ns (52.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.671     1.555    lcd/master/CLK
    SLICE_X3Y136         FDCE                                         r  lcd/master/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  lcd/master/state_reg[5]/Q
                         net (fo=10, routed)          0.153     1.849    lcd/master/state[5]
    SLICE_X4Y136         FDCE                                         r  lcd/master/next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.943     2.071    lcd/master/CLK
    SLICE_X4Y136         FDCE                                         r  lcd/master/next_state_reg[6]/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y136         FDCE (Hold_fdce_C_D)         0.070     1.659    lcd/master/next_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129   btn0/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131   btn0/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131   btn0/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   btn0/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   btn0/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   btn0/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   btn0/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y133   btn0/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129   btn0/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   btn0/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   btn0/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   btn0/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   btn0/clk_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   btn0/clk_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   btn0/clk_div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   btn0/clk_div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   btn0/clk_div_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   btn0/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   btn0/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   btn0/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   btn0/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   btn0/clk_div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   btn0/clk_div_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y129   btn0/debounced_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y129   btn0/ed_btn/ff_current_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y131   btn0/ed_btn/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129   btn1/debounced_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y129   btn1/ed_btn/ff_current_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129   btn1/ed_btn/ff_old_reg/C



