-- VHDL for IBM SMS ALD group IntegrationTest3 (Copied from Integrationtest2)
-- Title: IntegrationTest3
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 12/8/2020 4:41:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity IntegrationTest3 is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PP_SPECIAL_OR_12V_POWER_FOR_OSC: in STD_LOGIC;
		MV_36_VOLTS: in STD_LOGIC;
		PS_INSTRUCTION_CHECK_GATE_STAR_1311: in STD_LOGIC;
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR: in STD_LOGIC;
		PS_COMP_DISABLE_CYCLE_STAR_1412_19: in STD_LOGIC;
		PS_START_AUTO_STARTMODE_STAR_AUTS_STAR: in STD_LOGIC;
		PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR: in STD_LOGIC;
		M36_VOLTS: in STD_LOGIC;
		PS_BRANCH_TO_A_COND_STAR_1412_19: in STD_LOGIC;
		PS_SET_NO_SCAN_CTRL_STAR_1412_19: in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_1412_19: in STD_LOGIC;
		PS_NO_BRANCH_COND_STAR_1412_19: in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_1412_19: in STD_LOGIC;
		MC_BUFFER_INQ_REQUEST: in STD_LOGIC;
		MC_BUFFER_OUTQUIRY_PULSE: in STD_LOGIC;
		PS_SPEC_BRANCH_LATCH_STAR_1414_STAR: in STD_LOGIC;
		MC_PRINTER_CHANNEL_9: in STD_LOGIC;
		MC_PRINTER_CHANNEL_12: in STD_LOGIC;
		MC_FORMS_BUSY_STATUS_TO_CPU: in STD_LOGIC;
		MC_READ_COLUMN_BINARY: in STD_LOGIC;
		MC_1301_READY_E_CH: in STD_LOGIC;
		MC_1405_READY_E_CH: in STD_LOGIC;
		MC_BUFFER_READY: in STD_LOGIC;
		PS_E_CH_READY_BUS_STAR_SIF: in STD_LOGIC;
		PS_E_CH_READY_BUS_STAR_1412_19: in STD_LOGIC;
		MC_TAPE_READY: in STD_LOGIC;
		MC_BUFFER_READY_JRJ: in STD_LOGIC;
		MC_SELECT_AND_REWIND_STAR_E_CH: in STD_LOGIC;
		MC_1301_BUSY_E_CH: in STD_LOGIC;
		PS_E_CH_BUSY_BUS_STAR_1412_19: in STD_LOGIC;
		MC_1405_BUSY_E_CH: in STD_LOGIC;
		MC_BUFFER_BUSY: in STD_LOGIC;
		MC_BUFFER_BUSY_JRJ: in STD_LOGIC;
		MC_TAPE_BUSY: in STD_LOGIC;
		MC_1301_ERROR_E_CH: in STD_LOGIC;
		MC_1405_ERROR_E_CH: in STD_LOGIC;
		MC_BUFFER_ERROR: in STD_LOGIC;
		MC_BUFFER_ERROR_JRJ: in STD_LOGIC;
		PS_E_CH_CHECK_BUS_STAR_SIF: in STD_LOGIC;
		PS_E_CH_CHECK_BUS_STAR_1412_19: in STD_LOGIC;
		MC_TAPE_ERROR: in STD_LOGIC;
		MC_1301_E_CH_CONDITION: in STD_LOGIC;
		MC_1405_CONDITION_E_CH: in STD_LOGIC;
		MC_BUFFER_CONDITION: in STD_LOGIC;
		MC_BUFFER_CONDITION_JRJ: in STD_LOGIC;
		MC_SEL_OR_TAPE_IND_ON_CH_1: in STD_LOGIC;
		MC_RBC_ERROR_1405_E_CH: in STD_LOGIC;
		PS_E_CH_COND_LATCH_STAR_SIF: in STD_LOGIC;
		MV_CONSOLE_PWR_SUPPLY_36_VOLTS: in STD_LOGIC;
		PS_OP_MOD_SYM_IO_STATUS_STAR_1414_STAR: in STD_LOGIC;
		PS_R_OR_DOLL_SGN_OP_MOD_STAR_SIF: in STD_LOGIC;
		PS_R_OR_DOLL_SGN_OP_MOD_STAR_SIF_JRJ: in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MOD_STAR_SIF: in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MOD_STAR_SIF_JRJ: in STD_LOGIC;
		MS_I_OR_O_OP_CODES_STAR_12_19: in STD_LOGIC;
		MS_E_CH_2_CHAR_OP_CODES_STAR_1414_STAR: in STD_LOGIC;
		PS_P_OR_Q_2_CHAR_OP_1412_19: in STD_LOGIC;
		MC_1301_END_ADDR_TRF_E_CH: in STD_LOGIC;
		MC_BUFFER_END_OF_TRANSFER: in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRF_STAR_1311: in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRF_STAR_SIF: in STD_LOGIC;
		PS_E_CH_EXT_END_OF_TRF_STAR_1412_19: in STD_LOGIC;
		MC_1405_END_OF_OP_STAR_E_CH: in STD_LOGIC;
		UNNAMED_26_DOT_00_DOT_01_DOT_0: in STD_LOGIC;
		MC_TAPE_IN_PROCESS: in STD_LOGIC;
		MC_1301_END_OF_OP_STAR_E_CH: in STD_LOGIC;
		PS_GATE_OFF_E_CH_EXT_END_OF_TRF: in STD_LOGIC;
		MS_E_CH_SEL_ODD_PARITY_STAR_1412_19: in STD_LOGIC;
		PS_E_CH_SELECT_7_BIT_UNIT_STAR_SIF: in STD_LOGIC;
		PS_END_OF_RECORD_STAR_1311: in STD_LOGIC;
		PS_E_CH_SIF_SENSE_OR_CONTROL: in STD_LOGIC;
		PS_INT_END_OF_XFER_STAR_1311: in STD_LOGIC;
		PS_F_CH_RESET_STAR_1414: in STD_LOGIC;
		PS_F_CH_SELECT_ODD_PARITY_STAR_1414: in STD_LOGIC;
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF: in STD_LOGIC;
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9: in STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF: in STD_LOGIC;
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414: in STD_LOGIC;
		MC_FILE_INVALID_ADDRESS_1405: in STD_LOGIC;
		MS_E_CH_U_SEL_K_DOT_S_OP_MOD: in STD_LOGIC;
		MS_F_CH_U_SEL_K_DOT_S_OP_MOD: in STD_LOGIC;
		MS_RECOVER_LATCH_STAR_1311: in STD_LOGIC;
		PS_GT_OFF_E_CH_ST_SPL_DLY: in STD_LOGIC;
		PS_BLOCK_IO_LAST_EXECUTE: in STD_LOGIC;
		MS_F_CH_CON_LAT_SET_STAR_1414_STAR: in STD_LOGIC;
		MC_1301_ERROR_F_CH: in STD_LOGIC;
		MC_1405_ERROR_F_CH: in STD_LOGIC;
		PS_F_CH_CHECK_STAR_SIF: in STD_LOGIC;
		PS_F_CH_CHECK_BUS_STAR_1414_STAR: in STD_LOGIC;
		MC_RBC_ERROR_1405_F_CH: in STD_LOGIC;
		PS_F_CH_CHECK_STAR_1412_19: in STD_LOGIC;
		MS_F_CH_COND_LATCH_STAR_SIF: in STD_LOGIC;
		TW_RBC_ERROR_1405_F_CH: in STD_LOGIC;
		MC_1301_F_CH_CONDITION: in STD_LOGIC;
		MC_1405_CONDITION_F_CH: in STD_LOGIC;
		MC_SEL_OR_TI_ON_CH_2: in STD_LOGIC;
		PS_F_CH_COND_BUS_STAR_1414_STAR: in STD_LOGIC;
		MS_SET_F_CH_CON_LATCH_STAR_1414_STAR: in STD_LOGIC;
		PS_F_CH_SIF_SENSE_OR_CONTROL: in STD_LOGIC;
		MC_1301_READY_F_CH: in STD_LOGIC;
		MC_1405_READY_F_CH: in STD_LOGIC;
		PS_F_CH_READY_BUS_STAR_1414_STAR: in STD_LOGIC;
		PS_F_CH_READY_BUS_STAR_1412_19: in STD_LOGIC;
		PS_F_CH_READY_BUS_STAR_SIF: in STD_LOGIC;
		MC_SELECT_AND_REWIND_STAR_F_CH: in STD_LOGIC;
		PS_F_CH_BUSY_BUS_STAR_1414_STAR: in STD_LOGIC;
		PS_F_CH_BUSY_BUS_STAR_1412_19: in STD_LOGIC;
		MC_1301_BUSY_F_CH: in STD_LOGIC;
		MC_1405_BUSY_F_CH: in STD_LOGIC;
		PS_F_CH_CLR_LATCH_STAR_1414_STAR: in STD_LOGIC;
		PS_RESET_F_CH_CLR_LAT_STAR_1414_STAR: in STD_LOGIC;
		MC_SELECT_AT_LOAD_POINT_STAR_F_CH: in STD_LOGIC;
		MC_WRITE_CONDITION_STAR_F_CH: in STD_LOGIC;
		PS_ASSEMBLY_TO_F_CH_STAR_1414_STAR: in STD_LOGIC;
		PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR: in STD_LOGIC;
		MC_1301_END_ADDR_TRF_F_CH: in STD_LOGIC;
		PS_SET_F_CH_EXT_END_TRF_STAR_SIF: in STD_LOGIC;
		PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414: in STD_LOGIC;
		PS_SET_F_CH_EXT_END_TRF_STAR_1412_19: in STD_LOGIC;
		MC_1301_END_OF_OP_STAR_F_CH: in STD_LOGIC;
		MC_1405_END_OF_OP_STAR_F_CH: in STD_LOGIC;
		MC_1403_PRINT_BUFFER_BUSY: in STD_LOGIC;
		MC_I_O_PRINTER_READY: in STD_LOGIC;
		MC_SELECT_AT_LOAD_POINT_STAR_E_CH: in STD_LOGIC;
		MC_WRITE_CONDITION_STAR_E_CH: in STD_LOGIC;
		PS_GATE_ON_E_CH_END_ADDR_TRF: in STD_LOGIC;
		PS_WR_INHIBIT_STAR_7631_STAR_E_CH: in STD_LOGIC;
		PS_SET_E_CH_NO_TRANS_LAT_STAR_SIF: in STD_LOGIC;
		PS_SET_E_CH_NO_TRANS_LAT_STAR_12_19: in STD_LOGIC;
		MC_BUFFER_NO_TRANS_COND: in STD_LOGIC;
		MC_BUFFER_NO_TRANS_COND_JRJ: in STD_LOGIC;
		MC_ADDR_COMP_TRUE_F_CH: in STD_LOGIC;
		MC_FAST_FILE_ON_LINE_F_CH: in STD_LOGIC;
		MS_1311_F_CH_END_ADDR_TRF: in STD_LOGIC;
		PS_WR_INHIBIT_STAR_7631_STAR_F_CH: in STD_LOGIC;
		PS_F_CH_NO_TRF_LATCH_STAR_SIF: in STD_LOGIC;
		PS_SET_F_CH_NO_TRANS_LAT_STAR_1414_STAR: in STD_LOGIC;
		PS_F_CH_NO_TRANS_LAT_STAR_12_19: in STD_LOGIC;
		MC_E_CH_FILE_DIGIT_RING_7: in STD_LOGIC;
		MC_F_CH_FILE_DIGIT_RING_7: in STD_LOGIC;
		MINUS_36_VOLTS: in STD_LOGIC;
		PS_OPTIONAL_SYNC_COND_STAR_CE: in STD_LOGIC;
		MS_OPTIONAL_SYNC_COND_A: in STD_LOGIC;
		MS_OPTIONAL_SYNC_COND_B: in STD_LOGIC;
		PS_BLOCK_ADDR_MOD_OR_1_STAR_1412_19: in STD_LOGIC;
		PS_ADDR_MOD_SET_TO_1_STAR_1412_19: in STD_LOGIC;
		PS_1311_SET_AAR: in STD_LOGIC;
		PS_1311_SET_DAR_STAR_1401: in STD_LOGIC;
		PS_1311_RESET_AAR: in STD_LOGIC;
		MS_1311_RESET_DAR_STAR_1401: in STD_LOGIC;
		MS_SCAN_RESTART_LATCH_STAR_1311: in STD_LOGIC;
		PS_BLOCK_BAR_RO_E_CH_STAR_1311: in STD_LOGIC;
		PS_BLOCK_BAR_RO_F_CH_STAR_1311: in STD_LOGIC;
		PS_1311_RO_DAR_STAR_1401: in STD_LOGIC;
		PS_E2_FULL_LATCH_STAR_SIF: in STD_LOGIC;
		MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR: in STD_LOGIC;
		PS_OUTPUT_FIELD_CYCLE_STAR_1414_STAR: in STD_LOGIC;
		PS_ASM_CH_A_BIT_STAR_STERLING: in STD_LOGIC;
		MS_SET_F_U_SEL_REG_2_BIT_STAR_1414_STAR: in STD_LOGIC;
		MS_SET_F_U_SEL_REG_1_BIT_STAR_1414_STAR: in STD_LOGIC;
		MV_CONSOLE_C_INPUT_STAR_CHK_OP: in STD_LOGIC;
		MC_BUFFER_STROBE: in STD_LOGIC;
		MC_SET_ECH_STROB_TR_E_FR_FEATS: in STD_LOGIC;
		TW_SET_ECH_STROB_TR_E_FR_FEATS: in STD_LOGIC;
		MC_BUFFER_STROBE_JRJ: in STD_LOGIC;
		MC_TAPE_WRITE_STROBE: in STD_LOGIC;
		MC_1301_STROBE_E_CH: in STD_LOGIC;
		MC_1405_STROBE_E_CH: in STD_LOGIC;
		MC_TAPE_READ_STROBE: in STD_LOGIC;
		MS_F_CH_STK_SEL_OP_CODE_STAR_1414_STAR: in STD_LOGIC;
		PS_F_CH_WRITE_LATCH_STAR_1414_STAR: in STD_LOGIC;
		MS_F_SET_MOVE_MODE_LATCH_STAR_1414_STAR: in STD_LOGIC;
		MC_1301_STROBE_F_CH: in STD_LOGIC;
		MC_SET_FCH_STROB_TR_E_FR_FEATS: in STD_LOGIC;
		TW_SET_FCH_STROB_TR_E_FR_FEATS: in STD_LOGIC;
		MC_1405_STROBE_F_CH: in STD_LOGIC;
		PS_GATE_SET_F1_REG_STAR_1414_STAR: in STD_LOGIC;
		PS_GATE_RESET_F2_FULL_STAR_1414_STAR: in STD_LOGIC;
		PS_RGEN_EXTN_CTRL_STAR_STERLING: in STD_LOGIC;
		PS_PULL_OFF_CMP_HI_STAR_1311_SCAN: in STD_LOGIC;
		PS_PULL_OFF_CMP_LO_STAR_1311_SCAN: in STD_LOGIC;
		PS_SIMULATE_CMP_HI_STAR_1311_SCAN: in STD_LOGIC;
		PS_SIMULATE_CMP_EQ_STAR_1311_SCAN: in STD_LOGIC;
		PS_SIMULATE_CMP_LO_STAR_1311_SCAN: in STD_LOGIC;
		PS_CMP_MODE_B_CYCLE_STAR_1311: in STD_LOGIC;
		M36_VOLTS_ON_CONSOLE: in STD_LOGIC;
		PS_INTERLOCK_F_CH_STAR_1414_STAR: in STD_LOGIC;
		MC_READER_BUSY: in STD_LOGIC;
		MC_READER_BUSY_JRJ: in STD_LOGIC;
		MC_PUNCH_BUSY: in STD_LOGIC;
		MC_PUNCH_BUSY_JRJ: in STD_LOGIC;
		MC_PAPER_TAPE_READER_BUSY: in STD_LOGIC;
		MC_PAPER_TAPE_READY_BUSY_JRJ: in STD_LOGIC;
		MC_I_O_CLOCK_080_090_TIME: in STD_LOGIC;
		MC_I_O_CLOCK_080_090_TIME_JRJ: in STD_LOGIC;
		PS_INTERRUPT_REQUEST_STAR_SIF: in STD_LOGIC;
		PS_INTERRUPT_REQUEST_JRJ: in STD_LOGIC;
		PS_INTERRUPT_REQUEST_STAR_1414_STAR: in STD_LOGIC;
		PS_I_OP_DOT_I_CYCLE_DOT_E_STAR_AUTS_STAR: in STD_LOGIC;
		MC_ANY_SEEK_COMP_STAR_E_CH_1405: in STD_LOGIC;
		MC_ANY_SEEK_COMP_STAR_E_CH_1301: in STD_LOGIC;
		MC_ANY_SEEK_COMP_STAR_F_CH_1301: in STD_LOGIC;
		MC_ANY_SEEK_COMP_STAR_F_CH_1405: in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_SIF: in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_SIF_JRJ: in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_STAR_1414_STAR: in STD_LOGIC;
		PS_NO_BRANCH_CND_INTER_STAR_SIF: in STD_LOGIC;
		PS_NO_BRANCH_CND_INTER_STAR_SIF_JRJ: in STD_LOGIC;
		PS_NO_BRANCH_CND_INTER_STAR_1414_STAR: in STD_LOGIC;
		M6_V: in STD_LOGIC;
		MY_CHAR_SEL_ERROR_CHK_1_STAR_2_STAR: in STD_LOGIC;
		MY_CHAR_SEL_ERROR_CHK_2_STAR_2_STAR: in STD_LOGIC;
		CONS_36V: in STD_LOGIC;
		MV_CONS_INQUIRY_REQUEST_KEY_STAR_NO: in STD_LOGIC;
		PV_CONS_INQUIRY_CANCEL_KEY_STAR_NC: in STD_LOGIC;
		MV_CONS_INQUIRY_RELEASE_KEY_STAR_NO: in STD_LOGIC;
		MV_CONS_PRINTER_C2_CAM_NC: in STD_LOGIC;
		MV_CONS_PRINTER_C2_CAM_NO: in STD_LOGIC;
		MV_CONS_PRINTER_SPACE_NO: in STD_LOGIC;
		MV_CONS_PRINTER_C1_CAM_NO: in STD_LOGIC;
		MV_CONS_PRINTER_C1_CAM_NC: in STD_LOGIC;
		MV_CONS_PRINTER_C3_OR_C4_NO: in STD_LOGIC;
		MV_CONS_PRINTER_UPPER_CASE_STAR_S1NC: in STD_LOGIC;
		MV_CONS_PRINTER_LOWER_CASE_STAR_S1NO: in STD_LOGIC;
		MB_CONS_PRTR_WM_INPUT_STAR_WM_T_NO: in STD_LOGIC;
		MB_CONS_PRINTER_EVEN_BIT_CHECK: in STD_LOGIC;
		MV_CONS_PRINTER_ODD_BIT_CHECK: in STD_LOGIC;
		MV_CONS_PRINTER_LAST_COLUMN_SET: in STD_LOGIC;
		MV_KEYBOARD_LOCK_MODE_STAR_NO: in STD_LOGIC;
		MV_KEYBOARD_UNLOCK_MODE: in STD_LOGIC;
		PS_E1_INPUT_STAR_SIF_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_E1_INPUT_STAR_1412_19_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_E_CH_TAU_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_I_O_SYNC_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_E_CH_1301_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_E_CH_1405_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MV_CONS_PRTR_TO_CPU_BUS: in STD_LOGIC_VECTOR (5 downTo 0);
		PS_F1_INPUT_STAR_SIF_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_F1_INPUT_STAR_1414_STAR_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_F1_INPUT_STAR_1412_19_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_F_CH_1301_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_F_CH_1405_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_F_CH_TAU_TO_CPU_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_0_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_0_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_0_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_0_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_1_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_2_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_B1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_D1_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_D2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PV_SENSE_CHAR_3_B2_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		SWITCH_ROT_STOR_SCAN_DK6: in STD_LOGIC_VECTOR(5 downTo 0);
		SWITCH_MOM_CONS_START: in STD_LOGIC;
		SWITCH_MOM_CE_START: in STD_LOGIC;
		SWITCH_MOM_CONS_STOP_PL1: in STD_LOGIC;
		SWITCH_MOM_CE_STOP_SW_PL1: in STD_LOGIC;
		SWITCH_TOG_I_O_CHK_ST_PL1: in STD_LOGIC;
		SWITCH_TOG_ADDR_STOP_PL1: in STD_LOGIC;
		SWITCH_REL_PWR_ON_RST: in STD_LOGIC;
		SWITCH_MOM_CO_CPR_RST: in STD_LOGIC;
		SWITCH_MOM_CE_CPR_RST: in STD_LOGIC;
		SWITCH_MOM_PROG_RESET: in STD_LOGIC;
		SWITCH_TOG_1401_MODE_PL1: in STD_LOGIC;
		SWITCH_ROT_CHECK_CTRL_DK2: in STD_LOGIC_VECTOR(5 downTo 0);
		SWITCH_MOM_IO_CHK_RST_PL1: in STD_LOGIC;
		SWITCH_ROT_M_RTC_023_CC: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_M_RTC_578_CC: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_MRTC_01234_CC: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_MRTC_56789_CC: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HRTC_01234_CC: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HRTC_56789_CC: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HRTC_012_CC: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_REL_RTC_BUSY: in STD_LOGIC;
		SWITCH_ROT_TENS_SYNC_DK2: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_TENS_SYNC_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_UNITS_SYNC_DK2: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_UNITS_SYNC_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_SCAN_GATE_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_THOUS_SYNC_DK2: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_THOUS_SYNC_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HUNDS_SYNC_DK2: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_HUNDS_SYNC_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_ADDR_ENTRY_DK3: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_ADDR_SEL_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_MOM_ADDR_DISP: in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN_DK5: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_TOG_ASTERISK_PL2: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_1_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_2_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_4_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_8_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_A_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_B_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_C_PL1: in STD_LOGIC;
		SWITCH_TOG_SENSE_SW_W_PL1: in STD_LOGIC;
		SWITCH_MOM_1ST_TST_SW_PL1: in STD_LOGIC;
		SWITCH_MOM_2ND_TST_SW_PL1: in STD_LOGIC;
		SWITCH_MOM_3RD_TST_SW_PL1: in STD_LOGIC;
		SWITCH_ALT_PRIORITY_PL1: in STD_LOGIC;
		SWITCH_ALT_PRIORITY_PL2: in STD_LOGIC;
		SWITCH_ROT_I_O_UNIT_DK1: in STD_LOGIC_VECTOR(5 downTo 0);
		SWITCH_ROT_MODE_SW_DK: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_MODE_SW_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_TOG_CH_1: in STD_LOGIC;
		SWITCH_TOG_CH_2: in STD_LOGIC;
		SWITCH_TOG_AUTO_START_PL1: in STD_LOGIC;
		SWITCH_ROT_ADDR_ENTRY_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_TOG_WR_INHIBIT_PL1: in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_CYCLE_CTRL_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_ADDR_ENTRY_DKA: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_CHECK_CTRL_DK1: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_TOG_INHIBIT_PO_PL1: in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN_DK4: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_TOG_ASTERISK_PL1: in STD_LOGIC;
		SWITCH_ROT_STOR_SCAN_DK3: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_ROT_ADDR_ENTRY_DK2: in STD_LOGIC_VECTOR(12 downTo 0);
		SWITCH_TOG_INHIBIT_PO_PL2: in STD_LOGIC;
		SWITCH_MOM_STARTPRINT: in STD_LOGIC;
		SWITCH_ROT_CYCLE_CTRL_DK2: in STD_LOGIC_VECTOR(5 downTo 0);
		PS_1ST_CLOCK_PULSE_1: out STD_LOGIC;
		PS_CLOCK_STOPPED_STAR_AUTS_STAR: out STD_LOGIC;
		PS_CLOCK_STOPPED: out STD_LOGIC;
		MS_CLOCK_STOPPED: out STD_LOGIC;
		MS_LOGIC_GATE_B_1: out STD_LOGIC;
		PS_LOGIC_GATE_C_1: out STD_LOGIC;
		MS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_D_1: out STD_LOGIC;
		PS_LOGIC_GATE_E_1: out STD_LOGIC;
		PS_LOGIC_GATE_B_OR_C: out STD_LOGIC;
		PS_LOGIC_GATE_D_OR_E_OR_F: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B: out STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B_OR_S: out STD_LOGIC;
		PS_I_CYCLE_1: out STD_LOGIC;
		PS_I_CYCLE_DOT_NOT_CR_DISABLE: out STD_LOGIC;
		MS_F_CYCLE_DOT_ANY_LAST_GATE: out STD_LOGIC;
		PS_E_CYCLE_CTRL: out STD_LOGIC;
		PS_E_CYCLE: out STD_LOGIC;
		PS_E_CYCLE_CTRL_STAR_1311: out STD_LOGIC;
		PS_F_CYCLE_CTRL: out STD_LOGIC;
		PS_F_CYCLE: out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2: out STD_LOGIC;
		MS_START_KEY: out STD_LOGIC;
		PS_RUN_OR_IE_MODE_STAR_AUTS_STAR: out STD_LOGIC;
		PS_BRANCH_TO_A_CONDITIONS: out STD_LOGIC;
		PS_E_CH_READY_BUS: out STD_LOGIC;
		MS_E_CH_NOT_READY: out STD_LOGIC;
		MS_COMPUTER_RESET_1: out STD_LOGIC;
		MS_COMPUTER_RESET_2: out STD_LOGIC;
		MC_COMP_RESET_TO_TAPE_STAR_E_CH: out STD_LOGIC;
		MC_E_CH_COMP_RESET_TO_1301: out STD_LOGIC;
		MC_E_CH_COMP_RESET_TO_1405: out STD_LOGIC;
		MC_COMP_RESET_TO_TAPE_STAR_F_CH: out STD_LOGIC;
		MC_F_CH_COMP_RESET_TO_1301: out STD_LOGIC;
		MC_F_CH_COMP_RESET_TO_1405: out STD_LOGIC;
		MC_COMP_RESET_TO_BUFFER: out STD_LOGIC;
		MS_PROGRAM_RESET_6: out STD_LOGIC;
		MS_PROGRAM_RESET_2: out STD_LOGIC;
		PS_1401_MODE: out STD_LOGIC;
		MS_1401_MODE: out STD_LOGIC;
		MC_1401_MODE_TO_1405: out STD_LOGIC;
		PS_OP_REG_ARS_C_BIT: out STD_LOGIC;
		PS_OP_REG_ARS_NOT_C_BIT: out STD_LOGIC;
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B: out STD_LOGIC;
		PS_OP_DCDR_4_DOT_2_DOT_1_B: out STD_LOGIC;
		PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD: out STD_LOGIC;
		PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD: out STD_LOGIC;
		PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD: out STD_LOGIC;
		PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD: out STD_LOGIC;
		PS_NOT_4_DOT_2_DOT_1_OP_MOD: out STD_LOGIC;
		PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD: out STD_LOGIC;
		PS_4_DOT_2_DOT_NOT_1_OP_MOD: out STD_LOGIC;
		PS_4_DOT_2_DOT_1_OP_MOD: out STD_LOGIC;
		PS_4_DOT_NOT_2_DOT_1_OP_MOD: out STD_LOGIC;
		PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD: out STD_LOGIC;
		PS_S_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_B_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_E_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_F_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_LOZ_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_R_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_PERCENT_SIGN_OP_MODIFIER: out STD_LOGIC;
		PS_A_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_RECORD_MARK_OP_MODIFIER: out STD_LOGIC;
		PS_C_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_D_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_L_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_EXCLAM_MK_OP_MODIFIER: out STD_LOGIC;
		PS_ONE_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_TWO_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		PS_ASTERISK_OP_MODIFIER: out STD_LOGIC;
		MS_COND_TEST_BRANCH_OP_CODE: out STD_LOGIC;
		MS_INTERRUPT_TEST_OP_CODE: out STD_LOGIC;
		PS_M_OR_L_OP_CODES: out STD_LOGIC;
		MC_CPU_READY_TO_TID: out STD_LOGIC;
		PS_E_CH_DISCON_LATCH: out STD_LOGIC;
		PS_E_CH_DISCON_LATCH_JRJ: out STD_LOGIC;
		MC_E_CH_DISCON_TO_1301: out STD_LOGIC;
		MC_E_CH_DISCON_TO_1405: out STD_LOGIC;
		MS_E_CH_EXT_END_OF_TRANSFER: out STD_LOGIC;
		PS_I_O_COML_AT_LATCH: out STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK: out STD_LOGIC;
		PS_I_O_ASTERISK_LATCH: out STD_LOGIC;
		MC_UNIT_1_SELECT_TO_I_O: out STD_LOGIC;
		MC_UNIT_2_SELECT_TO_I_O: out STD_LOGIC;
		MC_UNIT_4_SELECT_TO_I_O: out STD_LOGIC;
		MC_UNIT_8_SEL_TO_I_O: out STD_LOGIC;
		MC_SELECT_UNIT_P: out STD_LOGIC;
		MC_SELECT_UNIT_D: out STD_LOGIC;
		MS_E_CH_SELECT_UNIT_K: out STD_LOGIC;
		MC_SELECT_UNIT_Q: out STD_LOGIC;
		MC_E_CH_SELECT_UNIT_R: out STD_LOGIC;
		MC_SELECT_UNIT_L: out STD_LOGIC;
		MC_E_CH_SELECT_UNIT_M: out STD_LOGIC;
		MC_SELECT_UNIT_N: out STD_LOGIC;
		PS_E_CH_SELECT_UNIT_F: out STD_LOGIC;
		MC_ODD_PARITY_TO_TAPE_STAR_E_CH: out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1301: out STD_LOGIC;
		MC_UNIT_SEL_F_STAR_E_CH_1405: out STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS: out STD_LOGIC;
		PS_E_CH_IN_PROCESS: out STD_LOGIC;
		MS_LOAD_CYCLE: out STD_LOGIC;
		PS_E_CH_INT_END_OF_TRANSFER: out STD_LOGIC;
		MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_E_CH: out STD_LOGIC;
		MS_F_CH_RESET: out STD_LOGIC;
		MS_F_CH_RESET_1: out STD_LOGIC;
		PS_F_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1: out STD_LOGIC;
		MC_ODD_PARITY_TO_TAPE_STAR_F_CH: out STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F_LN_2: out STD_LOGIC;
		MC_UNIT_SEL_F_F_CH_1301: out STD_LOGIC;
		MC_UNIT_SELECT_F_STAR_F_CH_1405: out STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS: out STD_LOGIC;
		PS_F_CH_IN_PROCESS: out STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B: out STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B_DELAY: out STD_LOGIC;
		PS_E_CH_SECOND_SAMPLE_B: out STD_LOGIC;
		MS_E_CH_STATUS_SAMPLE_B: out STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B_DELAY: out STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A: out STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A_DELAY: out STD_LOGIC;
		PS_F_CH_CONDITION: out STD_LOGIC;
		MS_F_CH_CHECK: out STD_LOGIC;
		MS_F_CH_END_OF_RECORD_LATCH: out STD_LOGIC;
		PS_F_CH_INT_END_OF_TRANSFER: out STD_LOGIC;
		PS_F_CH_READY_BUS: out STD_LOGIC;
		MS_F_CH_NOT_READY: out STD_LOGIC;
		MS_F_CH_BUSY: out STD_LOGIC;
		MS_F_CH_WRONG_LENGTH_RECORD: out STD_LOGIC;
		MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_F_CH: out STD_LOGIC;
		MC_READ_TAPE_CALL_STAR_F_CH: out STD_LOGIC;
		MC_WRITE_TAPE_CALL_STAR_F_CH: out STD_LOGIC;
		MC_WRITE_TAPE_MK_CALL_STAR_F_CH: out STD_LOGIC;
		MC_ERASE_CALL_STAR_F_CH: out STD_LOGIC;
		MC_REWIND_UNLOAD_STAR_F_CH: out STD_LOGIC;
		MC_REWIND_CALL_STAR_F_CH: out STD_LOGIC;
		MC_BACKSPACE_CALL_STAR_F_CH: out STD_LOGIC;
		MC_DISCONNECT_CALL_STAR_F_CH: out STD_LOGIC;
		MC_TURN_OFF_TI_STAR_F_CH: out STD_LOGIC;
		MC_RESET_TAPE_SEL_REG_STAR_CH_F: out STD_LOGIC;
		MC_SET_TAPE_SEL_REG_STAR_CH_F: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A_DELAY: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B: out STD_LOGIC;
		PS_F_CH_SECOND_SAMPLE_B: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B_1: out STD_LOGIC;
		MS_F_CH_INT_END_OF_XFER_DELAYED: out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B_DELAY: out STD_LOGIC;
		PS_F_CH_DISCON_LATCH: out STD_LOGIC;
		MC_F_CH_DISCON_TO_1301: out STD_LOGIC;
		MC_F_CH_DISCON_TO_1405: out STD_LOGIC;
		MS_F_CH_EXT_END_OF_TRANSFER: out STD_LOGIC;
		MS_1401_I_O_END: out STD_LOGIC;
		MC_CORRECT_TRANS_TO_BUFFER: out STD_LOGIC;
		MC_RESET_SELECT_BUFFER_LATCHES: out STD_LOGIC;
		MC_READY_TO_BUFFER: out STD_LOGIC;
		MC_1401_MODE_TO_BUFFER: out STD_LOGIC;
		MC_STACK_SELECT_TO_BUFFER: out STD_LOGIC;
		MC_FORMS_CTRL_TO_BUFFER: out STD_LOGIC;
		MC_FORMS_STACKER_GO: out STD_LOGIC;
		MC_TURN_OFF_TAPE_IND_STAR_E_CH: out STD_LOGIC;
		MC_RESET_TAPE_SEL_REG_STAR_E_CH: out STD_LOGIC;
		MC_SET_TAPE_SEL_REG_STAR_E_CH: out STD_LOGIC;
		MC_DISCONNECT_CALL_STAR_E_CH: out STD_LOGIC;
		MC_READ_TAPE_CALL_STAR_E_CH: out STD_LOGIC;
		MC_WRITE_TAPE_CALL_STAR_E_CH: out STD_LOGIC;
		MC_WRITE_TAPE_MK_CALL_STAR_E_CH: out STD_LOGIC;
		MC_ERASE_CALL_STAR_E_CH: out STD_LOGIC;
		MC_REWIND_UNLOAD_STAR_E_CH: out STD_LOGIC;
		MC_REWIND_CALL_STAR_E_CH: out STD_LOGIC;
		MC_BACKSPACE_CALL_STAR_E_CH: out STD_LOGIC;
		PS_E_CH_2ND_ADDR_TRF: out STD_LOGIC;
		MS_E_CH_END_OF_2ND_ADDR_TRF: out STD_LOGIC;
		MC_1405_START_GATE_STAR_E_CH: out STD_LOGIC;
		MC_1301_START_GATE_STAR_E_CH: out STD_LOGIC;
		MC_SEEK_TEST_OP_STAR_E_CH_TO_1405: out STD_LOGIC;
		MC_SEEK_TEST_OP_STAR_E_CH_TO_1301: out STD_LOGIC;
		MC_FILE_STROBE_1ST_ADDR_STAR_E_CH: out STD_LOGIC;
		MC_FILE_STROBE_2ND_ADDR_STAR_E_CH: out STD_LOGIC;
		MC_FILE_DIGIT_ADVANCE_STAR_E_CH: out STD_LOGIC;
		MC_FILE_ADDR_TRF_GATE_STAR_E_CH: out STD_LOGIC;
		MC_E_CH_RBCI_RESET_1405: out STD_LOGIC;
		PS_E_CH_NO_STATUS_ON: out STD_LOGIC;
		PS_F_CH_2ND_ADDR_TRF: out STD_LOGIC;
		PS_F_CH_END_OF_2ND_ADDR_TRF: out STD_LOGIC;
		MC_1301_START_GATE_STAR_F_CH: out STD_LOGIC;
		MC_1405_START_GATE_STAR_F_CH: out STD_LOGIC;
		MC_SEEK_TEST_OP_STAR_F_CH_TO_1405: out STD_LOGIC;
		MC_FILE_STROBE_1ST_ADDR_STAR_F_CH: out STD_LOGIC;
		MC_FILE_STROBE_2ND_ADDR_STAR_F_CH: out STD_LOGIC;
		MC_FILE_DIGIT_ADVANCE_STAR_F_CH: out STD_LOGIC;
		MC_FILE_ADDR_TRF_GATE_STAR_F_CH: out STD_LOGIC;
		MC_SEEK_TEST_OP_STAR_F_CH_TO_1301: out STD_LOGIC;
		MC_F_CH_RBCI_RESET_1405: out STD_LOGIC;
		PS_F_CH_NO_TRANSFER_LATCH: out STD_LOGIC;
		PS_F_CH_NO_STATUS_ON: out STD_LOGIC;
		MS_F_CH_NO_TRANSFER_LATCH: out STD_LOGIC;
		MY_MEM_AR_NOT_TTHP4B: out STD_LOGIC;
		PS_ADDRESS_STOP: out STD_LOGIC;
		PS_OPTIONAL_SYNC_COND_CE: out STD_LOGIC;
		MC_UNIT_NU_0_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_SELECT_NO_0_TO_BUFFER: out STD_LOGIC;
		MC_SEEK_STAR_E_CH_1405: out STD_LOGIC;
		MC_UNIT_NU_1_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MS_E_CH_UNIT_NUMBER_1: out STD_LOGIC;
		MC_SELECT_NO_1_TO_BUFFER: out STD_LOGIC;
		MC_SINGLE_REC_STAR_E_CH_TO_1405: out STD_LOGIC;
		MC_UNIT_NU_2_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_SELECT_NO_2_TO_BUFFER: out STD_LOGIC;
		MC_FULL_TRACK_WITHOUT_IA_STAR_1405_E_CH: out STD_LOGIC;
		MC_UNIT_NU_3_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_SELECT_NO_3_TO_BUFFER: out STD_LOGIC;
		MC_WRITE_CHECK_STAR_E_CH_TO_1405: out STD_LOGIC;
		MC_UNIT_NU_4_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_WRITE_ADDR_STAR_E_CH_TO_1405: out STD_LOGIC;
		MC_UNIT_NU_5_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_UNIT_NU_6_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_UNIT_NU_7_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_UNIT_NU_8_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MC_UNIT_NU_9_TO_TAU_STAR_E_CH: out STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_0: out STD_LOGIC;
		MC_UNIT_NU_0_TO_TAU_STAR_F_CH: out STD_LOGIC;
		PS_F_CH_UNIT_NUMBER_0: out STD_LOGIC;
		MC_SEEK_STAR_F_CH_1405: out STD_LOGIC;
		MC_UNIT_NU_1_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_1: out STD_LOGIC;
		PS_F_CH_UNIT_NUMBER_1: out STD_LOGIC;
		MC_SINGLE_REC_STAR_F_CH_TO_1405: out STD_LOGIC;
		MC_UNIT_NU_2_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_2: out STD_LOGIC;
		MC_FULL_TRACK_WITHOUT_IA_STAR_1405_F_CH: out STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_3: out STD_LOGIC;
		MC_UNIT_NU_3_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MC_WRITE_CHECK_STAR_F_CH_TO_1405: out STD_LOGIC;
		MC_UNIT_NU_4_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MC_WRITE_ADDR_STAR_F_CH_TO_1405: out STD_LOGIC;
		MC_UNIT_NU_5_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MC_UNIT_NU_6_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MC_UNIT_NU_7_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MC_UNIT_NU_8_TO_TAU_STAR_F_CH: out STD_LOGIC;
		MC_UNIT_NU_9_TO_TAU_STAR_F_CH: out STD_LOGIC;
		PS_E_CH_OUTPUT_MODE: out STD_LOGIC;
		PS_E_CH_INPUT_MODE: out STD_LOGIC;
		MC_OUTPUT_MODE_TO_BUFFER: out STD_LOGIC;
		MC_INPUT_MODE_TO_BUFFER: out STD_LOGIC;
		MC_OUTPUT_OP_TO_1301_STAR_E_CH: out STD_LOGIC;
		MC_OUTPUT_OP_TO_1405_STAR_E_CH: out STD_LOGIC;
		MC_INPUT_OP_TO_1405_STAR_E_CH: out STD_LOGIC;
		MC_INPUT_OP_TO_1301_STAR_E_CH: out STD_LOGIC;
		MS_E_CH_MOVE_MODE: out STD_LOGIC;
		MS_E_CH_LOAD_MODE: out STD_LOGIC;
		MS_E_CH_INTERLOCK: out STD_LOGIC;
		MC_LOAD_MODE_TO_1301_STAR_E_CH: out STD_LOGIC;
		MC_LOAD_MODE_TO_1405_STAR_E_CH: out STD_LOGIC;
		PS_SET_E2_REG: out STD_LOGIC;
		PS_SET_E1_REG: out STD_LOGIC;
		PS_F_CH_OUTPUT_MODE: out STD_LOGIC;
		PS_F_CH_INPUT_MODE: out STD_LOGIC;
		MS_INPUT_MODE_F_CH: out STD_LOGIC;
		MC_INPUT_OP_TO_1405_STAR_F_CH: out STD_LOGIC;
		MC_INPUT_OP_TO_1301_STAR_F_CH: out STD_LOGIC;
		MS_F_CH_INPUT_MODE: out STD_LOGIC;
		MC_OUTPUT_OP_TO_1405_STAR_F_CH: out STD_LOGIC;
		MC_OUTPUT_OP_TO_1301_STAR_F_CH: out STD_LOGIC;
		MS_F_CH_LOAD_MODE: out STD_LOGIC;
		PS_F_CH_INTERLOCK: out STD_LOGIC;
		MC_LOAD_MODE_TO_1301_STAR_F_CH: out STD_LOGIC;
		MC_LOAD_MODE_TO_1405_STAR_F_CH: out STD_LOGIC;
		PS_SET_F1_REG: out STD_LOGIC;
		PS_SET_F2_REG: out STD_LOGIC;
		TW_CPU_TO_F_CH_TAU_C_BIT: out STD_LOGIC;
		MS_MASTER_ERROR: out STD_LOGIC;
		MS_MASTER_ERROR_STAR_AUTS_STAR: out STD_LOGIC;
		PS_MASTER_ERROR: out STD_LOGIC;
		PS_INTERRUPT_REQ_STAR_AUTS_STAR: out STD_LOGIC;
		PS_Y_OP_DOT_TEST_RESET: out STD_LOGIC;
		PS_INTERRUPT_TEST_OP_CODE: out STD_LOGIC;
		MS_I_OP_DOT_I_CYCLE_DOT_C: out STD_LOGIC;
		PS_I_OP_DOT_I_CYCLE_DOT_E: out STD_LOGIC;
		MY_MEM_AR_NOT_TP0B_JRJ: out STD_LOGIC;
		MY_MEM_AR_NOT_TP1B_JRJ: out STD_LOGIC;
		MY_MEM_AR_NOT_TP2B_JRJ: out STD_LOGIC;
		MY_MEM_AR_NOT_TP8B_JRJ: out STD_LOGIC;
		MY_MEM_AR_NOT_TP4B_JRJ: out STD_LOGIC;
		MV_GATE_X_LSMS_YY00_09_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY00_09_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY10_19_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY10_19_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY20_29_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY20_29_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY30_39_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY30_39_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY40_49_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY40_49_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY50_59_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY50_59_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY60_60_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY60_69_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY70_79_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY70_79_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY80_89_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY80_89_B: out STD_LOGIC;
		MV_GATE_X_LSMS_YY90_99_A: out STD_LOGIC;
		MV_GATE_X_LSMS_YY90_99_B: out STD_LOGIC;
		MY_MEM_AR_NOT_HP8B_Z: out STD_LOGIC;
		MY_MEM_AR_NOT_HP4B_Z: out STD_LOGIC;
		MY_MEM_AR_NOT_HP2B_Z: out STD_LOGIC;
		MY_MEM_AR_NOT_HP1B_Z: out STD_LOGIC;
		MY_MEM_AR_NOT_HP0B_Z: out STD_LOGIC;
		MY_GATE_Y_LSMS_00_09XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_00_09XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_10_19XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_10_19XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_20_29XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_20_29XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_30_39XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_30_39XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_40_49XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_40_49XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_50_59XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_50_59XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_60_69XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_60_69XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_70_79XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_70_79XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_80_89XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_80_89XX_B: out STD_LOGIC;
		MY_GATE_Y_LSMS_90_99XX_A: out STD_LOGIC;
		MY_GATE_Y_LSMS_90_99XX_B: out STD_LOGIC;
		MY_X_RD_1: out STD_LOGIC;
		MY_B_DATA_REG_RESET: out STD_LOGIC;
		PY_START_READ: out STD_LOGIC;
		MY_X_WR_1: out STD_LOGIC;
		PY_START_WRITE: out STD_LOGIC;
		MY_LOAD_MEMORY_Z: out STD_LOGIC;
		MY_REGEN_MEMORY_Z: out STD_LOGIC;
		PY_1ST_CHECK_TEST_Z: out STD_LOGIC;
		PY_2ND_CHECK_TEST_Z: out STD_LOGIC;
		PY_COMPUTER_RESET: out STD_LOGIC;
		PS_DENSITY_SW_556_OR_200_CH_1: out STD_LOGIC;
		PS_DENSITY_SW_800_OR_556_CH_1: out STD_LOGIC;
		PS_DENSITY_SW_556_OR_200_CH_2: out STD_LOGIC;
		PS_DENSITY_SW_800_OR_556_CH_2: out STD_LOGIC;
		MC_DISK_WRITE_NORMAL_STAR_F_CH: out STD_LOGIC;
		MC_DISK_WRITE_NORMAL_STAR_E_CH: out STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO: out STD_LOGIC;
		PS_LOGIC_STEP_OR_IE_OR_STG_CY_STAR_AUTS_STAR: out STD_LOGIC;
		PS_CONS_CLOCK_1_POS: out STD_LOGIC;
		PS_CONS_CLOCK_3_POS_1: out STD_LOGIC;
		MS_CONSOLE_CHECK_STROBE: out STD_LOGIC;
		PW_UPPER_CASE_SHIFT_SOLENOID: out STD_LOGIC;
		PW_LOWER_CASE_SHIFT_SOLENOID: out STD_LOGIC;
		PW_CONS_PRINTER_R1_SOLENOID: out STD_LOGIC;
		PW_CONS_PRINTER_R2A_SOLENOID: out STD_LOGIC;
		PW_CONS_PRINTER_R2_SOLENOID: out STD_LOGIC;
		PW_CONS_PRINTER_R5_SOLENOID: out STD_LOGIC;
		PW_CONS_PRINTER_T1_SOLENOID: out STD_LOGIC;
		PW_CONS_PRINTER_T2_SOLENOID: out STD_LOGIC;
		PW_CONS_PRINTER_CHK_SOLENOID: out STD_LOGIC;
		PW_BACKSPACE_SOLENOID: out STD_LOGIC;
		PW_CARRIAGE_RETURN_SOLENOID: out STD_LOGIC;
		PW_SPACE_SOLENOID: out STD_LOGIC;
		MW_KEYBOARD_LOCK_SOLENOID: out STD_LOGIC;
		LAMP_15A1K24: out STD_LOGIC;
		LAMP_15A1A16: out STD_LOGIC;
		LAMP_15A1C16: out STD_LOGIC;
		LAMP_15A1E16: out STD_LOGIC;
		LAMP_15A1F16: out STD_LOGIC;
		LAMP_15A1K23: out STD_LOGIC;
		LAMP_15A1H14: out STD_LOGIC;
		LAMP_15A1K14: out STD_LOGIC;
		LAMP_15A1H16: out STD_LOGIC;
		LAMP_15A1K15: out STD_LOGIC;
		LAMP_15A1H15: out STD_LOGIC;
		LAMP_15A1E17: out STD_LOGIC;
		LAMP_15A1F17: out STD_LOGIC;
		LAMP_15A1A17: out STD_LOGIC;
		LAMP_15A1C17: out STD_LOGIC;
		LAMP_15A1H17: out STD_LOGIC;
		LAMP_15A1B14: out STD_LOGIC;
		LAMP_15A1K16: out STD_LOGIC;
		LAMP_15A1C15: out STD_LOGIC;
		LAMP_15A1K17: out STD_LOGIC;
		LAMP_15A1E21: out STD_LOGIC;
		LAMP_11C8K07: out STD_LOGIC;
		LAMP_11C8J07: out STD_LOGIC;
		LAMP_11C8H07: out STD_LOGIC;
		LAMP_11C8G07: out STD_LOGIC;
		LAMP_11C8F07: out STD_LOGIC;
		LAMP_11C8A02: out STD_LOGIC;
		LAMP_11C8B02: out STD_LOGIC;
		LAMP_11C8A01: out STD_LOGIC;
		LAMP_11C8B01: out STD_LOGIC;
		LAMP_15A1K20: out STD_LOGIC;
		LAMP_11C8C14: out STD_LOGIC;
		LAMP_11C8D14: out STD_LOGIC;
		LAMP_11C8E14: out STD_LOGIC;
		LAMP_11C8F14: out STD_LOGIC;
		LAMP_15A1E14: out STD_LOGIC;
		LAMP_15A1F14: out STD_LOGIC;
		LAMP_15A1A14: out STD_LOGIC;
		LAMP_15A1E15: out STD_LOGIC;
		LAMP_15A1F15: out STD_LOGIC;
		LAMP_15A1A15: out STD_LOGIC;
		LAMP_15A1C11: out STD_LOGIC;
		LAMP_15A1K12: out STD_LOGIC;
		LAMP_15A1F11: out STD_LOGIC;
		LAMP_15A1E11: out STD_LOGIC;
		LAMP_15A1A11: out STD_LOGIC;
		LAMP_15A1G08: out STD_LOGIC;
		LAMP_15A1H08: out STD_LOGIC;
		LAMP_15A1J08: out STD_LOGIC;
		LAMP_15A1K08: out STD_LOGIC;
		LAMP_15A1H12: out STD_LOGIC;
		LAMP_15A1F12: out STD_LOGIC;
		LAMP_15A1A12: out STD_LOGIC;
		LAMP_15A1E12: out STD_LOGIC;
		LAMP_15A1C12: out STD_LOGIC;
		LAMP_11C8A12: out STD_LOGIC;
		LAMP_15A1A19: out STD_LOGIC;
		LAMP_11C8A13: out STD_LOGIC;
		LAMP_15A1C19: out STD_LOGIC;
		LAMP_15A1B19: out STD_LOGIC;
		LAMP_11C8A10: out STD_LOGIC;
		LAMP_15A1H20: out STD_LOGIC;
		LAMP_15A1H19: out STD_LOGIC;
		LAMP_15A1F19: out STD_LOGIC;
		LAMP_11C8A07: out STD_LOGIC;
		LAMP_15A1E20: out STD_LOGIC;
		LAMP_15A1F20: out STD_LOGIC;
		LAMP_15A1C20: out STD_LOGIC;
		LAMP_15A1V01: out STD_LOGIC;
		LAMP_15A1B15: out STD_LOGIC;
		LAMP_15A1W01: out STD_LOGIC;
		LAMP_15A1W04: out STD_LOGIC;
		LAMP_15A2K03: out STD_LOGIC;
		LAMP_15A2K05: out STD_LOGIC;
		LAMP_15A1K22: out STD_LOGIC;
		LAMP_15A1K21: out STD_LOGIC;
		LAMP_11C8A04: out STD_LOGIC;
		LAMP_11C8B05: out STD_LOGIC;
		LAMP_11C8B04: out STD_LOGIC;
		LAMP_11C8A05: out STD_LOGIC;
		PS_I_RING_HDL_BUS: out STD_LOGIC_VECTOR (12 downTo 0);
		PS_OP_MOD_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_OP_MOD_REG_NOT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_MEM_AR_NOT_UP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_UP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_TP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_TP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_HP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_HP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_THP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_THP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_TTHP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		PS_A_CH_NOT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_ASSEMBLY_CH_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_E_CH_UNIT_STAR_1301_STAR_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_E_CH_U_SEL_REG_NOT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_E_CH_U_SEL_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_F_CH_UNIT_STAR_1301_STAR_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_F_CH_U_SEL_REG_NOT_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_F_CH_U_SEL_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_E2_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_E_CH_TAU_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_I_O_SYNC_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_E_CH_1301_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_E_CH_1405_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PS_F2_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MS_F2_REG_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_F_CH_TAU_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_F_CH_1301_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_F_CH_1405_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		PV_X_LSMS_DRV_IN_BUS: out STD_LOGIC_VECTOR (15 downTo 0);
		PV_Y_LSMS_DRV_IN_BUS: out STD_LOGIC_VECTOR (15 downTo 0);
		MV_INH_CHAR_0_D1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MV_INH_CHAR_0_B1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MV_INH_CHAR_1_D1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MV_INH_CHAR_1_B1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MV_INH_CHAR_2_D1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MV_INH_CHAR_2_B1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MV_INH_CHAR_3_D1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MV_INH_CHAR_3_B1_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MY_ASSEMBLY_CH_Z_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_LOGIC_GATE_RING: out STD_LOGIC_VECTOR (10 downTo 1);
		LAMPS_IRING: out STD_LOGIC_VECTOR (12 downTo 0);
		LAMPS_CYCLE_CE: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_CYCLE_CONSOLE: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_SCAN: out STD_LOGIC_VECTOR (3 downTo 0);
		LAMPS_OPREG_CE: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_OPMOD_CE: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_MAR_UP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_TP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_HP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_THP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_TTHP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_ARING: out STD_LOGIC_VECTOR (6 downTo 1);
		LAMPS_B_CH: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_A_CH: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_ASSM_CH_NOT: out STD_LOGIC_VECTOR (7 downTo 0);
		LAMPS_ASSM_CH: out STD_LOGIC_VECTOR (7 downTo 0));
end IntegrationTest3;


ARCHITECTURE structural of IntegrationTest3 is

	 signal PS_OSCILLATOR: STD_LOGIC;
	 signal PP_SPECIAL_OR_12V_FOR_REL_DRIVERS: STD_LOGIC;
	 signal PS_OSCILLATOR_DELAYED: STD_LOGIC;
	 signal PS_1401_STOP_AND_WAIT: STD_LOGIC;
	 signal PS_1401_COND_TEST_OP_CODE: STD_LOGIC;
	 signal PS_B_CH_WM_BIT_1: STD_LOGIC;
	 signal PS_STOP_LATCH: STD_LOGIC;
	 signal MS_F_CH_IN_PROCESS: STD_LOGIC;
	 signal MS_E_CH_IN_PROCESS: STD_LOGIC;
	 signal PS_1ST_CLOCK_PULSE_PRIME: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_1: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_2: STD_LOGIC;
	 signal PS_STOPPED_DOT_NOT_IN_PROCESS: STD_LOGIC;
	 signal PS_LOGIC_RING_ON_ADVANCE_1: STD_LOGIC;
	 signal PS_LOGIC_RING_OFF_ADVANCE_1: STD_LOGIC;
	 signal PS_LOGIC_RING_ON_ADVANCE_2: STD_LOGIC;
	 signal PS_LOGIC_RING_OFF_ADVANCE_2: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_3: STD_LOGIC;
	 signal PS_LOGIC_GATE_E_OR_V: STD_LOGIC;
	 signal MS_LOGIC_GATE_W: STD_LOGIC;
	 signal MS_LAST_LOGIC_GATE_1: STD_LOGIC;
	 signal MS_LOGIC_GATE_A_1: STD_LOGIC;
	 signal MS_LOGIC_GATE_R: STD_LOGIC;
	 signal PS_EARLY_LAST_GATE_I_O: STD_LOGIC;
	 signal MS_ANY_LAST_GATE: STD_LOGIC;
	 signal PS_ANY_LAST_GATE: STD_LOGIC;
	 signal PS_LOGIC_GATE_Z: STD_LOGIC;
	 signal MS_LOGIC_GATE_Z: STD_LOGIC;
	 signal PS_X_CYCLE: STD_LOGIC;
	 signal MS_LOGIC_GATE_H: STD_LOGIC;
	 signal MS_LOGIC_GATE_K: STD_LOGIC;
	 signal MS_LOGIC_GATE_J: STD_LOGIC;
	 signal PS_I_CYCLE: STD_LOGIC;
	 signal PS_INDEX_GATE: STD_LOGIC;
	 signal PS_INSN_RO_GATE: STD_LOGIC;
	 signal MS_LOGIC_GATE_A: STD_LOGIC;
	 signal MS_PROGRAM_RESET_3: STD_LOGIC;
	 signal PS_E_CYCLE_REQUIRED: STD_LOGIC;
	 signal PS_F_CYCLE_REQUIRED: STD_LOGIC;
	 signal PS_COMP_DISABLE_CYCLE: STD_LOGIC;
	 signal PS_LOGIC_GATE_A_1: STD_LOGIC;
	 signal PS_LOGIC_GATE_A: STD_LOGIC;
	 signal PS_LOGIC_GATE_A_CONTROL: STD_LOGIC;
	 signal PS_LOGIC_GATE_B_1: STD_LOGIC;
	 signal MS_LOGIC_GATE_B: STD_LOGIC;
	 signal PS_LOGIC_GATE_B: STD_LOGIC;
	 signal PS_LOGIC_GATE_C: STD_LOGIC;
	 signal MS_LOGIC_GATE_C: STD_LOGIC;
	 signal MS_LOGIC_GATE_C_1: STD_LOGIC;
	 signal MS_LOGIC_GATE_D: STD_LOGIC;
	 signal PS_LOGIC_GATE_D: STD_LOGIC;
	 signal PS_LOGIC_GATE_C_OR_D: STD_LOGIC;
	 signal MS_LOGIC_GATE_E: STD_LOGIC;
	 signal PS_LOGIC_GATE_E: STD_LOGIC;
	 signal PS_LOGIC_GATE_E_2: STD_LOGIC;
	 signal MS_LOGIC_GATE_E_1: STD_LOGIC;
	 signal MY_LOGIC_GATE_E: STD_LOGIC;
	 signal PS_LOGIC_GATE_F_1: STD_LOGIC;
	 signal MS_LOGIC_GATE_F: STD_LOGIC;
	 signal MY_LOGIC_GATE_F_1: STD_LOGIC;
	 signal MS_LOGIC_GATE_F_1: STD_LOGIC;
	 signal PS_LOGIC_GATE_F: STD_LOGIC;
	 signal PS_LAST_LOGIC_GATE_1: STD_LOGIC;
	 signal MS_LOGIC_GATE_G: STD_LOGIC;
	 signal PS_LOGIC_GATE_G: STD_LOGIC;
	 signal PS_LOGIC_GATE_H: STD_LOGIC;
	 signal PS_LOGIC_GATE_J: STD_LOGIC;
	 signal PS_LOGIC_GATE_K: STD_LOGIC;
	 signal PS_E_CH_OVLP_IN_PROCESS: STD_LOGIC;
	 signal PS_F_CH_OVLP_IN_PROCESS: STD_LOGIC;
	 signal PS_LOGIC_GATE_R: STD_LOGIC;
	 signal MS_LOGIC_GATE_A_DOT_R_CHECK: STD_LOGIC;
	 signal MS_LOGIC_GATE_S: STD_LOGIC;
	 signal PS_LOGIC_GATE_S: STD_LOGIC;
	 signal MS_LOGIC_GATE_T: STD_LOGIC;
	 signal PS_LOGIC_GATE_T: STD_LOGIC;
	 signal MS_LOGIC_GATE_U: STD_LOGIC;
	 signal PS_LOGIC_GATE_U: STD_LOGIC;
	 signal MS_PROGRAM_RESET_5: STD_LOGIC;
	 signal MS_LOGIC_GATE_V: STD_LOGIC;
	 signal PS_LOGIC_GATE_V: STD_LOGIC;
	 signal PS_LOGIC_GATE_W: STD_LOGIC;
	 signal MY_READ_CALL: STD_LOGIC;
	 signal PS_LOGIC_GATE_A_OR_R: STD_LOGIC;
	 signal PS_LOGIC_GATE_S_OR_T: STD_LOGIC;
	 signal PS_LOGIC_GATE_U_OR_V_OR_W: STD_LOGIC;
	 signal PS_LOGIC_GATE_B_OR_S: STD_LOGIC;
	 signal MS_LOGIC_GATE_B_OR_S: STD_LOGIC;
	 signal MS_LOGIC_GATE_C_OR_T: STD_LOGIC;
	 signal PS_LOGIC_GATE_C_OR_T: STD_LOGIC;
	 signal MY_LOGIC_GATE_D_OR_U: STD_LOGIC;
	 signal MS_LOGIC_GATE_D_OR_U: STD_LOGIC;
	 signal PS_LOGIC_GATE_F_OR_W: STD_LOGIC;
	 signal MY_LOGIC_GATE_B_OR_S: STD_LOGIC;
	 signal MY_LOGIC_GATE_C_OR_T: STD_LOGIC;
	 signal MY_LOGIC_GATE_E_OR_V: STD_LOGIC;
	 signal MY_LOGIC_GATE_F_OR_W: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_3_JRJ: STD_LOGIC;
	 signal PS_I_RING_CTRL: STD_LOGIC;
	 signal MS_I_RING_CTRL: STD_LOGIC;
	 signal MS_PROGRAM_RESET_1: STD_LOGIC;
	 signal MS_I_RING_ADV: STD_LOGIC;
	 signal PS_I_RING_RESET: STD_LOGIC;
	 signal MS_I_RING_OP_TIME: STD_LOGIC;
	 signal PS_I_RING_OFF_ADVANCE_1: STD_LOGIC;
	 signal PS_I_RING_OFF_ADVANCE_2: STD_LOGIC;
	 signal PS_I_RING_ON_ADVANCE_1: STD_LOGIC;
	 signal MS_I_RING_RESET_1: STD_LOGIC;
	 signal MS_I_RING_RESET_2: STD_LOGIC;
	 signal PS_I_RING_ON_ADVANCE_2: STD_LOGIC;
	 signal MS_I_RING_1_TIME: STD_LOGIC;
	 signal MS_I_RING_1_TIME_1: STD_LOGIC;
	 signal MS_I_RING_2_TIME: STD_LOGIC;
	 signal MS_I_RING_3_TIME: STD_LOGIC;
	 signal MS_I_RING_4_TIME: STD_LOGIC;
	 signal MS_I_RING_5_TIME: STD_LOGIC;
	 signal MS_I_RING_6_TIME: STD_LOGIC;
	 signal MS_I_RING_7_TIME: STD_LOGIC;
	 signal MS_I_RING_8_TIME: STD_LOGIC;
	 signal MS_I_RING_9_TIME: STD_LOGIC;
	 signal MS_I_RING_10_TIME: STD_LOGIC;
	 signal MS_I_RING_11_TIME: STD_LOGIC;
	 signal PS_I_RING_12_TIME_STAR_1311_STAR: STD_LOGIC;
	 signal MS_I_RING_3_AND_1401_MODE: STD_LOGIC;
	 signal PS_1401_MODE_1: STD_LOGIC;
	 signal PS_I_RING_3_OR_8_TIME: STD_LOGIC;
	 signal PS_I_RING_4_OR_9_TIME: STD_LOGIC;
	 signal PS_I_RING_5_OR_10_TIME: STD_LOGIC;
	 signal PS_I_RING_1_OR_6_TIME: STD_LOGIC;
	 signal PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8: STD_LOGIC;
	 signal PS_I_RING_7_OR_1401_6_OR_8: STD_LOGIC;
	 signal PS_I_RING_6_OR_1401_AND_8_TIME: STD_LOGIC;
	 signal PS_I_RING_2_OR_7_TIME: STD_LOGIC;
	 signal PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME: STD_LOGIC;
	 signal PS_I_RING_1_OR_1401_AND_3_TIME: STD_LOGIC;
	 signal PS_I_RING_1_OR_2_OR_3_OR_4_TIME: STD_LOGIC;
	 signal PS_I_RING_6_OR_7_OR_8_OR_9_TIME: STD_LOGIC;
	 signal PS_1ST_ADDRESS: STD_LOGIC;
	 signal PS_2ND_ADDRESS: STD_LOGIC;
	 signal MS_LOGIC_GATE_EARLY_S: STD_LOGIC;
	 signal MS_1ST_CLOCK_PULSE_CLAMPED_A: STD_LOGIC;
	 signal PS_LOGIC_GATE_EARLY_F: STD_LOGIC;
	 signal MS_E_CYCLE_REQUIRED: STD_LOGIC;
	 signal MS_F_CYCLE_REQUIRED: STD_LOGIC;
	 signal PS_LOGIC_GATE_SPECIAL_A: STD_LOGIC;
	 signal PS_LOGIC_GATE_SPECIAL_A_1: STD_LOGIC;
	 signal PS_B_TO_LAST_LOGIC_GATE: STD_LOGIC;
	 signal PS_LOGIC_GATE_EARLY_S: STD_LOGIC;
	 signal MS_PROGRAM_RES_OR_S_LOGIC_GATE: STD_LOGIC;
	 signal PS_A_CYCLE_CTRL: STD_LOGIC;
	 signal MS_B_CYCLE: STD_LOGIC;
	 signal MS_A_CYCLE_CTRL: STD_LOGIC;
	 signal PS_A_CYCLE: STD_LOGIC;
	 signal MS_A_CYCLE: STD_LOGIC;
	 signal PS_A_OR_B_CYCLE: STD_LOGIC;
	 signal PS_B_CYCLE_CTRL: STD_LOGIC;
	 signal MS_B_CYCLE_CTRL: STD_LOGIC;
	 signal MS_E_CYCLE_CTRL: STD_LOGIC;
	 signal MS_F_CYCLE_CTRL: STD_LOGIC;
	 signal PS_B_CYCLE: STD_LOGIC;
	 signal PS_B_CYCLE_1: STD_LOGIC;
	 signal PS_B_OR_E_OR_F_CYCLE_CTRL: STD_LOGIC;
	 signal MS_CONTROL_REG_DISABLE: STD_LOGIC;
	 signal PS_I_CYCLE_CTRL: STD_LOGIC;
	 signal MS_I_CYCLE_CTRL: STD_LOGIC;
	 signal MS_I_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	 signal MS_I_CYCLE: STD_LOGIC;
	 signal MS_CONSOLE_SET_START_CND: STD_LOGIC;
	 signal MS_CONS_RESET_START_CONDITION: STD_LOGIC;
	 signal PS_X_CYCLE_CTRL: STD_LOGIC;
	 signal MS_X_CYCLE_CTRL: STD_LOGIC;
	 signal MS_X_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	 signal MS_X_CYCLE: STD_LOGIC;
	 signal PS_C_CYCLE_CTRL: STD_LOGIC;
	 signal MS_C_CYCLE_CTRL: STD_LOGIC;
	 signal MS_C_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	 signal PS_C_CYCLE: STD_LOGIC;
	 signal PS_C_CYCLE_1: STD_LOGIC;
	 signal MS_C_CYCLE: STD_LOGIC;
	 signal PS_A_OR_C_CYCLE: STD_LOGIC;
	 signal MS_F_CYCLE: STD_LOGIC;
	 signal MS_E_CYCLE: STD_LOGIC;
	 signal PS_D_CYCLE_CTRL: STD_LOGIC;
	 signal MS_D_CYCLE_CTRL: STD_LOGIC;
	 signal MS_D_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	 signal PS_D_CYCLE: STD_LOGIC;
	 signal PS_C_OR_D_CYCLE: STD_LOGIC;
	 signal PS_B_OR_E_OR_F_CYCLE: STD_LOGIC;
	 signal PS_B_OR_D_CYCLE: STD_LOGIC;
	 signal PS_SET_A_CYCLE_CTRL: STD_LOGIC;
	 signal PS_NEXT_TO_LAST_LOGIC_GATE: STD_LOGIC;
	 signal PS_SET_C_CYCLE_CTRL: STD_LOGIC;
	 signal PS_C_OR_D_CYCLE_CTRL: STD_LOGIC;
	 signal MS_1401_I_O_SET_BRANCH_CNDS: STD_LOGIC;
	 signal PS_SET_B_CYCLE_CTRL: STD_LOGIC;
	 signal PS_SET_D_CYCLE_CTRL: STD_LOGIC;
	 signal MS_DISPLAY_ROUTINE: STD_LOGIC;
	 signal MS_ALTER_ROUTINE: STD_LOGIC;
	 signal PS_CONSOLE_STROBE: STD_LOGIC;
	 signal MS_DISPLAY_OR_ALTER: STD_LOGIC;
	 signal PS_DISPLAY_OR_ALTER: STD_LOGIC;
	 signal MS_DISPLAY_OR_ALTER_SET_2ND_SCAN: STD_LOGIC;
	 signal MS_I_O_LAST_EX_DOT_Z: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CYCLE: STD_LOGIC;
	 signal PS_NEXT_TO_AND_LAST_LOGIC_GATE: STD_LOGIC;
	 signal MS_ANY_CHECK_TEST: STD_LOGIC;
	 signal PS_SET_I_CYCLE_CTRL: STD_LOGIC;
	 signal PS_NOT_INTR_START: STD_LOGIC;
	 signal PS_STORAGE_SCAN_ROUTINE: STD_LOGIC;
	 signal PS_CONS_PRINTER_STROBE: STD_LOGIC;
	 signal PS_I_O_LAST_EX_CYCLE: STD_LOGIC;
	 signal PS_PROCESS_ROUTINE: STD_LOGIC;
	 signal PS_SET_X_CYCLE_CTRL: STD_LOGIC;
	 signal MS_LAST_EX_DOT_NEXT_TO_LAST: STD_LOGIC;
	 signal PS_COMPARE_OP_CODE: STD_LOGIC;
	 signal MS_STOP_AT_F_TLU: STD_LOGIC;
	 signal MS_B_CYCLE_DOT_NO_SCAN: STD_LOGIC;
	 signal PS_1401_STORE_A_AR_OP_CODE: STD_LOGIC;
	 signal MS_MPLY_OP_CODE: STD_LOGIC;
	 signal MS_FILE_OP: STD_LOGIC;
	 signal PS_STOP_AT_F_STAR_ARITH: STD_LOGIC;
	 signal MS_STORE_ADDR_REGS_OP_CODE: STD_LOGIC;
	 signal MS_1401_COND_TEST_DOT_I9: STD_LOGIC;
	 signal PS_STOP_AT_F_JRJ: STD_LOGIC;
	 signal MS_STORAGE_SCAN_LOAD: STD_LOGIC;
	 signal MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY: STD_LOGIC;
	 signal MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: STD_LOGIC;
	 signal PS_STOP_AT_F_ON_B_CY_OPS: STD_LOGIC;
	 signal MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT: STD_LOGIC;
	 signal MV_STORAGE_SCAN_REGEN_MODE: STD_LOGIC;
	 signal MS_INTERRUPT_DOT_B_CYCLE: STD_LOGIC;
	 signal MS_MPLY_DOT_3_DOT_D: STD_LOGIC;
	 signal MS_WORD_MARK_OP_DOT_A_CYCLE: STD_LOGIC;
	 signal MS_WORD_MARK_OP_DOT_B_CYCLE: STD_LOGIC;
	 signal PS_STOP_AT_F: STD_LOGIC;
	 signal MS_STOP_AT_F_DOT_B_CYCLE: STD_LOGIC;
	 signal MS_STORAGE_SCAN_RGEN: STD_LOGIC;
	 signal PS_STOP_AT_F_ON_B_CY_OP_CODES: STD_LOGIC;
	 signal MS_STOP_AT_F_DOT_LOGIC_GATE_D: STD_LOGIC;
	 signal MS_STOP_AT_H_DOT_LOGIC_GATE_F: STD_LOGIC;
	 signal MS_STOP_AT_G_DOT_LOGIC_GATE_E: STD_LOGIC;
	 signal MS_STOP_AT_J_DOT_LOGIC_GATE_G: STD_LOGIC;
	 signal MS_STOP_AT_K_DOT_LOGIC_GATE_H: STD_LOGIC;
	 signal PS_LAST_LOGIC_GATE_2: STD_LOGIC;
	 signal MS_OUTPUT_CYCLE: STD_LOGIC;
	 signal PS_STOP_AT_H_ON_B_CYCLE_OPS: STD_LOGIC;
	 signal MS_FILE_OP_DOT_D_CYCLE: STD_LOGIC;
	 signal PS_1ST_SCAN: STD_LOGIC;
	 signal MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE: STD_LOGIC;
	 signal MS_INPUT_CYCLE: STD_LOGIC;
	 signal PS_STOP_AT_J_ON_B_CY_OP_CODES: STD_LOGIC;
	 signal MS_STOP_AT_J_TLU: STD_LOGIC;
	 signal PS_STORE_ADDR_REGS_OP_CODE: STD_LOGIC;
	 signal PS_1401_STORE_AR_OP_CODES: STD_LOGIC;
	 signal MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN: STD_LOGIC;
	 signal PS_STOP_AT_H: STD_LOGIC;
	 signal PS_STOP_AT_J: STD_LOGIC;
	 signal PS_A_RING_4_TIME: STD_LOGIC;
	 signal MS_ADDRESS_SET_ROUTINE: STD_LOGIC;
	 signal PS_STOP_AT_K: STD_LOGIC;
	 signal PS_A_CH_NOT_RECORD_MARK: STD_LOGIC;
	 signal PS_A_CH_NOT_GROUP_MARK_DOT_WM: STD_LOGIC;
	 signal PS_B_CH_NOT_WM_BIT: STD_LOGIC;
	 signal PS_DATA_MOVE_TAKE_A_CYCLE: STD_LOGIC;
	 signal PS_LAST_INSN_RO_CYCLE_1: STD_LOGIC;
	 signal PS_A_CY_FIRST_OP_CODES: STD_LOGIC;
	 signal PS_DATA_MOVE_OP_CODE: STD_LOGIC;
	 signal MS_DATA_MOVE_LAST_EX_CYCLE: STD_LOGIC;
	 signal PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR: STD_LOGIC;
	 signal PS_EDIT_USE_A_CH_NU: STD_LOGIC;
	 signal PS_MOVE_ZERO_SUP_OP_CODE: STD_LOGIC;
	 signal MS_TLU_SET_A_CYCLE_CTRL_B: STD_LOGIC;
	 signal MS_CMP_MODE_SET_A_CYCLE_CTRL_A: STD_LOGIC;
	 signal PS_BODY_LATCH: STD_LOGIC;
	 signal PS_A_RING_2_OR_3_TIME: STD_LOGIC;
	 signal MS_DATA_MOVE_A_CYCLE_CTRL_SET: STD_LOGIC;
	 signal MS_EDIT_SET_A_CYCLE_CTRL: STD_LOGIC;
	 signal MS_SET_A_CYCLE_CTRL_ON_Z_OP: STD_LOGIC;
	 signal MS_STORE_AR_SET_A_CYCLE_CTRL_A: STD_LOGIC;
	 signal MS_STORE_AR_SET_A_CYCLE_CTRL_B: STD_LOGIC;
	 signal PS_MPLY_OR_DIV_OP_CODES: STD_LOGIC;
	 signal PS_B_CH_WM_BIT_2: STD_LOGIC;
	 signal PS_TABLE_SEARCH_OP_CODE: STD_LOGIC;
	 signal PS_A_RING_6_TIME: STD_LOGIC;
	 signal MS_1401_MODE_1: STD_LOGIC;
	 signal PS_A_RING_2_OR_3_OR_4_OR_5_TIME: STD_LOGIC;
	 signal MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1: STD_LOGIC;
	 signal PS_UNITS_LATCH: STD_LOGIC;
	 signal MS_LAST_I_CYCLE_B: STD_LOGIC;
	 signal MS_G_OP_SET_C_CYCLE_CTRL_B: STD_LOGIC;
	 signal MS_STORE_AR_SET_C_CYCLE_CTRL_A: STD_LOGIC;
	 signal MS_STORE_AR_SET_C_CYCLE_CTRL_B: STD_LOGIC;
	 signal PS_SET_D_CYCLE_CTRL_STAR_ARITH: STD_LOGIC;
	 signal MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal PS_ARITH_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y: STD_LOGIC;
	 signal PS_ALTER_ROUTINE: STD_LOGIC;
	 signal PS_2ND_SCAN: STD_LOGIC;
	 signal MS_CYCLE_CHECK_ERROR: STD_LOGIC;
	 signal MS_NO_LAST_GATE: STD_LOGIC;
	 signal MS_ALT_ROUTINE_DOT_2ND_SCAN: STD_LOGIC;
	 signal PS_INSTRUCTION_CHECK_GATE: STD_LOGIC;
	 signal PS_B_CY_FIRST_OP_CODES: STD_LOGIC;
	 signal MS_START_INTERRUPT: STD_LOGIC;
	 signal PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR: STD_LOGIC;
	 signal PS_SET_B_CYCLE_CTRL_STAR_BR_OPS: STD_LOGIC;
	 signal PS_WORD_MARK_OP_CODES: STD_LOGIC;
	 signal PS_B_CH_Q: STD_LOGIC;
	 signal PS_EDIT_OP_CODE: STD_LOGIC;
	 signal PS_A_CH_WM_BIT: STD_LOGIC;
	 signal MS_EDIT_SET_B_CYCLE_CTRL_E: STD_LOGIC;
	 signal MS_EDIT_SET_B_CYCLE_CTRL_F: STD_LOGIC;
	 signal MS_EDIT_SET_B_CYCLE_CTRL_B: STD_LOGIC;
	 signal MS_EDIT_SET_B_CYCLE_CTRL_C: STD_LOGIC;
	 signal MS_EDIT_SET_B_CYCLE_CTRL_D: STD_LOGIC;
	 signal MS_TLU_SET_B_CYCLE_CTRL: STD_LOGIC;
	 signal MS_EDIT_SKID_CYCLE: STD_LOGIC;
	 signal MS_1401_Q_OP_TRANS: STD_LOGIC;
	 signal MS_EDIT_SET_B_CYCLE_CTRL_A: STD_LOGIC;
	 signal MS_EDIT_SET_B_CYCLE_CTRL_G: STD_LOGIC;
	 signal MS_SET_X_CYCLE_CTRL_A: STD_LOGIC;
	 signal PS_1401_CARD_PRINT_IN_PROC: STD_LOGIC;
	 signal MS_F_CH_UNOVLP_IN_PROCESS: STD_LOGIC;
	 signal MS_E_CH_UNOVLP_IN_PROCESS: STD_LOGIC;
	 signal PS_A_CH_RECORD_MARK: STD_LOGIC;
	 signal PS_A_CH_GROUP_MARK_DOT_WM: STD_LOGIC;
	 signal MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD: STD_LOGIC;
	 signal PS_DATA_MOVE_LAST_EXECUTE: STD_LOGIC;
	 signal MS_SET_DOLLAR_SIGN_STAR_EDIT: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CYCLE_STAR_I_O: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CYCLE_STAR_ARITH: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CYCLE_STAR_TLU: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CYCLE_STAR_BR_CND: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CYCLE_STAR_EDIT: STD_LOGIC;
	 signal MS_LAST_EXECUTE_CYCLE: STD_LOGIC;
	 signal PS_E_CH_FORMS_CTRL_OP_CODE: STD_LOGIC;
	 signal PS_I_O_PERCENT_OR_LOZENGE: STD_LOGIC;
	 signal PS_FORMS_OR_1403_PRT_BUFF_BUSY: STD_LOGIC;
	 signal MS_FORMS_STACKER_GO: STD_LOGIC;
	 signal MS_F_CH_TAPE_CALL: STD_LOGIC;
	 signal MS_1401_CARD_PRINT_IN_PROC: STD_LOGIC;
	 signal PS_BRANCH_ON_STATUS_CH_1: STD_LOGIC;
	 signal PS_SPECIAL_STOP_LATCH: STD_LOGIC;
	 signal MS_E_CH_OVLP_IN_PROCESS: STD_LOGIC;
	 signal MS_F_CH_OVLP_IN_PROCESS: STD_LOGIC;
	 signal MS_E_CH_TAPE_CALL: STD_LOGIC;
	 signal PS_E_CH_BUSY_BUS: STD_LOGIC;
	 signal MS_UNIT_CONTROL_INST_RO_DELAY: STD_LOGIC;
	 signal PS_FILE_OP: STD_LOGIC;
	 signal MS_E_CH_DIGIT_ADVANCE: STD_LOGIC;
	 signal PS_E_CH_SELECT_TAPE_DATA: STD_LOGIC;
	 signal PS_PERCENT_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_1401_UNIT_CTRL_DELAY: STD_LOGIC;
	 signal MS_E2_REG_FULL: STD_LOGIC;
	 signal MS_1401_M_OR_L_TAPE_DELAY: STD_LOGIC;
	 signal PS_COMP_DISABLE_CYCLE_JRJ: STD_LOGIC;
	 signal MS_E_CH_INT_END_OF_XFER_DELAYED: STD_LOGIC;
	 signal PS_E1_REG_FULL: STD_LOGIC;
	 signal MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH: STD_LOGIC;
	 signal PS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_COMP_DSBLE_E_CH: STD_LOGIC;
	 signal MS_E_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	 signal MS_E_CH_INT_END_OF_TRANSFER: STD_LOGIC;
	 signal MS_E1_REG_FULL: STD_LOGIC;
	 signal MS_E_CH_READY_C: STD_LOGIC;
	 signal MS_E_CH_READY_A: STD_LOGIC;
	 signal PS_E2_REG_FULL: STD_LOGIC;
	 signal MS_E_CH_READY_B: STD_LOGIC;
	 signal MS_E1_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal PS_E_CH_EXT_END_OF_TRANSFER: STD_LOGIC;
	 signal MS_F2_REG_FULL: STD_LOGIC;
	 signal MS_F_CH_INT_END_OF_TRANSFER: STD_LOGIC;
	 signal MS_F1_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal PS_F1_REG_FULL: STD_LOGIC;
	 signal MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL: STD_LOGIC;
	 signal MS_F_CH_INPUT_DOT_F2_REG_FULL: STD_LOGIC;
	 signal PS_F_CH_EXT_END_OF_TRANSFER: STD_LOGIC;
	 signal MS_F1_REG_FULL: STD_LOGIC;
	 signal PS_F2_REG_FULL: STD_LOGIC;
	 signal PS_OVERLAPPED_CYCLE_CTRL: STD_LOGIC;
	 signal PS_FILE_OP_DOT_D_CY_DOT_EXTENSION: STD_LOGIC;
	 signal MS_SET_I_RING_INTERRUPT: STD_LOGIC;
	 signal MS_SPL_ADV_CTRL_LAT: STD_LOGIC;
	 signal MS_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal PS_INDEX_REQUIRED: STD_LOGIC;
	 signal MS_B_CH_Q_OP: STD_LOGIC;
	 signal PS_INDEX_NOT_REQUIRED: STD_LOGIC;
	 signal PS_ADDR_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_OP_MOD_TIME_DOT_NOT_1401: STD_LOGIC;
	 signal MS_ARS_NO_OP_DOT_I_CYCLE: STD_LOGIC;
	 signal PS_TWO_ADDRESS_OP_CODES: STD_LOGIC;
	 signal MS_SET_I_CYCLE_CTRL_NO_OP: STD_LOGIC;
	 signal MS_1401_B_CYCLE_I_RING_OP: STD_LOGIC;
	 signal MS_UNITS_CTRL_LATCH: STD_LOGIC;
	 signal MS_INTR_BRANCH_DOT_B_CYCLE_CTRL: STD_LOGIC;
	 signal PS_ARS_NO_OP: STD_LOGIC;
	 signal PS_OP_MOD_TIME: STD_LOGIC;
	 signal PS_B_CH_NOT_8_BIT: STD_LOGIC;
	 signal PS_B_CH_B_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_A_BIT: STD_LOGIC;
	 signal PS_B_CH_8_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_2_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_4_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_1_BIT: STD_LOGIC;
	 signal PS_B_CH_4_BIT: STD_LOGIC;
	 signal PS_B_CH_1_BIT: STD_LOGIC;
	 signal PS_SET_OP_REG: STD_LOGIC;
	 signal PS_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal PS_NO_D_CY_AT_I_RING_6_OPS: STD_LOGIC;
	 signal PS_2_CHAR_ONLY_OP_CODES: STD_LOGIC;
	 signal PS_NO_C_OR_D_CYCLE_OP_CODES: STD_LOGIC;
	 signal PS_LAST_INSN_RO_CYCLE_COND: STD_LOGIC;
	 signal PS_1_ADDR_PLUS_MOD_OP_CODES: STD_LOGIC;
	 signal PS_2_ADDR_NO_MOD_OP_CODES: STD_LOGIC;
	 signal PS_2_ADDR_PLUS_MOD_OP_CODES: STD_LOGIC;
	 signal PS_1401_I_CYCLE_NEXT: STD_LOGIC;
	 signal MS_NOT_PERCENT_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_TWO_ADDRESS_OP_CODES: STD_LOGIC;
	 signal MS_UNIT_CTRL_OP_CODE: STD_LOGIC;
	 signal PS_RD_1ST_ADDR_TO_A_AND_C_AR: STD_LOGIC;
	 signal PS_RD_2ND_ADDR_TO_B_AND_D_AR: STD_LOGIC;
	 signal PS_B_CH_NOT_B_BIT: STD_LOGIC;
	 signal PS_CLEAR_OP_CODE: STD_LOGIC;
	 signal PS_1401_POUND_SIGN_OP_CODE: STD_LOGIC;
	 signal MS_1401_NO_OP_DOT_LIROC: STD_LOGIC;
	 signal PS_SET_WORD_MARK_OP_CODE: STD_LOGIC;
	 signal MS_STORAGE_SCAN_ROUTINE: STD_LOGIC;
	 signal PS_C_CYCLE_OP_CODES: STD_LOGIC;
	 signal PS_ADD_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_1401_UNCOND_BRANCH: STD_LOGIC;
	 signal MS_1401_CLEAR_DOT_I_RING_11: STD_LOGIC;
	 signal PS_1401_LAST_I_CYCLE: STD_LOGIC;
	 signal MS_1401_LAST_I_CYCLE: STD_LOGIC;
	 signal MS_STOP_KEY_LATCH: STD_LOGIC;
	 signal MS_ERROR_RESTART: STD_LOGIC;
	 signal MS_START_KEY_LATCH_1: STD_LOGIC;
	 signal PS_START_KEY_2: STD_LOGIC;
	 signal MS_START_KEY_LATCH_2: STD_LOGIC;
	 signal MS_STORAGE_SCAN_MODE: STD_LOGIC;
	 signal MV_CONS_MODE_SW_I_E_CYCLE_MODE: STD_LOGIC;
	 signal MV_CONS_MODE_SW_RUN_MODE: STD_LOGIC;
	 signal PS_CONS_STOP_PRINT_COMPLETE: STD_LOGIC;
	 signal MS_CONSOLE_CYCLE_START: STD_LOGIC;
	 signal MS_ONLY_PROGRAM_RESET: STD_LOGIC;
	 signal MS_COMP_OR_POWER_ON_RESET: STD_LOGIC;
	 signal MS_DISPLAY_END_OF_MEMORY: STD_LOGIC;
	 signal MV_CONSOLE_MODE_SW_STOP_POS: STD_LOGIC;
	 signal MS_START_KEY_PULSE: STD_LOGIC;
	 signal MS_PROCESS_ROUTINE: STD_LOGIC;
	 signal PS_STOP_KEY_LATCH: STD_LOGIC;
	 signal MS_COMP_RST_CLOCK_START: STD_LOGIC;
	 signal PS_ADDR_SET_KEYBOARD_LOCK: STD_LOGIC;
	 signal MS_CONSOLE_STROBE: STD_LOGIC;
	 signal PS_EARLY_COMPUTER_RESET: STD_LOGIC;
	 signal MV_CONS_CYCLE_CTRL_LOGIC_STEP: STD_LOGIC;
	 signal PS_DISPLAY_ROUTINE_1: STD_LOGIC;
	 signal MV_CONS_MODE_SW_DISPLAY_MODE: STD_LOGIC;
	 signal MV_CONS_MODE_SW_ALTER_MODE: STD_LOGIC;
	 signal MS_STOP_DOT_BRANCH_OP_CODE: STD_LOGIC;
	 signal PS_NO_SCAN: STD_LOGIC;
	 signal MV_CONS_CYCLE_CTRL_STOR_SCAN: STD_LOGIC;
	 signal MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN: STD_LOGIC;
	 signal MS_1401_I_O_CK_STOP_SW: STD_LOGIC;
	 signal PS_1401_I_O_CK_STOP_SW: STD_LOGIC;
	 signal MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN: STD_LOGIC;
	 signal PS_NO_SCAN_CTRL: STD_LOGIC;
	 signal PS_1ST_SCAN_CTRL: STD_LOGIC;
	 signal PS_NO_SCAN_1: STD_LOGIC;
	 signal MS_NO_SCAN: STD_LOGIC;
	 signal MS_1ST_SCAN: STD_LOGIC;
	 signal PS_2ND_SCAN_CTRL: STD_LOGIC;
	 signal PS_3RD_SCAN_CTRL: STD_LOGIC;
	 signal MS_2ND_SCAN: STD_LOGIC;
	 signal PS_1ST_OR_2ND_SCAN: STD_LOGIC;
	 signal PS_3RD_SCAN: STD_LOGIC;
	 signal MS_3RD_SCAN: STD_LOGIC;
	 signal PS_SET_NO_SCAN_CTRL: STD_LOGIC;
	 signal PS_SET_1ST_SCAN_CTRL: STD_LOGIC;
	 signal PS_RGEN_1ST_SCAN_CTRL: STD_LOGIC;
	 signal MS_NO_SCAN_CTRL: STD_LOGIC;
	 signal MS_1ST_SCAN_CTRL: STD_LOGIC;
	 signal PS_SET_2ND_SCAN_CTRL: STD_LOGIC;
	 signal PS_RGEN_2ND_SCAN_CTRL: STD_LOGIC;
	 signal PS_RGEN_3RD_SCAN_CTRL: STD_LOGIC;
	 signal PS_SET_3RD_SCAN_CTRL: STD_LOGIC;
	 signal MS_2ND_SCAN_CTRL: STD_LOGIC;
	 signal MS_3RD_SCAN_CTRL: STD_LOGIC;
	 signal MS_1401_TAKE_I_TO_B_CYCLE: STD_LOGIC;
	 signal MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN: STD_LOGIC;
	 signal MS_FILE_OP_TAKE_EXTENSION_CYCLE: STD_LOGIC;
	 signal PS_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9: STD_LOGIC;
	 signal PS_SET_NO_SCAN_CTRL_STAR_BR_OPS: STD_LOGIC;
	 signal PS_1ST_SCAN_FIRST_OP_CODES: STD_LOGIC;
	 signal MS_CLEAR_OP_TAKE_1ST_SCAN: STD_LOGIC;
	 signal MS_MPLY_DOT_N_DOT_C: STD_LOGIC;
	 signal PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH: STD_LOGIC;
	 signal PS_SET_2ND_SCAN_CTRL_STAR_ARITH: STD_LOGIC;
	 signal PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH: STD_LOGIC;
	 signal MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY: STD_LOGIC;
	 signal PS_SET_3RD_SCAN_CTRL_STAR_ARITH: STD_LOGIC;
	 signal PS_1ST_OR_NO_OR_3RD_SCAN: STD_LOGIC;
	 signal PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN: STD_LOGIC;
	 signal PS_1ST_OR_3RD_SCAN: STD_LOGIC;
	 signal PS_NO_OR_1ST_OR_2ND_SCAN: STD_LOGIC;
	 signal PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL: STD_LOGIC;
	 signal PS_1ST_OR_2ND_OR_3RD_SCAN_CTRL: STD_LOGIC;
	 signal MS_MPLY_DOT_N_OR_1_OR_2_DOT_D: STD_LOGIC;
	 signal PS_B_CH_NOT_GROUP_MARK_WM: STD_LOGIC;
	 signal PS_INPUT_CYCLE: STD_LOGIC;
	 signal PS_I_O_END_OF_STG_STOP_CTRL: STD_LOGIC;
	 signal PS_LOAD_MEM_ON_B_CY_OP_CODES: STD_LOGIC;
	 signal MY_LOAD_MEMORY: STD_LOGIC;
	 signal PS_INPUT_CYCLE_DOT_LOAD: STD_LOGIC;
	 signal MS_1401_STORE_AR_DOT_C_CYCLE: STD_LOGIC;
	 signal MS_INPUT_CYCLE_GRP_MK_WM_INSRT: STD_LOGIC;
	 signal PS_REGEN_MEM_ON_B_CY_OP_CODES: STD_LOGIC;
	 signal MS_DIV_DOT_2_DOT_D: STD_LOGIC;
	 signal MY_REGEN_MEMORY: STD_LOGIC;
	 signal PS_DIV_OVERFLOW: STD_LOGIC;
	 signal PS_W_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_HIGH: STD_LOGIC;
	 signal MS_LOW: STD_LOGIC;
	 signal PS_SLASH_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_COND_TEST_BRANCH_OP_CODE: STD_LOGIC;
	 signal PS_EQUAL: STD_LOGIC;
	 signal PS_T_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_LOW: STD_LOGIC;
	 signal PS_U_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_HIGH: STD_LOGIC;
	 signal PS_ZR_BAL_LATCH: STD_LOGIC;
	 signal PS_V_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_HIGH_OR_LOW: STD_LOGIC;
	 signal PS_2ND_CND_A_BRANCH: STD_LOGIC;
	 signal PS_OVERFLOW: STD_LOGIC;
	 signal PS_Z_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_BLANK_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_2ND_CND_A_BRANCH_STAR_INTR: STD_LOGIC;
	 signal PS_2ND_CND_A_BRANCH_JRJ: STD_LOGIC;
	 signal PS_E_CH_NOT_READY: STD_LOGIC;
	 signal PS_E_CH_BUSY: STD_LOGIC;
	 signal PS_E_CH_CHECK: STD_LOGIC;
	 signal PS_E_CH_CONDITION: STD_LOGIC;
	 signal MS_GROUP_MARK_OP_MODIFIER: STD_LOGIC;
	 signal PS_E_CH_WRONG_LENGTH_RECORD: STD_LOGIC;
	 signal PS_STOP_DOT_BRANCH_OP_CODE: STD_LOGIC;
	 signal PS_E_CH_NO_TRANSFER_LATCH: STD_LOGIC;
	 signal PS_I_O_INTLK_RESET_CONDITION: STD_LOGIC;
	 signal MS_J_TYPE_BRANCH_COND: STD_LOGIC;
	 signal MS_2ND_CND_A_BRANCH_GATED: STD_LOGIC;
	 signal PS_ZN_OR_WM_TST_BRANCH_OP_CODE: STD_LOGIC;
	 signal PS_CMP_ZONE_EQUAL: STD_LOGIC;
	 signal PS_CMP_EQUAL: STD_LOGIC;
	 signal PS_CHAR_TEST_BRANCH_OP_CODE: STD_LOGIC;
	 signal PS_A_CH_B_BIT: STD_LOGIC;
	 signal PS_BIT_TEST_BRANCH_OP_CODE: STD_LOGIC;
	 signal PS_B_CH_A_BIT: STD_LOGIC;
	 signal PS_A_CH_A_BIT: STD_LOGIC;
	 signal PS_A_CH_8_BIT: STD_LOGIC;
	 signal PS_A_CH_4_BIT: STD_LOGIC;
	 signal PS_B_CH_2_BIT: STD_LOGIC;
	 signal PS_A_CH_2_BIT: STD_LOGIC;
	 signal PS_A_CH_1_BIT: STD_LOGIC;
	 signal PS_B_OR_W_OR_V_BRANCH_CND: STD_LOGIC;
	 signal MS_W_TYPE_BRANCH_COND: STD_LOGIC;
	 signal PS_NOT_EVEN_HUNDREDS_ADDR: STD_LOGIC;
	 signal MS_BRANCH_TO_A_AR_LATCH: STD_LOGIC;
	 signal MS_1401_BRANCH_LATCH: STD_LOGIC;
	 signal PS_EVEN_HUNDREDS_ADDR: STD_LOGIC;
	 signal PS_NOT_DIV_OVERFLOW: STD_LOGIC;
	 signal PS_OVERLAP_NO_BR_CND: STD_LOGIC;
	 signal MS_EQUAL: STD_LOGIC;
	 signal PS_NOT_ZR_BAL_LATCH: STD_LOGIC;
	 signal PS_NO_OVERFLOW: STD_LOGIC;
	 signal MS_CND_TEST_NO_BRANCH: STD_LOGIC;
	 signal MS_E_CH_CORRECT_LENGTH_RECORD: STD_LOGIC;
	 signal PS_OP_MOD_SYM_FOR_I_O_STATUS: STD_LOGIC;
	 signal MS_SPECIAL_BRANCH_LATCH: STD_LOGIC;
	 signal MS_EXTERNAL_CND_NO_BRANCH: STD_LOGIC;
	 signal MS_CMP_LOW: STD_LOGIC;
	 signal MS_CMP_HIGH: STD_LOGIC;
	 signal MS_CHAR_TEST_NO_BRANCH: STD_LOGIC;
	 signal MS_BIT_TEST_NO_BRANCH: STD_LOGIC;
	 signal MS_CMP_ZONE_UNEQUAL: STD_LOGIC;
	 signal MS_NO_BRANCH_LATCH: STD_LOGIC;
	 signal MS_NO_BRANCH_CND_INTERRUPT: STD_LOGIC;
	 signal MS_OVERLAP_CH_2_NO_BRANCH: STD_LOGIC;
	 signal MS_1401_BRANCH_LAST_EX_CYCLE: STD_LOGIC;
	 signal PS_NO_BRANCH_CONDITIONS: STD_LOGIC;
	 signal PS_NO_BRANCH_CONDITIONS_JRJ: STD_LOGIC;
	 signal MS_PROGRAM_SET_BRANCH_CTRL: STD_LOGIC;
	 signal PS_NO_BRANCH_LATCH: STD_LOGIC;
	 signal PS_BRANCH_TO_A_AR_LATCH: STD_LOGIC;
	 signal PS_BRANCH_TO_00001_ADDR_LAT: STD_LOGIC;
	 signal MS_BRANCH_TO_00001: STD_LOGIC;
	 signal PS_SPECIAL_BRANCH_LATCH: STD_LOGIC;
	 signal PS_F_CH_NOT_READY: STD_LOGIC;
	 signal PS_F_CH_BUSY: STD_LOGIC;
	 signal PS_F_CH_CHECK: STD_LOGIC;
	 signal PS_BRANCH_ON_STATUS_CH_2: STD_LOGIC;
	 signal PS_F_CH_WRONG_LENGTH_RECORD: STD_LOGIC;
	 signal MS_F_CH_CORRECT_LENGTH_RECORD: STD_LOGIC;
	 signal PS_NO_BRANCH_OP_CODES: STD_LOGIC;
	 signal PS_FILE_INVALID_ADDRESS: STD_LOGIC;
	 signal PS_N_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_E_CH_CONDITION_BUS: STD_LOGIC;
	 signal PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD: STD_LOGIC;
	 signal PS_E_CH_TAPE_ERROR: STD_LOGIC;
	 signal PS_SELECTED_CARRIAGE_CH: STD_LOGIC;
	 signal PS_COML_AT_OR_9_SYMBOL_OP_MOD: STD_LOGIC;
	 signal PS_1401_FILE_VALIDITY_CK: STD_LOGIC;
	 signal PS_1401_FILE_WRONG_LENG_REC: STD_LOGIC;
	 signal PS_1401_FILE_ADDR_COMPARE: STD_LOGIC;
	 signal PS_X_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_1401_ANY_FILE_CHECK: STD_LOGIC;
	 signal PS_Y_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_1401_INQUIRY_ERROR: STD_LOGIC;
	 signal PS_1401_BRANCH_CONDITION: STD_LOGIC;
	 signal PS_1401_PROCESS_CHECK: STD_LOGIC;
	 signal PS_E1_INPUT_C_BIT: STD_LOGIC;
	 signal PS_E1_INPUT_B_BIT: STD_LOGIC;
	 signal PS_NOT_B_DOT_A_DOT_8_OP_MOD: STD_LOGIC;
	 signal PS_FILE_BUSY_LATCH: STD_LOGIC;
	 signal PS_E1_INPUT_A_BIT: STD_LOGIC;
	 signal PS_E1_INPUT_8_BIT: STD_LOGIC;
	 signal PS_E1_INPUT_4_BIT: STD_LOGIC;
	 signal PS_E1_INPUT_2_BIT: STD_LOGIC;
	 signal PS_G_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_E1_INPUT_1_BIT: STD_LOGIC;
	 signal PS_1401_READ_ERROR: STD_LOGIC;
	 signal PS_QUESTION_MK_OP_MODIFIER: STD_LOGIC;
	 signal PS_1401_BRANCH_CONDITION_JRJ: STD_LOGIC;
	 signal PS_1401_NO_EXE_CY_BRANCH_OPS: STD_LOGIC;
	 signal PS_1401_I_RING_8_BRANCH_OPS: STD_LOGIC;
	 signal PS_1401_I_RING_9_BRANCH_OPS: STD_LOGIC;
	 signal PS_1401_BRANCH_LATCH: STD_LOGIC;
	 signal MS_EXCLAM_MK_OP_MODIFIER: STD_LOGIC;
	 signal MS_RECORD_MARK_OP_MODIFIER: STD_LOGIC;
	 signal MS_9_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_COML_AT_SYM_OP_MODIFIER: STD_LOGIC;
	 signal MS_PRT_CARR_BUSY: STD_LOGIC;
	 signal MS_1403_PRINT_BUFFER_BUSY: STD_LOGIC;
	 signal MS_TEST_READ_E_OR_F: STD_LOGIC;
	 signal MS_TEST_PUNCH_ERROR: STD_LOGIC;
	 signal MS_TEST_PRINT_ERROR: STD_LOGIC;
	 signal PS_K_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_Q_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_ASTERISK_OP_MODIFIER: STD_LOGIC;
	 signal MS_RESET_READER_ERROR_LATCH: STD_LOGIC;
	 signal MS_RES_PUNCH_OR_PRINT_ERROR: STD_LOGIC;
	 signal MS_RESET_END_OF_REEL_IND: STD_LOGIC;
	 signal MS_RESET_PROCESS_CK_LAT: STD_LOGIC;
	 signal MS_SET_NO_DIV_OVERFLOW: STD_LOGIC;
	 signal MS_RESET_DIV_OVERFLOW: STD_LOGIC;
	 signal MS_RESET_INQUIRY_ERROR: STD_LOGIC;
	 signal MS_SET_NO_OVERFLOW: STD_LOGIC;
	 signal MS_RESET_OVERFLOW: STD_LOGIC;
	 signal MS_CONS_INQUIRY_REQUEST: STD_LOGIC;
	 signal PS_Q_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_E_CH_TAPE_INDICATOR: STD_LOGIC;
	 signal MS_F_CH_TAPE_INDICATOR: STD_LOGIC;
	 signal PS_P_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_1403_PRINT_BUFFER_BUSY: STD_LOGIC;
	 signal PS_M_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_ANY_INQUIRY_REQUEST: STD_LOGIC;
	 signal PS_INT_OUTQUIRY_REQUEST: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_F: STD_LOGIC;
	 signal MS_E_CH_SELECT_ANY_BUFFER: STD_LOGIC;
	 signal MS_E_CH_SELECT_TAPE_DATA: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_T: STD_LOGIC;
	 signal MS_E_CH_SELECT_AND_REWIND: STD_LOGIC;
	 signal MS_E_CH_RESET: STD_LOGIC;
	 signal MS_E_CH_READY_BUS: STD_LOGIC;
	 signal MS_CONSOLE_HOME_POSITION: STD_LOGIC;
	 signal PS_W_OR_X_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_T: STD_LOGIC;
	 signal PS_PERCENT_OR_COML_AT: STD_LOGIC;
	 signal MS_E_CH_BUSY_BUS: STD_LOGIC;
	 signal MS_E_CH_BUSY: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_F_A: STD_LOGIC;
	 signal PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_T_DOT_INPUT: STD_LOGIC;
	 signal PS_E_CH_CHECK_BUS: STD_LOGIC;
	 signal MS_E_CH_CHECK_BUS: STD_LOGIC;
	 signal PS_E_CH_TAPE_INDICATOR: STD_LOGIC;
	 signal PS_CONS_DATA_CHECK: STD_LOGIC;
	 signal MS_1401_I_O_CHECK_RESET: STD_LOGIC;
	 signal PS_ERROR_SAMPLE: STD_LOGIC;
	 signal PS_I_O_CHECK: STD_LOGIC;
	 signal MS_E_CH_2_CHAR_ONLY_OP_CODES: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_T_DOT_INPUT: STD_LOGIC;
	 signal PS_1401_CARD_PR_ERR_SAMPLE: STD_LOGIC;
	 signal MS_1401_READ_TRIGGER: STD_LOGIC;
	 signal MS_E_CH_CHECK: STD_LOGIC;
	 signal MS_E_CH_FILE_SET_CHECK_AT_A: STD_LOGIC;
	 signal MS_E_CH_CONDITION: STD_LOGIC;
	 signal MS_DELAYED_RESET: STD_LOGIC;
	 signal PS_PWR_ON_OR_CPR_RESETS: STD_LOGIC;
	 signal PS_PROG_RST_KEY: STD_LOGIC;
	 signal PS_PWR_ON_RESET: STD_LOGIC;
	 signal MS_SYSTEM_RESET: STD_LOGIC;
	 signal MS_AUTOMATIC_COMPUTER_RESET: STD_LOGIC;
	 signal MS_IN_PROCESS_RESET: STD_LOGIC;
	 signal MS_ALL_POWER_ON_DOT_CPR_RESETS: STD_LOGIC;
	 signal PS_STOPPED_AT_CYCLE_END: STD_LOGIC;
	 signal MS_PROGRAM_RESET: STD_LOGIC;
	 signal PS_PROGRAM_RESET: STD_LOGIC;
	 signal MS_START_RESET: STD_LOGIC;
	 signal MS_PROGRAM_RESET_4: STD_LOGIC;
	 signal MV_1401_MODE: STD_LOGIC;
	 signal MY_1401_MODE_1: STD_LOGIC;
	 signal PS_B_CH_C_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_C_BIT: STD_LOGIC;
	 signal PS_OP_REG_COM_C_BIT: STD_LOGIC;
	 signal PS_OP_REG_1401_C_BIT: STD_LOGIC;
	 signal PS_OP_REG_1401_NOT_C_BIT: STD_LOGIC;
	 signal PS_OP_REG_COM_NOT_C_BIT: STD_LOGIC;
	 signal PS_OP_REG_C_BIT: STD_LOGIC;
	 signal PS_CONTROL_REG_DISABLE: STD_LOGIC;
	 signal PS_OP_REG_B_BIT: STD_LOGIC;
	 signal PS_OP_REG_NOT_B_BIT: STD_LOGIC;
	 signal MS_OP_REG_A_BIT: STD_LOGIC;
	 signal PS_OP_REG_A_BIT: STD_LOGIC;
	 signal PS_OP_REG_NOT_A_BIT: STD_LOGIC;
	 signal PS_OP_REG_8_BIT: STD_LOGIC;
	 signal PS_OP_REG_NOT_8_BIT: STD_LOGIC;
	 signal PS_OP_REG_4_BIT: STD_LOGIC;
	 signal PS_OP_REG_NOT_4_BIT: STD_LOGIC;
	 signal PS_OP_REG_2_BIT: STD_LOGIC;
	 signal PS_OP_REG_NOT_2_BIT: STD_LOGIC;
	 signal PS_OP_REG_1_BIT: STD_LOGIC;
	 signal PS_OP_REG_NOT_1_BIT: STD_LOGIC;
	 signal PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B: STD_LOGIC;
	 signal PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B: STD_LOGIC;
	 signal PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B: STD_LOGIC;
	 signal PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B: STD_LOGIC;
	 signal MS_RESET_OP_MOD_REG: STD_LOGIC;
	 signal PS_1401_D_OR_P_OR_Y_OP_CODES: STD_LOGIC;
	 signal PS_1401_DATA_MOVE_SET_OP_MOD: STD_LOGIC;
	 signal PS_SET_OP_MOD_REG: STD_LOGIC;
	 signal PS_1401_P_OP_CODE: STD_LOGIC;
	 signal PS_1401_L_NOT_PERCENT_OP_CODE: STD_LOGIC;
	 signal MS_1401_D_OP_CODE: STD_LOGIC;
	 signal MS_1401_Y_OP_CODE: STD_LOGIC;
	 signal PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD: STD_LOGIC;
	 signal PS_B_DOT_A_DOT_NOT_8_OP_MOD: STD_LOGIC;
	 signal PS_B_DOT_A_DOT_8_OP_MOD: STD_LOGIC;
	 signal PS_B_DOT_NOT_A_DOT_8_OP_MOD: STD_LOGIC;
	 signal PS_B_NOT_A_DOT_NOT_8_OP_MOD: STD_LOGIC;
	 signal MS_W_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_V_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_B_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_E_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_LOZ_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_R_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_N_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_M_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_DOLLAR_SIGN_SYM_OP_MODIFIER: STD_LOGIC;
	 signal MS_DOLLAR_SIGN_SYM_OP_MODIFIER: STD_LOGIC;
	 signal MS_P_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_K_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal MS_X_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_X_SYMBOL_OP_MOD_GATED: STD_LOGIC;
	 signal MS_X_SYMBOL_OP_MOD_GATED: STD_LOGIC;
	 signal MS_1401_PRINT_TRIGGER: STD_LOGIC;
	 signal MS_1401_PUNCH_TRIGGER: STD_LOGIC;
	 signal PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD: STD_LOGIC;
	 signal MS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_RESET_ADD_OP_CODE: STD_LOGIC;
	 signal MS_RESET_ADD_OP_CODE: STD_LOGIC;
	 signal PS_RESET_SUBT_OP_CODE: STD_LOGIC;
	 signal MS_RESET_SUBT_OP_CODE: STD_LOGIC;
	 signal PS_ADD_OP_CODE: STD_LOGIC;
	 signal MS_ADD_OP_CODE: STD_LOGIC;
	 signal PS_SUBT_OP_CODE: STD_LOGIC;
	 signal MS_SUBT_OP_CODE: STD_LOGIC;
	 signal PS_MPLY_OP_CODE: STD_LOGIC;
	 signal PS_DIV_OP_CODE: STD_LOGIC;
	 signal MS_DIV_OP_CODE: STD_LOGIC;
	 signal MS_EDIT_OP_CODE: STD_LOGIC;
	 signal MS_COMPARE_OP_CODE: STD_LOGIC;
	 signal MS_MOVE_ZERO_SUP_OP_CODE: STD_LOGIC;
	 signal MS_BIT_TEST_BRANCH_OP_CODE: STD_LOGIC;
	 signal MS_ZN_OR_WM_TST_BRANCH_OP_CODE: STD_LOGIC;
	 signal MS_SET_WORD_MARK_OP_CODE: STD_LOGIC;
	 signal PS_CLEAR_WORD_MARK_OP_CODE: STD_LOGIC;
	 signal MS_CLEAR_WORD_MARK_OP_CODE: STD_LOGIC;
	 signal MS_CLEAR_OP_CODE: STD_LOGIC;
	 signal PS_UNIT_CTRL_OP_CODE: STD_LOGIC;
	 signal MS_1401_DATA_MOVE_OP: STD_LOGIC;
	 signal MS_1401_CHAR_TEST_OP_CODE: STD_LOGIC;
	 signal MS_1401_COND_TEST_OP_CODE: STD_LOGIC;
	 signal MS_DATA_MOVE_OP_CODE: STD_LOGIC;
	 signal MS_CHAR_TEST_BRANCH_OP_CODE: STD_LOGIC;
	 signal MS_1401_I_O_MOVE_OP: STD_LOGIC;
	 signal MS_1401_I_O_LOAD_OP: STD_LOGIC;
	 signal MS_1401_M_OP_CODE: STD_LOGIC;
	 signal MS_1401_L_OP_CODE: STD_LOGIC;
	 signal MS_I_O_MOVE_OP_CODE: STD_LOGIC;
	 signal PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE: STD_LOGIC;
	 signal MS_I_O_LOAD_OP_CODE: STD_LOGIC;
	 signal PS_I_O_LOAD_OP_CODE: STD_LOGIC;
	 signal PS_ANY_M_OR_L_OR_U_OP: STD_LOGIC;
	 signal MS_BRANCH_ON_STATUS_CH_1: STD_LOGIC;
	 signal MS_BRANCH_ON_STATUS_CH_2: STD_LOGIC;
	 signal MS_TABLE_SEARCH_OP_CODE: STD_LOGIC;
	 signal PS_E_CH_STACKER_SEL_OP_CODE: STD_LOGIC;
	 signal MS_E_CH_STACKER_SEL_OP_CODE: STD_LOGIC;
	 signal MS_E_CH_FORMS_CTRL_OP_CODE: STD_LOGIC;
	 signal PS_I_O_PERCENT_LATCH: STD_LOGIC;
	 signal PS_1401_DATA_MOVE_OP_CODES: STD_LOGIC;
	 signal MS_I_O_PERCENT_LATCH: STD_LOGIC;
	 signal MS_1401_B_OP_CODE: STD_LOGIC;
	 signal MS_1401_POUND_SIGN_OP_CODE: STD_LOGIC;
	 signal MS_1401_STORE_A_AR_OP_CODE: STD_LOGIC;
	 signal MS_1401_STORE_B_AR_OP_CODE: STD_LOGIC;
	 signal PS_1401_CARD_OR_PRINT_OP_CODE: STD_LOGIC;
	 signal MS_1401_CARD_OR_PRINT_OP_CODE: STD_LOGIC;
	 signal MS_RESET_TYPE_OP_CODES: STD_LOGIC;
	 signal PS_RESET_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_ADD_OR_SUBT_OP_CODES: STD_LOGIC;
	 signal PS_ADD_OR_SUBT_OP_CODES: STD_LOGIC;
	 signal MS_MPLY_OR_DIV_OP_CODES: STD_LOGIC;
	 signal MS_ADD_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_W_OR_V_OP_CODES: STD_LOGIC;
	 signal MS_E_OR_Z_OP_CODES: STD_LOGIC;
	 signal PS_E_OR_Z_OP_CODES: STD_LOGIC;
	 signal MS_COMPARE_TYPE_OP_CODES: STD_LOGIC;
	 signal PS_COMPARE_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_W_OR_V_OR_CLEAR_OP_CODES: STD_LOGIC;
	 signal MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS: STD_LOGIC;
	 signal MS_WORD_MARK_OP_CODES: STD_LOGIC;
	 signal MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS: STD_LOGIC;
	 signal MS_ARS_L_OR_M_OR_T_OP_CODES: STD_LOGIC;
	 signal MS_M_OR_L_OP_CODES: STD_LOGIC;
	 signal MS_1401_STORE_AR_OP_CODES: STD_LOGIC;
	 signal MS_ARS_D_OR_T_OP_CODES: STD_LOGIC;
	 signal MS_COMMON_OP_CODE_GROUPING: STD_LOGIC;
	 signal MS_1401_LB_OR_H_OR_Q_OP_CODES: STD_LOGIC;
	 signal MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ: STD_LOGIC;
	 signal PS_A_REG_TO_A_CH_ON_B_CY_OPS: STD_LOGIC;
	 signal PS_OP_MOD_TO_A_CH_ON_B_CY_OPS: STD_LOGIC;
	 signal MS_J_OR_R_OR_X_I_OR_O_OP_CODES: STD_LOGIC;
	 signal MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS: STD_LOGIC;
	 signal PS_RO_B_AR_ON_SCAN_B_CY_OPS: STD_LOGIC;
	 signal PS_READ_OUT_AAR_ON_A_CY_OPS: STD_LOGIC;
	 signal MS_PERCENT_TYPE_OP_CODES: STD_LOGIC;
	 signal PS_NOT_PERCENT_TYPE_OP_CODES: STD_LOGIC;
	 signal MS_1_ADDR_PLUS_MOD_OP_CODES: STD_LOGIC;
	 signal PS_E_CH_2_CHAR_ONLY_OP_CODES: STD_LOGIC;
	 signal PS_NO_INDEX_ON_1ST_ADDR_OPS: STD_LOGIC;
	 signal MS_NO_INDEX_ON_1ST_ADDR_OPS: STD_LOGIC;
	 signal PS_ADDR_DOUBLE_OP_CODES: STD_LOGIC;
	 signal MS_NOT_ADDR_DBL_OP_CODES: STD_LOGIC;
	 signal MS_STOPPED_AT_CYCLE_END: STD_LOGIC;
	 signal PS_STOPPED_AT_LAST_EXEC_CYCLE: STD_LOGIC;
	 signal MS_GATE_BIT_SENSE_SWITCH: STD_LOGIC;
	 signal MV_ERROR_CTRL_RESET_DOT_RESTART: STD_LOGIC;
	 signal PS_E_CH_INT_END_OF_TRF_DELAYED: STD_LOGIC;
	 signal MS_E_CH_FILE_ADDR_TRANSFER: STD_LOGIC;
	 signal PS_E_CH_STROBE_TRIGGER: STD_LOGIC;
	 signal PS_CONS_RELEASE_OR_CANCEL: STD_LOGIC;
	 signal PS_CONS_MX_32_POS: STD_LOGIC;
	 signal PS_1ST_CLOCK_PULSE_21: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT: STD_LOGIC;
	 signal PS_E_CH_END_ADDR_TRF_STAR_1301_STAR: STD_LOGIC;
	 signal MS_I_O_LOZENGE_LATCH: STD_LOGIC;
	 signal MS_I_O_ASTERISK_LATCH: STD_LOGIC;
	 signal PS_SET_I_O_CH_SEL_REG: STD_LOGIC;
	 signal MS_I_O_COML_AT_LATCH: STD_LOGIC;
	 signal MS_RESET_I_O_CH_SEL_REG: STD_LOGIC;
	 signal MS_PERCENT_OR_COML_AT: STD_LOGIC;
	 signal PS_COML_AT_OR_ASTERISK: STD_LOGIC;
	 signal PS_I_O_LOZENGE_LATCH: STD_LOGIC;
	 signal MS_LOZENGE_OR_ASTERISK: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_1: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_1: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_2: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_2: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_4: STD_LOGIC;
	 signal PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_N: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_R: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_L: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_M: STD_LOGIC;
	 signal PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_8: STD_LOGIC;
	 signal PS_E_CH_BUFFER_SELECT: STD_LOGIC;
	 signal PS_E_CH_ANY_STATUS_ON: STD_LOGIC;
	 signal MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_U: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_U: STD_LOGIC;
	 signal PS_E_CH_SELECT_UNIT_B: STD_LOGIC;
	 signal MS_E_CH_SELECT_UNIT_B: STD_LOGIC;
	 signal PS_E_CH_SEL_UNIT_F_LATCHED: STD_LOGIC;
	 signal PS_F_CH_SELECT_UNIT_U: STD_LOGIC;
	 signal PS_E_CH_SELECT_ODD_PARITY_UNIT: STD_LOGIC;
	 signal PS_F_CH_SELECT_ODD_PARITY_UNIT: STD_LOGIC;
	 signal PS_EVEN_PARITY_CYCLE: STD_LOGIC;
	 signal MS_ODD_PARITY_CYCLE: STD_LOGIC;
	 signal PS_E_CH_SELECT_ANY_BUFFER: STD_LOGIC;
	 signal PS_E_CH_SELECT_7_BIT_UNIT: STD_LOGIC;
	 signal PS_1ST_I_O_CYCLE_CONTROL: STD_LOGIC;
	 signal PS_E_CH_MOVE_MODE: STD_LOGIC;
	 signal PS_F_CH_MOVE_MODE: STD_LOGIC;
	 signal PS_E_CH_LOAD_MODE: STD_LOGIC;
	 signal MS_E_CH_2ND_ADDR_TRF: STD_LOGIC;
	 signal PS_F_CH_LOAD_MODE: STD_LOGIC;
	 signal MS_F_CH_2ND_ADDR_TRF: STD_LOGIC;
	 signal PS_MOVE_CYCLE: STD_LOGIC;
	 signal PS_LOAD_CYCLE: STD_LOGIC;
	 signal PS_OUTPUT_CYCLE: STD_LOGIC;
	 signal MS_E_CH_LAST_INPUT_CYCLE: STD_LOGIC;
	 signal PS_WRAP_AROUND_CONDITIONS: STD_LOGIC;
	 signal PS_B_CH_GROUP_MARK_DOT_WM: STD_LOGIC;
	 signal PS_E_CH_LAST_INPUT_CYCLE: STD_LOGIC;
	 signal PS_E_CH_END_OF_RECORD_LATCH: STD_LOGIC;
	 signal MS_F_CH_LAST_INPUT_CYCLE: STD_LOGIC;
	 signal PS_ANY_LAST_INPUT_CYCLE: STD_LOGIC;
	 signal MS_ANY_LAST_INPUT_CYCLE: STD_LOGIC;
	 signal MS_E_CH_STROBE_TRIGGER: STD_LOGIC;
	 signal MS_E_CH_RESET_CORR_REC_LENGTH: STD_LOGIC;
	 signal MS_F_OR_K_E_CH_RESET: STD_LOGIC;
	 signal MS_E_CH_FILE_DOT_NO_TRANSFER_BUS: STD_LOGIC;
	 signal PS_FILE_RING_7_LATCH: STD_LOGIC;
	 signal MS_E_CH_UNIT_NUMBER_0: STD_LOGIC;
	 signal MS_FILE_SET_E_CH_NO_TRANS_B: STD_LOGIC;
	 signal PS_E_CH_UNIT_NUMBER_0: STD_LOGIC;
	 signal PS_E_CH_UNGATED_SAMPLE_A: STD_LOGIC;
	 signal PS_E_CH_CORRECT_LENGTH_RECORD: STD_LOGIC;
	 signal MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR: STD_LOGIC;
	 signal PS_FILE_WRONG_LENGTH_ADDR_CON: STD_LOGIC;
	 signal PS_E_CH_WRONG_LENGTH_REC_COND: STD_LOGIC;
	 signal PS_E_CH_WLR_STAR_1311_1401: STD_LOGIC;
	 signal MS_E_CH_WRONG_LENGTH_RECORD: STD_LOGIC;
	 signal MS_F_CH_RESET_CORR_REC_LENGTH: STD_LOGIC;
	 signal PS_F2_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal MS_SET_F1_REG: STD_LOGIC;
	 signal MS_RESET_F2_FULL_LATCH: STD_LOGIC;
	 signal PS_F_CH_NOT_WORD_SEPARATOR: STD_LOGIC;
	 signal MS_F1_INPUT_WM_BIT: STD_LOGIC;
	 signal PS_F_CH_WORD_SEPARATOR_MODE: STD_LOGIC;
	 signal PS_RESET_F2_FULL_LATCH: STD_LOGIC;
	 signal PS_SET_F2_REG_DELAYED: STD_LOGIC;
	 signal PS_F1_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal MS_F2_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal PS_F_CH_ANY_STATUS_ON: STD_LOGIC;
	 signal MS_F_CH_STATUS_SAMPLE_B_DELAY: STD_LOGIC;
	 signal MS_F_CH_RBCI_ON: STD_LOGIC;
	 signal MS_F_CH_SELECT_UNIT_U: STD_LOGIC;
	 signal PS_F_CH_SELECT_TAPE: STD_LOGIC;
	 signal MS_F_CH_SELECT_TAPE: STD_LOGIC;
	 signal PS_F_CH_SELECT_UNIT_B: STD_LOGIC;
	 signal MS_F_CH_SELECT_UNIT_B: STD_LOGIC;
	 signal PS_F_CH_SELECT_UNIT_F: STD_LOGIC;
	 signal MS_F_CH_SELECT_UNIT_F: STD_LOGIC;
	 signal MS_F_CH_SELECT_UNIT_F_A: STD_LOGIC;
	 signal PS_F_CH_SEL_UNIT_F_LATCHED: STD_LOGIC;
	 signal MS_COMP_DSBLE_F_CH: STD_LOGIC;
	 signal PS_F_CH_INT_END_OF_XFER_DELAYED: STD_LOGIC;
	 signal PS_F_CH_SELECT_7_BIT_UNIT: STD_LOGIC;
	 signal PS_1401_READ_TRIGGER: STD_LOGIC;
	 signal PS_I_O_GRP_MK_WM_STOP_CTRL: STD_LOGIC;
	 signal MS_E_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC;
	 signal MS_FILE_OP_STAR_1405: STD_LOGIC;
	 signal MS_FILE_OP_DOT_D_CY_DOT_EXTENSION: STD_LOGIC;
	 signal PS_1401_I_O_END: STD_LOGIC;
	 signal MS_CONS_CANCEL_KEY_RESET: STD_LOGIC;
	 signal PS_CONSOLE_READ_OP: STD_LOGIC;
	 signal PS_A_CH_INVALID: STD_LOGIC;
	 signal PS_CONSOLE_WRITE_OP: STD_LOGIC;
	 signal MS_F_CH_FILE_SET_CHECK_AT_A: STD_LOGIC;
	 signal MS_F_CH_CHECK_BUS: STD_LOGIC;
	 signal MS_F_CH_CONDITION: STD_LOGIC;
	 signal MS_F_CH_BUSY_BUS: STD_LOGIC;
	 signal PS_F_CH_TAPE_INDICATOR: STD_LOGIC;
	 signal MS_F_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC;
	 signal MS_MAR_WRAP_AROUND: STD_LOGIC;
	 signal MS_I_O_GRP_MK_END_OF_RECORD: STD_LOGIC;
	 signal MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE: STD_LOGIC;
	 signal MS_F_CH_OVERLAP_END_OF_RECORD: STD_LOGIC;
	 signal PS_F_CH_END_OF_RECORD_LATCH: STD_LOGIC;
	 signal PS_F1_REG_WM_BIT: STD_LOGIC;
	 signal PS_F1_REG_NOT_WM_BIT: STD_LOGIC;
	 signal PS_COPY_F1_BCD_TO_F2_REG: STD_LOGIC;
	 signal MS_SET_F2_WORD_SEPARATOR: STD_LOGIC;
	 signal PS_COPY_INV_F1_WM_DOT_C_BIT: STD_LOGIC;
	 signal PS_COPY_F1_WM_DOT_C_BIT: STD_LOGIC;
	 signal MS_F_CH_READY_BUS: STD_LOGIC;
	 signal MS_FILE_SET_F_CH_NO_TRF_B: STD_LOGIC;
	 signal MS_F_CH_STROBE_TRIGGER: STD_LOGIC;
	 signal MS_F_CH_FILE_DOT_NO_TRANSFER_BUS: STD_LOGIC;
	 signal MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR: STD_LOGIC;
	 signal PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal PS_F_CH_TAPE_CALL: STD_LOGIC;
	 signal MS_FILE_TO_F_CH: STD_LOGIC;
	 signal PS_ASSEMBLY_TO_F_CH: STD_LOGIC;
	 signal MS_TAPE_TO_F_CH: STD_LOGIC;
	 signal MS_F_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC;
	 signal MS_F_CH_FILE_ADDRESS_TRF: STD_LOGIC;
	 signal PS_F_CH_STROBE_TRIGGER: STD_LOGIC;
	 signal PS_F_CH_END_ADDR_TRF_1301: STD_LOGIC;
	 signal MS_NOT_1401_CARD_OR_PRTR_MODE: STD_LOGIC;
	 signal MS_1401_SET_CD_PRINT_IN_PROC: STD_LOGIC;
	 signal PS_1401_PRINT_TRIGGER: STD_LOGIC;
	 signal MS_1401_I_O_RING_ADVANCE: STD_LOGIC;
	 signal PS_1401_I_O_RING_ADVANCE: STD_LOGIC;
	 signal PS_1401_PUNCH_TRIGGER: STD_LOGIC;
	 signal MS_1ST_I_O_CYCLE_CONTROL: STD_LOGIC;
	 signal PS_1ST_CLOCK_PULSE_CLAMPED: STD_LOGIC;
	 signal MS_1401_PUNCH: STD_LOGIC;
	 signal MS_1401_READ: STD_LOGIC;
	 signal MS_1401_PRINT: STD_LOGIC;
	 signal MS_1401_CARD_PR_ERR_SAMPLE: STD_LOGIC;
	 signal MS_1401_PUNCH_PRINT_ERROR: STD_LOGIC;
	 signal MS_1401_CARD_PRINT_ERROR: STD_LOGIC;
	 signal MS_E_CH_INPUT_MODE: STD_LOGIC;
	 signal MS_E_CH_NO_TRANSFER_LATCH: STD_LOGIC;
	 signal MS_1401_CARD_PR_SAMPLE_B: STD_LOGIC;
	 signal PS_E_CH_TAPE_CALL: STD_LOGIC;
	 signal MS_1ST_DATA_STROBE_LATCH: STD_LOGIC;
	 signal MS_E_CH_UNIT_NUMBER_9: STD_LOGIC;
	 signal PS_BLOCK_E_CH_FILE_START_GT: STD_LOGIC;
	 signal MS_E_CH_RESET_1: STD_LOGIC;
	 signal MS_E_CH_UNIT_NUMBER_4: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_CLAMPED: STD_LOGIC;
	 signal MS_E_CH_1ST_CHAR_2ND_ADDR: STD_LOGIC;
	 signal PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN: STD_LOGIC;
	 signal PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN: STD_LOGIC;
	 signal MS_E_CH_1ST_ADDR_TRANSFER: STD_LOGIC;
	 signal PS_E_CH_UNIT_NUMBER_3: STD_LOGIC;
	 signal MS_E_CH_UNIT_NUMBER_3: STD_LOGIC;
	 signal PS_E_CH_NO_TRF_STAR_7631_INHIBIT: STD_LOGIC;
	 signal MS_E_CH_SELECT_AND_R_B_C_ON: STD_LOGIC;
	 signal MS_BLOCK_F_CH_FILE_START_GT: STD_LOGIC;
	 signal MS_F_CH_INPUT_MODE_STAR_1301_STAR: STD_LOGIC;
	 signal MS_F_CH_UNIT_NUMBER_9: STD_LOGIC;
	 signal MS_F_CH_INPUT_MODE_STAR_1311_STAR: STD_LOGIC;
	 signal MS_F_CH_UNIT_NUMBER_4: STD_LOGIC;
	 signal PS_1ST_CLOCK_PULSE_CLAMPED_A: STD_LOGIC;
	 signal MS_F_CH_1ST_CHAR_2ND_ADDR: STD_LOGIC;
	 signal MS_1ST_DATA_STROBE_LATCH_CH_F: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_CLAMPED_A: STD_LOGIC;
	 signal MS_F_CH_1ST_ADDR_TRANSFER: STD_LOGIC;
	 signal PS_F_CH_UNIT_NUMBER_3: STD_LOGIC;
	 signal MS_F_CH_WRITE_INHIBIT: STD_LOGIC;
	 signal MS_F_CH_SELECT_AND_RBC_ON: STD_LOGIC;
	 signal MS_FILE_RING_7_LATCH: STD_LOGIC;
	 signal MS_B_CH_GROUP_MARK_DOT_WM: STD_LOGIC;
	 signal PS_UNITS_OR_BODY_LATCH: STD_LOGIC;
	 signal PS_EXTENSION_LATCH: STD_LOGIC;
	 signal MS_FILE_OP_TAKE_2ND_SCAN_CYCLE: STD_LOGIC;
	 signal MS_RBC_INLK_CHECK: STD_LOGIC;
	 signal PS_ADDR_CH_0_B_1: STD_LOGIC;
	 signal PS_ADDR_CH_1_B_1: STD_LOGIC;
	 signal MS_RESET_A_AR: STD_LOGIC;
	 signal PS_SET_AR_U_POS: STD_LOGIC;
	 signal PS_ADDR_CH_2_B_1: STD_LOGIC;
	 signal PS_SET_A_AR: STD_LOGIC;
	 signal PS_RO_A_AR: STD_LOGIC;
	 signal PS_ADDR_CH_4_B_1: STD_LOGIC;
	 signal PS_ADDR_CH_8_B_1: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal PS_SET_AR_T_POS: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal PS_SET_AR_H_POS: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal PS_SET_AR_TH_POS: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal PS_SET_AR_TTH_POS: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal MS_A_AR_GT_OUT_TTHP8B: STD_LOGIC;
	 signal MS_RESET_B_AR: STD_LOGIC;
	 signal PS_RO_B_AR: STD_LOGIC;
	 signal PS_SET_B_AR: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal MS_B_AR_GT_OUT_TTHP8B: STD_LOGIC;
	 signal MS_RESET_C_AR: STD_LOGIC;
	 signal PS_RO_C_AR: STD_LOGIC;
	 signal PS_SET_C_AR: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal MS_C_AR_GT_OUT_TTHP8B: STD_LOGIC;
	 signal MS_RESET_D_AR: STD_LOGIC;
	 signal PS_SET_D_AR: STD_LOGIC;
	 signal PS_RO_D_AR: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal MS_D_AR_GT_OUT_TTHP8B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_UP0B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_UP1B: STD_LOGIC;
	 signal MS_RESET_I_AR: STD_LOGIC;
	 signal PS_SET_I_AR: STD_LOGIC;
	 signal PS_RO_I_AR: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_UP2B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_UP4B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_UP8B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TP0B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TP1B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TP2B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TP4B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TP8B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_HP0B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_HP1B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_HP2B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_HP4B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_HP8B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_THP0B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_THP1B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_THP2B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_THP4B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_THP8B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TTHP0B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TTHP1B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TTHP2B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TTHP4B: STD_LOGIC;
	 signal MS_MEM_AR_TO_I_AR_TTHP8B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal MS_I_AR_GT_OUT_TTHP8B: STD_LOGIC;
	 signal MS_RESET_E_AR: STD_LOGIC;
	 signal PS_RO_E_AR: STD_LOGIC;
	 signal PS_SET_E_AR: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal MS_E_AR_GT_OUT_TTHP8B: STD_LOGIC;
	 signal MS_RESET_F_AR: STD_LOGIC;
	 signal PS_RO_F_AR: STD_LOGIC;
	 signal PS_SET_F_AR: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_UP0B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_UP1B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_UP2B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_UP4B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_UP8B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TP0B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TP1B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TP2B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TP4B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TP8B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_HP0B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_HP1B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_HP2B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_HP4B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_HP8B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_THP0B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_THP1B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_THP2B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_THP4B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_THP8B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TTHP0B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TTHP1B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TTHP2B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TTHP4B: STD_LOGIC;
	 signal MS_F_AR_GT_OUT_TTHP8B: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_04_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_08_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_02_BIT: STD_LOGIC;
	 signal MS_RO_FIXED_ADDR: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_18_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_12_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_U_POS_5_DIGIT: STD_LOGIC;
	 signal PS_AR_BUS_UP0B: STD_LOGIC;
	 signal PS_AR_BUS_UP1B: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_01_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_U_POS_0_DIGIT: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_24_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_UP_48_BIT: STD_LOGIC;
	 signal PS_AR_BUS_UP2B: STD_LOGIC;
	 signal PS_AR_BUS_UP4B: STD_LOGIC;
	 signal PS_AR_BUS_UP8B: STD_LOGIC;
	 signal MS_ADDR_GEN_T_POS_2_DIGIT: STD_LOGIC;
	 signal MS_ADDR_GEN_TP_08_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_T_POS_4_DIGIT: STD_LOGIC;
	 signal MS_ADDR_GEN_T_POS_3_DIGIT: STD_LOGIC;
	 signal MS_ADDR_GEN_TP_18_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_T_POS_5_DIGIT: STD_LOGIC;
	 signal PS_AR_BUS_TP0B: STD_LOGIC;
	 signal PS_AR_BUS_TP1B: STD_LOGIC;
	 signal MS_ADDR_GEN_TP_24_BIT: STD_LOGIC;
	 signal MS_ADDR_GEN_TP_48_BIT: STD_LOGIC;
	 signal PS_AR_BUS_TP2B: STD_LOGIC;
	 signal PS_AR_BUS_TP4B: STD_LOGIC;
	 signal PS_AR_BUS_TP8B: STD_LOGIC;
	 signal MS_RO_00201_INDEX_ADDR: STD_LOGIC;
	 signal MS_RO_00101_INDEX_ADDR: STD_LOGIC;
	 signal PS_AR_BUS_HP0B: STD_LOGIC;
	 signal PS_AR_BUS_HP1B: STD_LOGIC;
	 signal MS_RO_INDEX_AR: STD_LOGIC;
	 signal MS_RO_00001_INDEX_ADDR: STD_LOGIC;
	 signal PS_AR_BUS_HP2B: STD_LOGIC;
	 signal PS_AR_BUS_HP4B: STD_LOGIC;
	 signal PS_AR_BUS_HP8B: STD_LOGIC;
	 signal PS_AR_BUS_THP0B: STD_LOGIC;
	 signal PS_AR_BUS_THP1B: STD_LOGIC;
	 signal PS_AR_BUS_THP2B: STD_LOGIC;
	 signal PS_AR_BUS_THP4B: STD_LOGIC;
	 signal PS_AR_BUS_THP8B: STD_LOGIC;
	 signal PS_AR_BUS_TTHP0B: STD_LOGIC;
	 signal PS_AR_BUS_TTHP1B: STD_LOGIC;
	 signal PS_AR_BUS_TTHP2B: STD_LOGIC;
	 signal PS_AR_BUS_TTHP4B: STD_LOGIC;
	 signal PS_AR_BUS_TTHP8B: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_GATE_A: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_GATE_B: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_GATE_C: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_GATE_D: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_0_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_2_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_3_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_5_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_7_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_8_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_1_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_4_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_6_DEC: STD_LOGIC;
	 signal PS_REAL_TIME_CLOCK_9_DEC: STD_LOGIC;
	 signal PS_GATE_REAL_TIME_CLOCK: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_0_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_1_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_2_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_3_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_4_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_5_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_6_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_9_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_7_DIGIT: STD_LOGIC;
	 signal MS_REAL_TIME_CLOCK_8_DIGIT: STD_LOGIC;
	 signal MS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY: STD_LOGIC;
	 signal PS_CONS_ADDR_REG_EXIT_GATE: STD_LOGIC;
	 signal PS_CONS_MX_Y1_POS: STD_LOGIC;
	 signal PS_A_RING_OFF_TIME: STD_LOGIC;
	 signal MS_RTC_BUSY: STD_LOGIC;
	 signal MS_CONS_ADDR_REG_EXIT_GATE: STD_LOGIC;
	 signal PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY: STD_LOGIC;
	 signal MS_ADDR_EXIT_0_INSERT: STD_LOGIC;
	 signal MS_RTC_BUSY_9_INSERT: STD_LOGIC;
	 signal PS_RTC_BUSY: STD_LOGIC;
	 signal MS_A_RING_6_TIME: STD_LOGIC;
	 signal PS_A_RING_2_TIME: STD_LOGIC;
	 signal PS_A_RING_3_TIME: STD_LOGIC;
	 signal PS_ADDR_SCNR_5_POS: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_THP0B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_HP0B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TTHP0B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TP0B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_UP0B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_HP1B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_THP1B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TTHP1B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_UP1B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TP1B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TTHP2B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_HP2B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_THP2B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_UP2B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TP2B: STD_LOGIC;
	 signal PS_AR_CH_0_BIT_STAR_VAL_CHK: STD_LOGIC;
	 signal PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;
	 signal PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_THP4B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_HP4B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TTHP4B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_UP4B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TP4B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_HP8B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_THP8B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TTHP8B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_TP8B: STD_LOGIC;
	 signal MS_AR_BUS_GTD_OUT_UP8B: STD_LOGIC;
	 signal PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;
	 signal PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR: STD_LOGIC;
	 signal PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR: STD_LOGIC;
	 signal MV_1ST_CHECK_TEST_SWITCH: STD_LOGIC;
	 signal MV_2ND_CHECK_TEST_SWITCH: STD_LOGIC;
	 signal PS_AR_CH_VC_GROUP_ONE: STD_LOGIC;
	 signal MS_AR_CH_VC_48_BIT: STD_LOGIC;
	 signal PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR: STD_LOGIC;
	 signal PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR: STD_LOGIC;
	 signal PS_AR_CH_VC_GROUP_TWO: STD_LOGIC;
	 signal PS_AR_EXIT_CH_1_BIT: STD_LOGIC;
	 signal PS_AR_EXIT_CH_2_BIT: STD_LOGIC;
	 signal PS_AR_EXIT_CH_8_BIT: STD_LOGIC;
	 signal PS_AR_EXIT_CH_C_BIT: STD_LOGIC;
	 signal PS_SET_MEM_AR_TO_I_AR: STD_LOGIC;
	 signal PS_SET_MEM_AR_1_GATED: STD_LOGIC;
	 signal PS_ADDR_SCNR_2_POS: STD_LOGIC;
	 signal PS_SET_MEM_AR_2_GATED: STD_LOGIC;
	 signal PY_MEM_AR_UP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_UP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_UP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_UP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_UP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal PS_ADDR_SCNR_3_POS: STD_LOGIC;
	 signal PY_MEM_AR_TP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal PS_ADDR_SCNR_4_POS: STD_LOGIC;
	 signal PY_MEM_AR_HP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_HP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_HP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_HP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_HP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_THP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_THP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_THP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_THP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal PY_MEM_AR_THP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal PS_ADDR_SCNR_6_POS: STD_LOGIC;
	 signal PY_MEM_AR_TTHP0B_TO_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TTHP1B_TO_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TTHP2B_TO_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TTHP4B_TO_MOD: STD_LOGIC;
	 signal PY_MEM_AR_TTHP8B_TO_MOD: STD_LOGIC;
	 signal MS_CE_ADDR_REG_READ_OUT: STD_LOGIC;
	 signal MS_MAR_SYNC_COND: STD_LOGIC;
	 signal PS_UP8B_SYNC_COND: STD_LOGIC;
	 signal MS_MAR_SYNC_COND_JRJ: STD_LOGIC;
	 signal PS_HP8B_SYNC_COND: STD_LOGIC;
	 signal PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH: STD_LOGIC;
	 signal PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY: STD_LOGIC;
	 signal MS_RESET_BIN_REG: STD_LOGIC;
	 signal MS_BIN_REG_A_8_BIT: STD_LOGIC;
	 signal PS_BIN_REG_A_8_BIT: STD_LOGIC;
	 signal PS_SET_BIN_REG_A_FROM_TH: STD_LOGIC;
	 signal PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH: STD_LOGIC;
	 signal PS_BIN_REG_A_2_BIT: STD_LOGIC;
	 signal MS_AR_EXIT_CH_1_BIT_GATED: STD_LOGIC;
	 signal PS_BIN_REG_A_4_BIT: STD_LOGIC;
	 signal MS_BIN_REG_A_4_BIT: STD_LOGIC;
	 signal PS_BIN_REG_A_1_BIT: STD_LOGIC;
	 signal PS_GATE_A_CH_TO_ZONE_ADDER: STD_LOGIC;
	 signal PS_GATE_BIN_A12_TO_ZONE_ADDER: STD_LOGIC;
	 signal PS_GATE_BIN_A48_TO_ZONE_ADDER: STD_LOGIC;
	 signal PS_GATE_B_CH_TO_ZONE_ADDER: STD_LOGIC;
	 signal PS_ZONE_ADDER_A_BITS_EVEN: STD_LOGIC;
	 signal MS_ZONE_ADDER_A_A_DOT_B_A: STD_LOGIC;
	 signal MS_ZONE_ADDER_A_B_DOT_B_B: STD_LOGIC;
	 signal PS_ZONE_ADDER_B_BITS_EVEN: STD_LOGIC;
	 signal PS_ZONE_ADDER_TWO_BIT: STD_LOGIC;
	 signal PS_ZONE_ADDER_NOT_TWO_BIT: STD_LOGIC;
	 signal PS_A_NOT_A_DOT_B_A_DOT_B_BITS_EVEN: STD_LOGIC;
	 signal PS_ADDER_CARRY: STD_LOGIC;
	 signal MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS: STD_LOGIC;
	 signal PS_GATE_ADD_CAR_TO_ZONE_ADDER: STD_LOGIC;
	 signal PS_ADDER_NO_CARRY: STD_LOGIC;
	 signal MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS: STD_LOGIC;
	 signal PS_CARRY_FOR_ZONE_ADDER: STD_LOGIC;
	 signal PS_NO_CARRY_FOR_ZONE_ADDER: STD_LOGIC;
	 signal MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY: STD_LOGIC;
	 signal MS_ZONE_ADDER_A_DOT_B_DOT_C_1: STD_LOGIC;
	 signal MS_ZONE_ADDER_A_DOT_B_DOT_C_2: STD_LOGIC;
	 signal MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1: STD_LOGIC;
	 signal MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2: STD_LOGIC;
	 signal MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1: STD_LOGIC;
	 signal MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2: STD_LOGIC;
	 signal PS_ZONE_ADDER_CARRY: STD_LOGIC;
	 signal MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1: STD_LOGIC;
	 signal MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2: STD_LOGIC;
	 signal MS_ZONE_ADDER_CARRY: STD_LOGIC;
	 signal MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN: STD_LOGIC;
	 signal MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME: STD_LOGIC;
	 signal MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_2_TIME: STD_LOGIC;
	 signal MS_LB_OP_DOT_B_CY: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_CYCLE: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401: STD_LOGIC;
	 signal MS_LB_DOT_B_CYCLE_DOT_EXTENSION_LATCH: STD_LOGIC;
	 signal PS_TSLT_BINARY_TO_TH_POS_1: STD_LOGIC;
	 signal PS_TSLT_BINARY_TO_TH_POS_2: STD_LOGIC;
	 signal MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME: STD_LOGIC;
	 signal PS_TSLT_BINARY_TO_TTH_POS: STD_LOGIC;
	 signal MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10: STD_LOGIC;
	 signal PS_BIN_REG_B4_BIT: STD_LOGIC;
	 signal PS_BIN_REG_NOT_B4_BIT: STD_LOGIC;
	 signal PS_BIN_REG_B8_BIT: STD_LOGIC;
	 signal PS_BIN_REG_NOT_B8_BIT: STD_LOGIC;
	 signal PS_A4_DOT_B4_EVEN: STD_LOGIC;
	 signal PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4: STD_LOGIC;
	 signal PS_AUX_BIN_ADDER_4_BIT: STD_LOGIC;
	 signal MS_AUX_BIN_ADDER_4_BIT: STD_LOGIC;
	 signal PS_AUX_BIN_ADDER_8_BIT: STD_LOGIC;
	 signal MS_AUX_BIN_ADDER_8_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_B_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_A_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_A_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_B_BIT: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_0_BIT_A: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_0_BIT_B: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_0_BIT_C: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_0_BIT_D: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_0_BIT_E: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_0_BIT_F: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_4_BIT_A: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_4_BIT_B: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_1_BIT_A: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_1_BIT_B: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_1_BIT_C: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_2_BIT_A: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_2_BIT_B: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_2_BIT_C: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_2_BIT_D: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_8_BIT_A: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_8_BIT_B: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_8_BIT_C: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_THP_2_DOT_8_BITS: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A: STD_LOGIC;
	 signal MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B: STD_LOGIC;
	 signal PS_SET_BIN_REG_B4_DOT_B8: STD_LOGIC;
	 signal MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH: STD_LOGIC;
	 signal MS_LB_OP_DOT_1ST_OR_3RD_SCAN: STD_LOGIC;
	 signal MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_NO_ZONE_CAR: STD_LOGIC;
	 signal MS_LB_OP_DOT_LIROC: STD_LOGIC;
	 signal MY_MEM_AR_TO_ADDR_MOD_0_BIT: STD_LOGIC;
	 signal MY_MEM_AR_TO_ADDR_MOD_1_BIT: STD_LOGIC;
	 signal MY_MEM_AR_TO_ADDR_MOD_2_BIT: STD_LOGIC;
	 signal MY_MEM_AR_TO_ADDR_MOD_4_BIT: STD_LOGIC;
	 signal MY_MEM_AR_TO_ADDR_MOD_8_BIT: STD_LOGIC;
	 signal MY_WRAP_AROUND_MODE: STD_LOGIC;
	 signal PS_PLUS_ONE_18_LINE: STD_LOGIC;
	 signal MS_ADDR_MOD_28_BIT: STD_LOGIC;
	 signal MS_ADDR_MOD_01_BIT: STD_LOGIC;
	 signal PY_1401_INSERT_01_BIT: STD_LOGIC;
	 signal MS_ADDR_MOD_02_BIT: STD_LOGIC;
	 signal MS_ADDR_MOD_12_BIT: STD_LOGIC;
	 signal MY_MODIFY_BY_PLUS_ONE: STD_LOGIC;
	 signal MY_MODIFY_BY_MINUS_ONE: STD_LOGIC;
	 signal MS_ADDR_MOD_04_BIT: STD_LOGIC;
	 signal PY_1401_INSERT_14_BIT: STD_LOGIC;
	 signal PY_1401_INSERT_48_BIT: STD_LOGIC;
	 signal PY_BLOCK_TTHP: STD_LOGIC;
	 signal MS_ADDR_MOD_14_BIT: STD_LOGIC;
	 signal MS_ADDR_MOD_24_BIT: STD_LOGIC;
	 signal MS_ADDR_MOD_48_BIT: STD_LOGIC;
	 signal MY_MODIFY_BY_ZERO: STD_LOGIC;
	 signal MS_ADDR_MOD_08_BIT: STD_LOGIC;
	 signal MS_ADDR_MOD_18_BIT: STD_LOGIC;
	 signal PS_MINUS_ONE_28_LINE: STD_LOGIC;
	 signal PS_ADDR_CH_8_B_STAR_ADDR_MOD: STD_LOGIC;
	 signal PS_ADDR_CH_4_B_STAR_ADDR_MOD: STD_LOGIC;
	 signal PS_ADDR_CH_2_B_STAR_ADDR_MOD: STD_LOGIC;
	 signal PS_ADDR_CH_1_B_STAR_ADDR_MOD: STD_LOGIC;
	 signal PS_ADDR_CH_0_B_STAR_ADDR_MOD: STD_LOGIC;
	 signal MS_RESET_ADDR_MOD_CTRL_LATCH: STD_LOGIC;
	 signal PS_ADDR_MOD_SET_TO_PLUS_ONE: STD_LOGIC;
	 signal MY_1ST_CLOCK_PULSE: STD_LOGIC;
	 signal PY_RESET_ADDR_MOD_LATCHES: STD_LOGIC;
	 signal PY_MODIFY_BY_ZERO: STD_LOGIC;
	 signal PY_MODIFY_BY_MINUS_ONE: STD_LOGIC;
	 signal MS_MODIFY_BY_PLUS_ONE_LATCH: STD_LOGIC;
	 signal PS_SET_MODIFY_CTRL_LATCHES: STD_LOGIC;
	 signal PS_ADDR_MOD_SET_TO_MINUS_ONE: STD_LOGIC;
	 signal PS_BORROW_LATCH_ON: STD_LOGIC;
	 signal MS_MODIFY_BY_MINUS_ONE: STD_LOGIC;
	 signal PS_ADDR_MOD_SET_TO_ZERO: STD_LOGIC;
	 signal PS_RESET_ADDR_MOD_CTRL_LATCH: STD_LOGIC;
	 signal PS_ZERO_LATCH_ON: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_4_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_2_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_1_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_NU_C_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_NOT_NU_C_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_2_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_8_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_4_BIT: STD_LOGIC;
	 signal PS_SET_NU_TO_ADDR_CH: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_1_LINE: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_3_LINE: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_5_LINE: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_7_LINE: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_1_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_8_BIT: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_2_LINE: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_4_LINE: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_6_LINE: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_8_LINE: STD_LOGIC;
	 signal MS_PERCENT_CONVERSION: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_9_LINE: STD_LOGIC;
	 signal MS_ADDR_CH_NU_TSLTR_0_LINE: STD_LOGIC;
	 signal MS_INSERT_ZERO_ON_ADDR_CH: STD_LOGIC;
	 signal PS_ADDR_CH_VC_GROUP_TWO: STD_LOGIC;
	 signal PS_ADDR_CH_VC_GROUP_ONE: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_ZONE_C_BIT: STD_LOGIC;
	 signal MS_SET_H_POS_INDEX_LAT_B: STD_LOGIC;
	 signal MS_RESET_INDEX_TAG_LATCHES: STD_LOGIC;
	 signal PS_SET_H_POS_INDEX_TAGS: STD_LOGIC;
	 signal MS_SET_H_POS_INDEX_LAT_A: STD_LOGIC;
	 signal MS_H_POS_C_INDEX_TAG: STD_LOGIC;
	 signal PS_H_POS_C_INDEX_TAG: STD_LOGIC;
	 signal MS_H_POS_B_INDEX_TAG: STD_LOGIC;
	 signal PS_H_POS_B_INDEX_TAG: STD_LOGIC;
	 signal MS_H_POS_A_INDEX_TAG: STD_LOGIC;
	 signal PS_H_POS_A_INDEX_TAG: STD_LOGIC;
	 signal PS_SET_T_POS_INDEX_TAGS: STD_LOGIC;
	 signal MS_T_POS_C_INDEX_TAG: STD_LOGIC;
	 signal PS_T_POS_C_INDEX_TAG: STD_LOGIC;
	 signal MS_T_POS_B_INDEX_TAG: STD_LOGIC;
	 signal PS_T_POS_B_INDEX_TAG: STD_LOGIC;
	 signal MS_T_POS_A_INDEX_TAG: STD_LOGIC;
	 signal PS_T_POS_A_INDEX_TAG: STD_LOGIC;
	 signal PS_INDEX_CTRL_NUMBER_ONE: STD_LOGIC;
	 signal PS_INDEX_CTRL_NUMBER_TWO: STD_LOGIC;
	 signal PS_A_RING_1_TIME: STD_LOGIC;
	 signal PS_RO_INDEX_AR: STD_LOGIC;
	 signal MS_SET_A_RING_1_TRIG: STD_LOGIC;
	 signal PS_A_RING_ADV_B: STD_LOGIC;
	 signal MS_A_RING_1_TIME: STD_LOGIC;
	 signal PS_CONS_MX_Y5_POS: STD_LOGIC;
	 signal PS_A_RING_ADV_A: STD_LOGIC;
	 signal MS_A_RING_2_TIME: STD_LOGIC;
	 signal PS_CONS_MX_Y4_POS: STD_LOGIC;
	 signal MS_A_RING_3_TIME: STD_LOGIC;
	 signal PS_CONS_MX_Y3_POS: STD_LOGIC;
	 signal MS_A_RING_4_TIME: STD_LOGIC;
	 signal PS_CONS_MX_Y2_POS: STD_LOGIC;
	 signal MS_A_RING_5_TIME: STD_LOGIC;
	 signal PS_A_RING_5_TIME: STD_LOGIC;
	 signal PS_INDEX_A_AR: STD_LOGIC;
	 signal PS_INDEX_B_AR: STD_LOGIC;
	 signal PS_INTERRUPT_BRANCH: STD_LOGIC;
	 signal PS_CONS_MX_X1A_POS: STD_LOGIC;
	 signal PS_KEYBOARD_UNLOCK: STD_LOGIC;
	 signal PS_CONS_CLOCK_2_POS: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_4: STD_LOGIC;
	 signal PS_CONSOLE_STROBE_GTD: STD_LOGIC;
	 signal MV_CONS_MODE_SW_ADDR_SET_MODE: STD_LOGIC;
	 signal MS_INDEX_A_AR_DOT_INDEX_GATE: STD_LOGIC;
	 signal MS_SET_A_AND_C_AR: STD_LOGIC;
	 signal MV_CONS_ADDRESS_ENTRY_B_AR: STD_LOGIC;
	 signal MV_CONS_ADDRESS_ENTRY_D_AR: STD_LOGIC;
	 signal MV_CONS_ADDRESS_ENTRY_C_AR: STD_LOGIC;
	 signal MV_CONS_ADDRESS_ENTRY_NORMAL_1: STD_LOGIC;
	 signal MV_CONS_ADDRESS_ENTRY_NORMAL_2: STD_LOGIC;
	 signal MV_CONS_ADDRESS_ENTRY_F_AR: STD_LOGIC;
	 signal MV_CONS_ADDRESS_ENTRY_E_AR: STD_LOGIC;
	 signal MS_1ST_ADDR_SET_B_AND_D_AR: STD_LOGIC;
	 signal MS_2ND_ADDR_SET_B_AND_D_AR: STD_LOGIC;
	 signal PS_ADDRESS_SET_ROUTINE: STD_LOGIC;
	 signal PS_SET_C_AR_A: STD_LOGIC;
	 signal MV_STORAGE_SCAN_MODE_2: STD_LOGIC;
	 signal PS_CONSOLE_CYCLE_START: STD_LOGIC;
	 signal MS_INDEX_A_AR_DOT_A_RING_2_TIME: STD_LOGIC;
	 signal MS_RESET_C_AR_1: STD_LOGIC;
	 signal PS_2ND_ADDR_INDEX_RES_CTRL: STD_LOGIC;
	 signal MS_RESET_D_AR_1: STD_LOGIC;
	 signal MS_RESET_D_AR_3_1401: STD_LOGIC;
	 signal MS_RESET_D_AR_2: STD_LOGIC;
	 signal MS_RESET_D_AR_3: STD_LOGIC;
	 signal MS_CONSOLE_RO_AAR: STD_LOGIC;
	 signal MS_A_AR_RO_CTRL_STAR_ARITH: STD_LOGIC;
	 signal PS_BODY_CTRL_LATCH: STD_LOGIC;
	 signal MV_CE_ADDRESS_RO_ENABLE: STD_LOGIC;
	 signal PS_STORE_ADDR_REG_OPS_RO_GATE: STD_LOGIC;
	 signal MV_CE_RO_B_AR: STD_LOGIC;
	 signal MV_CE_RO_C_AR: STD_LOGIC;
	 signal MV_CE_RO_D_AR: STD_LOGIC;
	 signal MV_CE_RO_E_AR: STD_LOGIC;
	 signal MV_CE_RO_F_AR: STD_LOGIC;
	 signal MV_CE_RO_I_AR: STD_LOGIC;
	 signal MS_CONSOLE_RO_BAR: STD_LOGIC;
	 signal MS_B_AR_RO_CTRL_STAR_ARITH: STD_LOGIC;
	 signal PS_UNITS_CTRL_LATCH: STD_LOGIC;
	 signal PS_C_AR_RO_CTRL_STAR_ARITH: STD_LOGIC;
	 signal PS_CONS_MX_30_POS: STD_LOGIC;
	 signal MS_TABLE_SEARCH_A_CYCLE_U_CTRL: STD_LOGIC;
	 signal PS_D_AR_RO_CTRL_STAR_ARITH: STD_LOGIC;
	 signal PS_CONS_MX_33_POS: STD_LOGIC;
	 signal MS_CONSOLE_RO_IAR: STD_LOGIC;
	 signal MV_STORAGE_SCAN_MODE_1: STD_LOGIC;
	 signal MV_CONS_MODE_SW_CE_MODE: STD_LOGIC;
	 signal MY_START_MEM_CLOCK: STD_LOGIC;
	 signal MY_WRITE_CALL: STD_LOGIC;
	 signal PS_STOP_AT_G_STAR_ARITH: STD_LOGIC;
	 signal PS_ZERO_TO_ADDR_CH: STD_LOGIC;
	 signal MS_ADDR_SET_KEYBOARD_LOCK: STD_LOGIC;
	 signal MS_OP_MOD_CHAR_TIME_STAR_ARS: STD_LOGIC;
	 signal PS_OP_OR_OP_MOD_POSITION: STD_LOGIC;
	 signal PS_B_DATA_REG_1_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_1_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_1_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_1_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_1_BIT: STD_LOGIC;
	 signal PB_B_CH_NOT_1_BIT: STD_LOGIC;
	 signal PS_B_DATA_REG_2_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_2_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_2_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_2_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_NOT_2_BIT: STD_LOGIC;
	 signal PB_B_CH_2_BIT: STD_LOGIC;
	 signal PS_B_DATA_REG_4_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_4_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_4_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_4_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_NOT_4_BIT: STD_LOGIC;
	 signal PB_B_CH_4_BIT: STD_LOGIC;
	 signal PS_B_DATA_REG_8_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_8_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_8_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_8_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_NOT_8_BIT: STD_LOGIC;
	 signal PB_B_CH_8_BIT: STD_LOGIC;
	 signal PS_B_DATA_REG_A_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_A_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_A_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_A_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_NOT_A_BIT: STD_LOGIC;
	 signal PB_B_CH_A_BIT: STD_LOGIC;
	 signal PS_B_DATA_REG_B_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_B_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_B_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_B_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_NOT_B_BIT: STD_LOGIC;
	 signal PB_B_CH_B_BIT: STD_LOGIC;
	 signal PS_B_DATA_REG_C_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_C_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_C_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_C_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_C_BIT: STD_LOGIC;
	 signal MB_ASSEMBLY_CH_NOT_ZONE_C_BIT: STD_LOGIC;
	 signal MS_B_DATA_REG_WM_BIT: STD_LOGIC;
	 signal PS_B_DATA_REG_WM_BIT_STAR_0_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_WM_BIT_STAR_1_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_WM_BIT_STAR_2_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_WM_BIT_STAR_3_STAR: STD_LOGIC;
	 signal PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR: STD_LOGIC;
	 signal PB_B_CH_NOT_WM_BIT: STD_LOGIC;
	 signal PB_B_CH_WM_BIT: STD_LOGIC;
	 signal PS_CHAR_SEL_ERROR_CHK_1: STD_LOGIC;
	 signal PS_CHAR_SEL_ERROR_CHK_2: STD_LOGIC;
	 signal MS_B_CHAR_SEL_ERROR: STD_LOGIC;
	 signal MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL: STD_LOGIC;
	 signal PS_SW_B_CH_TO_A_REG: STD_LOGIC;
	 signal PS_SW_AR_EXIT_CH_TO_A_REG: STD_LOGIC;
	 signal MS_RESET_A_DATA_REG: STD_LOGIC;
	 signal MS_GATE_CONSOLE_TO_ASSEMBLY: STD_LOGIC;
	 signal PS_GATE_A_DATA_REG_TO_A_CH: STD_LOGIC;
	 signal PS_GATE_OP_MOD_REG_TO_A_CH: STD_LOGIC;
	 signal PS_GATE_E2_DATA_REG_TO_A_CH: STD_LOGIC;
	 signal PS_B_CH_NOT_B_AND_NOT_A_BIT: STD_LOGIC;
	 signal MS_1401_DOT_I_CYCLE: STD_LOGIC;
	 signal PS_GATE_F2_DATA_REG_TO_A_CH: STD_LOGIC;
	 signal PS_A_DATA_REG_1_BIT: STD_LOGIC;
	 signal PB_A_CH_1_BIT: STD_LOGIC;
	 signal PB_A_CH_NOT_1_BIT: STD_LOGIC;
	 signal PS_A_DATA_REG_2_BIT: STD_LOGIC;
	 signal PB_A_CH_2_BIT: STD_LOGIC;
	 signal PB_A_CH_NOT_2_BIT: STD_LOGIC;
	 signal PS_A_DATA_REG_4_BIT: STD_LOGIC;
	 signal PB_A_CH_4_BIT: STD_LOGIC;
	 signal PB_A_CH_NOT_4_BIT: STD_LOGIC;
	 signal PS_A_DATA_REG_8_BIT: STD_LOGIC;
	 signal PB_A_CH_8_BIT: STD_LOGIC;
	 signal PB_A_CH_NOT_8_BIT: STD_LOGIC;
	 signal PS_A_DATA_REG_A_BIT: STD_LOGIC;
	 signal PB_A_CH_A_BIT: STD_LOGIC;
	 signal PB_A_CH_NOT_A_BIT: STD_LOGIC;
	 signal PS_A_DATA_REG_B_BIT: STD_LOGIC;
	 signal PB_A_CH_B_BIT: STD_LOGIC;
	 signal PS_A_DATA_REG_C_BIT: STD_LOGIC;
	 signal PS_A_CH_C_BIT: STD_LOGIC;
	 signal PS_A_DATA_REG_WM_BIT: STD_LOGIC;
	 signal PB_A_CH_WM_BIT: STD_LOGIC;
	 signal PB_A_CH_NOT_WM_BIT: STD_LOGIC;
	 signal MS_E1_INPUT_B_BIT: STD_LOGIC;
	 signal MS_E_CH_WORD_SEPARATOR: STD_LOGIC;
	 signal MS_E1_INPUT_2_BIT: STD_LOGIC;
	 signal MS_A_CH_CHAR_NOT_A_BIT: STD_LOGIC;
	 signal PS_A_CH_CHAR_A_BIT_ONLY: STD_LOGIC;
	 signal MB_B_CH_NOT_BLANK: STD_LOGIC;
	 signal PB_B_CH_BLANK: STD_LOGIC;
	 signal PB_B_CH_GROUP_MARK_WM: STD_LOGIC;
	 signal PB_B_CH_NOT_GROUP_MARK_WM: STD_LOGIC;
	 signal PS_F1_INPUT_C_BIT: STD_LOGIC;
	 signal PS_F1_INPUT_1_BIT: STD_LOGIC;
	 signal MS_F1_INPUT_B_BIT: STD_LOGIC;
	 signal PS_F1_INPUT_A_BIT: STD_LOGIC;
	 signal PS_F1_INPUT_8_BIT: STD_LOGIC;
	 signal PS_F1_INPUT_4_BIT: STD_LOGIC;
	 signal MS_F1_INPUT_2_BIT: STD_LOGIC;
	 signal MS_SET_E1_REG: STD_LOGIC;
	 signal PS_E2_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal MS_RESET_E2_FULL_LATCH: STD_LOGIC;
	 signal MS_E1_INPUT_WM_BIT: STD_LOGIC;
	 signal PS_E_CH_WORD_SEPARATOR_MODE: STD_LOGIC;
	 signal PS_RESET_E2_FULL_LATCH: STD_LOGIC;
	 signal PS_SET_E2_REG_DELAYED: STD_LOGIC;
	 signal PS_E1_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal MS_E2_REG_WORD_SEPARATOR: STD_LOGIC;
	 signal MV_ASTERISK_INS_CONSOLE_SW_OFF: STD_LOGIC;
	 signal PS_USE_NO_WM_STAR_EDIT: STD_LOGIC;
	 signal PB_1401_MODE: STD_LOGIC;
	 signal PS_INPUT_CYCLE_NOT_LAST_INPUT: STD_LOGIC;
	 signal PB_ANY_LAST_INPUT_CYCLE: STD_LOGIC;
	 signal PS_USE_NO_ZONES_STAR_ARITH: STD_LOGIC;
	 signal PS_USE_NO_ZONES_STAR_EDIT: STD_LOGIC;
	 signal MS_WRITE_EDIT_BLANK: STD_LOGIC;
	 signal PS_A_CH_VALID_OR_AST_SWITCH_OFF: STD_LOGIC;
	 signal MB_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_S_OR_NOT_BW_DOT_1401: STD_LOGIC;
	 signal PS_OUTPUT_WM_CYCLE: STD_LOGIC;
	 signal PB_OUTPUT_WM_CYCLE: STD_LOGIC;
	 signal PB_OUTPUT_CYCLE: STD_LOGIC;
	 signal PB_USE_NO_WM: STD_LOGIC;
	 signal MB_USE_NO_ZONES: STD_LOGIC;
	 signal MB_USE_NO_NUMERICS: STD_LOGIC;
	 signal MS_A_CH_VALID: STD_LOGIC;
	 signal PS_E_CH_UNIT_NUMBER_1: STD_LOGIC;
	 signal PB_USE_A_CH_WM: STD_LOGIC;
	 signal PS_USE_A_CH_ZONES_STAR_EDIT: STD_LOGIC;
	 signal MS_RA_OR_RS_DOT_B_DOT_U_OR_Y_DOT_1401: STD_LOGIC;
	 signal MS_G_OP_DOT_C_CYCLE: STD_LOGIC;
	 signal MS_1401_H_OR_Q_DOT_A_CYCLE: STD_LOGIC;
	 signal PS_USE_A_CH_ZONES: STD_LOGIC;
	 signal PS_USE_A_CH_NU: STD_LOGIC;
	 signal MB_ANY_LAST_IN_CYCLE_NOT_1401: STD_LOGIC;
	 signal PB_USE_B_CH_WM: STD_LOGIC;
	 signal PS_OUTPUT_FIELD_CYCLE: STD_LOGIC;
	 signal PS_USE_B_CH_ZONES_STAR_ARITH: STD_LOGIC;
	 signal MS_STORE_B_CH_CHARACTER: STD_LOGIC;
	 signal MB_USE_B_CH_NU_STAR_ARITH: STD_LOGIC;
	 signal PB_USE_B_CH_ZONES: STD_LOGIC;
	 signal PB_USE_B_CH_NU: STD_LOGIC;
	 signal MS_WRITE_EDIT_ASTERISK: STD_LOGIC;
	 signal MS_SET_ASTERISK: STD_LOGIC;
	 signal MS_ASTERISK_A_CH_CHECK_CTRL: STD_LOGIC;
	 signal MB_ASSEMBLY_CH_A_BIT_INSERT: STD_LOGIC;
	 signal MB_ASSEMBLY_CH_NU_ONE_INSERT: STD_LOGIC;
	 signal MS_SET_GROUP_MARK: STD_LOGIC;
	 signal PB_ADDER_OUT_NOT_1_BIT: STD_LOGIC;
	 signal PB_USE_ADDER_NU_1: STD_LOGIC;
	 signal MB_ASSEMBLY_CH_NU_ZERO_INSERT: STD_LOGIC;
	 signal MS_SET_DOLLAR_SIGN: STD_LOGIC;
	 signal PB_ADDER_OUT_1_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_1_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_NOT_2_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_2_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_2_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_NOT_4_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_4_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_4_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_NOT_8_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_8_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_8_BIT: STD_LOGIC;
	 signal PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES: STD_LOGIC;
	 signal MS_PLUS_SIGN_LATCH_GATED: STD_LOGIC;
	 signal MS_A_CH_INV_MINUS_SIGN_GTD: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_A_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_A_OR_B_BITS: STD_LOGIC;
	 signal PB_B_CH_PL_OR_INV_MIN_SIGN_GATED: STD_LOGIC;
	 signal MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED: STD_LOGIC;
	 signal MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED: STD_LOGIC;
	 signal PS_ASM_CH_A_BIT_STAR_ADDER_ZONES: STD_LOGIC;
	 signal PS_ADDER_ZONES_NOT_B_BIT: STD_LOGIC;
	 signal PS_ASM_CH_B_BIT_STAR_ADDER_ZONES: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_B_BIT: STD_LOGIC;
	 signal MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_WM_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_WM_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_NOT_ZONE_C_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_C_CHAR_BIT: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_C_CHAR_BIT: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_C_CHAR_BIT: STD_LOGIC;
	 signal MB_ASSEMBLY_CH_NOT_NU_C_BIT: STD_LOGIC;
	 signal MB_ASSEMBLY_CH_NU_C_BIT: STD_LOGIC;
	 signal MB_ASSEMBLY_CH_ZONE_C_BIT: STD_LOGIC;
	 signal PS_SET_WM: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_NOT_WM_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_NOT_C_BIT: STD_LOGIC;
	 signal PS_B_CH_VC_NOT_NU_C_BIT: STD_LOGIC;
	 signal PS_A_CH_VC_NOT_NU_C_BIT: STD_LOGIC;
	 signal PB_ADDER_OUT_C_BIT: STD_LOGIC;
	 signal PS_B_CH_VC_NU_C_BIT: STD_LOGIC;
	 signal PS_A_CH_VC_NU_C_BIT: STD_LOGIC;
	 signal PS_B_CH_VC_NOT_ZONE_C_BIT: STD_LOGIC;
	 signal PS_A_CH_VC_NOT_ZONE_C_BIT: STD_LOGIC;
	 signal PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN: STD_LOGIC;
	 signal PS_B_CH_VC_ZONE_C_BIT: STD_LOGIC;
	 signal PS_A_CH_VC_ZONE_C_BIT: STD_LOGIC;
	 signal PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_NOT_C_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_C_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_NOT_8_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_8_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_NOT_4_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_4_BIT: STD_LOGIC;
	 signal PS_SET_E_CH_UNIT_NU_REG: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_NOT_2_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_2_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_NOT_1_BIT: STD_LOGIC;
	 signal PS_E_CH_UNIT_NU_REG_1_BIT: STD_LOGIC;
	 signal PS_SET_E_CH_UNIT_SEL_REG: STD_LOGIC;
	 signal MS_E_CH_FORMS_CTRL_OP_CODE_JRJ: STD_LOGIC;
	 signal MS_E_CH_STACK_SEL_OP_CODE: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_NOT_C_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_C_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_NOT_8_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_8_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_NOT_4_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_4_BIT: STD_LOGIC;
	 signal PS_SET_F_CH_UNIT_NU_REG: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_NOT_2_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_2_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_NOT_1_BIT: STD_LOGIC;
	 signal PS_F_CH_UNIT_NU_REG_1_BIT: STD_LOGIC;
	 signal PS_SET_F_CH_UNIT_SEL_REG: STD_LOGIC;
	 signal PS_GATE_ASM_CH_TO_E1_INPUT: STD_LOGIC;
	 signal MS_GATE_TAPE_TO_E1_INPUT: STD_LOGIC;
	 signal MS_GATE_I_O_SYNC_TO_E1_IN: STD_LOGIC;
	 signal MS_GATE_E_CH_FILE_TO_E1_IN: STD_LOGIC;
	 signal MS_GATE_CONSOLE_PRTR_TO_E1_IN: STD_LOGIC;
	 signal MS_E1_INPUT_1_BIT: STD_LOGIC;
	 signal MS_E1_INPUT_4_BIT: STD_LOGIC;
	 signal MS_E1_INPUT_8_BIT: STD_LOGIC;
	 signal MS_E1_INPUT_A_BIT: STD_LOGIC;
	 signal MS_CONSOLE_WM_DOT_NOT_C_INPUT: STD_LOGIC;
	 signal MS_CONSOLE_NOT_WM_DOT_C_INPUT: STD_LOGIC;
	 signal MS_E1_INPUT_C_BIT: STD_LOGIC;
	 signal PS_CONSOLE_WM_CHARACTER: STD_LOGIC;
	 signal PS_GATE_CONSOLE_PRTR_TO_E1_IN: STD_LOGIC;
	 signal PS_E1_INPUT_WM_BIT: STD_LOGIC;
	 signal MS_CONS_ERROR_BACKSPACE_SET: STD_LOGIC;
	 signal MS_CONS_GATED_CARRIAGE_RETURN: STD_LOGIC;
	 signal MS_CONS_WM_OUTPUT_SET: STD_LOGIC;
	 signal MS_CONS_WM_INPUT_RESET: STD_LOGIC;
	 signal MS_CONS_WM_INPUT_SET: STD_LOGIC;
	 signal MS_CONSOLE_WM_CHARACTER: STD_LOGIC;
	 signal PS_COPY_E1_BCD_TO_E2_REG: STD_LOGIC;
	 signal MS_SET_E2_WORD_SEPARATOR: STD_LOGIC;
	 signal MS_E2_REG_1_BIT: STD_LOGIC;
	 signal MS_E2_REG_2_BIT: STD_LOGIC;
	 signal MS_E2_REG_4_BIT: STD_LOGIC;
	 signal MS_E2_REG_8_BIT: STD_LOGIC;
	 signal MS_E2_REG_A_BIT: STD_LOGIC;
	 signal MS_E2_REG_B_BIT: STD_LOGIC;
	 signal PS_COPY_E1_WM_DOT_C_BIT: STD_LOGIC;
	 signal PS_COPY_INV_E1_WM_DOT_C_BIT: STD_LOGIC;
	 signal MS_E2_REG_C_BIT: STD_LOGIC;
	 signal PS_E1_REG_NOT_WM_BIT: STD_LOGIC;
	 signal PS_E1_REG_WM_BIT: STD_LOGIC;
	 signal MS_E2_REG_WM_BIT: STD_LOGIC;
	 signal PS_UNIT_CTRL_OR_MOVE_OP_CODE: STD_LOGIC;
	 signal PS_E_CH_INTERLOCK: STD_LOGIC;
	 signal PS_2ND_CLOCK_PULSE_21: STD_LOGIC;
	 signal MS_E_CH_CLOCKED_STROBE_OUTPUT: STD_LOGIC;
	 signal MS_E_CH_CLOCKED_STROBE_INPUT: STD_LOGIC;
	 signal MS_RES_E2_FULL_AT_F_OR_K_OPS: STD_LOGIC;
	 signal MS_F_CH_CLOCKED_STROBE_OUTPUT: STD_LOGIC;
	 signal MS_F_CH_CLOCKED_STROBE_INPUT: STD_LOGIC;
	 signal MS_SET_F2_REG: STD_LOGIC;
	 signal MS_F1_INPUT_1_BIT: STD_LOGIC;
	 signal PS_F1_INPUT_2_BIT: STD_LOGIC;
	 signal MS_F1_INPUT_4_BIT: STD_LOGIC;
	 signal MS_F1_INPUT_8_BIT: STD_LOGIC;
	 signal MS_F1_INPUT_A_BIT: STD_LOGIC;
	 signal PS_F1_INPUT_B_BIT: STD_LOGIC;
	 signal MS_F1_INPUT_C_BIT: STD_LOGIC;
	 signal PS_F1_INPUT_WM_BIT: STD_LOGIC;
	 signal PB_TRUE_ADD_A: STD_LOGIC;
	 signal PB_COMP_ADD_A: STD_LOGIC;
	 signal MS_A_CH_INSERT_PLUS_ZERO: STD_LOGIC;
	 signal MS_A_CH_INSERT_PLUS_NINE: STD_LOGIC;
	 signal MB_ADD_AB0: STD_LOGIC;
	 signal PB_A_CH_INSERT_PLUS_ZERO: STD_LOGIC;
	 signal MB_ADD_AB1: STD_LOGIC;
	 signal PB_A_CH_INSERT_PLUS_NINE: STD_LOGIC;
	 signal MB_ADD_AQ0: STD_LOGIC;
	 signal MB_ADD_AQ2: STD_LOGIC;
	 signal MB_ADD_AQ4: STD_LOGIC;
	 signal MB_ADD_AQ6: STD_LOGIC;
	 signal MB_ADD_AQ8: STD_LOGIC;
	 signal MS_TRUE_ADD_B: STD_LOGIC;
	 signal PS_COMP_ADD_B: STD_LOGIC;
	 signal MS_B_CH_INSERT_PLUS_ZERO: STD_LOGIC;
	 signal PB_TRUE_ADD_B: STD_LOGIC;
	 signal PB_COMP_ADD_B: STD_LOGIC;
	 signal PB_B_CH_INSERT_PLUS_ZERO: STD_LOGIC;
	 signal MB_ADD_BB1: STD_LOGIC;
	 signal MB_ADD_BB0: STD_LOGIC;
	 signal MB_ADD_BQ0: STD_LOGIC;
	 signal MB_ADD_BQ2: STD_LOGIC;
	 signal MB_ADD_BQ4: STD_LOGIC;
	 signal MB_ADD_BQ6: STD_LOGIC;
	 signal MB_ADD_BQ8: STD_LOGIC;
	 signal MB_NO_CARRY_LATCH: STD_LOGIC;
	 signal MB_CARRY_LATCH: STD_LOGIC;
	 signal PB_AB0_DOT_BB0_DOT_NC: STD_LOGIC;
	 signal PB_AB0_DOT_BB1_DOT_C: STD_LOGIC;
	 signal PB_AB1_DOT_BB0_DOT_C: STD_LOGIC;
	 signal PB_AB1_DOT_BB1_DOT_NC: STD_LOGIC;
	 signal PB_AB0_DOT_BB1_DOT_NC: STD_LOGIC;
	 signal PB_AB1_DOT_BB0_DOT_NC: STD_LOGIC;
	 signal PB_AB0_DOT_BB0_DOT_C: STD_LOGIC;
	 signal PB_AB1_DOT_BB1_DOT_C: STD_LOGIC;
	 signal PB_ADD_AQ0_DOT_BQ0: STD_LOGIC;
	 signal PB_ADD_BQ0: STD_LOGIC;
	 signal PB_ADD_AQ2_DOT_BQ8: STD_LOGIC;
	 signal MB_ADDER_MX_Q0: STD_LOGIC;
	 signal PB_ADD_AQ4_DOT_BQ6: STD_LOGIC;
	 signal PB_ADD_BQ4: STD_LOGIC;
	 signal PB_ADD_AQ6_DOT_BQ4: STD_LOGIC;
	 signal PB_ADD_AQ8_DOT_BQ2: STD_LOGIC;
	 signal PB_ADD_AQ0_DOT_BQ2: STD_LOGIC;
	 signal PB_ADD_AQ2_DOT_BQ0: STD_LOGIC;
	 signal MB_ADDER_MX_Q2: STD_LOGIC;
	 signal PB_ADD_AQ4_DOT_BQ8: STD_LOGIC;
	 signal PB_ADD_AQ6_DOT_BQ6: STD_LOGIC;
	 signal PB_ADD_AQ8_DOT_BQ4: STD_LOGIC;
	 signal PB_ADD_AQ0_DOT_BQ4: STD_LOGIC;
	 signal PB_ADD_AQ2_DOT_BQ2: STD_LOGIC;
	 signal MB_ADDER_MX_Q4: STD_LOGIC;
	 signal PB_ADD_AQ4_DOT_BQ0: STD_LOGIC;
	 signal PB_ADD_AQ6_DOT_BQ8: STD_LOGIC;
	 signal PB_ADD_BQ8: STD_LOGIC;
	 signal PB_ADD_AQ8_DOT_BQ6: STD_LOGIC;
	 signal PB_ADD_AQ0_DOT_BQ6: STD_LOGIC;
	 signal PB_ADD_AQ2_DOT_BQ4: STD_LOGIC;
	 signal MB_ADDER_MX_Q6: STD_LOGIC;
	 signal PB_ADD_AQ4_DOT_BQ2: STD_LOGIC;
	 signal PB_ADD_AQ6_DOT_BQ0: STD_LOGIC;
	 signal PB_ADD_AQ8_DOT_BQ8: STD_LOGIC;
	 signal PS_ADDER_MX_Q8: STD_LOGIC;
	 signal MB_ADDER_MX_Q8: STD_LOGIC;
	 signal MB_ADDER_MX_NO_CARRY_OUT: STD_LOGIC;
	 signal PS_ADDER_MX_NO_CARRY_OUT: STD_LOGIC;
	 signal MB_ADDER_MX_CARRY_OUT: STD_LOGIC;
	 signal PS_ADDER_MX_CARRY_OUT: STD_LOGIC;
	 signal MB_B0_SHIFT: STD_LOGIC;
	 signal PS_B3_SHIFT: STD_LOGIC;
	 signal MB_B3_SHIFT: STD_LOGIC;
	 signal PS_B1_SHIFT: STD_LOGIC;
	 signal MB_B1_SHIFT: STD_LOGIC;
	 signal PS_B2_SHIFT: STD_LOGIC;
	 signal MB_B2_SHIFT: STD_LOGIC;
	 signal MB_ADDER_OUT_NOT_1_BIT: STD_LOGIC;
	 signal MB_B2_OR_B3_SHIFT: STD_LOGIC;
	 signal MB_ADDER_OUT_1_BIT: STD_LOGIC;
	 signal MB_B0_OR_B1_SHIFT: STD_LOGIC;
	 signal PB_Q0_DOT_ANY_SHIFT: STD_LOGIC;
	 signal PB_Q0_DOT_B0_SHIFT: STD_LOGIC;
	 signal PB_Q0_DOT_B1_SHIFT: STD_LOGIC;
	 signal PB_Q0_DOT_B2_SHIFT: STD_LOGIC;
	 signal PB_Q0_DOT_B3_SHIFT: STD_LOGIC;
	 signal PB_Q2_DOT_B0_OR_B2_SHIFT: STD_LOGIC;
	 signal PB_Q2_DOT_B1_OR_B3_SHIFT: STD_LOGIC;
	 signal PB_Q2_DOT_B0_OR_B1_SHIFT: STD_LOGIC;
	 signal PB_Q2_DOT_B2_OR_B3_SHIFT: STD_LOGIC;
	 signal PB_Q4_DOT_ANY_SHIFT: STD_LOGIC;
	 signal PB_Q4_DOT_B0_SHIFT: STD_LOGIC;
	 signal PB_Q4_DOT_B1_SHIFT: STD_LOGIC;
	 signal PB_Q4_DOT_B2_SHIFT: STD_LOGIC;
	 signal PB_Q4_DOT_B3_SHIFT: STD_LOGIC;
	 signal PB_Q6_DOT_B0_SHIFT: STD_LOGIC;
	 signal PB_Q6_DOT_B1_SHIFT: STD_LOGIC;
	 signal PB_Q6_DOT_B2_SHIFT: STD_LOGIC;
	 signal PB_Q6_DOT_B3_SHIFT: STD_LOGIC;
	 signal PB_Q6_DOT_B0_OR_B1_SHIFT: STD_LOGIC;
	 signal PB_Q6_DOT_B2_OR_B3_SHIFT: STD_LOGIC;
	 signal PB_Q8_DOT_B0_SHIFT: STD_LOGIC;
	 signal PB_Q8_DOT_B1_SHIFT: STD_LOGIC;
	 signal PB_Q8_DOT_B2_SHIFT: STD_LOGIC;
	 signal PB_Q8_DOT_B3_SHIFT: STD_LOGIC;
	 signal PB_ADDER_NO_CARRY: STD_LOGIC;
	 signal PB_Q8_DOT_B0_OR_B1_SHIFT: STD_LOGIC;
	 signal PB_ADDER_CARRY: STD_LOGIC;
	 signal PB_Q8_DOT_B2_OR_B3_SHIFT: STD_LOGIC;
	 signal MS_MPLY_DOT_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B: STD_LOGIC;
	 signal MS_NOT_ZR_BAL_LATCH: STD_LOGIC;
	 signal MS_ZR_BAL_LATCH: STD_LOGIC;
	 signal PB_B_CH_MINUS: STD_LOGIC;
	 signal PS_B_CH_PLUS: STD_LOGIC;
	 signal PS_B_CH_MINUS: STD_LOGIC;
	 signal PB_B_CH_PLUS: STD_LOGIC;
	 signal PB_A_CH_MINUS: STD_LOGIC;
	 signal PS_A_CH_MINUS: STD_LOGIC;
	 signal PS_A_CH_PLUS: STD_LOGIC;
	 signal PB_A_CH_PLUS: STD_LOGIC;
	 signal MS_1401_MINUS_SIGN: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_1: STD_LOGIC;
	 signal MS_DIV_DOT_U_DOT_B_DOT_BB_DOT_T: STD_LOGIC;
	 signal MS_1401_PLUS_SIGN: STD_LOGIC;
	 signal PS_MINUS_SIGN_LATCH: STD_LOGIC;
	 signal PS_PLUS_SIGN_LATCH: STD_LOGIC;
	 signal PB_USE_B_CH_SIGN: STD_LOGIC;
	 signal PB_USE_INV_B_CH_SIGN: STD_LOGIC;
	 signal PS_USE_A_CH_SIGN: STD_LOGIC;
	 signal PS_USE_INV_A_CH_SIGN: STD_LOGIC;
	 signal PS_USE_SIGN_LATCH: STD_LOGIC;
	 signal MS_A_CH_MINUS_SIGN_GATED: STD_LOGIC;
	 signal MS_A_CH_INV_PLUS_SIGN_GATED: STD_LOGIC;
	 signal MS_MINUS_SIGN_GATED: STD_LOGIC;
	 signal MS_A_CH_PLUS_SIGN_GATED: STD_LOGIC;
	 signal MS_RA_OR_RS_DOT_1_DOT_B_DOT_X_OR_Y: STD_LOGIC;
	 signal MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW: STD_LOGIC;
	 signal MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal MS_RA_DOT_U_DOT_B: STD_LOGIC;
	 signal MS_RS_DOT_U_DOT_B: STD_LOGIC;
	 signal MS_RA_OR_RS_DOT_B_DOT_NOT_1401: STD_LOGIC;
	 signal PS_BODY_OR_EXTENSION: STD_LOGIC;
	 signal PS_TRUE_LATCH: STD_LOGIC;
	 signal MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW: STD_LOGIC;
	 signal MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW: STD_LOGIC;
	 signal MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW: STD_LOGIC;
	 signal MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_T_DOT_X: STD_LOGIC;
	 signal MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_U_OR_Y: STD_LOGIC;
	 signal MS_RA_OR_RS_DOT_B_DOT_X_DOT_1401: STD_LOGIC;
	 signal PS_A_OR_S_DOT_B_CYCLE: STD_LOGIC;
	 signal MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC: STD_LOGIC;
	 signal MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_U_DOT_1401: STD_LOGIC;
	 signal PS_COMPLEMENT_LATCH: STD_LOGIC;
	 signal PB_COMPLEMENT_LATCH: STD_LOGIC;
	 signal MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC: STD_LOGIC;
	 signal MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_X: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_Y_OR_X: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_NOT_1401: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_3: STD_LOGIC;
	 signal MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW: STD_LOGIC;
	 signal MB_A_OR_S_DOT_B_DOT_3_DOT_BW: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_3_DOT_U: STD_LOGIC;
	 signal MS_A_OR_S_DOT_B_DOT_U_DOT_1_DOT_NOT_1401: STD_LOGIC;
	 signal MS_CMP_OP_CODES_DOT_1ST_SCAN: STD_LOGIC;
	 signal MB_START_1401_INDEX: STD_LOGIC;
	 signal MB_START_TRUE_INDEX: STD_LOGIC;
	 signal MB_START_COMPL_INDEX: STD_LOGIC;
	 signal PS_MQ_LATCH: STD_LOGIC;
	 signal MS_MPLY_DOT_U_OR_Y_DOT_B: STD_LOGIC;
	 signal MS_DIV_DOT_U_OR_Y_DOT_B: STD_LOGIC;
	 signal PS_ADDER_A_CH_USE_T_OR_C: STD_LOGIC;
	 signal MB_START_TRUE_ADD_1: STD_LOGIC;
	 signal MB_START_TRUE_ADD_2: STD_LOGIC;
	 signal MB_START_COMPL_ADD_1: STD_LOGIC;
	 signal MB_START_COMPL_ADD_2: STD_LOGIC;
	 signal MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_B0: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4: STD_LOGIC;
	 signal MB_DIV_DOT_X_DOT_B: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW: STD_LOGIC;
	 signal MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9: STD_LOGIC;
	 signal MS_DIV_DOT_LAST_INSN_RO_CYCLE: STD_LOGIC;
	 signal MS_MPLY_DOT_1_OR_N_OR_3_DOT_D: STD_LOGIC;
	 signal MS_DIV_DOT_MQ_DOT_B: STD_LOGIC;
	 signal PS_SET_TRUE: STD_LOGIC;
	 signal PS_REGEN_TRUE: STD_LOGIC;
	 signal PS_SET_COMPL_CTRL_LATCH: STD_LOGIC;
	 signal PS_REGEN_COMPL: STD_LOGIC;
	 signal PS_TRUE_LATCH_1: STD_LOGIC;
	 signal MB_COMPLEMENT_LATCH: STD_LOGIC;
	 signal MS_MPLY_DOT_X_DOT_B_DOT_T: STD_LOGIC;
	 signal MS_MPLY_DOT_D_DOT_T: STD_LOGIC;
	 signal MS_MPLY_DOT_X_DOT_B_DOT_S: STD_LOGIC;
	 signal MS_MPLY_DOT_D_DOT_S: STD_LOGIC;
	 signal MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC: STD_LOGIC;
	 signal PS_SET_NO_CARRY: STD_LOGIC;
	 signal PS_SET_CARRY_LATCH: STD_LOGIC;
	 signal MS_MPLY_DOT_N_DOT_D: STD_LOGIC;
	 signal MS_MPLY_DOT_3_DOT_D_DOT_MDL: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8: STD_LOGIC;
	 signal MB_1401_MPLY_EARLY_END: STD_LOGIC;
	 signal MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW: STD_LOGIC;
	 signal MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW: STD_LOGIC;
	 signal PS_SET_UNITS_CTRL_LATCH: STD_LOGIC;
	 signal PS_SET_BODY_CTRL_LATCH: STD_LOGIC;
	 signal PS_RGEN_UNITS_DOT_BODY_CTRL: STD_LOGIC;
	 signal MS_UNITS_LATCH: STD_LOGIC;
	 signal MS_BODY_CTRL_LATCH: STD_LOGIC;
	 signal MS_BODY_LATCH: STD_LOGIC;
	 signal MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3: STD_LOGIC;
	 signal MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW: STD_LOGIC;
	 signal MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL: STD_LOGIC;
	 signal MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL: STD_LOGIC;
	 signal MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL: STD_LOGIC;
	 signal PS_SET_EXTN_CTRL_LATCH: STD_LOGIC;
	 signal PS_SET_MQ_CTRL: STD_LOGIC;
	 signal PS_RGEN_EXT_CTRL: STD_LOGIC;
	 signal MS_EXTENSION_CTRL_LATCH: STD_LOGIC;
	 signal MS_EXTENSION_LATCH: STD_LOGIC;
	 signal MS_MQ_CTRL_LATCH: STD_LOGIC;
	 signal MS_MQ_LATCH: STD_LOGIC;
	 signal PS_UNITS_OR_BODY_OR_EXT: STD_LOGIC;
	 signal MS_1401_DIV_EARLY_END: STD_LOGIC;
	 signal MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3: STD_LOGIC;
	 signal MS_DIV_DOT_U_OR_Y_OR_X_DOT_B: STD_LOGIC;
	 signal MS_DIV_DOT_MQ_DOT_B_DOT_NOT_MDL: STD_LOGIC;
	 signal MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1: STD_LOGIC;
	 signal MS_MPLY_DOT_MQ_DOT_B: STD_LOGIC;
	 signal PS_MPLY_DIV_LAST_LATCH: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8: STD_LOGIC;
	 signal MS_DIV_DOT_B: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4: STD_LOGIC;
	 signal MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL: STD_LOGIC;
	 signal MS_DIV_DOT_MQ_DOT_B_DOT_MDL: STD_LOGIC;
	 signal PS_D_AR_RO_CTRL_STAR_FILE_CTRL: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9: STD_LOGIC;
	 signal MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW: STD_LOGIC;
	 signal MS_MPLY_DOT_X_DOT_B_DOT_MDL: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW: STD_LOGIC;
	 signal MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC: STD_LOGIC;
	 signal MS_DIV_DOT_MQ_DOT_B_DOT_T: STD_LOGIC;
	 signal MS_MPLY_DOT_2_DOT_D: STD_LOGIC;
	 signal MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B_DOT_S: STD_LOGIC;
	 signal MS_1401_DIVIDE_OVERFLOW: STD_LOGIC;
	 signal PS_NOT_MPLY_DIV_LAST_LATCH: STD_LOGIC;
	 signal PB_B_CH_0: STD_LOGIC;
	 signal PB_B_CH_9: STD_LOGIC;
	 signal PB_B_CH_1_4: STD_LOGIC;
	 signal PB_B_CH_5_8: STD_LOGIC;
	 signal PB_B_CH_1_9: STD_LOGIC;
	 signal MB_MPLY_DOT_MQ_DOT_B1_CYCLE: STD_LOGIC;
	 signal PB_1ST_SCAN: STD_LOGIC;
	 signal PB_B_CH_0_8: STD_LOGIC;
	 signal PS_DIV_DOT_MQ_DOT_B: STD_LOGIC;
	 signal PS_NOT_CTRL_0: STD_LOGIC;
	 signal PS_NOT_ASTERISK: STD_LOGIC;
	 signal PS_NOT_DOLLAR_SIGN: STD_LOGIC;
	 signal PS_B_CH_NOT_8_AND_NOT_1_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_4_AND_NOT_2_BIT: STD_LOGIC;
	 signal PS_NOT_SIG_DIGIT: STD_LOGIC;
	 signal PS_NOT_COMMA: STD_LOGIC;
	 signal PS_NOT_MINUS_SYMBOL: STD_LOGIC;
	 signal PS_NOT_DECIMAL: STD_LOGIC;
	 signal MS_NOT_DECIMAL: STD_LOGIC;
	 signal PS_NOT_BLANK: STD_LOGIC;
	 signal PS_NOT_C_CHAR: STD_LOGIC;
	 signal PS_NOT_R_CHAR: STD_LOGIC;
	 signal PS_NOT_SPACE: STD_LOGIC;
	 signal PS_B_CH_B_AND_A_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_8_AND_1_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_4_AND_2_BIT: STD_LOGIC;
	 signal PS_B_CH_8_AND_1_BIT: STD_LOGIC;
	 signal PS_B_CH_B_AND_NOT_A_BIT: STD_LOGIC;
	 signal PS_Z_OP_DOT_B_CYCLE: STD_LOGIC;
	 signal MS_Z_OP_DOT_B_CYCLE: STD_LOGIC;
	 signal PS_E_OR_Z_OP_DOT_B_CYCLE: STD_LOGIC;
	 signal PS_E_OP_DOT_B_CYCLE_1: STD_LOGIC;
	 signal PS_E_OP_DOT_B_CYCLE_2: STD_LOGIC;
	 signal PS_C_OR_R_OR_MINUS: STD_LOGIC;
	 signal MS_MINUS_SIGN: STD_LOGIC;
	 signal PS_B_CH_8_AND_NOT_1_BIT: STD_LOGIC;
	 signal PS_B_CH_NOT_B_AND_A_BIT: STD_LOGIC;
	 signal MS_NUMERIC_1_THRU_7: STD_LOGIC;
	 signal MS_NU_8_OR_9_CHAR: STD_LOGIC;
	 signal MS_DECIMAL: STD_LOGIC;
	 signal MS_BLANK: STD_LOGIC;
	 signal MS_CONTROL_ZERO: STD_LOGIC;
	 signal MS_COMMA: STD_LOGIC;
	 signal PS_BLANK: STD_LOGIC;
	 signal PS_BLANK_OR_ZERO: STD_LOGIC;
	 signal PS_CONTROL_ZERO: STD_LOGIC;
	 signal PS_COMMA: STD_LOGIC;
	 signal PS_BLANK_0_OR_COMMA: STD_LOGIC;
	 signal PS_0_OR_DECIMAL: STD_LOGIC;
	 signal PS_BLK_0_PUNCT_OR_SIG_DIGIT: STD_LOGIC;
	 signal MS_SIG_DIGIT: STD_LOGIC;
	 signal PS_SIG_DIGIT: STD_LOGIC;
	 signal PS_DECIMAL: STD_LOGIC;
	 signal PS_B_CH_4_AND_NOT_2_BIT: STD_LOGIC;
	 signal PS_ASTERISK: STD_LOGIC;
	 signal PS_ASTERISK_OR_DOLLAR_SIGN: STD_LOGIC;
	 signal PS_DOLLAR_SIGN: STD_LOGIC;
	 signal MS_SPACE: STD_LOGIC;
	 signal PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION: STD_LOGIC;
	 signal MS_NOT_0_SUPPRESS: STD_LOGIC;
	 signal PS_NOT_0_SUPPRESS: STD_LOGIC;
	 signal MS_LAST_INSN_RO_AND_LOGIC_GATE: STD_LOGIC;
	 signal MS_NOT_ASTERISK_FILL_OR_FL_DOL: STD_LOGIC;
	 signal PS_NOT_ASTERISK_FILL_OR_FL_DOL: STD_LOGIC;
	 signal PS_NOT_DECIMAL_CONTROL: STD_LOGIC;
	 signal PS_0_SUPPRESS: STD_LOGIC;
	 signal MS_0_SUPPRESS: STD_LOGIC;
	 signal MS_DECIMAL_CONTROL: STD_LOGIC;
	 signal PS_DECIMAL_CONTROL: STD_LOGIC;
	 signal MS_ASTERISK_FILL: STD_LOGIC;
	 signal PS_ASTERISK_FILL: STD_LOGIC;
	 signal PS_FLOAT_DOLLAR_SIGN: STD_LOGIC;
	 signal MS_FLOAT_DOLLAR_SIGN: STD_LOGIC;
	 signal MS_BLANKED_CREDIT_SYMBOL: STD_LOGIC;
	 signal PS_CREDIT_OR_NOT_U_CTRL_CHAR: STD_LOGIC;
	 signal PS_2ND_SCAN_SIG_CHAR: STD_LOGIC;
	 signal PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION: STD_LOGIC;
	 signal MS_BLANKED_0_OR_COMMA: STD_LOGIC;
	 signal PS_NOT_ASTERISK_FILL: STD_LOGIC;
	 signal PS_E_OP_DOT_B_CY_DOT_1ST_SCAN: STD_LOGIC;
	 signal MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION: STD_LOGIC;
	 signal PS_WRITE_B_CHAR_OR_SPEC_CHAR: STD_LOGIC;
	 signal PS_3RD_SCAN_CONDITIONS: STD_LOGIC;
	 signal PS_LAST_EXECUTE_CONDITIONS: STD_LOGIC;
	 signal PS_CMP_MODE_B_CYCLE: STD_LOGIC;
	 signal MS_SET_HIGH_CY: STD_LOGIC;
	 signal MS_CMP_EQUAL: STD_LOGIC;
	 signal PS_CMP_HIGH: STD_LOGIC;
	 signal PS_SET_HIGH_CY: STD_LOGIC;
	 signal MS_EQUAL_LOW_LATCHES_RESET: STD_LOGIC;
	 signal MS_1401_DOT_C_OP_DOT_I_RING_4_TIME: STD_LOGIC;
	 signal PS_EQUAL_LOW_LATCHES_SET: STD_LOGIC;
	 signal PS_UNITS_OR_BODY_LATCHES: STD_LOGIC;
	 signal PS_CMP_LOW: STD_LOGIC;
	 signal PS_NO_NU_A_CH: STD_LOGIC;
	 signal PS_SPL_CHAR_A_CH: STD_LOGIC;
	 signal PS_ALPH_A_CH: STD_LOGIC;
	 signal PS_NO_NU_B_CH: STD_LOGIC;
	 signal PS_SPL_CHAR_B_CH: STD_LOGIC;
	 signal PS_ALPH_B_CH: STD_LOGIC;
	 signal MS_ALPH_NO_NU: STD_LOGIC;
	 signal MS_ALPH_SPL_CHAR: STD_LOGIC;
	 signal PS_ALPH_OR_SPL_CHAR: STD_LOGIC;
	 signal MS_SPL_CHAR_ALPH: STD_LOGIC;
	 signal PS_SPL_CHAR_OR_NO_NU: STD_LOGIC;
	 signal MS_NO_NU_ALPH: STD_LOGIC;
	 signal PS_SPL_CHAR_NO_NU: STD_LOGIC;
	 signal PS_NO_NUMERICS: STD_LOGIC;
	 signal PS_NO_NU_SPL_CHAR: STD_LOGIC;
	 signal PS_HI_ZONE: STD_LOGIC;
	 signal PS_LOW_ZONE: STD_LOGIC;
	 signal PS_ZONES: STD_LOGIC;
	 signal PS_NO_ZONES: STD_LOGIC;
	 signal MS_HIGH_ADDER_CARRY: STD_LOGIC;
	 signal MS_ADDER_HIGH: STD_LOGIC;
	 signal MS_ADDER_EQUAL: STD_LOGIC;
	 signal MS_ADDER_LOW: STD_LOGIC;
	 signal MS_LOW_ADDER_NO_CARRY: STD_LOGIC;
	 signal PS_TLU_B_CYCLE: STD_LOGIC;
	 signal PS_A_CH_VC_NUMERICS_ODD: STD_LOGIC;
	 signal PS_A_CH_VC_NUMERICS_EVEN: STD_LOGIC;
	 signal MV_3RD_CHECK_TEST_SWITCH: STD_LOGIC;
	 signal MS_DISPLAY_OR_ALTER_ROUTINE: STD_LOGIC;
	 signal MS_A_CHANNEL_VC_ERROR: STD_LOGIC;
	 signal PS_B_CH_VC_NUMERICS_ODD: STD_LOGIC;
	 signal PS_B_CH_VC_NUMERICS_EVEN: STD_LOGIC;
	 signal MS_B_CHANNEL_VC_ERROR: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_NUMERICS_ODD: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_NUMERICS_EVEN: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_ZONES_ODD: STD_LOGIC;
	 signal PS_ASSEMBLY_CH_ZONES_EVEN: STD_LOGIC;
	 signal MS_ASSEMBLY_CH_ERROR: STD_LOGIC;
	 signal MS_A_CHARACTER_SELECT_ERROR: STD_LOGIC;
	 signal MS_ADDRESS_EXIT_ERROR: STD_LOGIC;
	 signal MS_ADDRESS_EXIT_SAMPLE: STD_LOGIC;
	 signal MS_ADDRESS_CH_ERROR: STD_LOGIC;
	 signal MS_2ND_TRIGGER_CHECK: STD_LOGIC;
	 signal MS_1ST_TRIGGER_CHECK: STD_LOGIC;
	 signal MS_CHECK_OP_REG_SET: STD_LOGIC;
	 signal MS_OP_REG_SET_ERROR: STD_LOGIC;
	 signal MS_CHECK_OP_MOD_SET: STD_LOGIC;
	 signal MS_OP_MOD_REG_SET_ERROR: STD_LOGIC;
	 signal PS_2ND_OR_3RD_CHECK_TEST: STD_LOGIC;
	 signal PS_B_DATA_REG_RESET: STD_LOGIC;
	 signal MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST: STD_LOGIC;
	 signal MS_B_REG_RESET_ERROR: STD_LOGIC;
	 signal MS_A_REG_SET_ERROR: STD_LOGIC;
	 signal MS_I_O_INTERLOCK_CHECK: STD_LOGIC;
	 signal MS_INSTRUCTION_CHECK: STD_LOGIC;
	 signal MS_ADDRESS_CHECK: STD_LOGIC;
	 signal PS_PRIORITY_SW_ON: STD_LOGIC;
	 signal MS_SEL_I_O_FINISH_PULSE: STD_LOGIC;
	 signal MS_NORMAL_MODE: STD_LOGIC;
	 signal MS_INQUIRY_INTR_COND: STD_LOGIC;
	 signal MS_SEL_I_O_UNIT_INTR_COND: STD_LOGIC;
	 signal MS_E_CH_SEEK_INTR_COND: STD_LOGIC;
	 signal MS_F_CH_SEEK_INTR_COND: STD_LOGIC;
	 signal MS_E_CH_OVRLP_INTR_COND: STD_LOGIC;
	 signal MS_F_CH_OVRLP_INTR_COND: STD_LOGIC;
	 signal MS_OUTQUIRY_INTR_COND: STD_LOGIC;
	 signal PS_START_INTERRUPT: STD_LOGIC;
	 signal PS_INTERRUPT_REQUEST: STD_LOGIC;
	 signal PS_PRIORITY_ALERT_MODE: STD_LOGIC;
	 signal PS_OUTQUIRY_INTR_COND: STD_LOGIC;
	 signal PS_INTERRUPT_TEST_OP_CODE_1: STD_LOGIC;
	 signal PS_INQUIRY_INTR_COND: STD_LOGIC;
	 signal PS_E_CH_OVRLP_INTR_COND: STD_LOGIC;
	 signal PS_F_CH_OVRLP_INTR_COND: STD_LOGIC;
	 signal PS_SEL_I_O_UNIT_INTR_COND: STD_LOGIC;
	 signal PS_E_CH_SEEK_INTR_COND: STD_LOGIC;
	 signal PS_F_CH_SEEK_INTR_COND: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_1: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_2: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_3: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_4: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_5: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_6: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_7: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_8: STD_LOGIC;
	 signal MY_X_RD_2: STD_LOGIC;
	 signal MY_X_WR_2: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_9: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_10: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_11: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_14: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_12: STD_LOGIC;
	 signal PY_X_RD_2: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_15: STD_LOGIC;
	 signal PY_X_LSMS_DRVR_13: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_00_09: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_10_19: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_20_29: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_30_39: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_90_99: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_40_49: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_50_59: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_60_69: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_70_79: STD_LOGIC;
	 signal PY_X_LSMS_GATE_SEL_80_89: STD_LOGIC;
	 signal MY_Y_WR_1: STD_LOGIC;
	 signal MY_Y_RD_1: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_1: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_2: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_3: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_4: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_5: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_6: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_7: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_8: STD_LOGIC;
	 signal MY_Y_RD_2: STD_LOGIC;
	 signal MY_Y_WR_2: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_9: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_10: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_11: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_14: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_12: STD_LOGIC;
	 signal PY_Y_RD_2: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_15: STD_LOGIC;
	 signal PY_Y_LSMS_DRVR_13: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_0K_1K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_1K_2K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_2K_3K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_3K_4K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_9K_10K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_4K_5K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_5K_6K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_6K_7K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_7K_8K: STD_LOGIC;
	 signal PY_Y_LSMS_GATE_SEL_8K_9K: STD_LOGIC;
	 signal MY_RO_CHR_0: STD_LOGIC;
	 signal MY_RO_CHR_1: STD_LOGIC;
	 signal MY_RO_CHR_2: STD_LOGIC;
	 signal MY_RO_CHR_3: STD_LOGIC;
	 signal PY_LD_CHR_0: STD_LOGIC;
	 signal MY_LD_CHR_0: STD_LOGIC;
	 signal MY_REGEN_CHR_0: STD_LOGIC;
	 signal PY_SEL_CHR_0: STD_LOGIC;
	 signal PY_LD_CHR_1: STD_LOGIC;
	 signal MY_LD_CHR_1: STD_LOGIC;
	 signal MY_REGEN_CHR_1: STD_LOGIC;
	 signal PY_SEL_CHR_1: STD_LOGIC;
	 signal PY_LD_CHR_2: STD_LOGIC;
	 signal MY_LD_CHR_2: STD_LOGIC;
	 signal MY_REGEN_CHR_2: STD_LOGIC;
	 signal PY_SEL_CHR_2: STD_LOGIC;
	 signal PY_LD_CHR_3: STD_LOGIC;
	 signal MY_LD_CHR_3: STD_LOGIC;
	 signal MY_REGEN_CHR_3: STD_LOGIC;
	 signal PY_SEL_CHR_3: STD_LOGIC;
	 signal PY_CHAR_SEL_ERROR_CHK_1: STD_LOGIC;
	 signal PY_CHAR_SEL_ERROR_CHK_2: STD_LOGIC;
	 signal MY_Z_PULSE: STD_LOGIC;
	 signal PY_Z_GATE_FOR_5_9TH_A: STD_LOGIC;
	 signal PY_Z_GATE_FOR_5_9TH_B: STD_LOGIC;
	 signal PY_Z_GATE_FOR_0_4TH_A: STD_LOGIC;
	 signal PY_Z_GATE_FOR_0_4TH_B: STD_LOGIC;
	 signal PY_SENSE_STROBE_1: STD_LOGIC;
	 signal MY_SA_CHAR_0_1_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_0_2_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_0_4_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_0_8_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_0_A_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_0_B_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_0_C_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_0_WM_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_1_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_2_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_4_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_8_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_A_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_B_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_C_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_1_WM_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_1_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_2_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_4_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_8_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_A_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_B_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_C_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_2_WM_BIT: STD_LOGIC;
	 signal PY_SENSE_STROBE_2: STD_LOGIC;
	 signal MY_SA_CHAR_3_1_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_3_2_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_3_4_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_3_8_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_3_A_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_3_B_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_3_C_BIT: STD_LOGIC;
	 signal MY_SA_CHAR_3_WM_BIT: STD_LOGIC;
	 signal PY_B_DATA_REG_RESET_1: STD_LOGIC;
	 signal MY_INH_CHAR_0_1_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_0_2_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_0_4_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_0_8_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_0_A_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_0_B_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_0_C_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_0_WM_BIT: STD_LOGIC;
	 signal PY_B_DATA_REG_RESET_2: STD_LOGIC;
	 signal MY_INH_CHAR_1_1_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_1_2_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_1_4_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_1_8_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_1_A_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_1_B_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_1_C_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_1_WM_BIT: STD_LOGIC;
	 signal PY_B_DATA_REG_RESET_3: STD_LOGIC;
	 signal MY_INH_CHAR_2_1_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_2_2_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_2_4_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_2_8_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_2_A_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_2_B_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_2_C_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_2_WM_BIT: STD_LOGIC;
	 signal PY_B_DATA_REG_RESET_4: STD_LOGIC;
	 signal MY_INH_CHAR_3_1_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_3_2_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_3_4_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_3_8_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_3_A_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_3_B_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_3_C_BIT: STD_LOGIC;
	 signal MY_INH_CHAR_3_WM_BIT: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_1: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_2: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_3: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_4: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_5: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_6: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_7: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_8: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_1: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_2: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_3: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_4: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_5: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_6: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_7: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_8: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_9: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_10: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_11: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_12: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_13: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_14: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_15: STD_LOGIC;
	 signal MY_Z_GATE_FOR_5_9TH_16: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_9: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_10: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_11: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_12: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_13: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_14: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_15: STD_LOGIC;
	 signal MY_Z_GATE_FOR_0_4TH_16: STD_LOGIC;
	 signal MY_INH_CHAR_0_1_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_0_2_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_0_4_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_0_8_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_0_A_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_0_B_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_0_C_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_0_WM_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_1_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_2_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_4_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_8_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_A_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_B_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_C_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_1_WM_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_1_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_2_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_4_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_8_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_A_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_B_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_C_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_2_WM_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_1_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_2_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_4_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_8_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_A_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_B_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_C_BIT_D: STD_LOGIC;
	 signal MY_INH_CHAR_3_WM_BIT_D: STD_LOGIC;
	 signal MY_START_MEM_CLOCK_M: STD_LOGIC;
	 signal MY_READ_CALL_M: STD_LOGIC;
	 signal MY_X_RD_CND_CLK: STD_LOGIC;
	 signal MY_WRITE_CALL_M: STD_LOGIC;
	 signal MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ: STD_LOGIC;
	 signal MV_CONS_CE_POUND_PRINT: STD_LOGIC;
	 signal PS_CONSOLE_HOME_POSITION: STD_LOGIC;
	 signal MS_CONS_CYCLE_START_RESET: STD_LOGIC;
	 signal PS_CONS_CLOCK_3_POS: STD_LOGIC;
	 signal MS_CONS_CYCLE_START_CND: STD_LOGIC;
	 signal MS_CONSOLE_ROUTINE_START: STD_LOGIC;
	 signal PS_CONSOLE_ROUTINE_START: STD_LOGIC;
	 signal PS_CONS_MX_35_POS: STD_LOGIC;
	 signal MS_CONS_MX_Y6_POS: STD_LOGIC;
	 signal MS_UNGATED_ALTER_ROUTINE: STD_LOGIC;
	 signal MS_ADDRESS_SET_UNLOCK: STD_LOGIC;
	 signal MS_CONS_MX_31_POS: STD_LOGIC;
	 signal PS_CONS_PRINTER_NOT_BUSY: STD_LOGIC;
	 signal MS_RESET_DISPLAY_ROUTINE: STD_LOGIC;
	 signal PS_DISPLAY_ROUTINE_2: STD_LOGIC;
	 signal MS_CONS_PRINTER_END_OF_LINE: STD_LOGIC;
	 signal PS_CONS_MX_32_OR_33_POS: STD_LOGIC;
	 signal PS_CONS_PRINTER_END_OF_LINE: STD_LOGIC;
	 signal MS_CONS_ALTER_MX_GATE: STD_LOGIC;
	 signal MS_CONSOLE_READ_OP: STD_LOGIC;
	 signal MS_CONS_MOVE_READ_OP: STD_LOGIC;
	 signal MS_INQUIRY_KEYBOARD_UNLOCK: STD_LOGIC;
	 signal MS_CONS_INQUIRY_MX_GATE: STD_LOGIC;
	 signal MS_CONSOLE_WRITE_OP: STD_LOGIC;
	 signal PS_CONS_MOVE_WRITE_OP: STD_LOGIC;
	 signal MS_CONS_PRG_PRT_OUT_MX_GATE: STD_LOGIC;
	 signal PS_CONS_MX_X1_POS: STD_LOGIC;
	 signal PS_CONS_MX_X2_POS: STD_LOGIC;
	 signal PS_CONS_STOP_PRINT_LATCH: STD_LOGIC;
	 signal PS_CONS_MX_X3_POS: STD_LOGIC;
	 signal PS_CONS_MX_24_POS: STD_LOGIC;
	 signal PS_CONS_MX_26_POS: STD_LOGIC;
	 signal PS_CONS_MX_19_POS: STD_LOGIC;
	 signal PS_CONS_MX_27_POS: STD_LOGIC;
	 signal PS_CONS_MX_20_POS: STD_LOGIC;
	 signal PS_CONS_MX_28_POS: STD_LOGIC;
	 signal PS_CONS_MX_22_POS: STD_LOGIC;
	 signal PS_CONS_MX_29_POS: STD_LOGIC;
	 signal PS_CONS_B_DATA_CH_GATE: STD_LOGIC;
	 signal PS_CONS_E2_REG_GATE: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_A_C_E_I: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_R: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_POUND: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_1_BIT: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_S: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_C: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_B: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_2_BIT: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_E: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_D: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_4_BIT: STD_LOGIC;
	 signal MS_SPECIAL_CHAR_I: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_8_BIT: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_A_BIT: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_B_BIT: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_C_BIT: STD_LOGIC;
	 signal PS_CONS_OUTPUT_WM_BIT: STD_LOGIC;
	 signal MS_CONS_MX_23_POS: STD_LOGIC;
	 signal MS_CONS_MX_X3_POS: STD_LOGIC;
	 signal MS_CONS_MX_X2_POS: STD_LOGIC;
	 signal MS_CONS_MX_X1_POS: STD_LOGIC;
	 signal PS_CONS_CYCLE_STOP: STD_LOGIC;
	 signal MS_CONS_MX_30_POS: STD_LOGIC;
	 signal PS_CONS_ERROR_STOP: STD_LOGIC;
	 signal MS_CONS_MX_35_POS: STD_LOGIC;
	 signal PS_CONS_NORMAL_STOP: STD_LOGIC;
	 signal MS_CONS_START_STOP_PRINT_OUT: STD_LOGIC;
	 signal MS_CONS_STOP_PRINT_LATCH: STD_LOGIC;
	 signal MS_CONSOLE_STOPPED: STD_LOGIC;
	 signal MS_CONS_STOP_PRINT_OUT_COND: STD_LOGIC;
	 signal PS_CONSOLE_STOP_CONDITION_LATCH: STD_LOGIC;
	 signal PS_CONS_STOP_PRINT_COMP_COND: STD_LOGIC;
	 signal MV_START_PRINT_SWITCH: STD_LOGIC;
	 signal PS_CONS_CLOCK_4_POS: STD_LOGIC;
	 signal PS_CONS_STOP_CR_COMPLETE: STD_LOGIC;
	 signal MS_CONS_STOP_PRINT_MX_GATE: STD_LOGIC;
	 signal MS_CONS_STOP_RESET: STD_LOGIC;
	 signal PS_CONS_PRINTER_C2_CAM_NO: STD_LOGIC;
	 signal PS_CONS_CHECK_STROBE: STD_LOGIC;
	 signal MS_CONSOLE_CHECK_STROBE_1: STD_LOGIC;
	 signal MS_STOP_PGM_RES_CARRIAGE_RETURN: STD_LOGIC;
	 signal PS_CONS_MX_Y6_POS: STD_LOGIC;
	 signal PS_PRTR_LOCKED_CND_PROCEED: STD_LOGIC;
	 signal MS_CONS_MX_Y_DC_RESET: STD_LOGIC;
	 signal MS_CONS_MX_X_DC_RESET: STD_LOGIC;
	 signal PS_CONS_MX_X_DRIVE_1: STD_LOGIC;
	 signal PS_CONS_MX_X_DRIVE_2: STD_LOGIC;
	 signal PS_CONS_MX_Y_DRIVE_1: STD_LOGIC;
	 signal PS_CONS_MX_Y_DRIVE_2: STD_LOGIC;
	 signal PS_CONS_MX_ADDR_DRIVE: STD_LOGIC;
	 signal PS_CONS_MX_X6_POS: STD_LOGIC;
	 signal MS_ADDRESS_SET_COMPLETE: STD_LOGIC;
	 signal MS_DISPLAY_ADDR_COMPLETE: STD_LOGIC;
	 signal PS_SET_CONS_MX_Y3_POS: STD_LOGIC;
	 signal MS_CONS_MX_Y2_POS: STD_LOGIC;
	 signal PS_RESET_CONS_MX_Y2_POS: STD_LOGIC;
	 signal MS_CONS_MX_Y1_POS: STD_LOGIC;
	 signal MS_CONS_MX_X6_POS: STD_LOGIC;
	 signal MS_END_STOP_DATA: STD_LOGIC;
	 signal MS_CONS_MX_Y4_POS: STD_LOGIC;
	 signal MS_CONSOLE_OP_COMPLETE: STD_LOGIC;
	 signal MS_CONS_MX_Y3_POS: STD_LOGIC;
	 signal MS_CONS_GATE_POS_30: STD_LOGIC;
	 signal PS_CONS_MX_X5_POS: STD_LOGIC;
	 signal PS_CONS_ADDRESS_COMPLETE: STD_LOGIC;
	 signal MS_CONS_MX_Y5_POS: STD_LOGIC;
	 signal MS_CONS_MX_X1A_POS: STD_LOGIC;
	 signal PS_CONS_MX_X4_POS: STD_LOGIC;
	 signal MS_CONS_MX_21_POS: STD_LOGIC;
	 signal MS_CONS_MX_25_POS: STD_LOGIC;
	 signal MS_CONS_MX_28_POS: STD_LOGIC;
	 signal MS_CONS_MX_29_POS: STD_LOGIC;
	 signal MS_CONS_MX_32_POS: STD_LOGIC;
	 signal MS_CONS_MX_33_POS: STD_LOGIC;
	 signal MS_CONS_MX_34_POS: STD_LOGIC;
	 signal MS_CONS_MX_6A_POS: STD_LOGIC;
	 signal MS_TAKE_CONSOLE_PRINTER_CYCLE: STD_LOGIC;
	 signal PS_TAKE_CONSOLE_PRINTER_CYCLE: STD_LOGIC;
	 signal MS_ALTER_KEYBOARD_UNLOCK: STD_LOGIC;
	 signal PS_CONSOLE_STROBE_GATE: STD_LOGIC;
	 signal PS_CONS_WM_CONTROL: STD_LOGIC;
	 signal PS_CONS_CYCLE_LATCH_SET: STD_LOGIC;
	 signal MS_CONS_CYCLE_LATCH_SET: STD_LOGIC;
	 signal PS_CONS_CYCLE_LATCH_RESET: STD_LOGIC;
	 signal PS_CND_RES_CONS_PRTR_NOT_BUSY: STD_LOGIC;
	 signal PS_CONS_CHAR_CONTROL: STD_LOGIC;
	 signal MS_CONS_BACK_SPACE_CONTROL: STD_LOGIC;
	 signal MS_WM_INPUT: STD_LOGIC;
	 signal MV_CONS_PRINTER_SPACE_NO_JRJ: STD_LOGIC;
	 signal MS_CONS_PRINTER_STROBE: STD_LOGIC;
	 signal PS_CONS_PRINTER_SHIFT_COMPLETE: STD_LOGIC;
	 signal MS_KEYBOARD_UNLOCK: STD_LOGIC;
	 signal MS_CONS_FN_CONTROL: STD_LOGIC;
	 signal MS_CONS_WM_CONTROL: STD_LOGIC;
	 signal MS_CONS_ERROR_CONTROL: STD_LOGIC;
	 signal MS_RESET_CONS_PRTR_NOT_BUSY: STD_LOGIC;
	 signal PS_SOLENOID_DRIVER_STROBE: STD_LOGIC;
	 signal MS_CONSOLE_OUTPUT_2_BIT: STD_LOGIC;
	 signal MS_CONSOLE_OUTPUT_1_BIT: STD_LOGIC;
	 signal MS_CONSOLE_OUTPUT_8_BIT: STD_LOGIC;
	 signal MS_CONSOLE_OUTPUT_4_BIT: STD_LOGIC;
	 signal MS_ALTER_INQUIRY_UNLOCK: STD_LOGIC;
	 signal MS_CONSOLE_OUTPUT_ERROR: STD_LOGIC;
	 signal PS_CONS_BACK_SPACE_CONTROL: STD_LOGIC;
	 signal PS_CONSOLE_OUTPUT_ERROR: STD_LOGIC;
	 signal PS_ALTER_INQUIRY_UNLOCK: STD_LOGIC;
	 signal MS_8_4_2_1_BIT: STD_LOGIC;
	 signal PS_CONSOLE_CARRIAGE_RETURN: STD_LOGIC;
	 signal PS_FUNCTION_CONTROL: STD_LOGIC;
	 signal PS_CONSOLE_SPACE_FUNCTION: STD_LOGIC;
	 signal MS_CONSOLE_OUTPUT_A_BIT: STD_LOGIC;
	 signal MS_CONSOLE_OUTPUT_B_BIT: STD_LOGIC;
	 signal MS_CONS_OUTPUT_CBA8_421: STD_LOGIC;
	 signal MS_KEYBOARD_UNLOCK_SET: STD_LOGIC;
	 signal MS_KEYBOARD_LOCK_SET: STD_LOGIC;
	 signal MS_CONS_PRINTER_LAST_COLUMN: STD_LOGIC;
	 signal PS_CONS_ERROR_CONTROL: STD_LOGIC;
	 signal MS_CONS_PRINTER_NOT_BUSY: STD_LOGIC;
	 signal PS_CONS_PRTR_NOT_BUSY_SET: STD_LOGIC;
	 signal MS_CONSOLE_SPACE_FUNCTION: STD_LOGIC;
	 signal MS_CONSOLE_CARRIAGE_RETURN: STD_LOGIC;
	 signal PS_SET_FIRST_CYCLE_LATCH: STD_LOGIC;
	 signal MS_CONS_CHAR_CONTROL: STD_LOGIC;
	 signal MS_CONS_OUTPUT_WM_BIT: STD_LOGIC;
	 signal MS_END_OF_CHAR_RESET: STD_LOGIC;
	 signal MS_END_OF_LINE_RESET: STD_LOGIC;

	 signal XX_PS_LOGIC_GATE_E_1: STD_LOGIC;
	 signal XX_MS_MASTER_ERROR: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_WM_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_UNOVLP_IN_PROCESS: STD_LOGIC;
	 signal XX_PS_F_CH_UNOVLP_IN_PROCESS: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_D_1: STD_LOGIC;
	 signal XX_MS_LOGIC_GATE_B_1: STD_LOGIC;
	 signal XX_PS_I_RING_OP_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_2_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_6_TIME: STD_LOGIC;
	 signal XX_PS_1ST_CLOCK_PULSE_1: STD_LOGIC;
	 signal XX_MS_COMPUTER_RESET_1: STD_LOGIC;
	 signal XX_PS_I_RING_5_TIME: STD_LOGIC;
	 signal XX_PS_LAST_INSN_RO_CYCLE_2: STD_LOGIC;
	 signal XX_PS_E_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_F_CYCLE_CTRL: STD_LOGIC;
	 signal XX_PS_M_OR_L_OP_CODES: STD_LOGIC;
	 signal XX_PS_1401_MODE: STD_LOGIC;
	 signal XX_PS_E_CH_IN_PROCESS: STD_LOGIC;
	 signal XX_PS_E_CH_OUTPUT_MODE: STD_LOGIC;
	 signal XX_PS_E_CH_INPUT_MODE: STD_LOGIC;
	 signal XX_PS_E_CH_2ND_ADDR_TRF: STD_LOGIC;
	 signal XX_PS_E_CYCLE: STD_LOGIC;
	 signal XX_PS_F_CH_OUTPUT_MODE: STD_LOGIC;
	 signal XX_PS_F_CYCLE: STD_LOGIC;
	 signal XX_PS_F_CH_IN_PROCESS: STD_LOGIC;
	 signal XX_PS_F_CH_INPUT_MODE: STD_LOGIC;
	 signal XX_MS_F_CYCLE_DOT_ANY_LAST_GATE: STD_LOGIC;
	 signal XX_MS_PROGRAM_RESET_2: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_C_1: STD_LOGIC;
	 signal XX_PS_I_RING_1_TIME: STD_LOGIC;
	 signal XX_MS_START_KEY: STD_LOGIC;
	 signal XX_PS_CONS_CLOCK_1_POS: STD_LOGIC;
	 signal XX_PS_CONS_CLOCK_3_POS_1: STD_LOGIC;
	 signal XX_PS_ADDRESS_STOP: STD_LOGIC;
	 signal XX_PS_S_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_MS_1401_MODE: STD_LOGIC;
	 signal XX_PS_ONE_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_TWO_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_BRANCH_TO_A_CONDITIONS: STD_LOGIC;
	 signal XX_PS_F_CH_CONDITION: STD_LOGIC;
	 signal XX_PS_F_CH_NO_TRANSFER_LATCH: STD_LOGIC;
	 signal XX_PS_L_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_ASTERISK_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_PERCENT_SIGN_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_A_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_B_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_4_DOT_2_DOT_NOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_C_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_D_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_E_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_F_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_EXCLAM_MK_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_RECORD_MARK_OP_MODIFIER: STD_LOGIC;
	 signal XX_MS_INTERRUPT_TEST_OP_CODE: STD_LOGIC;
	 signal XX_MS_COND_TEST_BRANCH_OP_CODE: STD_LOGIC;
	 signal XX_PS_R_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_E_CH_STATUS_SAMPLE_A: STD_LOGIC;
	 signal XX_PS_E_CH_STATUS_SAMPLE_B: STD_LOGIC;
	 signal XX_PS_E_CH_READY_BUS: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_NOT_1_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_NOT_C_BIT: STD_LOGIC;
	 signal XX_PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD: STD_LOGIC;
	 signal XX_PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD: STD_LOGIC;
	 signal XX_PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_NOT_4_DOT_2_DOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_4_DOT_NOT_2_DOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_4_DOT_2_DOT_1_OP_MOD: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_REG_ARS_C_BIT: STD_LOGIC;
	 signal XX_PS_OP_REG_ARS_NOT_C_BIT: STD_LOGIC;
	 signal XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_4_DOT_2_DOT_1_B: STD_LOGIC;
	 signal XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B: STD_LOGIC;
	 signal XX_PS_CLOCK_STOPPED: STD_LOGIC;
	 signal XX_PS_MASTER_ERROR: STD_LOGIC;
	 signal XX_MS_E_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC;
	 signal XX_PS_E_CH_SELECT_UNIT_F: STD_LOGIC;
	 signal XX_PS_I_CYCLE_1: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_2_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_1_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_A_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC;
	 signal XX_MS_E_CH_STATUS_SAMPLE_B_DELAY: STD_LOGIC;
	 signal XX_MS_E_CH_SELECT_UNIT_K: STD_LOGIC;
	 signal XX_PS_I_O_COML_AT_LATCH: STD_LOGIC;
	 signal XX_PS_E_CH_NO_STATUS_ON: STD_LOGIC;
	 signal XX_PS_E_CH_SECOND_SAMPLE_B: STD_LOGIC;
	 signal XX_PS_F_CH_2ND_ADDR_TRF: STD_LOGIC;
	 signal XX_PS_LOZENGE_OR_ASTERISK: STD_LOGIC;
	 signal XX_MS_F_CH_RESET: STD_LOGIC;
	 signal XX_PS_SET_F2_REG: STD_LOGIC;
	 signal XX_PS_SET_F1_REG: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_A_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_NOT_1_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_NOT_C_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_4_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_B_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_2_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_STATUS_SAMPLE_A_DELAY: STD_LOGIC;
	 signal XX_PS_F_CH_SECOND_SAMPLE_B: STD_LOGIC;
	 signal XX_PS_I_O_ASTERISK_LATCH: STD_LOGIC;
	 signal XX_PS_F_CH_NO_STATUS_ON: STD_LOGIC;
	 signal XX_PS_E_CH_INT_END_OF_TRANSFER: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_D_1: STD_LOGIC;
	 signal XX_PS_F_CH_STATUS_SAMPLE_B: STD_LOGIC;
	 signal XX_PS_F_CH_STATUS_SAMPLE_A: STD_LOGIC;
	 signal XX_PS_F_CH_READY_BUS: STD_LOGIC;
	 signal XX_MS_F_CH_UNIT_NUMBER_0: STD_LOGIC;
	 signal XX_MS_F_CH_NOT_READY: STD_LOGIC;
	 signal XX_MS_F_CH_BUSY: STD_LOGIC;
	 signal XX_PS_F_CH_DISCON_LATCH: STD_LOGIC;
	 signal XX_PS_F_CH_INT_END_OF_TRANSFER: STD_LOGIC;
	 signal XX_PS_F_CH_SELECT_UNIT_F_LN_2: STD_LOGIC;
	 signal XX_MS_E_CH_NOT_READY: STD_LOGIC;
	 signal XX_PS_E_CH_DISCON_LATCH: STD_LOGIC;
	 signal XX_PS_E_CH_STATUS_SAMPLE_B_DELAY: STD_LOGIC;
	 signal XX_MS_F_CH_RESET_1: STD_LOGIC;
	 signal XX_MS_F_CH_CHECK: STD_LOGIC;
	 signal XX_MS_F_CH_WRONG_LENGTH_RECORD: STD_LOGIC;
	 signal XX_PS_F_CH_STATUS_SAMPLE_B_DELAY: STD_LOGIC;
	 signal XX_MS_F_CH_NO_TRANSFER_LATCH: STD_LOGIC;
	 signal XX_MS_F_CH_UNIT_NUMBER_3: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP8B: STD_LOGIC;
	 signal XX_MS_CONSOLE_INHIBIT_AR_RO: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_B_OR_C: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_D_OR_E_OR_F: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_EARLY_B: STD_LOGIC;
	 signal XX_PS_E2_REG_1_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_1_BIT: STD_LOGIC;
	 signal XX_PS_E2_REG_2_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_2_BIT: STD_LOGIC;
	 signal XX_PS_E2_REG_4_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_4_BIT: STD_LOGIC;
	 signal XX_PS_E2_REG_8_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_8_BIT: STD_LOGIC;
	 signal XX_PS_E2_REG_A_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_A_BIT: STD_LOGIC;
	 signal XX_PS_E2_REG_B_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_B_BIT: STD_LOGIC;
	 signal XX_PS_E2_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_E2_REG_WM_BIT: STD_LOGIC;
	 signal XX_PS_F2_REG_WM_BIT: STD_LOGIC;
	 signal XX_PS_SET_E2_REG: STD_LOGIC;
	 signal XX_PS_SET_E1_REG: STD_LOGIC;
	 signal XX_PS_LOZ_SYMBOL_OP_MODIFIER: STD_LOGIC;
	 signal XX_PS_LOGIC_GATE_EARLY_B_OR_S: STD_LOGIC;
	 signal XX_PS_I_CYCLE_DOT_NOT_CR_DISABLE: STD_LOGIC;
	 signal XX_MS_F2_REG_1_BIT: STD_LOGIC;
	 signal XX_MS_F2_REG_2_BIT: STD_LOGIC;
	 signal XX_MS_F2_REG_4_BIT: STD_LOGIC;
	 signal XX_MS_F2_REG_8_BIT: STD_LOGIC;
	 signal XX_MS_F2_REG_A_BIT: STD_LOGIC;
	 signal XX_MS_F2_REG_B_BIT: STD_LOGIC;
	 signal XX_MS_F2_REG_C_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_INTERLOCK: STD_LOGIC;
	 signal XX_MS_PROGRAM_RESET_6: STD_LOGIC;
	 signal XX_MS_I_OP_DOT_I_CYCLE_DOT_C: STD_LOGIC;
	 signal XX_PS_I_OP_DOT_I_CYCLE_DOT_E: STD_LOGIC;
	 signal XX_PS_INTERRUPT_TEST_OP_CODE: STD_LOGIC;
	 signal XX_PS_Y_OP_DOT_TEST_RESET: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP8B: STD_LOGIC;
	 signal XX_MY_X_WR_1: STD_LOGIC;
	 signal XX_MY_X_RD_1: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP1B: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_1_BIT: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_2_BIT: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_4_BIT: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_8_BIT: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_A_BIT: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_B_BIT: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_C_BIT: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_WM_BIT: STD_LOGIC;
	 signal XX_MS_COMPUTER_RESET_2: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TTHP4B: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_1_BIT: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_8_BIT: STD_LOGIC;
	 signal XX_MS_CONSOLE_CHECK_STROBE: STD_LOGIC;
	 signal XX_PS_I_RING_9_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_3_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_4_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_7_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_8_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_10_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_11_TIME: STD_LOGIC;
	 signal XX_PS_I_RING_12_TIME: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_A_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_8_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_B_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_1_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_2_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_4_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_OP_MOD_REG_NOT_A_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_1_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_4_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_8_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_A_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_B_BIT: STD_LOGIC;
	 signal XX_PS_A_CH_NOT_C_BIT: STD_LOGIC;
	 signal XX_MC_E_CH_UNIT_8_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_E_CH_UNIT_1_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_E_CH_UNIT_C_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_E_CH_UNIT_2_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_E_CH_UNIT_4_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_C_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_2_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_NOT_A_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_1_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_4_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_B_BIT: STD_LOGIC;
	 signal XX_PS_E_CH_U_SEL_REG_8_BIT: STD_LOGIC;
	 signal XX_MC_F_CH_UNIT_8_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_F_CH_UNIT_1_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_F_CH_UNIT_C_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_F_CH_UNIT_4_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_MC_F_CH_UNIT_2_BIT_STAR_1301_STAR: STD_LOGIC;
	 signal XX_PS_F_CH_U_SEL_REG_NOT_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_WM_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_WM_BIT: STD_LOGIC;
	 signal XX_MS_F2_REG_WM_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_TAU_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_TAU_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_TAU_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_TAU_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_TAU_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_TAU_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_TAU_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1301_WM_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_F_CH_1405_WM_BIT: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_1_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_2_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_3_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_4_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_5_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_6_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_7_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_8_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_9_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_10_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_11_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_12_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_13_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_14_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_15_IN: STD_LOGIC;
	 signal XX_PV_X_LSMS_DRV_16_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_1_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_2_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_3_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_4_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_5_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_6_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_7_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_8_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_10_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_9_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_11_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_12_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_13_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_14_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_15_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_16_IN: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_1_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_2_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_4_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_8_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_A_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_B_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_C_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_WM_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_1_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_2_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_4_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_8_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_A_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_B_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_C_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_0_WM_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_1_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_2_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_4_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_8_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_A_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_B_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_C_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_WM_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_1_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_2_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_4_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_8_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_A_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_B_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_C_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_1_WM_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_1_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_2_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_4_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_8_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_A_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_B_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_C_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_WM_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_1_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_2_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_4_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_8_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_A_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_B_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_C_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_2_WM_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_1_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_2_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_4_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_8_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_A_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_B_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_C_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_WM_BIT_D1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_1_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_2_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_4_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_8_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_A_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_B_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_C_BIT_B1: STD_LOGIC;
	 signal XX_MV_INH_CHAR_3_WM_BIT_B1: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_1_BIT_Z: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_2_BIT_Z: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_4_BIT_Z: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_8_BIT_Z: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_A_BIT_Z: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_B_BIT_Z: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_C_BIT_Z: STD_LOGIC;
	 signal XX_MY_ASSEMBLY_CH_WM_BIT_Z: STD_LOGIC;
	 signal XX_LAMP_15A1A06: STD_LOGIC;
	 signal XX_LAMP_15A1B06: STD_LOGIC;
	 signal XX_LAMP_15A1C06: STD_LOGIC;
	 signal XX_LAMP_15A1D06: STD_LOGIC;
	 signal XX_LAMP_15A1E06: STD_LOGIC;
	 signal XX_LAMP_15A1F06: STD_LOGIC;
	 signal XX_LAMP_15A1G06: STD_LOGIC;
	 signal XX_LAMP_15A1H06: STD_LOGIC;
	 signal XX_LAMP_15A1J06: STD_LOGIC;
	 signal XX_LAMP_15A1K06: STD_LOGIC;
	 signal XX_LAMP_15A1A01: STD_LOGIC;
	 signal XX_LAMP_15A1B01: STD_LOGIC;
	 signal XX_LAMP_15A1C01: STD_LOGIC;
	 signal XX_LAMP_15A1D01: STD_LOGIC;
	 signal XX_LAMP_15A1E01: STD_LOGIC;
	 signal XX_LAMP_15A1F01: STD_LOGIC;
	 signal XX_LAMP_15A1B02: STD_LOGIC;
	 signal XX_LAMP_15A1C02: STD_LOGIC;
	 signal XX_LAMP_15A1D02: STD_LOGIC;
	 signal XX_LAMP_15A1E02: STD_LOGIC;
	 signal XX_LAMP_15A1F02: STD_LOGIC;
	 signal XX_LAMP_15A1G02: STD_LOGIC;
	 signal XX_LAMP_15A1H02: STD_LOGIC;
	 signal XX_LAMP_11C8A15: STD_LOGIC;
	 signal XX_LAMP_11C8B15: STD_LOGIC;
	 signal XX_LAMP_11C8J15: STD_LOGIC;
	 signal XX_LAMP_11C8K15: STD_LOGIC;
	 signal XX_LAMP_11C8C15: STD_LOGIC;
	 signal XX_LAMP_11C8D15: STD_LOGIC;
	 signal XX_LAMP_11C8E15: STD_LOGIC;
	 signal XX_LAMP_11C8F15: STD_LOGIC;
	 signal XX_LAMP_15A1A10: STD_LOGIC;
	 signal XX_LAMP_15A1B10: STD_LOGIC;
	 signal XX_LAMP_15A1H10: STD_LOGIC;
	 signal XX_LAMP_15A1J10: STD_LOGIC;
	 signal XX_LAMP_15A1C10: STD_LOGIC;
	 signal XX_LAMP_15A1D10: STD_LOGIC;
	 signal XX_LAMP_15A1E10: STD_LOGIC;
	 signal XX_LAMP_15A1F10: STD_LOGIC;
	 signal XX_LAMP_15A1A08: STD_LOGIC;
	 signal XX_LAMP_15A1B08: STD_LOGIC;
	 signal XX_LAMP_15A1C08: STD_LOGIC;
	 signal XX_LAMP_15A1D08: STD_LOGIC;
	 signal XX_LAMP_11C8D09: STD_LOGIC;
	 signal XX_LAMP_11C8E09: STD_LOGIC;
	 signal XX_LAMP_11C8F09: STD_LOGIC;
	 signal XX_LAMP_11C8G09: STD_LOGIC;
	 signal XX_LAMP_11C8H09: STD_LOGIC;
	 signal XX_LAMP_11C8J09: STD_LOGIC;
	 signal XX_LAMP_11C8K09: STD_LOGIC;
	 signal XX_LAMP_11C8D08: STD_LOGIC;
	 signal XX_LAMP_11C8E08: STD_LOGIC;
	 signal XX_LAMP_11C8F08: STD_LOGIC;
	 signal XX_LAMP_11C8G08: STD_LOGIC;
	 signal XX_LAMP_11C8H08: STD_LOGIC;
	 signal XX_LAMP_11C8J08: STD_LOGIC;
	 signal XX_LAMP_11C8K08: STD_LOGIC;
	 signal XX_LAMP_11C8K01: STD_LOGIC;
	 signal XX_LAMP_11C8J01: STD_LOGIC;
	 signal XX_LAMP_11C8H01: STD_LOGIC;
	 signal XX_LAMP_11C8G01: STD_LOGIC;
	 signal XX_LAMP_11C8F01: STD_LOGIC;
	 signal XX_LAMP_11C8K02: STD_LOGIC;
	 signal XX_LAMP_11C8J02: STD_LOGIC;
	 signal XX_LAMP_11C8H02: STD_LOGIC;
	 signal XX_LAMP_11C8G02: STD_LOGIC;
	 signal XX_LAMP_11C8F02: STD_LOGIC;
	 signal XX_LAMP_11C8K03: STD_LOGIC;
	 signal XX_LAMP_11C8J03: STD_LOGIC;
	 signal XX_LAMP_11C8H03: STD_LOGIC;
	 signal XX_LAMP_11C8G03: STD_LOGIC;
	 signal XX_LAMP_11C8F03: STD_LOGIC;
	 signal XX_LAMP_11C8K04: STD_LOGIC;
	 signal XX_LAMP_11C8J04: STD_LOGIC;
	 signal XX_LAMP_11C8H04: STD_LOGIC;
	 signal XX_LAMP_11C8G04: STD_LOGIC;
	 signal XX_LAMP_11C8F04: STD_LOGIC;
	 signal XX_LAMP_11C8K05: STD_LOGIC;
	 signal XX_LAMP_11C8J05: STD_LOGIC;
	 signal XX_LAMP_11C8H05: STD_LOGIC;
	 signal XX_LAMP_11C8G05: STD_LOGIC;
	 signal XX_LAMP_11C8F05: STD_LOGIC;
	 signal XX_LAMP_15A1A04: STD_LOGIC;
	 signal XX_LAMP_15A1B04: STD_LOGIC;
	 signal XX_LAMP_15A1C04: STD_LOGIC;
	 signal XX_LAMP_15A1D04: STD_LOGIC;
	 signal XX_LAMP_15A1E04: STD_LOGIC;
	 signal XX_LAMP_15A1F04: STD_LOGIC;
	 signal XX_LAMP_11C8K13: STD_LOGIC;
	 signal XX_LAMP_11C8J13: STD_LOGIC;
	 signal XX_LAMP_11C8H13: STD_LOGIC;
	 signal XX_LAMP_11C8G13: STD_LOGIC;
	 signal XX_LAMP_11C8F13: STD_LOGIC;
	 signal XX_LAMP_11C8E13: STD_LOGIC;
	 signal XX_LAMP_11C8D13: STD_LOGIC;
	 signal XX_LAMP_11C8C13: STD_LOGIC;
	 signal XX_LAMP_11C8K12: STD_LOGIC;
	 signal XX_LAMP_11C8J12: STD_LOGIC;
	 signal XX_LAMP_11C8H12: STD_LOGIC;
	 signal XX_LAMP_11C8G12: STD_LOGIC;
	 signal XX_LAMP_11C8F12: STD_LOGIC;
	 signal XX_LAMP_11C8E12: STD_LOGIC;
	 signal XX_LAMP_11C8D12: STD_LOGIC;
	 signal XX_LAMP_11C8C12: STD_LOGIC;
	 signal XX_LAMP_11C8K10: STD_LOGIC;
	 signal XX_LAMP_11C8J10: STD_LOGIC;
	 signal XX_LAMP_11C8H10: STD_LOGIC;
	 signal XX_LAMP_11C8G10: STD_LOGIC;
	 signal XX_LAMP_11C8F10: STD_LOGIC;
	 signal XX_LAMP_11C8E10: STD_LOGIC;
	 signal XX_LAMP_11C8D10: STD_LOGIC;
	 signal XX_LAMP_11C8C10: STD_LOGIC;
	 signal XX_LAMP_11C8K11: STD_LOGIC;
	 signal XX_LAMP_11C8J11: STD_LOGIC;
	 signal XX_LAMP_11C8H11: STD_LOGIC;
	 signal XX_LAMP_11C8G11: STD_LOGIC;
	 signal XX_LAMP_11C8F11: STD_LOGIC;
	 signal XX_LAMP_11C8E11: STD_LOGIC;
	 signal XX_LAMP_11C8D11: STD_LOGIC;
	 signal XX_LAMP_11C8C11: STD_LOGIC;

BEGIN

	PS_LOGIC_GATE_E_1 <= 
		XX_PS_LOGIC_GATE_E_1;
	MS_MASTER_ERROR <= 
		XX_MS_MASTER_ERROR;
	PS_E_CH_UNOVLP_IN_PROCESS <= 
		XX_PS_E_CH_UNOVLP_IN_PROCESS;
	PS_F_CH_UNOVLP_IN_PROCESS <= 
		XX_PS_F_CH_UNOVLP_IN_PROCESS;
	MS_LOGIC_GATE_D_1 <= 
		XX_MS_LOGIC_GATE_D_1;
	MS_LOGIC_GATE_B_1 <= 
		XX_MS_LOGIC_GATE_B_1;
	PS_1ST_CLOCK_PULSE_1 <= 
		XX_PS_1ST_CLOCK_PULSE_1;
	MS_COMPUTER_RESET_1 <= 
		XX_MS_COMPUTER_RESET_1;
	PS_LAST_INSN_RO_CYCLE_2 <= 
		XX_PS_LAST_INSN_RO_CYCLE_2;
	PS_E_CYCLE_CTRL <= 
		XX_PS_E_CYCLE_CTRL;
	PS_F_CYCLE_CTRL <= 
		XX_PS_F_CYCLE_CTRL;
	PS_M_OR_L_OP_CODES <= 
		XX_PS_M_OR_L_OP_CODES;
	PS_1401_MODE <= 
		XX_PS_1401_MODE;
	PS_E_CH_IN_PROCESS <= 
		XX_PS_E_CH_IN_PROCESS;
	PS_E_CH_OUTPUT_MODE <= 
		XX_PS_E_CH_OUTPUT_MODE;
	PS_E_CH_INPUT_MODE <= 
		XX_PS_E_CH_INPUT_MODE;
	PS_E_CH_2ND_ADDR_TRF <= 
		XX_PS_E_CH_2ND_ADDR_TRF;
	PS_E_CYCLE <= 
		XX_PS_E_CYCLE;
	PS_F_CH_OUTPUT_MODE <= 
		XX_PS_F_CH_OUTPUT_MODE;
	PS_F_CYCLE <= 
		XX_PS_F_CYCLE;
	PS_F_CH_IN_PROCESS <= 
		XX_PS_F_CH_IN_PROCESS;
	PS_F_CH_INPUT_MODE <= 
		XX_PS_F_CH_INPUT_MODE;
	MS_F_CYCLE_DOT_ANY_LAST_GATE <= 
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE;
	MS_PROGRAM_RESET_2 <= 
		XX_MS_PROGRAM_RESET_2;
	PS_LOGIC_GATE_C_1 <= 
		XX_PS_LOGIC_GATE_C_1;
	MS_START_KEY <= 
		XX_MS_START_KEY;
	PS_CONS_CLOCK_1_POS <= 
		XX_PS_CONS_CLOCK_1_POS;
	PS_CONS_CLOCK_3_POS_1 <= 
		XX_PS_CONS_CLOCK_3_POS_1;
	PS_ADDRESS_STOP <= 
		XX_PS_ADDRESS_STOP;
	PS_S_SYMBOL_OP_MODIFIER <= 
		XX_PS_S_SYMBOL_OP_MODIFIER;
	MS_1401_MODE <= 
		XX_MS_1401_MODE;
	PS_ONE_SYMBOL_OP_MODIFIER <= 
		XX_PS_ONE_SYMBOL_OP_MODIFIER;
	PS_TWO_SYMBOL_OP_MODIFIER <= 
		XX_PS_TWO_SYMBOL_OP_MODIFIER;
	PS_BRANCH_TO_A_CONDITIONS <= 
		XX_PS_BRANCH_TO_A_CONDITIONS;
	PS_F_CH_CONDITION <= 
		XX_PS_F_CH_CONDITION;
	PS_F_CH_NO_TRANSFER_LATCH <= 
		XX_PS_F_CH_NO_TRANSFER_LATCH;
	PS_L_SYMBOL_OP_MODIFIER <= 
		XX_PS_L_SYMBOL_OP_MODIFIER;
	PS_ASTERISK_OP_MODIFIER <= 
		XX_PS_ASTERISK_OP_MODIFIER;
	PS_PERCENT_SIGN_OP_MODIFIER <= 
		XX_PS_PERCENT_SIGN_OP_MODIFIER;
	PS_A_SYMBOL_OP_MODIFIER <= 
		XX_PS_A_SYMBOL_OP_MODIFIER;
	PS_B_SYMBOL_OP_MODIFIER <= 
		XX_PS_B_SYMBOL_OP_MODIFIER;
	PS_4_DOT_2_DOT_NOT_1_OP_MOD <= 
		XX_PS_4_DOT_2_DOT_NOT_1_OP_MOD;
	PS_C_SYMBOL_OP_MODIFIER <= 
		XX_PS_C_SYMBOL_OP_MODIFIER;
	PS_D_SYMBOL_OP_MODIFIER <= 
		XX_PS_D_SYMBOL_OP_MODIFIER;
	PS_E_SYMBOL_OP_MODIFIER <= 
		XX_PS_E_SYMBOL_OP_MODIFIER;
	PS_F_SYMBOL_OP_MODIFIER <= 
		XX_PS_F_SYMBOL_OP_MODIFIER;
	PS_EXCLAM_MK_OP_MODIFIER <= 
		XX_PS_EXCLAM_MK_OP_MODIFIER;
	PS_RECORD_MARK_OP_MODIFIER <= 
		XX_PS_RECORD_MARK_OP_MODIFIER;
	MS_INTERRUPT_TEST_OP_CODE <= 
		XX_MS_INTERRUPT_TEST_OP_CODE;
	MS_COND_TEST_BRANCH_OP_CODE <= 
		XX_MS_COND_TEST_BRANCH_OP_CODE;
	PS_R_SYMBOL_OP_MODIFIER <= 
		XX_PS_R_SYMBOL_OP_MODIFIER;
	PS_E_CH_STATUS_SAMPLE_A <= 
		XX_PS_E_CH_STATUS_SAMPLE_A;
	PS_E_CH_STATUS_SAMPLE_B <= 
		XX_PS_E_CH_STATUS_SAMPLE_B;
	PS_E_CH_READY_BUS <= 
		XX_PS_E_CH_READY_BUS;
	PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD <= 
		XX_PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD;
	PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD <= 
		XX_PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD;
	PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD <= 
		XX_PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD;
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD <= 
		XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD;
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD <= 
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD;
	PS_NOT_4_DOT_2_DOT_1_OP_MOD <= 
		XX_PS_NOT_4_DOT_2_DOT_1_OP_MOD;
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD <= 
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD;
	PS_4_DOT_NOT_2_DOT_1_OP_MOD <= 
		XX_PS_4_DOT_NOT_2_DOT_1_OP_MOD;
	PS_4_DOT_2_DOT_1_OP_MOD <= 
		XX_PS_4_DOT_2_DOT_1_OP_MOD;
	PS_OP_DCDR_B_DOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B;
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B;
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B;
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B;
	PS_OP_REG_ARS_C_BIT <= 
		XX_PS_OP_REG_ARS_C_BIT;
	PS_OP_REG_ARS_NOT_C_BIT <= 
		XX_PS_OP_REG_ARS_NOT_C_BIT;
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B <= 
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B;
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B <= 
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B;
	PS_OP_DCDR_4_DOT_2_DOT_1_B <= 
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B;
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B <= 
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B;
	PS_CLOCK_STOPPED <= 
		XX_PS_CLOCK_STOPPED;
	PS_MASTER_ERROR <= 
		XX_PS_MASTER_ERROR;
	MS_E_CH_END_OF_2ND_ADDR_TRF <= 
		XX_MS_E_CH_END_OF_2ND_ADDR_TRF;
	PS_E_CH_SELECT_UNIT_F <= 
		XX_PS_E_CH_SELECT_UNIT_F;
	PS_I_CYCLE_1 <= 
		XX_PS_I_CYCLE_1;
	PS_E_CH_STATUS_SAMPLE_A_DELAY <= 
		XX_PS_E_CH_STATUS_SAMPLE_A_DELAY;
	MS_E_CH_STATUS_SAMPLE_B_DELAY <= 
		XX_MS_E_CH_STATUS_SAMPLE_B_DELAY;
	MS_E_CH_SELECT_UNIT_K <= 
		XX_MS_E_CH_SELECT_UNIT_K;
	PS_I_O_COML_AT_LATCH <= 
		XX_PS_I_O_COML_AT_LATCH;
	PS_E_CH_NO_STATUS_ON <= 
		XX_PS_E_CH_NO_STATUS_ON;
	PS_E_CH_SECOND_SAMPLE_B <= 
		XX_PS_E_CH_SECOND_SAMPLE_B;
	PS_F_CH_2ND_ADDR_TRF <= 
		XX_PS_F_CH_2ND_ADDR_TRF;
	PS_LOZENGE_OR_ASTERISK <= 
		XX_PS_LOZENGE_OR_ASTERISK;
	MS_F_CH_RESET <= 
		XX_MS_F_CH_RESET;
	PS_SET_F2_REG <= 
		XX_PS_SET_F2_REG;
	PS_SET_F1_REG <= 
		XX_PS_SET_F1_REG;
	PS_F_CH_STATUS_SAMPLE_A_DELAY <= 
		XX_PS_F_CH_STATUS_SAMPLE_A_DELAY;
	PS_F_CH_SECOND_SAMPLE_B <= 
		XX_PS_F_CH_SECOND_SAMPLE_B;
	PS_I_O_ASTERISK_LATCH <= 
		XX_PS_I_O_ASTERISK_LATCH;
	PS_F_CH_NO_STATUS_ON <= 
		XX_PS_F_CH_NO_STATUS_ON;
	PS_E_CH_INT_END_OF_TRANSFER <= 
		XX_PS_E_CH_INT_END_OF_TRANSFER;
	PS_LOGIC_GATE_D_1 <= 
		XX_PS_LOGIC_GATE_D_1;
	PS_F_CH_STATUS_SAMPLE_B <= 
		XX_PS_F_CH_STATUS_SAMPLE_B;
	PS_F_CH_STATUS_SAMPLE_A <= 
		XX_PS_F_CH_STATUS_SAMPLE_A;
	PS_F_CH_READY_BUS <= 
		XX_PS_F_CH_READY_BUS;
	MS_F_CH_UNIT_NUMBER_0 <= 
		XX_MS_F_CH_UNIT_NUMBER_0;
	MS_F_CH_NOT_READY <= 
		XX_MS_F_CH_NOT_READY;
	MS_F_CH_BUSY <= 
		XX_MS_F_CH_BUSY;
	PS_F_CH_DISCON_LATCH <= 
		XX_PS_F_CH_DISCON_LATCH;
	PS_F_CH_INT_END_OF_TRANSFER <= 
		XX_PS_F_CH_INT_END_OF_TRANSFER;
	PS_F_CH_SELECT_UNIT_F_LN_2 <= 
		XX_PS_F_CH_SELECT_UNIT_F_LN_2;
	MS_E_CH_NOT_READY <= 
		XX_MS_E_CH_NOT_READY;
	PS_E_CH_DISCON_LATCH <= 
		XX_PS_E_CH_DISCON_LATCH;
	PS_E_CH_STATUS_SAMPLE_B_DELAY <= 
		XX_PS_E_CH_STATUS_SAMPLE_B_DELAY;
	MS_F_CH_RESET_1 <= 
		XX_MS_F_CH_RESET_1;
	MS_F_CH_CHECK <= 
		XX_MS_F_CH_CHECK;
	MS_F_CH_WRONG_LENGTH_RECORD <= 
		XX_MS_F_CH_WRONG_LENGTH_RECORD;
	PS_F_CH_STATUS_SAMPLE_B_DELAY <= 
		XX_PS_F_CH_STATUS_SAMPLE_B_DELAY;
	MS_F_CH_NO_TRANSFER_LATCH <= 
		XX_MS_F_CH_NO_TRANSFER_LATCH;
	MS_F_CH_UNIT_NUMBER_3 <= 
		XX_MS_F_CH_UNIT_NUMBER_3;
	MS_CONSOLE_INHIBIT_AR_RO <= 
		XX_MS_CONSOLE_INHIBIT_AR_RO;
	PS_LOGIC_GATE_B_OR_C <= 
		XX_PS_LOGIC_GATE_B_OR_C;
	PS_LOGIC_GATE_D_OR_E_OR_F <= 
		XX_PS_LOGIC_GATE_D_OR_E_OR_F;
	PS_LOGIC_GATE_EARLY_B <= 
		XX_PS_LOGIC_GATE_EARLY_B;
	PS_SET_E2_REG <= 
		XX_PS_SET_E2_REG;
	PS_SET_E1_REG <= 
		XX_PS_SET_E1_REG;
	PS_LOZ_SYMBOL_OP_MODIFIER <= 
		XX_PS_LOZ_SYMBOL_OP_MODIFIER;
	PS_LOGIC_GATE_EARLY_B_OR_S <= 
		XX_PS_LOGIC_GATE_EARLY_B_OR_S;
	PS_I_CYCLE_DOT_NOT_CR_DISABLE <= 
		XX_PS_I_CYCLE_DOT_NOT_CR_DISABLE;
	PS_F_CH_INTERLOCK <= 
		XX_PS_F_CH_INTERLOCK;
	MS_PROGRAM_RESET_6 <= 
		XX_MS_PROGRAM_RESET_6;
	MS_I_OP_DOT_I_CYCLE_DOT_C <= 
		XX_MS_I_OP_DOT_I_CYCLE_DOT_C;
	PS_I_OP_DOT_I_CYCLE_DOT_E <= 
		XX_PS_I_OP_DOT_I_CYCLE_DOT_E;
	PS_INTERRUPT_TEST_OP_CODE <= 
		XX_PS_INTERRUPT_TEST_OP_CODE;
	PS_Y_OP_DOT_TEST_RESET <= 
		XX_PS_Y_OP_DOT_TEST_RESET;
	MY_X_WR_1 <= 
		XX_MY_X_WR_1;
	MY_X_RD_1 <= 
		XX_MY_X_RD_1;
	MS_COMPUTER_RESET_2 <= 
		XX_MS_COMPUTER_RESET_2;
	MY_MEM_AR_NOT_TTHP4B <= 
		XX_MY_MEM_AR_NOT_TTHP4B;
	MS_CONSOLE_CHECK_STROBE <= 
		XX_MS_CONSOLE_CHECK_STROBE;

	PS_I_RING_HDL_BUS <= (
		XX_PS_I_RING_12_TIME,
		XX_PS_I_RING_11_TIME,
		XX_PS_I_RING_10_TIME,
		XX_PS_I_RING_9_TIME,
		XX_PS_I_RING_8_TIME,
		XX_PS_I_RING_7_TIME,
		XX_PS_I_RING_6_TIME,
		XX_PS_I_RING_5_TIME,
		XX_PS_I_RING_4_TIME,
		XX_PS_I_RING_3_TIME,
		XX_PS_I_RING_2_TIME,
		XX_PS_I_RING_1_TIME,
		XX_PS_I_RING_OP_TIME);

	PS_OP_MOD_REG_BUS <= (
		XX_PS_OP_MOD_REG_C_BIT,
		'0',
		XX_PS_OP_MOD_REG_B_BIT,
		XX_PS_OP_MOD_REG_A_BIT,
		XX_PS_OP_MOD_REG_8_BIT,
		XX_PS_OP_MOD_REG_4_BIT,
		XX_PS_OP_MOD_REG_2_BIT,
		XX_PS_OP_MOD_REG_1_BIT);

	PS_OP_MOD_REG_NOT_BUS <= (
		XX_PS_OP_MOD_REG_NOT_C_BIT,
		'0',
		XX_PS_OP_MOD_REG_NOT_B_BIT,
		XX_PS_OP_MOD_REG_NOT_A_BIT,
		XX_PS_OP_MOD_REG_NOT_8_BIT,
		XX_PS_OP_MOD_REG_NOT_4_BIT,
		XX_PS_OP_MOD_REG_NOT_2_BIT,
		XX_PS_OP_MOD_REG_NOT_1_BIT);

	MY_MEM_AR_NOT_UP_BUS <= (
		XX_MY_MEM_AR_NOT_UP8B,
		XX_MY_MEM_AR_NOT_UP4B,
		XX_MY_MEM_AR_NOT_UP2B,
		XX_MY_MEM_AR_NOT_UP1B,
		XX_MY_MEM_AR_NOT_UP0B);

	MY_MEM_AR_UP_BUS <= (
		XX_MY_MEM_AR_UP8B,
		XX_MY_MEM_AR_UP4B,
		XX_MY_MEM_AR_UP2B,
		XX_MY_MEM_AR_UP1B,
		XX_MY_MEM_AR_UP0B);

	MY_MEM_AR_NOT_TP_BUS <= (
		XX_MY_MEM_AR_NOT_TP8B,
		XX_MY_MEM_AR_NOT_TP4B,
		XX_MY_MEM_AR_NOT_TP2B,
		XX_MY_MEM_AR_NOT_TP1B,
		XX_MY_MEM_AR_NOT_TP0B);

	MY_MEM_AR_TP_BUS <= (
		XX_MY_MEM_AR_TP8B,
		XX_MY_MEM_AR_TP4B,
		XX_MY_MEM_AR_TP2B,
		XX_MY_MEM_AR_TP1B,
		XX_MY_MEM_AR_TP0B);

	MY_MEM_AR_NOT_HP_BUS <= (
		XX_MY_MEM_AR_NOT_HP8B,
		XX_MY_MEM_AR_NOT_HP4B,
		XX_MY_MEM_AR_NOT_HP2B,
		XX_MY_MEM_AR_NOT_HP1B,
		XX_MY_MEM_AR_NOT_HP0B);

	MY_MEM_AR_HP_BUS <= (
		XX_MY_MEM_AR_HP8B,
		XX_MY_MEM_AR_HP4B,
		XX_MY_MEM_AR_HP2B,
		XX_MY_MEM_AR_HP1B,
		XX_MY_MEM_AR_HP0B);

	MY_MEM_AR_NOT_THP_BUS <= (
		XX_MY_MEM_AR_NOT_THP8B,
		XX_MY_MEM_AR_NOT_THP4B,
		XX_MY_MEM_AR_NOT_THP2B,
		XX_MY_MEM_AR_NOT_THP1B,
		XX_MY_MEM_AR_NOT_THP0B);

	MY_MEM_AR_THP_BUS <= (
		XX_MY_MEM_AR_THP8B,
		XX_MY_MEM_AR_THP4B,
		XX_MY_MEM_AR_THP2B,
		XX_MY_MEM_AR_THP1B,
		XX_MY_MEM_AR_THP0B);

	MY_MEM_AR_TTHP_BUS <= (
		XX_MY_MEM_AR_TTHP8B,
		XX_MY_MEM_AR_TTHP4B,
		XX_MY_MEM_AR_TTHP2B,
		XX_MY_MEM_AR_TTHP1B,
		XX_MY_MEM_AR_TTHP0B);

	PS_A_CH_NOT_BUS <= (
		XX_PS_A_CH_NOT_C_BIT,
		XX_PS_A_CH_NOT_WM_BIT,
		XX_PS_A_CH_NOT_B_BIT,
		XX_PS_A_CH_NOT_A_BIT,
		XX_PS_A_CH_NOT_8_BIT,
		XX_PS_A_CH_NOT_4_BIT,
		XX_PS_A_CH_NOT_2_BIT,
		XX_PS_A_CH_NOT_1_BIT);

	MY_ASSEMBLY_CH_BUS <= (
		XX_MY_ASSEMBLY_CH_C_BIT,
		XX_MY_ASSEMBLY_CH_WM_BIT,
		XX_MY_ASSEMBLY_CH_B_BIT,
		XX_MY_ASSEMBLY_CH_A_BIT,
		XX_MY_ASSEMBLY_CH_8_BIT,
		XX_MY_ASSEMBLY_CH_4_BIT,
		XX_MY_ASSEMBLY_CH_2_BIT,
		XX_MY_ASSEMBLY_CH_1_BIT);

	MC_E_CH_UNIT_STAR_1301_STAR_BUS <= (
		XX_MC_E_CH_UNIT_C_BIT_STAR_1301_STAR,
		'0',
		'0',
		'0',
		XX_MC_E_CH_UNIT_8_BIT_STAR_1301_STAR,
		XX_MC_E_CH_UNIT_4_BIT_STAR_1301_STAR,
		XX_MC_E_CH_UNIT_2_BIT_STAR_1301_STAR,
		XX_MC_E_CH_UNIT_1_BIT_STAR_1301_STAR);

	PS_E_CH_U_SEL_REG_NOT_BUS <= (
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
		'0',
		XX_PS_E_CH_U_SEL_REG_NOT_B_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_A_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT);

	PS_E_CH_U_SEL_REG_BUS <= (
		XX_PS_E_CH_U_SEL_REG_C_BIT,
		'0',
		XX_PS_E_CH_U_SEL_REG_B_BIT,
		XX_PS_E_CH_U_SEL_REG_A_BIT,
		XX_PS_E_CH_U_SEL_REG_8_BIT,
		XX_PS_E_CH_U_SEL_REG_4_BIT,
		XX_PS_E_CH_U_SEL_REG_2_BIT,
		XX_PS_E_CH_U_SEL_REG_1_BIT);

	MC_F_CH_UNIT_STAR_1301_STAR_BUS <= (
		XX_MC_F_CH_UNIT_C_BIT_STAR_1301_STAR,
		'0',
		'0',
		'0',
		XX_MC_F_CH_UNIT_8_BIT_STAR_1301_STAR,
		XX_MC_F_CH_UNIT_4_BIT_STAR_1301_STAR,
		XX_MC_F_CH_UNIT_2_BIT_STAR_1301_STAR,
		XX_MC_F_CH_UNIT_1_BIT_STAR_1301_STAR);

	PS_F_CH_U_SEL_REG_NOT_BUS <= (
		XX_PS_F_CH_U_SEL_REG_NOT_C_BIT,
		'0',
		XX_PS_F_CH_U_SEL_REG_NOT_B_BIT,
		XX_PS_F_CH_U_SEL_REG_NOT_A_BIT,
		XX_PS_F_CH_U_SEL_REG_NOT_8_BIT,
		XX_PS_F_CH_U_SEL_REG_NOT_4_BIT,
		XX_PS_F_CH_U_SEL_REG_NOT_2_BIT,
		XX_PS_F_CH_U_SEL_REG_NOT_1_BIT);

	PS_F_CH_U_SEL_REG_BUS <= (
		XX_PS_F_CH_U_SEL_REG_C_BIT,
		'0',
		XX_PS_F_CH_U_SEL_REG_B_BIT,
		XX_PS_F_CH_U_SEL_REG_A_BIT,
		XX_PS_F_CH_U_SEL_REG_8_BIT,
		XX_PS_F_CH_U_SEL_REG_4_BIT,
		XX_PS_F_CH_U_SEL_REG_2_BIT,
		XX_PS_F_CH_U_SEL_REG_1_BIT);

	PS_E2_REG_BUS <= (
		XX_PS_E2_REG_C_BIT,
		XX_PS_E2_REG_WM_BIT,
		XX_PS_E2_REG_B_BIT,
		XX_PS_E2_REG_A_BIT,
		XX_PS_E2_REG_8_BIT,
		XX_PS_E2_REG_4_BIT,
		XX_PS_E2_REG_2_BIT,
		XX_PS_E2_REG_1_BIT);

	MC_CPU_TO_E_CH_TAU_BUS <= (
		XX_MC_CPU_TO_E_CH_TAU_C_BIT,
		'0',
		XX_MC_CPU_TO_E_CH_TAU_B_BIT,
		XX_MC_CPU_TO_E_CH_TAU_A_BIT,
		XX_MC_CPU_TO_E_CH_TAU_8_BIT,
		XX_MC_CPU_TO_E_CH_TAU_4_BIT,
		XX_MC_CPU_TO_E_CH_TAU_2_BIT,
		XX_MC_CPU_TO_E_CH_TAU_1_BIT);

	MC_CPU_TO_I_O_SYNC_BUS <= (
		XX_MC_CPU_TO_I_O_SYNC_C_BIT,
		'0',
		XX_MC_CPU_TO_I_O_SYNC_B_BIT,
		XX_MC_CPU_TO_I_O_SYNC_A_BIT,
		XX_MC_CPU_TO_I_O_SYNC_8_BIT,
		XX_MC_CPU_TO_I_O_SYNC_4_BIT,
		XX_MC_CPU_TO_I_O_SYNC_2_BIT,
		XX_MC_CPU_TO_I_O_SYNC_1_BIT);

	MC_CPU_TO_E_CH_1301_BUS <= (
		XX_MC_CPU_TO_E_CH_1301_C_BIT,
		XX_MC_CPU_TO_E_CH_1301_WM_BIT,
		XX_MC_CPU_TO_E_CH_1301_B_BIT,
		XX_MC_CPU_TO_E_CH_1301_A_BIT,
		XX_MC_CPU_TO_E_CH_1301_8_BIT,
		XX_MC_CPU_TO_E_CH_1301_4_BIT,
		XX_MC_CPU_TO_E_CH_1301_2_BIT,
		XX_MC_CPU_TO_E_CH_1301_1_BIT);

	MC_CPU_TO_E_CH_1405_BUS <= (
		XX_MC_CPU_TO_E_CH_1405_C_BIT,
		XX_MC_CPU_TO_E_CH_1405_WM_BIT,
		XX_MC_CPU_TO_E_CH_1405_B_BIT,
		XX_MC_CPU_TO_E_CH_1405_A_BIT,
		XX_MC_CPU_TO_E_CH_1405_8_BIT,
		XX_MC_CPU_TO_E_CH_1405_4_BIT,
		XX_MC_CPU_TO_E_CH_1405_2_BIT,
		XX_MC_CPU_TO_E_CH_1405_1_BIT);

	PS_F2_REG_BUS <= (
		XX_PS_F2_REG_C_BIT,
		XX_PS_F2_REG_WM_BIT,
		XX_PS_F2_REG_B_BIT,
		XX_PS_F2_REG_A_BIT,
		XX_PS_F2_REG_8_BIT,
		XX_PS_F2_REG_4_BIT,
		XX_PS_F2_REG_2_BIT,
		XX_PS_F2_REG_1_BIT);

	MS_F2_REG_BUS <= (
		XX_MS_F2_REG_C_BIT,
		XX_MS_F2_REG_WM_BIT,
		XX_MS_F2_REG_B_BIT,
		XX_MS_F2_REG_A_BIT,
		XX_MS_F2_REG_8_BIT,
		XX_MS_F2_REG_4_BIT,
		XX_MS_F2_REG_2_BIT,
		XX_MS_F2_REG_1_BIT);

	MC_CPU_TO_F_CH_TAU_BUS <= (
		XX_MC_CPU_TO_F_CH_TAU_C_BIT,
		'0',
		XX_MC_CPU_TO_F_CH_TAU_B_BIT,
		XX_MC_CPU_TO_F_CH_TAU_A_BIT,
		XX_MC_CPU_TO_F_CH_TAU_8_BIT,
		XX_MC_CPU_TO_F_CH_TAU_4_BIT,
		XX_MC_CPU_TO_F_CH_TAU_2_BIT,
		XX_MC_CPU_TO_F_CH_TAU_1_BIT);

	MC_CPU_TO_F_CH_1301_BUS <= (
		XX_MC_CPU_TO_F_CH_1301_C_BIT,
		XX_MC_CPU_TO_F_CH_1301_WM_BIT,
		XX_MC_CPU_TO_F_CH_1301_B_BIT,
		XX_MC_CPU_TO_F_CH_1301_A_BIT,
		XX_MC_CPU_TO_F_CH_1301_8_BIT,
		XX_MC_CPU_TO_F_CH_1301_4_BIT,
		XX_MC_CPU_TO_F_CH_1301_2_BIT,
		XX_MC_CPU_TO_F_CH_1301_1_BIT);

	MC_CPU_TO_F_CH_1405_BUS <= (
		XX_MC_CPU_TO_F_CH_1405_C_BIT,
		XX_MC_CPU_TO_F_CH_1405_WM_BIT,
		XX_MC_CPU_TO_F_CH_1405_B_BIT,
		XX_MC_CPU_TO_F_CH_1405_A_BIT,
		XX_MC_CPU_TO_F_CH_1405_8_BIT,
		XX_MC_CPU_TO_F_CH_1405_4_BIT,
		XX_MC_CPU_TO_F_CH_1405_2_BIT,
		XX_MC_CPU_TO_F_CH_1405_1_BIT);

	PV_X_LSMS_DRV_IN_BUS <= (
		XX_PV_X_LSMS_DRV_16_IN,
		XX_PV_X_LSMS_DRV_15_IN,
		XX_PV_X_LSMS_DRV_14_IN,
		XX_PV_X_LSMS_DRV_13_IN,
		XX_PV_X_LSMS_DRV_12_IN,
		XX_PV_X_LSMS_DRV_11_IN,
		XX_PV_X_LSMS_DRV_10_IN,
		XX_PV_X_LSMS_DRV_9_IN,
		XX_PV_X_LSMS_DRV_8_IN,
		XX_PV_X_LSMS_DRV_7_IN,
		XX_PV_X_LSMS_DRV_6_IN,
		XX_PV_X_LSMS_DRV_5_IN,
		XX_PV_X_LSMS_DRV_4_IN,
		XX_PV_X_LSMS_DRV_3_IN,
		XX_PV_X_LSMS_DRV_2_IN,
		XX_PV_X_LSMS_DRV_1_IN);

	PV_Y_LSMS_DRV_IN_BUS <= (
		XX_PV_Y_LSMS_DRV_16_IN,
		XX_PV_Y_LSMS_DRV_15_IN,
		XX_PV_Y_LSMS_DRV_14_IN,
		XX_PV_Y_LSMS_DRV_13_IN,
		XX_PV_Y_LSMS_DRV_12_IN,
		XX_PV_Y_LSMS_DRV_11_IN,
		XX_PV_Y_LSMS_DRV_10_IN,
		XX_PV_Y_LSMS_DRV_9_IN,
		XX_PV_Y_LSMS_DRV_8_IN,
		XX_PV_Y_LSMS_DRV_7_IN,
		XX_PV_Y_LSMS_DRV_6_IN,
		XX_PV_Y_LSMS_DRV_5_IN,
		XX_PV_Y_LSMS_DRV_4_IN,
		XX_PV_Y_LSMS_DRV_3_IN,
		XX_PV_Y_LSMS_DRV_2_IN,
		XX_PV_Y_LSMS_DRV_1_IN);

	MV_INH_CHAR_0_D1_BUS <= (
		XX_MV_INH_CHAR_0_C_BIT_D1,
		XX_MV_INH_CHAR_0_WM_BIT_D1,
		XX_MV_INH_CHAR_0_B_BIT_D1,
		XX_MV_INH_CHAR_0_A_BIT_D1,
		XX_MV_INH_CHAR_0_8_BIT_D1,
		XX_MV_INH_CHAR_0_4_BIT_D1,
		XX_MV_INH_CHAR_0_2_BIT_D1,
		XX_MV_INH_CHAR_0_1_BIT_D1);

	MV_INH_CHAR_0_B1_BUS <= (
		XX_MV_INH_CHAR_0_C_BIT_B1,
		XX_MV_INH_CHAR_0_WM_BIT_B1,
		XX_MV_INH_CHAR_0_B_BIT_B1,
		XX_MV_INH_CHAR_0_A_BIT_B1,
		XX_MV_INH_CHAR_0_8_BIT_B1,
		XX_MV_INH_CHAR_0_4_BIT_B1,
		XX_MV_INH_CHAR_0_2_BIT_B1,
		XX_MV_INH_CHAR_0_1_BIT_B1);

	MV_INH_CHAR_1_D1_BUS <= (
		XX_MV_INH_CHAR_1_C_BIT_D1,
		XX_MV_INH_CHAR_1_WM_BIT_D1,
		XX_MV_INH_CHAR_1_B_BIT_D1,
		XX_MV_INH_CHAR_1_A_BIT_D1,
		XX_MV_INH_CHAR_1_8_BIT_D1,
		XX_MV_INH_CHAR_1_4_BIT_D1,
		XX_MV_INH_CHAR_1_2_BIT_D1,
		XX_MV_INH_CHAR_1_1_BIT_D1);

	MV_INH_CHAR_1_B1_BUS <= (
		XX_MV_INH_CHAR_1_C_BIT_B1,
		XX_MV_INH_CHAR_1_WM_BIT_B1,
		XX_MV_INH_CHAR_1_B_BIT_B1,
		XX_MV_INH_CHAR_1_A_BIT_B1,
		XX_MV_INH_CHAR_1_8_BIT_B1,
		XX_MV_INH_CHAR_1_4_BIT_B1,
		XX_MV_INH_CHAR_1_2_BIT_B1,
		XX_MV_INH_CHAR_1_1_BIT_B1);

	MV_INH_CHAR_2_D1_BUS <= (
		XX_MV_INH_CHAR_2_C_BIT_D1,
		XX_MV_INH_CHAR_2_WM_BIT_D1,
		XX_MV_INH_CHAR_2_B_BIT_D1,
		XX_MV_INH_CHAR_2_A_BIT_D1,
		XX_MV_INH_CHAR_2_8_BIT_D1,
		XX_MV_INH_CHAR_2_4_BIT_D1,
		XX_MV_INH_CHAR_2_2_BIT_D1,
		XX_MV_INH_CHAR_2_1_BIT_D1);

	MV_INH_CHAR_2_B1_BUS <= (
		XX_MV_INH_CHAR_2_C_BIT_B1,
		XX_MV_INH_CHAR_2_WM_BIT_B1,
		XX_MV_INH_CHAR_2_B_BIT_B1,
		XX_MV_INH_CHAR_2_A_BIT_B1,
		XX_MV_INH_CHAR_2_8_BIT_B1,
		XX_MV_INH_CHAR_2_4_BIT_B1,
		XX_MV_INH_CHAR_2_2_BIT_B1,
		XX_MV_INH_CHAR_2_1_BIT_B1);

	MV_INH_CHAR_3_D1_BUS <= (
		XX_MV_INH_CHAR_3_C_BIT_D1,
		XX_MV_INH_CHAR_3_WM_BIT_D1,
		XX_MV_INH_CHAR_3_B_BIT_D1,
		XX_MV_INH_CHAR_3_A_BIT_D1,
		XX_MV_INH_CHAR_3_8_BIT_D1,
		XX_MV_INH_CHAR_3_4_BIT_D1,
		XX_MV_INH_CHAR_3_2_BIT_D1,
		XX_MV_INH_CHAR_3_1_BIT_D1);

	MV_INH_CHAR_3_B1_BUS <= (
		XX_MV_INH_CHAR_3_C_BIT_B1,
		XX_MV_INH_CHAR_3_WM_BIT_B1,
		XX_MV_INH_CHAR_3_B_BIT_B1,
		XX_MV_INH_CHAR_3_A_BIT_B1,
		XX_MV_INH_CHAR_3_8_BIT_B1,
		XX_MV_INH_CHAR_3_4_BIT_B1,
		XX_MV_INH_CHAR_3_2_BIT_B1,
		XX_MV_INH_CHAR_3_1_BIT_B1);

	MY_ASSEMBLY_CH_Z_BUS <= (
		XX_MY_ASSEMBLY_CH_C_BIT_Z,
		XX_MY_ASSEMBLY_CH_WM_BIT_Z,
		XX_MY_ASSEMBLY_CH_B_BIT_Z,
		XX_MY_ASSEMBLY_CH_A_BIT_Z,
		XX_MY_ASSEMBLY_CH_8_BIT_Z,
		XX_MY_ASSEMBLY_CH_4_BIT_Z,
		XX_MY_ASSEMBLY_CH_2_BIT_Z,
		XX_MY_ASSEMBLY_CH_1_BIT_Z);

	LAMPS_LOGIC_GATE_RING <= (
		XX_LAMP_15A1K06,
		XX_LAMP_15A1J06,
		XX_LAMP_15A1H06,
		XX_LAMP_15A1G06,
		XX_LAMP_15A1F06,
		XX_LAMP_15A1E06,
		XX_LAMP_15A1D06,
		XX_LAMP_15A1C06,
		XX_LAMP_15A1B06,
		XX_LAMP_15A1A06);

	LAMPS_IRING <= (
		XX_LAMP_15A1H02,
		XX_LAMP_15A1G02,
		XX_LAMP_15A1F02,
		XX_LAMP_15A1E02,
		XX_LAMP_15A1D02,
		XX_LAMP_15A1C02,
		XX_LAMP_15A1B02,
		XX_LAMP_15A1F01,
		XX_LAMP_15A1E01,
		XX_LAMP_15A1D01,
		XX_LAMP_15A1C01,
		XX_LAMP_15A1B01,
		XX_LAMP_15A1A01);

	LAMPS_CYCLE_CE <= (
		XX_LAMP_11C8F15,
		XX_LAMP_11C8E15,
		XX_LAMP_11C8K15,
		XX_LAMP_11C8D15,
		XX_LAMP_11C8C15,
		XX_LAMP_11C8B15,
		XX_LAMP_11C8A15,
		XX_LAMP_11C8J15);

	LAMPS_CYCLE_CONSOLE <= (
		XX_LAMP_15A1F10,
		XX_LAMP_15A1E10,
		XX_LAMP_15A1J10,
		XX_LAMP_15A1D10,
		XX_LAMP_15A1C10,
		XX_LAMP_15A1B10,
		XX_LAMP_15A1A10,
		XX_LAMP_15A1H10);

	LAMPS_SCAN <= (
		XX_LAMP_15A1D08,
		XX_LAMP_15A1C08,
		XX_LAMP_15A1B08,
		XX_LAMP_15A1A08);

	LAMPS_OPREG_CE <= (
		XX_LAMP_11C8D09,
		'0',
		XX_LAMP_11C8E09,
		XX_LAMP_11C8F09,
		XX_LAMP_11C8G09,
		XX_LAMP_11C8H09,
		XX_LAMP_11C8J09,
		XX_LAMP_11C8K09);

	LAMPS_OPMOD_CE <= (
		XX_LAMP_11C8D08,
		'0',
		XX_LAMP_11C8E08,
		XX_LAMP_11C8F08,
		XX_LAMP_11C8G08,
		XX_LAMP_11C8H08,
		XX_LAMP_11C8J08,
		XX_LAMP_11C8K08);

	LAMPS_MAR_UP <= (
		XX_LAMP_11C8F01,
		XX_LAMP_11C8G01,
		XX_LAMP_11C8H01,
		XX_LAMP_11C8J01,
		XX_LAMP_11C8K01);

	LAMPS_MAR_TP <= (
		XX_LAMP_11C8F02,
		XX_LAMP_11C8G02,
		XX_LAMP_11C8H02,
		XX_LAMP_11C8J02,
		XX_LAMP_11C8K02);

	LAMPS_MAR_HP <= (
		XX_LAMP_11C8F03,
		XX_LAMP_11C8G03,
		XX_LAMP_11C8H03,
		XX_LAMP_11C8J03,
		XX_LAMP_11C8K03);

	LAMPS_MAR_THP <= (
		XX_LAMP_11C8F04,
		XX_LAMP_11C8G04,
		XX_LAMP_11C8H04,
		XX_LAMP_11C8J04,
		XX_LAMP_11C8K04);

	LAMPS_MAR_TTHP <= (
		XX_LAMP_11C8F05,
		XX_LAMP_11C8G05,
		XX_LAMP_11C8H05,
		XX_LAMP_11C8J05,
		XX_LAMP_11C8K05);

	LAMPS_ARING <= (
		XX_LAMP_15A1F04,
		XX_LAMP_15A1E04,
		XX_LAMP_15A1D04,
		XX_LAMP_15A1C04,
		XX_LAMP_15A1B04,
		XX_LAMP_15A1A04);

	LAMPS_B_CH <= (
		XX_LAMP_11C8D13,
		XX_LAMP_11C8C13,
		XX_LAMP_11C8E13,
		XX_LAMP_11C8F13,
		XX_LAMP_11C8G13,
		XX_LAMP_11C8H13,
		XX_LAMP_11C8J13,
		XX_LAMP_11C8K13);

	LAMPS_A_CH <= (
		XX_LAMP_11C8D12,
		XX_LAMP_11C8C12,
		XX_LAMP_11C8E12,
		XX_LAMP_11C8F12,
		XX_LAMP_11C8G12,
		XX_LAMP_11C8H12,
		XX_LAMP_11C8J12,
		XX_LAMP_11C8K12);

	LAMPS_ASSM_CH_NOT <= (
		XX_LAMP_11C8D10,
		XX_LAMP_11C8C10,
		XX_LAMP_11C8E10,
		XX_LAMP_11C8F10,
		XX_LAMP_11C8G10,
		XX_LAMP_11C8H10,
		XX_LAMP_11C8J10,
		XX_LAMP_11C8K10);

	LAMPS_ASSM_CH <= (
		XX_LAMP_11C8D11,
		XX_LAMP_11C8C11,
		XX_LAMP_11C8E11,
		XX_LAMP_11C8F11,
		XX_LAMP_11C8G11,
		XX_LAMP_11C8H11,
		XX_LAMP_11C8J11,
		XX_LAMP_11C8K11);

Page_11_10_01_1: ENTITY ALD_11_10_01_1_LOGIC_CLOCK_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PP_SPECIAL_OR_12V_POWER_FOR_OSC =>
		PP_SPECIAL_OR_12V_POWER_FOR_OSC,
	PS_OSCILLATOR =>
		PS_OSCILLATOR,
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS =>
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
	PS_OSCILLATOR_DELAYED =>
		PS_OSCILLATOR_DELAYED
	);

Page_11_10_02_1: ENTITY ALD_11_10_02_1_1_LOGIC_GATE_RING_CLK_PULSES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OSCILLATOR =>
		PS_OSCILLATOR,
	PS_OSCILLATOR_DELAYED =>
		PS_OSCILLATOR_DELAYED,
	PS_1401_STOP_AND_WAIT =>
		PS_1401_STOP_AND_WAIT,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_STOP_LATCH =>
		PS_STOP_LATCH,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_1ST_CLOCK_PULSE_PRIME =>
		PS_1ST_CLOCK_PULSE_PRIME,
	PS_2ND_CLOCK_PULSE_1 =>
		PS_2ND_CLOCK_PULSE_1,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_STOPPED_DOT_NOT_IN_PROCESS =>
		PS_STOPPED_DOT_NOT_IN_PROCESS,
	PS_CLOCK_STOPPED_STAR_AUTS_STAR =>
		PS_CLOCK_STOPPED_STAR_AUTS_STAR,
	PS_CLOCK_STOPPED =>
		XX_PS_CLOCK_STOPPED,
	MS_CLOCK_STOPPED =>
		MS_CLOCK_STOPPED,
	LAMP_15A1K24 =>
		LAMP_15A1K24
	);

Page_11_10_05_1: ENTITY ALD_11_10_05_1_LOGIC_GATE_RING_ADVAN_PULSES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_1 =>
		PS_2ND_CLOCK_PULSE_1,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2
	);

Page_11_10_06_1: ENTITY ALD_11_10_06_1_SPECIAL_LAST_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_3 =>
		PS_2ND_CLOCK_PULSE_3,
	PS_LOGIC_GATE_E_OR_V =>
		PS_LOGIC_GATE_E_OR_V,
	MS_LOGIC_GATE_W =>
		MS_LOGIC_GATE_W,
	MS_LAST_LOGIC_GATE_1 =>
		MS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	PS_EARLY_LAST_GATE_I_O =>
		PS_EARLY_LAST_GATE_I_O,
	MS_ANY_LAST_GATE =>
		MS_ANY_LAST_GATE,
	PS_ANY_LAST_GATE =>
		PS_ANY_LAST_GATE,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_LOGIC_GATE_Z =>
		MS_LOGIC_GATE_Z
	);

Page_11_10_07_1: ENTITY ALD_11_10_07_1_ADDRESS_REG_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_LOGIC_GATE_H =>
		MS_LOGIC_GATE_H,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	MS_LOGIC_GATE_K =>
		MS_LOGIC_GATE_K,
	MS_LOGIC_GATE_J =>
		MS_LOGIC_GATE_J,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_INDEX_GATE =>
		PS_INDEX_GATE,
	PS_INSN_RO_GATE =>
		PS_INSN_RO_GATE
	);

Page_11_10_10_1: ENTITY ALD_11_10_10_1_LOGIC_GATE_RING_A_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_Z =>
		MS_LOGIC_GATE_Z,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	PS_E_CH_UNOVLP_IN_PROCESS =>
		XX_PS_E_CH_UNOVLP_IN_PROCESS,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		XX_PS_F_CH_UNOVLP_IN_PROCESS,
	PS_COMP_DISABLE_CYCLE =>
		PS_COMP_DISABLE_CYCLE,
	MS_LOGIC_GATE_A =>
		MS_LOGIC_GATE_A,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_LOGIC_GATE_A =>
		PS_LOGIC_GATE_A,
	PS_LOGIC_GATE_A_CONTROL =>
		PS_LOGIC_GATE_A_CONTROL,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	LAMP_15A1A06 =>
		XX_LAMP_15A1A06
	);

Page_11_10_11_1: ENTITY ALD_11_10_11_1_LOGIC_GATE_RING_B_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_A =>
		PS_LOGIC_GATE_A,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_A =>
		MS_LOGIC_GATE_A,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_B =>
		MS_LOGIC_GATE_B,
	PS_LOGIC_GATE_B =>
		PS_LOGIC_GATE_B,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	LAMP_15A1B06 =>
		XX_LAMP_15A1B06
	);

Page_11_10_12_1: ENTITY ALD_11_10_12_1_LOGIC_GATE_RING_C_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_B =>
		PS_LOGIC_GATE_B,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_B =>
		MS_LOGIC_GATE_B,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_C =>
		MS_LOGIC_GATE_C,
	PS_LOGIC_GATE_C =>
		PS_LOGIC_GATE_C,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_C_1 =>
		MS_LOGIC_GATE_C_1,
	LAMP_15A1C06 =>
		XX_LAMP_15A1C06
	);

Page_11_10_13_1: ENTITY ALD_11_10_13_1_LOGIC_GATE_RING_D_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_C =>
		PS_LOGIC_GATE_C,
	MS_LOGIC_GATE_C =>
		MS_LOGIC_GATE_C,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_C_1 =>
		MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_D =>
		MS_LOGIC_GATE_D,
	PS_LOGIC_GATE_D =>
		PS_LOGIC_GATE_D,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_C_OR_D =>
		PS_LOGIC_GATE_C_OR_D,
	LAMP_15A1D06 =>
		XX_LAMP_15A1D06
	);

Page_11_10_14_1: ENTITY ALD_11_10_14_1_LOGIC_GATE_RING_E_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_D =>
		PS_LOGIC_GATE_D,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	MS_LOGIC_GATE_D =>
		MS_LOGIC_GATE_D,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_E =>
		MS_LOGIC_GATE_E,
	PS_LOGIC_GATE_E =>
		PS_LOGIC_GATE_E,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	MY_LOGIC_GATE_E =>
		MY_LOGIC_GATE_E,
	LAMP_15A1E06 =>
		XX_LAMP_15A1E06
	);

Page_11_10_15_1: ENTITY ALD_11_10_15_1_LOGIC_GATE_RING_F
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_E =>
		PS_LOGIC_GATE_E,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_E =>
		MS_LOGIC_GATE_E,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_F =>
		MS_LOGIC_GATE_F,
	PS_LOGIC_GATE_F =>
		PS_LOGIC_GATE_F,
	MY_LOGIC_GATE_F_1 =>
		MY_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_F_1 =>
		MS_LOGIC_GATE_F_1,
	LAMP_15A1F06 =>
		XX_LAMP_15A1F06
	);

Page_11_10_16_1: ENTITY ALD_11_10_16_1_LOGIC_GATE_RING_G_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_F =>
		PS_LOGIC_GATE_F,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_F =>
		MS_LOGIC_GATE_F,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_G =>
		MS_LOGIC_GATE_G,
	PS_LOGIC_GATE_G =>
		PS_LOGIC_GATE_G,
	LAMP_15A1G06 =>
		XX_LAMP_15A1G06
	);

Page_11_10_17_1: ENTITY ALD_11_10_17_1_LOGIC_GATE_RING_H_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_G =>
		PS_LOGIC_GATE_G,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_G =>
		MS_LOGIC_GATE_G,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_H =>
		MS_LOGIC_GATE_H,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	LAMP_15A1H06 =>
		XX_LAMP_15A1H06
	);

Page_11_10_18_1: ENTITY ALD_11_10_18_1_LOGIC_GATE_RING_J_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_H =>
		MS_LOGIC_GATE_H,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_J =>
		MS_LOGIC_GATE_J,
	PS_LOGIC_GATE_J =>
		PS_LOGIC_GATE_J,
	LAMP_15A1J06 =>
		XX_LAMP_15A1J06
	);

Page_11_10_19_1: ENTITY ALD_11_10_19_1_LOGIC_GATE_RING_K_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_1 =>
		PS_LOGIC_RING_ON_ADVANCE_1,
	PS_LOGIC_GATE_J =>
		PS_LOGIC_GATE_J,
	PS_LOGIC_RING_OFF_ADVANCE_1 =>
		PS_LOGIC_RING_OFF_ADVANCE_1,
	MS_LOGIC_GATE_J =>
		MS_LOGIC_GATE_J,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_K =>
		MS_LOGIC_GATE_K,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	LAMP_15A1K06 =>
		XX_LAMP_15A1K06
	);

Page_11_10_20_1: ENTITY ALD_11_10_20_1_LOGIC_GATE_RING_EXTENSION_R_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_Z =>
		MS_LOGIC_GATE_Z,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	PS_LOGIC_GATE_A_CONTROL =>
		PS_LOGIC_GATE_A_CONTROL,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	PS_LOGIC_GATE_R =>
		PS_LOGIC_GATE_R,
	MS_LOGIC_GATE_A_DOT_R_CHECK =>
		MS_LOGIC_GATE_A_DOT_R_CHECK
	);

Page_11_10_21_1: ENTITY ALD_11_10_21_1_LOGIC_GATE_RING_EXTENSION_S
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_R =>
		PS_LOGIC_GATE_R,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_S =>
		MS_LOGIC_GATE_S,
	PS_LOGIC_GATE_S =>
		PS_LOGIC_GATE_S
	);

Page_11_10_22_1: ENTITY ALD_11_10_22_1_LOGIC_GATE_RING_EXTENSION_T
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_S =>
		PS_LOGIC_GATE_S,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_S =>
		MS_LOGIC_GATE_S,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_T =>
		MS_LOGIC_GATE_T,
	PS_LOGIC_GATE_T =>
		PS_LOGIC_GATE_T
	);

Page_11_10_23_1: ENTITY ALD_11_10_23_1_LOGIC_GATE_RING_EXTENSION_U
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_T =>
		PS_LOGIC_GATE_T,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_T =>
		MS_LOGIC_GATE_T,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_U =>
		MS_LOGIC_GATE_U,
	PS_LOGIC_GATE_U =>
		PS_LOGIC_GATE_U
	);

Page_11_10_24_1: ENTITY ALD_11_10_24_1_LOGIC_GATE_RING_EXTENSION_V
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_U =>
		PS_LOGIC_GATE_U,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_U =>
		MS_LOGIC_GATE_U,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_LOGIC_GATE_V =>
		MS_LOGIC_GATE_V,
	PS_LOGIC_GATE_V =>
		PS_LOGIC_GATE_V
	);

Page_11_10_25_1: ENTITY ALD_11_10_25_1_LOGIC_GATE_RING_EXTENSION_W
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_RING_ON_ADVANCE_2 =>
		PS_LOGIC_RING_ON_ADVANCE_2,
	PS_LOGIC_GATE_V =>
		PS_LOGIC_GATE_V,
	PS_LOGIC_RING_OFF_ADVANCE_2 =>
		PS_LOGIC_RING_OFF_ADVANCE_2,
	MS_LOGIC_GATE_V =>
		MS_LOGIC_GATE_V,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_LOGIC_GATE_W =>
		MS_LOGIC_GATE_W,
	PS_LOGIC_GATE_W =>
		PS_LOGIC_GATE_W
	);

Page_11_10_32_1: ENTITY ALD_11_10_32_1_LOGIC_GATE_MIX_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_C_1 =>
		MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	MS_LOGIC_GATE_F_1 =>
		MS_LOGIC_GATE_F_1,
	MY_READ_CALL =>
		MY_READ_CALL,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_LOGIC_GATE_B_OR_C =>
		XX_PS_LOGIC_GATE_B_OR_C,
	PS_LOGIC_GATE_D_OR_E_OR_F =>
		XX_PS_LOGIC_GATE_D_OR_E_OR_F
	);

Page_11_10_33_1: ENTITY ALD_11_10_33_1_LOGIC_GATE_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_S =>
		MS_LOGIC_GATE_S,
	MS_LOGIC_GATE_T =>
		MS_LOGIC_GATE_T,
	MS_LOGIC_GATE_U =>
		MS_LOGIC_GATE_U,
	MS_LOGIC_GATE_V =>
		MS_LOGIC_GATE_V,
	MS_LOGIC_GATE_W =>
		MS_LOGIC_GATE_W,
	PS_LOGIC_GATE_S_OR_T =>
		PS_LOGIC_GATE_S_OR_T,
	PS_LOGIC_GATE_U_OR_V_OR_W =>
		PS_LOGIC_GATE_U_OR_V_OR_W
	);

Page_11_10_34_1: ENTITY ALD_11_10_34_1_LOGIC_GATE_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_S =>
		MS_LOGIC_GATE_S,
	MS_LOGIC_GATE_C_1 =>
		MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_T =>
		MS_LOGIC_GATE_T,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_U =>
		MS_LOGIC_GATE_U,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	MS_LOGIC_GATE_F_1 =>
		MS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_V =>
		MS_LOGIC_GATE_V,
	MS_LOGIC_GATE_W =>
		MS_LOGIC_GATE_W,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_LOGIC_GATE_B_OR_S =>
		MS_LOGIC_GATE_B_OR_S,
	MS_LOGIC_GATE_C_OR_T =>
		MS_LOGIC_GATE_C_OR_T,
	PS_LOGIC_GATE_C_OR_T =>
		PS_LOGIC_GATE_C_OR_T,
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_LOGIC_GATE_E_OR_V =>
		PS_LOGIC_GATE_E_OR_V,
	PS_LOGIC_GATE_F_OR_W =>
		PS_LOGIC_GATE_F_OR_W
	);

Page_11_10_35_1: ENTITY ALD_11_10_35_1_LOGIC_GATE_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	PS_LOGIC_GATE_C_OR_T =>
		PS_LOGIC_GATE_C_OR_T,
	PS_LOGIC_GATE_E_OR_V =>
		PS_LOGIC_GATE_E_OR_V,
	PS_LOGIC_GATE_F_OR_W =>
		PS_LOGIC_GATE_F_OR_W,
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W
	);

Page_11_10_36_1: ENTITY ALD_11_10_36_1_2ND_CLOCK_PULSE_3_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1ST_CLOCK_PULSE_PRIME =>
		PS_1ST_CLOCK_PULSE_PRIME,
	PS_2ND_CLOCK_PULSE_3 =>
		PS_2ND_CLOCK_PULSE_3,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ
	);

Page_11_20_01_1: ENTITY ALD_11_20_01_1_I_RING_OP_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_CTRL =>
		PS_I_RING_CTRL,
	MS_I_RING_CTRL =>
		MS_I_RING_CTRL,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_ADV =>
		MS_I_RING_ADV,
	PS_I_RING_RESET =>
		PS_I_RING_RESET,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	LAMP_15A1A01 =>
		XX_LAMP_15A1A01
	);

Page_11_20_02_1: ENTITY ALD_11_20_02_1_I_RING_1_AND_2_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_1_TIME =>
		MS_I_RING_1_TIME,
	MS_I_RING_1_TIME_1 =>
		MS_I_RING_1_TIME_1,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	MS_I_RING_2_TIME =>
		MS_I_RING_2_TIME,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	LAMP_15A1B01 =>
		XX_LAMP_15A1B01,
	LAMP_15A1C01 =>
		XX_LAMP_15A1C01
	);

Page_11_20_03_1: ENTITY ALD_11_20_03_1_I_RING_3_AND_4_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_2_TIME =>
		MS_I_RING_2_TIME,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_3_TIME =>
		MS_I_RING_3_TIME,
	PS_I_RING_3_TIME =>
		XX_PS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		MS_I_RING_4_TIME,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	LAMP_15A1D01 =>
		XX_LAMP_15A1D01,
	LAMP_15A1E01 =>
		XX_LAMP_15A1E01
	);

Page_11_20_04_1: ENTITY ALD_11_20_04_1_I_RING_5_AND_6_TIME_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	MS_I_RING_4_TIME =>
		MS_I_RING_4_TIME,
	PS_I_RING_ON_ADVANCE_1 =>
		PS_I_RING_ON_ADVANCE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	PS_I_RING_OFF_ADVANCE_1 =>
		PS_I_RING_OFF_ADVANCE_1,
	MS_I_RING_5_TIME =>
		MS_I_RING_5_TIME,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	LAMP_15A1F01 =>
		XX_LAMP_15A1F01,
	LAMP_15A1B02 =>
		XX_LAMP_15A1B02
	);

Page_11_20_05_1: ENTITY ALD_11_20_05_1_I_RING_7_AND_8_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	MS_I_RING_7_TIME =>
		MS_I_RING_7_TIME,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		MS_I_RING_8_TIME,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	LAMP_15A1C02 =>
		XX_LAMP_15A1C02,
	LAMP_15A1D02 =>
		XX_LAMP_15A1D02
	);

Page_11_20_06_1: ENTITY ALD_11_20_06_1_I_RING_9_AND_10_TIME_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	MS_I_RING_8_TIME =>
		MS_I_RING_8_TIME,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	MS_I_RING_9_TIME =>
		MS_I_RING_9_TIME,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	MS_I_RING_10_TIME =>
		MS_I_RING_10_TIME,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	LAMP_15A1E02 =>
		XX_LAMP_15A1E02,
	LAMP_15A1F02 =>
		XX_LAMP_15A1F02
	);

Page_11_20_07_1: ENTITY ALD_11_20_07_1_I_RING_11_AND_12_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_ON_ADVANCE_2 =>
		PS_I_RING_ON_ADVANCE_2,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_I_RING_OFF_ADVANCE_2 =>
		PS_I_RING_OFF_ADVANCE_2,
	MS_I_RING_10_TIME =>
		MS_I_RING_10_TIME,
	MS_I_RING_RESET_2 =>
		MS_I_RING_RESET_2,
	MS_I_RING_11_TIME =>
		MS_I_RING_11_TIME,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_I_RING_12_TIME_STAR_1311_STAR =>
		PS_I_RING_12_TIME_STAR_1311_STAR,
	LAMP_15A1G02 =>
		XX_LAMP_15A1G02,
	LAMP_15A1H02 =>
		XX_LAMP_15A1H02
	);

Page_11_20_08_1: ENTITY ALD_11_20_08_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_3_TIME =>
		MS_I_RING_3_TIME,
	MS_I_RING_8_TIME =>
		MS_I_RING_8_TIME,
	MS_I_RING_4_TIME =>
		MS_I_RING_4_TIME,
	MS_I_RING_9_TIME =>
		MS_I_RING_9_TIME,
	MS_I_RING_5_TIME =>
		MS_I_RING_5_TIME,
	MS_I_RING_10_TIME =>
		MS_I_RING_10_TIME,
	MS_I_RING_1_TIME =>
		MS_I_RING_1_TIME,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	MS_I_RING_3_AND_1401_MODE =>
		MS_I_RING_3_AND_1401_MODE,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_7_TIME =>
		MS_I_RING_7_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_3_OR_8_TIME =>
		PS_I_RING_3_OR_8_TIME,
	PS_I_RING_4_OR_9_TIME =>
		PS_I_RING_4_OR_9_TIME,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	PS_I_RING_7_OR_1401_6_OR_8 =>
		PS_I_RING_7_OR_1401_6_OR_8,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME
	);

Page_11_20_09_1: ENTITY ALD_11_20_09_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_2_TIME =>
		MS_I_RING_2_TIME,
	MS_I_RING_7_TIME =>
		MS_I_RING_7_TIME,
	MS_I_RING_5_TIME =>
		MS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	MS_I_RING_10_TIME =>
		MS_I_RING_10_TIME,
	MS_I_RING_1_TIME =>
		MS_I_RING_1_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MS_I_RING_RESET_1 =>
		MS_I_RING_RESET_1,
	MS_I_RING_4_TIME =>
		MS_I_RING_4_TIME,
	PS_I_RING_2_OR_7_TIME =>
		PS_I_RING_2_OR_7_TIME,
	PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME =>
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME,
	MS_I_RING_3_AND_1401_MODE =>
		MS_I_RING_3_AND_1401_MODE,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME
	);

Page_11_20_10_1: ENTITY ALD_11_20_10_1_I_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_1_TIME_1 =>
		MS_I_RING_1_TIME_1,
	MS_I_RING_2_TIME =>
		MS_I_RING_2_TIME,
	MS_I_RING_3_TIME =>
		MS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		MS_I_RING_4_TIME,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	MS_I_RING_7_TIME =>
		MS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		MS_I_RING_8_TIME,
	MS_I_RING_9_TIME =>
		MS_I_RING_9_TIME,
	PS_I_RING_1_OR_2_OR_3_OR_4_TIME =>
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME,
	PS_I_RING_6_OR_7_OR_8_OR_9_TIME =>
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME
	);

Page_11_20_11_1: ENTITY ALD_11_20_11_1_1ST_AND_2ND_ADDRESS_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_1_TIME =>
		MS_I_RING_1_TIME,
	MS_I_RING_2_TIME =>
		MS_I_RING_2_TIME,
	MS_I_RING_3_TIME =>
		MS_I_RING_3_TIME,
	MS_I_RING_4_TIME =>
		MS_I_RING_4_TIME,
	MS_I_RING_5_TIME =>
		MS_I_RING_5_TIME,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	MS_I_RING_7_TIME =>
		MS_I_RING_7_TIME,
	MS_I_RING_8_TIME =>
		MS_I_RING_8_TIME,
	MS_I_RING_9_TIME =>
		MS_I_RING_9_TIME,
	MS_I_RING_10_TIME =>
		MS_I_RING_10_TIME,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_2ND_ADDRESS =>
		PS_2ND_ADDRESS
	);

Page_11_30_01_1: ENTITY ALD_11_30_01_1_SPECIAL_LOGIC_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LOGIC_GATE_EARLY_S =>
		MS_LOGIC_GATE_EARLY_S,
	PS_LOGIC_GATE_EARLY_B =>
		XX_PS_LOGIC_GATE_EARLY_B,
	MS_1ST_CLOCK_PULSE_CLAMPED_A =>
		MS_1ST_CLOCK_PULSE_CLAMPED_A,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_LOGIC_GATE_EARLY_B_OR_S =>
		XX_PS_LOGIC_GATE_EARLY_B_OR_S
	);

Page_11_30_02_1: ENTITY ALD_11_30_02_1_SPECIAL_LOGIC_GATES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED,
	MS_F_CYCLE_REQUIRED =>
		MS_F_CYCLE_REQUIRED,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_2ND_CLOCK_PULSE_3 =>
		PS_2ND_CLOCK_PULSE_3,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_LAST_LOGIC_GATE_1 =>
		MS_LAST_LOGIC_GATE_1,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	PS_LOGIC_GATE_SPECIAL_A_1 =>
		PS_LOGIC_GATE_SPECIAL_A_1,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE
	);

Page_11_30_03_1: ENTITY ALD_11_30_03_1_SPECIAL_LOGIC_GATES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	MS_1ST_CLOCK_PULSE_CLAMPED_A =>
		MS_1ST_CLOCK_PULSE_CLAMPED_A,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_LOGIC_GATE_EARLY_S =>
		PS_LOGIC_GATE_EARLY_S,
	MS_LOGIC_GATE_EARLY_S =>
		MS_LOGIC_GATE_EARLY_S
	);

Page_12_12_01_1: ENTITY ALD_12_12_01_1_A_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	MS_A_CYCLE_CTRL =>
		MS_A_CYCLE_CTRL,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_A_CYCLE =>
		MS_A_CYCLE,
	PS_A_OR_B_CYCLE =>
		PS_A_OR_B_CYCLE,
	LAMP_11C8A15 =>
		XX_LAMP_11C8A15,
	LAMP_15A1A10 =>
		XX_LAMP_15A1A10
	);

Page_12_12_02_1: ENTITY ALD_12_12_02_1_B_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_B_CYCLE_CTRL =>
		PS_B_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	MS_E_CYCLE_CTRL =>
		MS_E_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		MS_F_CYCLE_CTRL,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	PS_B_OR_E_OR_F_CYCLE_CTRL =>
		PS_B_OR_E_OR_F_CYCLE_CTRL,
	LAMP_11C8B15 =>
		XX_LAMP_11C8B15,
	LAMP_15A1B10 =>
		XX_LAMP_15A1B10
	);

Page_12_12_04_1: ENTITY ALD_12_12_04_1_I_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MS_I_CYCLE_CTRL =>
		MS_I_CYCLE_CTRL,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_I_CYCLE_DOT_NOT_CR_DISABLE,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	PS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		XX_PS_I_CYCLE_DOT_NOT_CR_DISABLE,
	LAMP_11C8J15 =>
		XX_LAMP_11C8J15,
	LAMP_15A1H10 =>
		XX_LAMP_15A1H10
	);

Page_12_12_05_1: ENTITY ALD_12_12_05_1_X_CYCLE_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_LOGIC_GATE_S =>
		MS_LOGIC_GATE_S,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_X_CYCLE_CTRL =>
		PS_X_CYCLE_CTRL,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL,
	MS_X_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_X_CYCLE_DOT_NOT_CR_DISABLE,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	LAMP_11C8K15 =>
		XX_LAMP_11C8K15,
	LAMP_15A1J10 =>
		XX_LAMP_15A1J10
	);

Page_12_12_06_1: ENTITY ALD_12_12_06_1_C_CYCLE_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	MS_A_CYCLE =>
		MS_A_CYCLE,
	MS_C_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_C_CYCLE_DOT_NOT_CR_DISABLE,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_C_CYCLE =>
		MS_C_CYCLE,
	PS_A_OR_C_CYCLE =>
		PS_A_OR_C_CYCLE,
	LAMP_11C8C15 =>
		XX_LAMP_11C8C15,
	LAMP_15A1C10 =>
		XX_LAMP_15A1C10
	);

Page_12_12_07_1: ENTITY ALD_12_12_07_1_D_CYCLE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_C_CYCLE =>
		MS_C_CYCLE,
	MS_F_CYCLE =>
		MS_F_CYCLE,
	MS_E_CYCLE =>
		MS_E_CYCLE,
	MS_PROGRAM_RES_OR_S_LOGIC_GATE =>
		MS_PROGRAM_RES_OR_S_LOGIC_GATE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	MS_B_CYCLE =>
		MS_B_CYCLE,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	MS_D_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_D_CYCLE_DOT_NOT_CR_DISABLE,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_C_OR_D_CYCLE =>
		PS_C_OR_D_CYCLE,
	PS_B_OR_E_OR_F_CYCLE =>
		PS_B_OR_E_OR_F_CYCLE,
	PS_B_OR_D_CYCLE =>
		PS_B_OR_D_CYCLE,
	LAMP_11C8D15 =>
		XX_LAMP_11C8D15,
	LAMP_15A1D10 =>
		XX_LAMP_15A1D10
	);

Page_12_12_20_1: ENTITY ALD_12_12_20_1_A_AND_C_CYCLE_CTRL_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_A_CYCLE_CTRL =>
		PS_SET_A_CYCLE_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_C_CYCLE_CTRL =>
		PS_SET_C_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	MS_A_CYCLE_CTRL =>
		MS_A_CYCLE_CTRL,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	PS_C_OR_D_CYCLE_CTRL =>
		PS_C_OR_D_CYCLE_CTRL
	);

Page_12_12_21_1: ENTITY ALD_12_12_21_1_B_AND_D_CYCLE_CTRL_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_I_O_SET_BRANCH_CNDS =>
		MS_1401_I_O_SET_BRANCH_CNDS,
	PS_SET_B_CYCLE_CTRL =>
		PS_SET_B_CYCLE_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_D_CYCLE_CTRL =>
		PS_SET_D_CYCLE_CTRL,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_CONSOLE_STROBE =>
		PS_CONSOLE_STROBE,
	PS_B_CYCLE_CTRL =>
		PS_B_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	MS_DISPLAY_OR_ALTER =>
		MS_DISPLAY_OR_ALTER,
	PS_DISPLAY_OR_ALTER =>
		PS_DISPLAY_OR_ALTER,
	MS_DISPLAY_OR_ALTER_SET_2ND_SCAN =>
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN
	);

Page_12_12_23_1: ENTITY ALD_12_12_23_1_I_AND_X_CYCLE_CTRL_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	PS_NEXT_TO_AND_LAST_LOGIC_GATE =>
		PS_NEXT_TO_AND_LAST_LOGIC_GATE,
	MS_ANY_CHECK_TEST =>
		MS_ANY_CHECK_TEST,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	PS_SET_I_CYCLE_CTRL =>
		PS_SET_I_CYCLE_CTRL,
	PS_NOT_INTR_START =>
		PS_NOT_INTR_START,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_I_O_LAST_EX_CYCLE =>
		PS_I_O_LAST_EX_CYCLE,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_X_CYCLE_CTRL =>
		PS_SET_X_CYCLE_CTRL,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MS_LAST_EX_DOT_NEXT_TO_LAST =>
		MS_LAST_EX_DOT_NEXT_TO_LAST,
	MS_I_CYCLE_CTRL =>
		MS_I_CYCLE_CTRL,
	PS_X_CYCLE_CTRL =>
		PS_X_CYCLE_CTRL,
	MS_I_O_LAST_EX_DOT_Z =>
		MS_I_O_LAST_EX_DOT_Z,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL
	);

Page_12_12_30_1: ENTITY ALD_12_12_30_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	MS_STOP_AT_F_TLU =>
		MS_STOP_AT_F_TLU,
	MS_B_CYCLE_DOT_NO_SCAN =>
		MS_B_CYCLE_DOT_NO_SCAN,
	PS_1401_STORE_A_AR_OP_CODE =>
		PS_1401_STORE_A_AR_OP_CODE,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	MS_MPLY_OP_CODE =>
		MS_MPLY_OP_CODE,
	MS_FILE_OP =>
		MS_FILE_OP,
	PS_STOP_AT_F_STAR_ARITH =>
		PS_STOP_AT_F_STAR_ARITH,
	PS_STOP_AT_F_ON_B_CY_OP_CODES =>
		PS_STOP_AT_F_ON_B_CY_OP_CODES,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_1401_COND_TEST_DOT_I9 =>
		MS_1401_COND_TEST_DOT_I9,
	PS_STOP_AT_F_JRJ =>
		PS_STOP_AT_F_JRJ,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_STORAGE_SCAN_LOAD =>
		MS_STORAGE_SCAN_LOAD,
	MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY =>
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_STOP_AT_F_ON_B_CY_OPS =>
		PS_STOP_AT_F_ON_B_CY_OPS,
	MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT =>
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT,
	MV_STORAGE_SCAN_REGEN_MODE =>
		MV_STORAGE_SCAN_REGEN_MODE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_MPLY_DOT_3_DOT_D =>
		MS_MPLY_DOT_3_DOT_D,
	MS_WORD_MARK_OP_DOT_A_CYCLE =>
		MS_WORD_MARK_OP_DOT_A_CYCLE,
	MS_WORD_MARK_OP_DOT_B_CYCLE =>
		MS_WORD_MARK_OP_DOT_B_CYCLE,
	PS_STOP_AT_F =>
		PS_STOP_AT_F,
	MS_STOP_AT_F_DOT_B_CYCLE =>
		MS_STOP_AT_F_DOT_B_CYCLE,
	MS_STORAGE_SCAN_RGEN =>
		MS_STORAGE_SCAN_RGEN
	);

Page_12_12_31_1: ENTITY ALD_12_12_31_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STOP_AT_F_DOT_LOGIC_GATE_D =>
		MS_STOP_AT_F_DOT_LOGIC_GATE_D,
	MS_STOP_AT_H_DOT_LOGIC_GATE_F =>
		MS_STOP_AT_H_DOT_LOGIC_GATE_F,
	MS_STOP_AT_G_DOT_LOGIC_GATE_E =>
		MS_STOP_AT_G_DOT_LOGIC_GATE_E,
	MS_STOP_AT_J_DOT_LOGIC_GATE_G =>
		MS_STOP_AT_J_DOT_LOGIC_GATE_G,
	MS_STOP_AT_K_DOT_LOGIC_GATE_H =>
		MS_STOP_AT_K_DOT_LOGIC_GATE_H,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_NEXT_TO_AND_LAST_LOGIC_GATE =>
		PS_NEXT_TO_AND_LAST_LOGIC_GATE,
	MS_LAST_LOGIC_GATE_1 =>
		MS_LAST_LOGIC_GATE_1,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1
	);

Page_12_12_32_1: ENTITY ALD_12_12_32_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE,
	PS_STOP_AT_H_ON_B_CYCLE_OPS =>
		PS_STOP_AT_H_ON_B_CYCLE_OPS,
	MS_FILE_OP_DOT_D_CYCLE =>
		MS_FILE_OP_DOT_D_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE =>
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
	MS_INPUT_CYCLE =>
		MS_INPUT_CYCLE,
	PS_STOP_AT_J_ON_B_CY_OP_CODES =>
		PS_STOP_AT_J_ON_B_CY_OP_CODES,
	MS_STOP_AT_J_TLU =>
		MS_STOP_AT_J_TLU,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_STOP_AT_F_JRJ =>
		PS_STOP_AT_F_JRJ,
	MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN =>
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN,
	PS_STOP_AT_H =>
		PS_STOP_AT_H,
	PS_STOP_AT_J =>
		PS_STOP_AT_J
	);

Page_12_12_33_1: ENTITY ALD_12_12_33_1_CYCLE_LENGTH_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	SWITCH_ROT_STOR_SCAN_DK6 =>
		SWITCH_ROT_STOR_SCAN_DK6,
	MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE =>
		MS_1401_MODE_DOT_A_RING_4_DOT_X_CYCLE,
	MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY =>
		MS_1401_MODE_DOT_I_RING_5_OR_10_DOT_I_CY,
	PS_STOP_AT_K =>
		PS_STOP_AT_K,
	MS_STORAGE_SCAN_LOAD =>
		MS_STORAGE_SCAN_LOAD,
	MV_STORAGE_SCAN_REGEN_MODE =>
		MV_STORAGE_SCAN_REGEN_MODE
	);

Page_12_12_40_1: ENTITY ALD_12_12_40_1_A_CYCLE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_NOT_B_BIT =>
		XX_PS_OP_MOD_REG_NOT_B_BIT,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_A_CH_NOT_RECORD_MARK =>
		PS_A_CH_NOT_RECORD_MARK,
	PS_OP_MOD_REG_NOT_8_BIT =>
		XX_PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_NOT_A_BIT =>
		XX_PS_OP_MOD_REG_NOT_A_BIT,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_A_CH_NOT_GROUP_MARK_DOT_WM =>
		PS_A_CH_NOT_GROUP_MARK_DOT_WM,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_DATA_MOVE_TAKE_A_CYCLE =>
		PS_DATA_MOVE_TAKE_A_CYCLE
	);

Page_12_12_41_1: ENTITY ALD_12_12_41_1_A_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_A_CY_FIRST_OP_CODES =>
		PS_A_CY_FIRST_OP_CODES,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_DATA_MOVE_TAKE_A_CYCLE =>
		PS_DATA_MOVE_TAKE_A_CYCLE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	MS_DATA_MOVE_LAST_EX_CYCLE =>
		MS_DATA_MOVE_LAST_EX_CYCLE,
	PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_TLU_SET_A_CYCLE_CTRL_B =>
		MS_TLU_SET_A_CYCLE_CTRL_B,
	MS_CMP_MODE_SET_A_CYCLE_CTRL_A =>
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_A_RING_2_OR_3_TIME =>
		PS_A_RING_2_OR_3_TIME,
	PS_SET_A_CYCLE_CTRL =>
		PS_SET_A_CYCLE_CTRL,
	MS_DATA_MOVE_A_CYCLE_CTRL_SET =>
		MS_DATA_MOVE_A_CYCLE_CTRL_SET,
	MS_EDIT_SET_A_CYCLE_CTRL =>
		MS_EDIT_SET_A_CYCLE_CTRL,
	MS_SET_A_CYCLE_CTRL_ON_Z_OP =>
		MS_SET_A_CYCLE_CTRL_ON_Z_OP,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	MS_STORE_AR_SET_A_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_B
	);

Page_12_12_42_1: ENTITY ALD_12_12_42_1_C_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME =>
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_SET_C_CYCLE_CTRL =>
		PS_SET_C_CYCLE_CTRL,
	MS_LAST_I_CYCLE_B =>
		MS_LAST_I_CYCLE_B,
	MS_G_OP_SET_C_CYCLE_CTRL_B =>
		MS_G_OP_SET_C_CYCLE_CTRL_B,
	MS_STORE_AR_SET_C_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_A,
	MS_STORE_AR_SET_C_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_B
	);

Page_12_12_43_1: ENTITY ALD_12_12_43_1_D_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_SET_D_CYCLE_CTRL_STAR_ARITH =>
		PS_SET_D_CYCLE_CTRL_STAR_ARITH,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE =>
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y =>
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	MS_ANY_LAST_GATE =>
		MS_ANY_LAST_GATE,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	MS_CYCLE_CHECK_ERROR =>
		MS_CYCLE_CHECK_ERROR,
	PS_OP_MOD_REG_NOT_8_BIT =>
		XX_PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_NOT_A_BIT =>
		XX_PS_OP_MOD_REG_NOT_A_BIT,
	PS_OP_MOD_REG_NOT_B_BIT =>
		XX_PS_OP_MOD_REG_NOT_B_BIT,
	PS_INSTRUCTION_CHECK_GATE_STAR_1311 =>
		PS_INSTRUCTION_CHECK_GATE_STAR_1311,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_SET_D_CYCLE_CTRL =>
		PS_SET_D_CYCLE_CTRL,
	MS_NO_LAST_GATE =>
		MS_NO_LAST_GATE,
	MS_ALT_ROUTINE_DOT_2ND_SCAN =>
		MS_ALT_ROUTINE_DOT_2ND_SCAN,
	PS_INSTRUCTION_CHECK_GATE =>
		PS_INSTRUCTION_CHECK_GATE
	);

Page_12_12_44_1: ENTITY ALD_12_12_44_1_B_CYCLE_CTRL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CY_FIRST_OP_CODES =>
		PS_B_CY_FIRST_OP_CODES,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	MS_START_INTERRUPT =>
		MS_START_INTERRUPT,
	PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR,
	PS_SET_B_CYCLE_CTRL_STAR_BR_OPS =>
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_Q =>
		PS_B_CH_Q,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	MS_EDIT_SET_B_CYCLE_CTRL_E =>
		MS_EDIT_SET_B_CYCLE_CTRL_E,
	MS_EDIT_SET_B_CYCLE_CTRL_F =>
		MS_EDIT_SET_B_CYCLE_CTRL_F,
	MS_EDIT_SET_B_CYCLE_CTRL_B =>
		MS_EDIT_SET_B_CYCLE_CTRL_B,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	MS_EDIT_SET_B_CYCLE_CTRL_D =>
		MS_EDIT_SET_B_CYCLE_CTRL_D,
	MS_TLU_SET_B_CYCLE_CTRL =>
		MS_TLU_SET_B_CYCLE_CTRL,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	PS_SET_B_CYCLE_CTRL =>
		PS_SET_B_CYCLE_CTRL,
	MS_WORD_MARK_OP_DOT_A_CYCLE =>
		MS_WORD_MARK_OP_DOT_A_CYCLE,
	MS_1401_Q_OP_TRANS =>
		MS_1401_Q_OP_TRANS,
	MS_EDIT_SET_B_CYCLE_CTRL_A =>
		MS_EDIT_SET_B_CYCLE_CTRL_A,
	MS_EDIT_SET_B_CYCLE_CTRL_G =>
		MS_EDIT_SET_B_CYCLE_CTRL_G
	);

Page_12_12_45_1: ENTITY ALD_12_12_45_1_X_CYCLE_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME =>
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
	MS_SET_X_CYCLE_CTRL_A =>
		MS_SET_X_CYCLE_CTRL_A,
	PS_SET_X_CYCLE_CTRL =>
		PS_SET_X_CYCLE_CTRL
	);

Page_12_12_46_1: ENTITY ALD_12_12_46_1_CYCLE_CONTROL_CHECK_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_CYCLE_CTRL =>
		MS_A_CYCLE_CTRL,
	MS_C_CYCLE_CTRL =>
		MS_C_CYCLE_CTRL,
	MS_B_CYCLE_CTRL =>
		MS_B_CYCLE_CTRL,
	MS_D_CYCLE_CTRL =>
		MS_D_CYCLE_CTRL,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	MS_F_CH_UNOVLP_IN_PROCESS =>
		MS_F_CH_UNOVLP_IN_PROCESS,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL,
	MS_I_CYCLE_CTRL =>
		MS_I_CYCLE_CTRL,
	MS_E_CH_UNOVLP_IN_PROCESS =>
		MS_E_CH_UNOVLP_IN_PROCESS,
	MS_LOGIC_GATE_A_DOT_R_CHECK =>
		MS_LOGIC_GATE_A_DOT_R_CHECK,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	MS_CYCLE_CHECK_ERROR =>
		MS_CYCLE_CHECK_ERROR
	);

Page_12_12_50_1: ENTITY ALD_12_12_50_1_LAST_EXECUTE_CYCLE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_OP_MOD_REG_NOT_A_BIT =>
		XX_PS_OP_MOD_REG_NOT_A_BIT,
	PS_OP_MOD_REG_NOT_B_BIT =>
		XX_PS_OP_MOD_REG_NOT_B_BIT,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_A_CH_RECORD_MARK =>
		PS_A_CH_RECORD_MARK,
	PS_A_CH_GROUP_MARK_DOT_WM =>
		PS_A_CH_GROUP_MARK_DOT_WM,
	MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD =>
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PS_OP_MOD_REG_NOT_8_BIT =>
		XX_PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_DATA_MOVE_LAST_EXECUTE =>
		PS_DATA_MOVE_LAST_EXECUTE
	);

Page_12_12_51_1: ENTITY ALD_12_12_51_1_LAST_EXECUTE_CYCLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SET_DOLLAR_SIGN_STAR_EDIT =>
		MS_SET_DOLLAR_SIGN_STAR_EDIT,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_DATA_MOVE_LAST_EXECUTE =>
		PS_DATA_MOVE_LAST_EXECUTE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_LAST_EXECUTE_CYCLE_STAR_I_O =>
		PS_LAST_EXECUTE_CYCLE_STAR_I_O,
	PS_LAST_EXECUTE_CYCLE_STAR_ARITH =>
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH,
	PS_LAST_EXECUTE_CYCLE_STAR_TLU =>
		PS_LAST_EXECUTE_CYCLE_STAR_TLU,
	PS_LAST_EXECUTE_CYCLE_STAR_BR_CND =>
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND,
	PS_LAST_EXECUTE_CYCLE_STAR_EDIT =>
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	MS_DATA_MOVE_LAST_EX_CYCLE =>
		MS_DATA_MOVE_LAST_EX_CYCLE,
	MS_WORD_MARK_OP_DOT_B_CYCLE =>
		MS_WORD_MARK_OP_DOT_B_CYCLE,
	MS_LAST_EXECUTE_CYCLE =>
		MS_LAST_EXECUTE_CYCLE
	);

Page_12_12_60_1: ENTITY ALD_12_12_60_1_COMPUTE_DISABLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_E_CH_FORMS_CTRL_OP_CODE =>
		PS_E_CH_FORMS_CTRL_OP_CODE,
	PS_I_O_PERCENT_OR_LOZENGE =>
		PS_I_O_PERCENT_OR_LOZENGE,
	PS_I_RING_3_TIME =>
		XX_PS_I_RING_3_TIME,
	PS_FORMS_OR_1403_PRT_BUFF_BUSY =>
		PS_FORMS_OR_1403_PRT_BUFF_BUSY,
	MS_FORMS_STACKER_GO =>
		MS_FORMS_STACKER_GO,
	MS_F_CH_TAPE_CALL =>
		MS_F_CH_TAPE_CALL,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR =>
		MS_FORMS_STACK_GO_F_CH_STAR_1414_STAR,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	PS_SPECIAL_STOP_LATCH =>
		PS_SPECIAL_STOP_LATCH,
	MS_E_CH_OVLP_IN_PROCESS =>
		MS_E_CH_OVLP_IN_PROCESS,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	MS_E_CH_UNOVLP_IN_PROCESS =>
		MS_E_CH_UNOVLP_IN_PROCESS,
	MS_E_CH_TAPE_CALL =>
		MS_E_CH_TAPE_CALL,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	MS_UNIT_CONTROL_INST_RO_DELAY =>
		MS_UNIT_CONTROL_INST_RO_DELAY,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED,
	PS_FILE_OP =>
		PS_FILE_OP,
	MS_E_CH_DIGIT_ADVANCE =>
		MS_E_CH_DIGIT_ADVANCE,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_1401_UNIT_CTRL_DELAY =>
		MS_1401_UNIT_CTRL_DELAY,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	MS_1401_M_OR_L_TAPE_DELAY =>
		MS_1401_M_OR_L_TAPE_DELAY,
	PS_COMP_DISABLE_CYCLE_STAR_1412_19 =>
		PS_COMP_DISABLE_CYCLE_STAR_1412_19,
	PS_COMP_DISABLE_CYCLE_JRJ =>
		PS_COMP_DISABLE_CYCLE_JRJ,
	MS_E_CH_INT_END_OF_XFER_DELAYED =>
		MS_E_CH_INT_END_OF_XFER_DELAYED,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH =>
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH,
	PS_E_CH_2ND_ADDR_TRF =>
		XX_PS_E_CH_2ND_ADDR_TRF,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	MS_COMP_DSBLE_E_CH =>
		MS_COMP_DSBLE_E_CH,
	PS_COMP_DISABLE_CYCLE =>
		PS_COMP_DISABLE_CYCLE
	);

Page_12_12_61_1: ENTITY ALD_12_12_61_1_E_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_ANY_LAST_GATE =>
		PS_ANY_LAST_GATE,
	MS_E_CYCLE_DOT_ANY_LAST_GATE =>
		MS_E_CYCLE_DOT_ANY_LAST_GATE
	);

Page_12_12_62_1: ENTITY ALD_12_12_62_1_E_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E_CYCLE_DOT_ANY_LAST_GATE =>
		MS_E_CYCLE_DOT_ANY_LAST_GATE,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	MS_E_CH_READY_C =>
		MS_E_CH_READY_C,
	MS_LOGIC_GATE_A =>
	   MS_LOGIC_GATE_A,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	MS_E_CH_READY_A =>
		MS_E_CH_READY_A,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	MS_E_CH_READY_B =>
		MS_E_CH_READY_B,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED
	);

Page_12_12_63_1: ENTITY ALD_12_12_63_1_E_CYCLE_REQUESTED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E_CH_EXT_END_OF_TRANSFER =>
		PS_E_CH_EXT_END_OF_TRANSFER,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E_CH_READY_A =>
		MS_E_CH_READY_A,
	MS_E_CH_READY_B =>
		MS_E_CH_READY_B,
	MS_E_CH_READY_C =>
		MS_E_CH_READY_C
	);

Page_12_12_64_1: ENTITY ALD_12_12_64_1_F_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_ANY_LAST_GATE =>
		PS_ANY_LAST_GATE,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	MS_F1_REG_WORD_SEPARATOR =>
		MS_F1_REG_WORD_SEPARATOR,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_F1_REG_FULL =>
		PS_F1_REG_FULL,
	MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL =>
		MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL,
	MS_F_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE,
	MS_F_CH_INPUT_DOT_F2_REG_FULL =>
		MS_F_CH_INPUT_DOT_F2_REG_FULL
	);

Page_12_12_65_1: ENTITY ALD_12_12_65_1_F_CYCLE_REQUIRED
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_EXT_END_OF_TRANSFER =>
		PS_F_CH_EXT_END_OF_TRANSFER,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	MS_F_CYCLE_DOT_ANY_LAST_GATE =>
		XX_MS_F_CYCLE_DOT_ANY_LAST_GATE,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	MS_LOGIC_GATE_A =>
	   MS_LOGIC_GATE_A,
	MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL =>
		MS_F_CH_OUTPUT_DOT_NOT_F2_REG_FULL,
	MS_F_CH_INPUT_DOT_F2_REG_FULL =>
		MS_F_CH_INPUT_DOT_F2_REG_FULL,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_F2_REG_FULL =>
		PS_F2_REG_FULL,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	MS_F_CYCLE_REQUIRED =>
		MS_F_CYCLE_REQUIRED
	);

Page_12_12_66_1: ENTITY ALD_12_12_66_1_E_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CYCLE_CTRL =>
		MS_F_CYCLE_CTRL,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_E_CYCLE_REQUIRED =>
		PS_E_CYCLE_REQUIRED,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_F_CYCLE_REQUIRED =>
		MS_F_CYCLE_REQUIRED,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	MS_E_CYCLE_CTRL =>
		MS_E_CYCLE_CTRL,
	PS_OVERLAPPED_CYCLE_CTRL =>
		PS_OVERLAPPED_CYCLE_CTRL,
	PS_E_CYCLE_CTRL_STAR_1311 =>
		PS_E_CYCLE_CTRL_STAR_1311,
	MS_E_CYCLE =>
		MS_E_CYCLE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	LAMP_15A1E10 =>
		XX_LAMP_15A1E10,
	LAMP_11C8E15 =>
		XX_LAMP_11C8E15
	);

Page_12_12_67_1: ENTITY ALD_12_12_67_1_F_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_D_OR_U =>
		MS_LOGIC_GATE_D_OR_U,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_F_CYCLE_REQUIRED =>
		PS_F_CYCLE_REQUIRED,
	MS_FILE_OP =>
		MS_FILE_OP,
	PS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_LOGIC_GATE_B_OR_S =>
		PS_LOGIC_GATE_B_OR_S,
	MS_E_CYCLE_REQUIRED =>
		MS_E_CYCLE_REQUIRED,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		MS_F_CYCLE_CTRL,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	MS_F_CYCLE =>
		MS_F_CYCLE,
	LAMP_15A1F10 =>
		XX_LAMP_15A1F10,
	LAMP_11C8F15 =>
		XX_LAMP_11C8F15
	);

Page_12_13_01_1: ENTITY ALD_12_13_01_1_I_RING_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LAST_EX_DOT_NEXT_TO_LAST =>
		MS_LAST_EX_DOT_NEXT_TO_LAST,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_I_O_LAST_EX_DOT_Z =>
		MS_I_O_LAST_EX_DOT_Z,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	MS_SET_I_RING_INTERRUPT =>
		MS_SET_I_RING_INTERRUPT,
	MS_SPL_ADV_CTRL_LAT =>
		MS_SPL_ADV_CTRL_LAT,
	PS_I_RING_CTRL =>
		PS_I_RING_CTRL,
	MS_I_RING_CTRL =>
		MS_I_RING_CTRL
	);

Page_12_13_02_1: ENTITY ALD_12_13_02_1_I_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	MS_LAST_INSN_RO_CYCLE =>
		MS_LAST_INSN_RO_CYCLE,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	MS_B_CH_Q_OP =>
		MS_B_CH_Q_OP,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_INDEX_NOT_REQUIRED =>
		PS_INDEX_NOT_REQUIRED,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_I_RING_1_OR_2_OR_3_OR_4_TIME =>
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_ADDR_TYPE_OP_CODES =>
		PS_ADDR_TYPE_OP_CODES,
	MS_OP_MOD_TIME_DOT_NOT_1401 =>
		MS_OP_MOD_TIME_DOT_NOT_1401,
	MS_ARS_NO_OP_DOT_I_CYCLE =>
		MS_ARS_NO_OP_DOT_I_CYCLE,
	PS_I_RING_6_OR_7_OR_8_OR_9_TIME =>
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME,
	PS_TWO_ADDRESS_OP_CODES =>
		PS_TWO_ADDRESS_OP_CODES,
	MS_SET_I_CYCLE_CTRL_NO_OP =>
		MS_SET_I_CYCLE_CTRL_NO_OP,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_SET_I_CYCLE_CTRL =>
		PS_SET_I_CYCLE_CTRL,
	MS_1401_B_CYCLE_I_RING_OP =>
		MS_1401_B_CYCLE_I_RING_OP
	);

Page_12_13_03_1: ENTITY ALD_12_13_03_1_I_RING_ADVANCE_AND_RESET_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_CTRL =>
		MS_I_RING_CTRL,
	MS_UNITS_CTRL_LATCH =>
		MS_UNITS_CTRL_LATCH,
	MS_INTR_BRANCH_DOT_B_CYCLE_CTRL =>
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MS_SPL_ADV_CTRL_LAT =>
		MS_SPL_ADV_CTRL_LAT,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_I_RING_RESET =>
		PS_I_RING_RESET,
	MS_I_RING_ADV =>
		MS_I_RING_ADV
	);

Page_12_13_04_1: ENTITY ALD_12_13_04_1_SET_OP_REG_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_OP_MOD_TIME =>
		PS_OP_MOD_TIME,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	MS_ARS_NO_OP_DOT_I_CYCLE =>
		MS_ARS_NO_OP_DOT_I_CYCLE,
	MS_OP_MOD_TIME_DOT_NOT_1401 =>
		MS_OP_MOD_TIME_DOT_NOT_1401,
	MS_SET_I_CYCLE_CTRL_NO_OP =>
		MS_SET_I_CYCLE_CTRL_NO_OP,
	PS_B_CH_Q =>
		PS_B_CH_Q,
	MS_B_CH_Q_OP =>
		MS_B_CH_Q_OP
	);

Page_12_13_05_1: ENTITY ALD_12_13_05_1_INSTRUCTION_READ_OUT_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_NO_D_CY_AT_I_RING_6_OPS =>
		PS_NO_D_CY_AT_I_RING_6_OPS,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	PS_NO_C_OR_D_CYCLE_OP_CODES =>
		PS_NO_C_OR_D_CYCLE_OP_CODES,
	PS_LAST_INSN_RO_CYCLE_COND =>
		PS_LAST_INSN_RO_CYCLE_COND,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	PS_1_ADDR_PLUS_MOD_OP_CODES =>
		PS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_2_ADDR_NO_MOD_OP_CODES =>
		PS_2_ADDR_NO_MOD_OP_CODES,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_2_ADDR_PLUS_MOD_OP_CODES =>
		PS_2_ADDR_PLUS_MOD_OP_CODES,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	MS_LAST_INSN_RO_CYCLE =>
		MS_LAST_INSN_RO_CYCLE,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_1401_I_CYCLE_NEXT =>
		PS_1401_I_CYCLE_NEXT
	);

Page_12_13_06_1: ENTITY ALD_12_13_06_1_1ST_AND_2ND_ADDR_RI_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_NOT_PERCENT_TYPE_OP_CODES =>
		MS_NOT_PERCENT_TYPE_OP_CODES,
	MS_TWO_ADDRESS_OP_CODES =>
		MS_TWO_ADDRESS_OP_CODES,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	PS_RD_1ST_ADDR_TO_A_AND_C_AR =>
		PS_RD_1ST_ADDR_TO_A_AND_C_AR,
	PS_RD_2ND_ADDR_TO_B_AND_D_AR =>
		PS_RD_2ND_ADDR_TO_B_AND_D_AR
	);

Page_12_13_07_1: ENTITY ALD_12_13_07_1_1401_INSTRUCT_READ_OUT_CTRL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_1401_POUND_SIGN_OP_CODE =>
		PS_1401_POUND_SIGN_OP_CODE,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	MS_1401_NO_OP_DOT_LIROC =>
		MS_1401_NO_OP_DOT_LIROC,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_SET_WORD_MARK_OP_CODE =>
		PS_SET_WORD_MARK_OP_CODE,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_C_1 =>
		MS_LOGIC_GATE_C_1,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_C_CYCLE_OP_CODES =>
		PS_C_CYCLE_OP_CODES,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_1401_I_CYCLE_NEXT =>
		PS_1401_I_CYCLE_NEXT,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	MS_1401_UNCOND_BRANCH =>
		MS_1401_UNCOND_BRANCH,
	PS_LAST_INSN_RO_CYCLE_COND =>
		PS_LAST_INSN_RO_CYCLE_COND,
	MS_1401_CLEAR_DOT_I_RING_11 =>
		MS_1401_CLEAR_DOT_I_RING_11,
	PS_1401_LAST_I_CYCLE =>
		PS_1401_LAST_I_CYCLE,
	MS_1401_LAST_I_CYCLE =>
		MS_1401_LAST_I_CYCLE
	);

Page_12_15_02_1: ENTITY ALD_12_15_02_1_1_SINGLE_CYCLE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STOP_KEY_LATCH =>
		MS_STOP_KEY_LATCH,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	PS_START_AUTO_STARTMODE_STAR_AUTS_STAR =>
		PS_START_AUTO_STARTMODE_STAR_AUTS_STAR,
	MS_ERROR_RESTART =>
		MS_ERROR_RESTART,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	SWITCH_MOM_CONS_START =>
		SWITCH_MOM_CONS_START,
	SWITCH_MOM_CE_START =>
		SWITCH_MOM_CE_START,
	MS_START_KEY =>
		XX_MS_START_KEY,
	MS_START_KEY_LATCH_1 =>
		MS_START_KEY_LATCH_1,
	PS_START_KEY_2 =>
		PS_START_KEY_2,
	MS_START_KEY_LATCH_2 =>
		MS_START_KEY_LATCH_2
	);

Page_12_15_03_1: ENTITY ALD_12_15_03_1_1_SINGLE_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_START_KEY =>
		XX_MS_START_KEY,
	PS_START_KEY_2 =>
		PS_START_KEY_2,
	MS_STORAGE_SCAN_MODE =>
		MS_STORAGE_SCAN_MODE,
	MS_ERROR_RESTART =>
		MS_ERROR_RESTART,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	MV_CONS_MODE_SW_I_E_CYCLE_MODE =>
		MV_CONS_MODE_SW_I_E_CYCLE_MODE,
	MV_CONS_MODE_SW_RUN_MODE =>
		MV_CONS_MODE_SW_RUN_MODE,
	PS_CONS_STOP_PRINT_COMPLETE =>
		PS_CONS_STOP_PRINT_COMPLETE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_CONSOLE_CYCLE_START =>
		MS_CONSOLE_CYCLE_START,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_ONLY_PROGRAM_RESET =>
		MS_ONLY_PROGRAM_RESET,
	MS_COMP_OR_POWER_ON_RESET =>
		MS_COMP_OR_POWER_ON_RESET,
	MS_START_KEY_LATCH_1 =>
		MS_START_KEY_LATCH_1,
	MS_DISPLAY_END_OF_MEMORY =>
		MS_DISPLAY_END_OF_MEMORY,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	PS_CONS_CLOCK_3_POS_1 =>
		XX_PS_CONS_CLOCK_3_POS_1,
	MV_CONSOLE_MODE_SW_STOP_POS =>
		MV_CONSOLE_MODE_SW_STOP_POS,
	PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR =>
		PS_RESET_STOP_KEY_LATCH_STAR_AUTS_STAR,
	MS_START_KEY_LATCH_2 =>
		MS_START_KEY_LATCH_2,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	SWITCH_MOM_CONS_STOP_PL1 =>
		SWITCH_MOM_CONS_STOP_PL1,
	SWITCH_MOM_CE_STOP_SW_PL1 =>
		SWITCH_MOM_CE_STOP_SW_PL1,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	MS_START_KEY_PULSE =>
		MS_START_KEY_PULSE,
	PS_RUN_OR_IE_MODE_STAR_AUTS_STAR =>
		PS_RUN_OR_IE_MODE_STAR_AUTS_STAR,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	MS_PROCESS_ROUTINE =>
		MS_PROCESS_ROUTINE,
	MS_STOP_KEY_LATCH =>
		MS_STOP_KEY_LATCH,
	PS_STOP_KEY_LATCH =>
		PS_STOP_KEY_LATCH
	);

Page_12_15_04_1: ENTITY ALD_12_15_04_1_SINGLE_CYCLE_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_START_KEY_PULSE =>
		MS_START_KEY_PULSE,
	MS_COMP_RST_CLOCK_START =>
		MS_COMP_RST_CLOCK_START,
	PS_ADDR_SET_KEYBOARD_LOCK =>
		PS_ADDR_SET_KEYBOARD_LOCK,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_CONSOLE_STROBE =>
		MS_CONSOLE_STROBE,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_EARLY_COMPUTER_RESET =>
		PS_EARLY_COMPUTER_RESET,
	MV_CONS_CYCLE_CTRL_LOGIC_STEP =>
		MV_CONS_CYCLE_CTRL_LOGIC_STEP,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_LAST_EXECUTE_CYCLE =>
		PS_LAST_EXECUTE_CYCLE,
	MS_LAST_EXECUTE_CYCLE =>
		MS_LAST_EXECUTE_CYCLE,
	MS_LAST_INSN_RO_CYCLE =>
		MS_LAST_INSN_RO_CYCLE,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_DISPLAY_ROUTINE_1 =>
		PS_DISPLAY_ROUTINE_1,
	MV_CONS_MODE_SW_DISPLAY_MODE =>
		MV_CONS_MODE_SW_DISPLAY_MODE,
	MV_CONS_MODE_SW_ALTER_MODE =>
		MV_CONS_MODE_SW_ALTER_MODE,
	MS_STOP_KEY_LATCH =>
		MS_STOP_KEY_LATCH,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	PS_STOP_KEY_LATCH =>
		PS_STOP_KEY_LATCH,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	MV_CONS_CYCLE_CTRL_STOR_SCAN =>
		MV_CONS_CYCLE_CTRL_STOR_SCAN,
	M36_VOLTS =>
		M36_VOLTS,
	MV_CONS_MODE_SW_I_E_CYCLE_MODE =>
		MV_CONS_MODE_SW_I_E_CYCLE_MODE,
	PS_ADDRESS_STOP =>
		XX_PS_ADDRESS_STOP,
	SWITCH_TOG_I_O_CHK_ST_PL1 =>
		SWITCH_TOG_I_O_CHK_ST_PL1,
	SWITCH_TOG_ADDR_STOP_PL1 =>
		SWITCH_TOG_ADDR_STOP_PL1,
	PS_STOP_LATCH =>
		PS_STOP_LATCH,
	PS_SPECIAL_STOP_LATCH =>
		PS_SPECIAL_STOP_LATCH,
	MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN =>
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN,
	MS_1401_I_O_CK_STOP_SW =>
		MS_1401_I_O_CK_STOP_SW,
	PS_1401_I_O_CK_STOP_SW =>
		PS_1401_I_O_CK_STOP_SW,
	MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN =>
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN
	);

Page_12_30_01_1: ENTITY ALD_12_30_01_1_NO_SCAN_AND_1ST_SCAN_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_NO_SCAN_CTRL =>
		PS_NO_SCAN_CTRL,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_1ST_SCAN_CTRL =>
		PS_1ST_SCAN_CTRL,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_NO_SCAN_1 =>
		PS_NO_SCAN_1,
	MS_NO_SCAN =>
		MS_NO_SCAN,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	MS_1ST_SCAN =>
		MS_1ST_SCAN,
	LAMP_15A1A08 =>
		XX_LAMP_15A1A08,
	LAMP_15A1B08 =>
		XX_LAMP_15A1B08
	);

Page_12_30_02_1: ENTITY ALD_12_30_02_1_2ND_AND_3RD_SCAN_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_1ST_SCAN =>
		MS_1ST_SCAN,
	PS_2ND_SCAN_CTRL =>
		PS_2ND_SCAN_CTRL,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_3RD_SCAN_CTRL =>
		PS_3RD_SCAN_CTRL,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	MS_2ND_SCAN =>
		MS_2ND_SCAN,
	PS_1ST_OR_2ND_SCAN =>
		PS_1ST_OR_2ND_SCAN,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	MS_3RD_SCAN =>
		MS_3RD_SCAN,
	LAMP_15A1C08 =>
		XX_LAMP_15A1C08,
	LAMP_15A1D08 =>
		XX_LAMP_15A1D08
	);

Page_12_30_03_1: ENTITY ALD_12_30_03_1_NO_SCAN_AND_1ST_SCAN_CTRLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_I_O_SET_BRANCH_CNDS =>
		MS_1401_I_O_SET_BRANCH_CNDS,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_NO_SCAN_CTRL =>
		PS_SET_NO_SCAN_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_SET_1ST_SCAN_CTRL =>
		PS_SET_1ST_SCAN_CTRL,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_RGEN_1ST_SCAN_CTRL =>
		PS_RGEN_1ST_SCAN_CTRL,
	MS_NO_SCAN_CTRL =>
		MS_NO_SCAN_CTRL,
	PS_NO_SCAN_CTRL =>
		PS_NO_SCAN_CTRL,
	PS_1ST_SCAN_CTRL =>
		PS_1ST_SCAN_CTRL,
	MS_1ST_SCAN_CTRL =>
		MS_1ST_SCAN_CTRL
	);

Page_12_30_04_1: ENTITY ALD_12_30_04_1_2ND_AND_3RD_SCAN_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_DISPLAY_OR_ALTER_SET_2ND_SCAN =>
		MS_DISPLAY_OR_ALTER_SET_2ND_SCAN,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	PS_SET_2ND_SCAN_CTRL =>
		PS_SET_2ND_SCAN_CTRL,
	PS_RGEN_2ND_SCAN_CTRL =>
		PS_RGEN_2ND_SCAN_CTRL,
	PS_RGEN_3RD_SCAN_CTRL =>
		PS_RGEN_3RD_SCAN_CTRL,
	PS_SET_3RD_SCAN_CTRL =>
		PS_SET_3RD_SCAN_CTRL,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_2ND_SCAN_CTRL =>
		PS_2ND_SCAN_CTRL,
	PS_3RD_SCAN_CTRL =>
		PS_3RD_SCAN_CTRL,
	MS_2ND_SCAN_CTRL =>
		MS_2ND_SCAN_CTRL,
	MS_3RD_SCAN_CTRL =>
		MS_3RD_SCAN_CTRL
	);

Page_12_30_05_1: ENTITY ALD_12_30_05_1_SCAN_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_TAKE_I_TO_B_CYCLE =>
		MS_1401_TAKE_I_TO_B_CYCLE,
	MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN =>
		MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
	MS_FILE_OP_TAKE_EXTENSION_CYCLE =>
		MS_FILE_OP_TAKE_EXTENSION_CYCLE,
	MS_LAST_I_CYCLE_B =>
		MS_LAST_I_CYCLE_B,
	MS_ALT_ROUTINE_DOT_2ND_SCAN =>
		MS_ALT_ROUTINE_DOT_2ND_SCAN,
	MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE =>
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE,
	PS_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9 =>
		PS_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9,
	PS_SET_NO_SCAN_CTRL_STAR_BR_OPS =>
		PS_SET_NO_SCAN_CTRL_STAR_BR_OPS,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,
	MS_STORE_AR_SET_C_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_A,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_OP_MOD_REG_NOT_8_BIT =>
		XX_PS_OP_MOD_REG_NOT_8_BIT,
	PS_1ST_SCAN_FIRST_OP_CODES =>
		PS_1ST_SCAN_FIRST_OP_CODES,
	MS_CLEAR_OP_TAKE_1ST_SCAN =>
		MS_CLEAR_OP_TAKE_1ST_SCAN,
	MS_DATA_MOVE_A_CYCLE_CTRL_SET =>
		MS_DATA_MOVE_A_CYCLE_CTRL_SET,
	MS_G_OP_SET_C_CYCLE_CTRL_B =>
		MS_G_OP_SET_C_CYCLE_CTRL_B,
	MS_WORD_MARK_OP_DOT_A_CYCLE =>
		MS_WORD_MARK_OP_DOT_A_CYCLE,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C,
	PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH =>
		PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH,
	MS_EDIT_SET_A_CYCLE_CTRL =>
		MS_EDIT_SET_A_CYCLE_CTRL,
	MS_EDIT_SET_B_CYCLE_CTRL_A =>
		MS_EDIT_SET_B_CYCLE_CTRL_A,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	MS_TLU_SET_B_CYCLE_CTRL =>
		MS_TLU_SET_B_CYCLE_CTRL,
	MS_SET_A_CYCLE_CTRL_ON_Z_OP =>
		MS_SET_A_CYCLE_CTRL_ON_Z_OP,
	MS_CMP_MODE_SET_A_CYCLE_CTRL_A =>
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
	MS_TLU_SET_A_CYCLE_CTRL_B =>
		MS_TLU_SET_A_CYCLE_CTRL_B,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	MS_STORE_AR_SET_A_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_B,
	MS_STORE_AR_SET_C_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_B,
	PS_SET_NO_SCAN_CTRL =>
		PS_SET_NO_SCAN_CTRL,
	PS_SET_1ST_SCAN_CTRL =>
		PS_SET_1ST_SCAN_CTRL,
	PS_RGEN_1ST_SCAN_CTRL =>
		PS_RGEN_1ST_SCAN_CTRL
	);

Page_12_30_06_1: ENTITY ALD_12_30_06_1_SCAN_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_EDIT_SET_B_CYCLE_CTRL_G =>
		MS_EDIT_SET_B_CYCLE_CTRL_G,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	MS_EDIT_SET_B_CYCLE_CTRL_B =>
		MS_EDIT_SET_B_CYCLE_CTRL_B,
	PS_SET_2ND_SCAN_CTRL_STAR_ARITH =>
		PS_SET_2ND_SCAN_CTRL_STAR_ARITH,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	MS_DATA_MOVE_A_CYCLE_CTRL_SET =>
		MS_DATA_MOVE_A_CYCLE_CTRL_SET,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	MS_EDIT_SET_B_CYCLE_CTRL_E =>
		MS_EDIT_SET_B_CYCLE_CTRL_E,
	MS_EDIT_SET_B_CYCLE_CTRL_F =>
		MS_EDIT_SET_B_CYCLE_CTRL_F,
	PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH =>
		PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH,
	MS_EDIT_SET_B_CYCLE_CTRL_D =>
		MS_EDIT_SET_B_CYCLE_CTRL_D,
	MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY =>
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY,
	PS_SET_3RD_SCAN_CTRL_STAR_ARITH =>
		PS_SET_3RD_SCAN_CTRL_STAR_ARITH,
	PS_SET_2ND_SCAN_CTRL =>
		PS_SET_2ND_SCAN_CTRL,
	PS_RGEN_2ND_SCAN_CTRL =>
		PS_RGEN_2ND_SCAN_CTRL,
	PS_RGEN_3RD_SCAN_CTRL =>
		PS_RGEN_3RD_SCAN_CTRL,
	PS_SET_3RD_SCAN_CTRL =>
		PS_SET_3RD_SCAN_CTRL
	);

Page_12_30_09_1: ENTITY ALD_12_30_09_1_MISC_SCAN_LATCH_OUTPUTS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_NO_SCAN =>
		MS_NO_SCAN,
	MS_1ST_SCAN =>
		MS_1ST_SCAN,
	MS_3RD_SCAN =>
		MS_3RD_SCAN,
	MS_2ND_SCAN =>
		MS_2ND_SCAN,
	MS_NO_SCAN_CTRL =>
		MS_NO_SCAN_CTRL,
	MS_1ST_SCAN_CTRL =>
		MS_1ST_SCAN_CTRL,
	MS_2ND_SCAN_CTRL =>
		MS_2ND_SCAN_CTRL,
	MS_3RD_SCAN_CTRL =>
		MS_3RD_SCAN_CTRL,
	PS_1ST_OR_NO_OR_3RD_SCAN =>
		PS_1ST_OR_NO_OR_3RD_SCAN,
	PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN =>
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN,
	PS_1ST_OR_3RD_SCAN =>
		PS_1ST_OR_3RD_SCAN,
	PS_NO_OR_1ST_OR_2ND_SCAN =>
		PS_NO_OR_1ST_OR_2ND_SCAN,
	PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL =>
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL,
	PS_1ST_OR_2ND_OR_3RD_SCAN_CTRL =>
		PS_1ST_OR_2ND_OR_3RD_SCAN_CTRL
	);

Page_12_50_01_1: ENTITY ALD_12_50_01_1_MEMORY_LOAD_CONTROLS_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	MS_ALT_ROUTINE_DOT_2ND_SCAN =>
		MS_ALT_ROUTINE_DOT_2ND_SCAN,
	MS_MPLY_DOT_N_OR_1_OR_2_DOT_D =>
		MS_MPLY_DOT_N_OR_1_OR_2_DOT_D,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_STORAGE_SCAN_LOAD =>
		MS_STORAGE_SCAN_LOAD,
	PS_B_CH_NOT_GROUP_MARK_WM =>
		PS_B_CH_NOT_GROUP_MARK_WM,
	MS_ANY_CHECK_TEST =>
		MS_ANY_CHECK_TEST,
	PS_INPUT_CYCLE =>
		PS_INPUT_CYCLE,
	PS_I_O_END_OF_STG_STOP_CTRL =>
		PS_I_O_END_OF_STG_STOP_CTRL,
	PS_A_OR_B_CYCLE =>
		PS_A_OR_B_CYCLE,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_LOAD_MEM_ON_B_CY_OP_CODES =>
		PS_LOAD_MEM_ON_B_CY_OP_CODES,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	MY_LOAD_MEMORY =>
		MY_LOAD_MEMORY,
	PS_INPUT_CYCLE_DOT_LOAD =>
		PS_INPUT_CYCLE_DOT_LOAD
	);

Page_12_50_02_1: ENTITY ALD_12_50_02_1_MEMORY_RGEN_CONTROLS_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ANY_CHECK_TEST =>
		MS_ANY_CHECK_TEST,
	MS_STORAGE_SCAN_RGEN =>
		MS_STORAGE_SCAN_RGEN,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C,
	MS_1401_B_CYCLE_I_RING_OP =>
		MS_1401_B_CYCLE_I_RING_OP,
	MS_1401_STORE_AR_DOT_C_CYCLE =>
		MS_1401_STORE_AR_DOT_C_CYCLE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_INPUT_CYCLE_GRP_MK_WM_INSRT =>
		MS_INPUT_CYCLE_GRP_MK_WM_INSRT,
	PS_REGEN_MEM_ON_B_CY_OP_CODES =>
		PS_REGEN_MEM_ON_B_CY_OP_CODES,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	PS_C_OR_D_CYCLE =>
		PS_C_OR_D_CYCLE,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	MS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_I_CYCLE_DOT_NOT_CR_DISABLE,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	MS_B_CYCLE_DOT_NO_SCAN =>
		MS_B_CYCLE_DOT_NO_SCAN,
	MS_PROCESS_ROUTINE =>
		MS_PROCESS_ROUTINE,
	MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN =>
		MS_ALTR_ROUTINE_DOT_D_CY_DOT_NO_SCAN,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN =>
		MS_DISP_ROUTINE_DOT_D_CY_DOT_2ND_SCAN,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MS_FILE_OP_DOT_D_CYCLE =>
		MS_FILE_OP_DOT_D_CYCLE,
	MS_MPLY_DOT_3_DOT_D =>
		MS_MPLY_DOT_3_DOT_D,
	MY_REGEN_MEMORY =>
		MY_REGEN_MEMORY,
	MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT =>
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT
	);

Page_12_60_01_1: ENTITY ALD_12_60_01_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_DIV_OVERFLOW =>
		PS_DIV_OVERFLOW,
	PS_W_SYMBOL_OP_MODIFIER =>
		PS_W_SYMBOL_OP_MODIFIER,
	MS_HIGH =>
		MS_HIGH,
	MS_LOW =>
		MS_LOW,
	PS_SLASH_SYMBOL_OP_MODIFIER =>
		PS_SLASH_SYMBOL_OP_MODIFIER,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	PS_S_SYMBOL_OP_MODIFIER =>
		XX_PS_S_SYMBOL_OP_MODIFIER,
	PS_EQUAL =>
		PS_EQUAL,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	PS_LOW =>
		PS_LOW,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	PS_HIGH =>
		PS_HIGH,
	PS_ZR_BAL_LATCH =>
		PS_ZR_BAL_LATCH,
	PS_V_SYMBOL_OP_MODIFIER =>
		PS_V_SYMBOL_OP_MODIFIER,
	PS_HIGH_OR_LOW =>
		PS_HIGH_OR_LOW,
	PS_2ND_CND_A_BRANCH =>
		PS_2ND_CND_A_BRANCH
	);

Page_12_60_02_1: ENTITY ALD_12_60_02_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OVERFLOW =>
		PS_OVERFLOW,
	PS_Z_SYMBOL_OP_MODIFIER =>
		PS_Z_SYMBOL_OP_MODIFIER,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	PS_2ND_CND_A_BRANCH =>
		PS_2ND_CND_A_BRANCH,
	PS_BLANK_SYMBOL_OP_MODIFIER =>
		PS_BLANK_SYMBOL_OP_MODIFIER,
	PS_2ND_CND_A_BRANCH_STAR_INTR =>
		PS_2ND_CND_A_BRANCH_STAR_INTR,
	PS_2ND_CND_A_BRANCH_JRJ =>
		PS_2ND_CND_A_BRANCH_JRJ,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_E_CH_NOT_READY =>
		PS_E_CH_NOT_READY,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_E_CH_BUSY =>
		PS_E_CH_BUSY,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_E_CH_CHECK =>
		PS_E_CH_CHECK,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	MS_GROUP_MARK_OP_MODIFIER =>
		MS_GROUP_MARK_OP_MODIFIER,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_E_CH_WRONG_LENGTH_RECORD =>
		PS_E_CH_WRONG_LENGTH_RECORD,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_STOP_DOT_BRANCH_OP_CODE =>
		PS_STOP_DOT_BRANCH_OP_CODE,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_E_CH_NO_TRANSFER_LATCH =>
		PS_E_CH_NO_TRANSFER_LATCH,
	PS_I_O_INTLK_RESET_CONDITION =>
		PS_I_O_INTLK_RESET_CONDITION,
	MS_J_TYPE_BRANCH_COND =>
		MS_J_TYPE_BRANCH_COND,
	MS_2ND_CND_A_BRANCH_GATED =>
		MS_2ND_CND_A_BRANCH_GATED
	);

Page_12_60_03_1: ENTITY ALD_12_60_03_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_CMP_ZONE_EQUAL =>
		PS_CMP_ZONE_EQUAL,
	PS_CMP_EQUAL =>
		PS_CMP_EQUAL,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	PS_BIT_TEST_BRANCH_OP_CODE =>
		PS_BIT_TEST_BRANCH_OP_CODE,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_A_CH_4_BIT =>
		PS_A_CH_4_BIT,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_A_CH_1_BIT =>
		PS_A_CH_1_BIT,
	PS_B_OR_W_OR_V_BRANCH_CND =>
		PS_B_OR_W_OR_V_BRANCH_CND,
	MS_W_TYPE_BRANCH_COND =>
		MS_W_TYPE_BRANCH_COND
	);

Page_12_60_04_1: ENTITY ALD_12_60_04_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_BRANCH_TO_A_COND_STAR_1412_19 =>
		PS_BRANCH_TO_A_COND_STAR_1412_19,
	PS_SET_NO_SCAN_CTRL_STAR_1412_19 =>
		PS_SET_NO_SCAN_CTRL_STAR_1412_19,
	MS_2ND_CND_A_BRANCH_GATED =>
		MS_2ND_CND_A_BRANCH_GATED,
	MS_W_TYPE_BRANCH_COND =>
		MS_W_TYPE_BRANCH_COND,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_NOT_EVEN_HUNDREDS_ADDR =>
		PS_NOT_EVEN_HUNDREDS_ADDR,
	MS_BRANCH_TO_A_AR_LATCH =>
		MS_BRANCH_TO_A_AR_LATCH,
	MS_1401_BRANCH_LATCH =>
		MS_1401_BRANCH_LATCH,
	MS_1401_TAKE_I_TO_B_CYCLE =>
		MS_1401_TAKE_I_TO_B_CYCLE,
	PS_SET_B_CYCLE_CTRL_STAR_1412_19 =>
		PS_SET_B_CYCLE_CTRL_STAR_1412_19,
	PS_EVEN_HUNDREDS_ADDR =>
		PS_EVEN_HUNDREDS_ADDR,
	PS_BRANCH_TO_A_CONDITIONS =>
		XX_PS_BRANCH_TO_A_CONDITIONS,
	PS_SET_NO_SCAN_CTRL_STAR_BR_OPS =>
		PS_SET_NO_SCAN_CTRL_STAR_BR_OPS,
	MS_CLEAR_OP_TAKE_1ST_SCAN =>
		MS_CLEAR_OP_TAKE_1ST_SCAN,
	PS_SET_B_CYCLE_CTRL_STAR_BR_OPS =>
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS
	);

Page_12_60_05_1: ENTITY ALD_12_60_05_1_NO_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_W_SYMBOL_OP_MODIFIER =>
		PS_W_SYMBOL_OP_MODIFIER,
	PS_NOT_DIV_OVERFLOW =>
		PS_NOT_DIV_OVERFLOW,
	PS_OVERLAP_NO_BR_CND =>
		PS_OVERLAP_NO_BR_CND,
	PS_HIGH_OR_LOW =>
		PS_HIGH_OR_LOW,
	PS_S_SYMBOL_OP_MODIFIER =>
		XX_PS_S_SYMBOL_OP_MODIFIER,
	MS_HIGH =>
		MS_HIGH,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	PS_SLASH_SYMBOL_OP_MODIFIER =>
		PS_SLASH_SYMBOL_OP_MODIFIER,
	PS_EQUAL =>
		PS_EQUAL,
	MS_EQUAL =>
		MS_EQUAL,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_V_SYMBOL_OP_MODIFIER =>
		PS_V_SYMBOL_OP_MODIFIER,
	PS_NOT_ZR_BAL_LATCH =>
		PS_NOT_ZR_BAL_LATCH,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_Z_SYMBOL_OP_MODIFIER =>
		PS_Z_SYMBOL_OP_MODIFIER,
	PS_NO_OVERFLOW =>
		PS_NO_OVERFLOW,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	MS_LOW =>
		MS_LOW,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	MS_CND_TEST_NO_BRANCH =>
		MS_CND_TEST_NO_BRANCH
	);

Page_12_60_06_1: ENTITY ALD_12_60_06_1_NO_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_E_CH_NOT_READY =>
		PS_E_CH_NOT_READY,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_E_CH_BUSY =>
		PS_E_CH_BUSY,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_E_CH_CHECK =>
		PS_E_CH_CHECK,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	MS_E_CH_CORRECT_LENGTH_RECORD =>
		MS_E_CH_CORRECT_LENGTH_RECORD,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_E_CH_NO_TRANSFER_LATCH =>
		PS_E_CH_NO_TRANSFER_LATCH,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	PS_ONE_SYMBOL_OP_MODIFIER =>
		XX_PS_ONE_SYMBOL_OP_MODIFIER,
	MS_E_CH_OVLP_IN_PROCESS =>
		MS_E_CH_OVLP_IN_PROCESS,
	PS_TWO_SYMBOL_OP_MODIFIER =>
		XX_PS_TWO_SYMBOL_OP_MODIFIER,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	PS_OP_MOD_SYM_FOR_I_O_STATUS =>
		PS_OP_MOD_SYM_FOR_I_O_STATUS,
	MS_SPECIAL_BRANCH_LATCH =>
		MS_SPECIAL_BRANCH_LATCH,
	MS_EXTERNAL_CND_NO_BRANCH =>
		MS_EXTERNAL_CND_NO_BRANCH,
	PS_OVERLAP_NO_BR_CND =>
		PS_OVERLAP_NO_BR_CND
	);

Page_12_60_07_1: ENTITY ALD_12_60_07_1_NO_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	MS_CMP_LOW =>
		MS_CMP_LOW,
	MS_CMP_HIGH =>
		MS_CMP_HIGH,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	PS_BIT_TEST_BRANCH_OP_CODE =>
		PS_BIT_TEST_BRANCH_OP_CODE,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_A_CH_4_BIT =>
		PS_A_CH_4_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_A_CH_1_BIT =>
		PS_A_CH_1_BIT,
	MS_CHAR_TEST_NO_BRANCH =>
		MS_CHAR_TEST_NO_BRANCH,
	MS_BIT_TEST_NO_BRANCH =>
		MS_BIT_TEST_NO_BRANCH
	);

Page_12_60_08_1: ENTITY ALD_12_60_08_1_NO_BRANCH_CONDITIONS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_STOP_DOT_BRANCH_OP_CODE =>
		PS_STOP_DOT_BRANCH_OP_CODE,
	PS_NO_BRANCH_COND_STAR_1412_19 =>
		PS_NO_BRANCH_COND_STAR_1412_19,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_LAST_EXECUTE_CYCLE_STAR_1412_19 =>
		PS_LAST_EXECUTE_CYCLE_STAR_1412_19,
	MS_CND_TEST_NO_BRANCH =>
		MS_CND_TEST_NO_BRANCH,
	MS_EXTERNAL_CND_NO_BRANCH =>
		MS_EXTERNAL_CND_NO_BRANCH,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	MS_CHAR_TEST_NO_BRANCH =>
		MS_CHAR_TEST_NO_BRANCH,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	MS_CMP_ZONE_UNEQUAL =>
		MS_CMP_ZONE_UNEQUAL,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	MS_BIT_TEST_NO_BRANCH =>
		MS_BIT_TEST_NO_BRANCH,
	PS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_1401_BRANCH_LATCH =>
		MS_1401_BRANCH_LATCH,
	MS_NO_BRANCH_LATCH =>
		MS_NO_BRANCH_LATCH,
	MS_NO_BRANCH_CND_INTERRUPT =>
		MS_NO_BRANCH_CND_INTERRUPT,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	MS_OVERLAP_CH_2_NO_BRANCH =>
		MS_OVERLAP_CH_2_NO_BRANCH,
	MS_1401_BRANCH_LAST_EX_CYCLE =>
		MS_1401_BRANCH_LAST_EX_CYCLE,
	MS_1401_NO_OP_DOT_LIROC =>
		MS_1401_NO_OP_DOT_LIROC,
	PS_EVEN_HUNDREDS_ADDR =>
		PS_EVEN_HUNDREDS_ADDR,
	PS_NO_BRANCH_CONDITIONS =>
		PS_NO_BRANCH_CONDITIONS,
	PS_LAST_EXECUTE_CYCLE_STAR_BR_CND =>
		PS_LAST_EXECUTE_CYCLE_STAR_BR_CND,
	MS_B_CYCLE_DOT_NO_SCAN =>
		MS_B_CYCLE_DOT_NO_SCAN
	);

Page_12_60_14_1: ENTITY ALD_12_60_14_1_BRANCH_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_NO_BRANCH_CONDITIONS =>
		PS_NO_BRANCH_CONDITIONS,
	PS_NO_BRANCH_CONDITIONS_JRJ =>
		PS_NO_BRANCH_CONDITIONS_JRJ,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_BRANCH_TO_A_CONDITIONS =>
		XX_PS_BRANCH_TO_A_CONDITIONS,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_PROGRAM_SET_BRANCH_CTRL =>
		MS_PROGRAM_SET_BRANCH_CTRL,
	MS_NO_BRANCH_LATCH =>
		MS_NO_BRANCH_LATCH,
	PS_NO_BRANCH_LATCH =>
		PS_NO_BRANCH_LATCH,
	MS_BRANCH_TO_A_AR_LATCH =>
		MS_BRANCH_TO_A_AR_LATCH,
	PS_BRANCH_TO_A_AR_LATCH =>
		PS_BRANCH_TO_A_AR_LATCH,
	PS_BRANCH_TO_00001_ADDR_LAT =>
		PS_BRANCH_TO_00001_ADDR_LAT,
	MS_BRANCH_TO_00001 =>
		MS_BRANCH_TO_00001
	);

Page_12_60_15_1: ENTITY ALD_12_60_15_1_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	PS_ONE_SYMBOL_OP_MODIFIER =>
		XX_PS_ONE_SYMBOL_OP_MODIFIER,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	PS_TWO_SYMBOL_OP_MODIFIER =>
		XX_PS_TWO_SYMBOL_OP_MODIFIER,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	PS_OP_MOD_SYM_FOR_I_O_STATUS =>
		PS_OP_MOD_SYM_FOR_I_O_STATUS,
	PS_SPECIAL_BRANCH_LATCH =>
		PS_SPECIAL_BRANCH_LATCH,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_F_CH_NOT_READY =>
		PS_F_CH_NOT_READY,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_F_CH_BUSY =>
		PS_F_CH_BUSY,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_F_CH_CHECK =>
		PS_F_CH_CHECK,
	PS_BRANCH_ON_STATUS_CH_2 =>
		PS_BRANCH_ON_STATUS_CH_2,
	PS_F_CH_CONDITION =>
		XX_PS_F_CH_CONDITION,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_F_CH_WRONG_LENGTH_RECORD =>
		PS_F_CH_WRONG_LENGTH_RECORD,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_F_CH_NO_TRANSFER_LATCH =>
		XX_PS_F_CH_NO_TRANSFER_LATCH,
	PS_2ND_CND_A_BRANCH_JRJ =>
		PS_2ND_CND_A_BRANCH_JRJ
	);

Page_12_60_16_1: ENTITY ALD_12_60_16_1_NO_BRANCH_CONDITIONS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_F_CH_NOT_READY =>
		PS_F_CH_NOT_READY,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_F_CH_BUSY =>
		PS_F_CH_BUSY,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_F_CH_CHECK =>
		PS_F_CH_CHECK,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_F_CH_CONDITION =>
		XX_PS_F_CH_CONDITION,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	MS_F_CH_CORRECT_LENGTH_RECORD =>
		MS_F_CH_CORRECT_LENGTH_RECORD,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_F_CH_NO_TRANSFER_LATCH =>
		XX_PS_F_CH_NO_TRANSFER_LATCH,
	PS_BRANCH_ON_STATUS_CH_2 =>
		PS_BRANCH_ON_STATUS_CH_2,
	PS_NO_BRANCH_OP_CODES =>
		PS_NO_BRANCH_OP_CODES,
	MS_OVERLAP_CH_2_NO_BRANCH =>
		MS_OVERLAP_CH_2_NO_BRANCH,
	PS_NO_BRANCH_CONDITIONS_JRJ =>
		PS_NO_BRANCH_CONDITIONS_JRJ
	);

Page_12_60_17_1: ENTITY ALD_12_60_17_1_1401_BRANCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_FILE_INVALID_ADDRESS =>
		PS_FILE_INVALID_ADDRESS,
	PS_N_SYMBOL_OP_MODIFIER =>
		PS_N_SYMBOL_OP_MODIFIER,
	MS_1401_I_O_CK_STOP_SW =>
		MS_1401_I_O_CK_STOP_SW,
	PS_E_CH_CONDITION_BUS =>
		PS_E_CH_CONDITION_BUS,
	PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD =>
		PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD,
	PS_E_CH_TAPE_ERROR =>
		PS_E_CH_TAPE_ERROR,
	PS_L_SYMBOL_OP_MODIFIER =>
		XX_PS_L_SYMBOL_OP_MODIFIER,
	PS_SELECTED_CARRIAGE_CH =>
		PS_SELECTED_CARRIAGE_CH,
	PS_COML_AT_OR_9_SYMBOL_OP_MOD =>
		PS_COML_AT_OR_9_SYMBOL_OP_MOD,
	PS_1401_FILE_VALIDITY_CK =>
		PS_1401_FILE_VALIDITY_CK,
	PS_V_SYMBOL_OP_MODIFIER =>
		PS_V_SYMBOL_OP_MODIFIER,
	PS_1401_FILE_WRONG_LENG_REC =>
		PS_1401_FILE_WRONG_LENG_REC,
	PS_W_SYMBOL_OP_MODIFIER =>
		PS_W_SYMBOL_OP_MODIFIER,
	PS_1401_FILE_ADDR_COMPARE =>
		PS_1401_FILE_ADDR_COMPARE,
	PS_X_SYMBOL_OP_MODIFIER =>
		PS_X_SYMBOL_OP_MODIFIER,
	PS_1401_ANY_FILE_CHECK =>
		PS_1401_ANY_FILE_CHECK,
	PS_Y_SYMBOL_OP_MODIFIER =>
		PS_Y_SYMBOL_OP_MODIFIER,
	PS_1401_INQUIRY_ERROR =>
		PS_1401_INQUIRY_ERROR,
	PS_ASTERISK_OP_MODIFIER =>
		XX_PS_ASTERISK_OP_MODIFIER,
	PS_1401_BRANCH_CONDITION =>
		PS_1401_BRANCH_CONDITION
	);

Page_12_60_18_1: ENTITY ALD_12_60_18_1_1401_BRANCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_PROCESS_CHECK =>
		PS_1401_PROCESS_CHECK,
	PS_PERCENT_SIGN_OP_MODIFIER =>
		XX_PS_PERCENT_SIGN_OP_MODIFIER,
	PS_E1_INPUT_C_BIT =>
		PS_E1_INPUT_C_BIT,
	PS_E_CH_CONDITION_BUS =>
		PS_E_CH_CONDITION_BUS,
	PS_A_SYMBOL_OP_MODIFIER =>
		XX_PS_A_SYMBOL_OP_MODIFIER,
	PS_E1_INPUT_B_BIT =>
		PS_E1_INPUT_B_BIT,
	PS_B_SYMBOL_OP_MODIFIER =>
		XX_PS_B_SYMBOL_OP_MODIFIER,
	PS_NOT_B_DOT_A_DOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_8_OP_MOD,
	PS_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_FILE_BUSY_LATCH =>
		PS_FILE_BUSY_LATCH,
	PS_C_SYMBOL_OP_MODIFIER =>
		XX_PS_C_SYMBOL_OP_MODIFIER,
	PS_E1_INPUT_A_BIT =>
		PS_E1_INPUT_A_BIT,
	PS_E1_INPUT_8_BIT =>
		PS_E1_INPUT_8_BIT,
	PS_D_SYMBOL_OP_MODIFIER =>
		XX_PS_D_SYMBOL_OP_MODIFIER,
	PS_E_SYMBOL_OP_MODIFIER =>
		XX_PS_E_SYMBOL_OP_MODIFIER,
	PS_E1_INPUT_4_BIT =>
		PS_E1_INPUT_4_BIT,
	PS_E1_INPUT_2_BIT =>
		PS_E1_INPUT_2_BIT,
	PS_F_SYMBOL_OP_MODIFIER =>
		XX_PS_F_SYMBOL_OP_MODIFIER,
	PS_G_SYMBOL_OP_MODIFIER =>
		PS_G_SYMBOL_OP_MODIFIER,
	PS_E1_INPUT_1_BIT =>
		PS_E1_INPUT_1_BIT,
	PS_1401_READ_ERROR =>
		PS_1401_READ_ERROR,
	PS_QUESTION_MK_OP_MODIFIER =>
		PS_QUESTION_MK_OP_MODIFIER,
	PS_1401_BRANCH_CONDITION_JRJ =>
		PS_1401_BRANCH_CONDITION_JRJ
	);

Page_12_60_19_1: ENTITY ALD_12_60_19_1_1401_BRANCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_PROGRAM_SET_BRANCH_CTRL =>
		MS_PROGRAM_SET_BRANCH_CTRL,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_B_OR_W_OR_V_BRANCH_CND =>
		PS_B_OR_W_OR_V_BRANCH_CND,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_1401_NO_EXE_CY_BRANCH_OPS =>
		PS_1401_NO_EXE_CY_BRANCH_OPS,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_1401_BRANCH_CONDITION =>
		PS_1401_BRANCH_CONDITION,
	PS_1401_BRANCH_CONDITION_JRJ =>
		PS_1401_BRANCH_CONDITION_JRJ,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	MS_1401_CLEAR_DOT_I_RING_11 =>
		MS_1401_CLEAR_DOT_I_RING_11,
	MS_J_TYPE_BRANCH_COND =>
		MS_J_TYPE_BRANCH_COND,
	MS_1401_UNCOND_BRANCH =>
		MS_1401_UNCOND_BRANCH,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_1401_I_RING_8_BRANCH_OPS =>
		PS_1401_I_RING_8_BRANCH_OPS,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	PS_1401_I_RING_9_BRANCH_OPS =>
		PS_1401_I_RING_9_BRANCH_OPS,
	MS_1401_TAKE_I_TO_B_CYCLE =>
		MS_1401_TAKE_I_TO_B_CYCLE,
	MS_1401_BRANCH_LATCH =>
		MS_1401_BRANCH_LATCH,
	PS_1401_BRANCH_LATCH =>
		PS_1401_BRANCH_LATCH,
	MS_1401_BRANCH_LAST_EX_CYCLE =>
		MS_1401_BRANCH_LAST_EX_CYCLE
	);

Page_12_60_20_1: ENTITY ALD_12_60_20_1_1401_BRANCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_SYMBOL_OP_MODIFIER =>
		XX_PS_A_SYMBOL_OP_MODIFIER,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	PS_EXCLAM_MK_OP_MODIFIER =>
		XX_PS_EXCLAM_MK_OP_MODIFIER,
	PS_RECORD_MARK_OP_MODIFIER =>
		XX_PS_RECORD_MARK_OP_MODIFIER,
	MS_EXCLAM_MK_OP_MODIFIER =>
		MS_EXCLAM_MK_OP_MODIFIER,
	MS_RECORD_MARK_OP_MODIFIER =>
		MS_RECORD_MARK_OP_MODIFIER,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_9_SYMBOL_OP_MODIFIER =>
		MS_9_SYMBOL_OP_MODIFIER,
	MS_COML_AT_SYM_OP_MODIFIER =>
		MS_COML_AT_SYM_OP_MODIFIER,
	MS_PRT_CARR_BUSY =>
		MS_PRT_CARR_BUSY,
	MS_1403_PRINT_BUFFER_BUSY =>
		MS_1403_PRINT_BUFFER_BUSY,
	MS_TEST_READ_E_OR_F =>
		MS_TEST_READ_E_OR_F,
	MS_TEST_PUNCH_ERROR =>
		MS_TEST_PUNCH_ERROR,
	MS_TEST_PRINT_ERROR =>
		MS_TEST_PRINT_ERROR,
	PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD =>
		PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD,
	PS_1401_STOP_AND_WAIT =>
		PS_1401_STOP_AND_WAIT,
	PS_COML_AT_OR_9_SYMBOL_OP_MOD =>
		PS_COML_AT_OR_9_SYMBOL_OP_MOD
	);

Page_12_61_12_1: ENTITY ALD_12_61_12_1_TEST_AND_BRANCH_RESULTS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_QUESTION_MK_OP_MODIFIER =>
		PS_QUESTION_MK_OP_MODIFIER,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE,
	PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD =>
		PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_K_SYMBOL_OP_MODIFIER =>
		PS_K_SYMBOL_OP_MODIFIER,
	PS_PERCENT_SIGN_OP_MODIFIER =>
		XX_PS_PERCENT_SIGN_OP_MODIFIER,
	PS_W_SYMBOL_OP_MODIFIER =>
		PS_W_SYMBOL_OP_MODIFIER,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_Z_SYMBOL_OP_MODIFIER =>
		PS_Z_SYMBOL_OP_MODIFIER,
	MS_Q_SYMBOL_OP_MODIFIER =>
		MS_Q_SYMBOL_OP_MODIFIER,
	MS_ASTERISK_OP_MODIFIER =>
		MS_ASTERISK_OP_MODIFIER,
	MS_RESET_READER_ERROR_LATCH =>
		MS_RESET_READER_ERROR_LATCH,
	MS_RES_PUNCH_OR_PRINT_ERROR =>
		MS_RES_PUNCH_OR_PRINT_ERROR,
	MS_RESET_END_OF_REEL_IND =>
		MS_RESET_END_OF_REEL_IND,
	MS_RESET_PROCESS_CK_LAT =>
		MS_RESET_PROCESS_CK_LAT,
	MS_SET_NO_DIV_OVERFLOW =>
		MS_SET_NO_DIV_OVERFLOW,
	MS_RESET_DIV_OVERFLOW =>
		MS_RESET_DIV_OVERFLOW,
	MS_RESET_INQUIRY_ERROR =>
		MS_RESET_INQUIRY_ERROR,
	MS_SET_NO_OVERFLOW =>
		MS_SET_NO_OVERFLOW,
	MS_RESET_OVERFLOW =>
		MS_RESET_OVERFLOW
	);

Page_12_61_13_1: ENTITY ALD_12_61_13_1_SPECIAL_BRANCH_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_BRANCH_TO_A_CONDITIONS =>
		XX_PS_BRANCH_TO_A_CONDITIONS,
	MC_BUFFER_INQ_REQUEST =>
		MC_BUFFER_INQ_REQUEST,
	PS_N_SYMBOL_OP_MODIFIER =>
		PS_N_SYMBOL_OP_MODIFIER,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_CONS_INQUIRY_REQUEST =>
		MS_CONS_INQUIRY_REQUEST,
	PS_Q_SYMBOL_OP_MODIFIER =>
		PS_Q_SYMBOL_OP_MODIFIER,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	MS_COND_TEST_BRANCH_OP_CODE =>
		XX_MS_COND_TEST_BRANCH_OP_CODE,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_K_SYMBOL_OP_MODIFIER =>
		PS_K_SYMBOL_OP_MODIFIER,
	MC_BUFFER_OUTQUIRY_PULSE =>
		MC_BUFFER_OUTQUIRY_PULSE,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_E_CH_TAPE_INDICATOR =>
		MS_E_CH_TAPE_INDICATOR,
	MS_F_CH_TAPE_INDICATOR =>
		MS_F_CH_TAPE_INDICATOR,
	PS_SPEC_BRANCH_LATCH_STAR_1414_STAR =>
		PS_SPEC_BRANCH_LATCH_STAR_1414_STAR,
	MC_PRINTER_CHANNEL_9 =>
		MC_PRINTER_CHANNEL_9,
	MS_9_SYMBOL_OP_MODIFIER =>
		MS_9_SYMBOL_OP_MODIFIER,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MC_PRINTER_CHANNEL_12 =>
		MC_PRINTER_CHANNEL_12,
	MS_COML_AT_SYM_OP_MODIFIER =>
		MS_COML_AT_SYM_OP_MODIFIER,
	MC_FORMS_BUSY_STATUS_TO_CPU =>
		MC_FORMS_BUSY_STATUS_TO_CPU,
	PS_R_SYMBOL_OP_MODIFIER =>
		XX_PS_R_SYMBOL_OP_MODIFIER,
	PS_P_SYMBOL_OP_MODIFIER =>
		PS_P_SYMBOL_OP_MODIFIER,
	PS_1403_PRINT_BUFFER_BUSY =>
		PS_1403_PRINT_BUFFER_BUSY,
	MC_READ_COLUMN_BINARY =>
		MC_READ_COLUMN_BINARY,
	PS_M_SYMBOL_OP_MODIFIER =>
		PS_M_SYMBOL_OP_MODIFIER,
	PS_ANY_INQUIRY_REQUEST =>
		PS_ANY_INQUIRY_REQUEST,
	PS_INT_OUTQUIRY_REQUEST =>
		PS_INT_OUTQUIRY_REQUEST,
	MS_SPECIAL_BRANCH_LATCH =>
		MS_SPECIAL_BRANCH_LATCH,
	PS_SPECIAL_BRANCH_LATCH =>
		PS_SPECIAL_BRANCH_LATCH,
	PS_SELECTED_CARRIAGE_CH =>
		PS_SELECTED_CARRIAGE_CH,
	MS_PRT_CARR_BUSY =>
		MS_PRT_CARR_BUSY
	);

Page_12_62_01_1: ENTITY ALD_12_62_01_1_E_CH_NOT_READY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_1301_READY_E_CH =>
		MC_1301_READY_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MC_1405_READY_E_CH =>
		MC_1405_READY_E_CH,
	MC_BUFFER_READY =>
		MC_BUFFER_READY,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	PS_E_CH_READY_BUS_STAR_SIF =>
		PS_E_CH_READY_BUS_STAR_SIF,
	PS_E_CH_READY_BUS_STAR_1412_19 =>
		PS_E_CH_READY_BUS_STAR_1412_19,
	MC_BUFFER_READY_JRJ =>
		MC_BUFFER_READY_JRJ,
	MC_TAPE_READY =>
		MC_TAPE_READY,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	MS_E_CH_SELECT_UNIT_T =>
		MS_E_CH_SELECT_UNIT_T,
	MS_E_CH_SELECT_AND_REWIND =>
		MS_E_CH_SELECT_AND_REWIND,
	PS_E_CH_STATUS_SAMPLE_A =>
		XX_PS_E_CH_STATUS_SAMPLE_A,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	PS_E_CH_2ND_ADDR_TRF =>
		XX_PS_E_CH_2ND_ADDR_TRF,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	MS_E_CH_READY_BUS =>
		MS_E_CH_READY_BUS,
	MS_E_CH_NOT_READY =>
		XX_MS_E_CH_NOT_READY,
	PS_E_CH_NOT_READY =>
		PS_E_CH_NOT_READY,
	LAMP_15A1A16 =>
		LAMP_15A1A16
	);

Page_12_62_02_1: ENTITY ALD_12_62_02_1_E_CH_BUSY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_5_TIME =>
		MS_I_RING_5_TIME,
	MC_SELECT_AND_REWIND_STAR_E_CH =>
		MC_SELECT_AND_REWIND_STAR_E_CH,
	MC_1301_BUSY_E_CH =>
		MC_1301_BUSY_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	PS_E_CH_BUSY_BUS_STAR_1412_19 =>
		PS_E_CH_BUSY_BUS_STAR_1412_19,
	MC_1405_BUSY_E_CH =>
		MC_1405_BUSY_E_CH,
	MC_BUFFER_BUSY =>
		MC_BUFFER_BUSY,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	MC_BUFFER_BUSY_JRJ =>
		MC_BUFFER_BUSY_JRJ,
	MC_TAPE_BUSY =>
		MC_TAPE_BUSY,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	PS_E_CH_2ND_ADDR_TRF =>
		XX_PS_E_CH_2ND_ADDR_TRF,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	PS_E_CH_STATUS_SAMPLE_A =>
		XX_PS_E_CH_STATUS_SAMPLE_A,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_CONSOLE_HOME_POSITION =>
		MS_CONSOLE_HOME_POSITION,
	PS_W_OR_X_SYMBOL_OP_MODIFIER =>
		PS_W_OR_X_SYMBOL_OP_MODIFIER,
	PS_E_CH_SELECT_UNIT_T =>
		PS_E_CH_SELECT_UNIT_T,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_E_CH_SELECT_AND_REWIND =>
		MS_E_CH_SELECT_AND_REWIND,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	MS_E_CH_BUSY_BUS =>
		MS_E_CH_BUSY_BUS,
	MS_E_CH_BUSY =>
		MS_E_CH_BUSY,
	PS_E_CH_BUSY =>
		PS_E_CH_BUSY,
	LAMP_15A1C16 =>
		LAMP_15A1C16
	);

Page_12_62_03_1: ENTITY ALD_12_62_03_1_CHECK_AND_CONDITION_FOR_E_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_1301_ERROR_E_CH =>
		MC_1301_ERROR_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MC_1405_ERROR_E_CH =>
		MC_1405_ERROR_E_CH,
	MC_BUFFER_ERROR =>
		MC_BUFFER_ERROR,
	MC_BUFFER_ERROR_JRJ =>
		MC_BUFFER_ERROR_JRJ,
	PS_E_CH_CHECK_BUS_STAR_SIF =>
		PS_E_CH_CHECK_BUS_STAR_SIF,
	PS_E_CH_CHECK_BUS_STAR_1412_19 =>
		PS_E_CH_CHECK_BUS_STAR_1412_19,
	MC_TAPE_ERROR =>
		MC_TAPE_ERROR,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	MC_1301_E_CH_CONDITION =>
		MC_1301_E_CH_CONDITION,
	MC_1405_CONDITION_E_CH =>
		MC_1405_CONDITION_E_CH,
	MC_BUFFER_CONDITION =>
		MC_BUFFER_CONDITION,
	MC_BUFFER_CONDITION_JRJ =>
		MC_BUFFER_CONDITION_JRJ,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	MC_SEL_OR_TAPE_IND_ON_CH_1 =>
		MC_SEL_OR_TAPE_IND_ON_CH_1,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MC_RBC_ERROR_1405_E_CH =>
		MC_RBC_ERROR_1405_E_CH,
	MS_E_CH_SELECT_UNIT_F_A =>
		MS_E_CH_SELECT_UNIT_F_A,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC =>
		PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC,
	PS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	PS_E_CH_TAPE_ERROR =>
		PS_E_CH_TAPE_ERROR,
	PS_E_CH_CHECK_BUS =>
		PS_E_CH_CHECK_BUS,
	MS_E_CH_CHECK_BUS =>
		MS_E_CH_CHECK_BUS,
	PS_E_CH_CONDITION_BUS =>
		PS_E_CH_CONDITION_BUS,
	MS_E_CH_TAPE_INDICATOR =>
		MS_E_CH_TAPE_INDICATOR,
	PS_E_CH_TAPE_INDICATOR =>
		PS_E_CH_TAPE_INDICATOR
	);

Page_12_62_04_1: ENTITY ALD_12_62_04_1_CHECK_AND_CONDITION_FOR_E_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_T =>
		PS_E_CH_SELECT_UNIT_T,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_CONS_DATA_CHECK =>
		PS_CONS_DATA_CHECK,
	PS_E_CH_CHECK_BUS =>
		PS_E_CH_CHECK_BUS,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	MS_1401_I_O_CHECK_RESET =>
		MS_1401_I_O_CHECK_RESET,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_I_O_CHECK =>
		PS_I_O_CHECK,
	PS_FILE_OP =>
		PS_FILE_OP,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	MS_E_CH_BUSY_BUS =>
		MS_E_CH_BUSY_BUS,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_STATUS_SAMPLE_A =>
		XX_PS_E_CH_STATUS_SAMPLE_A,
	MS_FILE_OP =>
		MS_FILE_OP,
	PS_E_CH_COND_LATCH_STAR_SIF =>
		PS_E_CH_COND_LATCH_STAR_SIF,
	PS_E_CH_CONDITION_BUS =>
		PS_E_CH_CONDITION_BUS,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	PS_1401_CARD_PR_ERR_SAMPLE =>
		PS_1401_CARD_PR_ERR_SAMPLE,
	MS_1401_READ_TRIGGER =>
		MS_1401_READ_TRIGGER,
	MS_E_CH_CHECK =>
		MS_E_CH_CHECK,
	PS_E_CH_CHECK =>
		PS_E_CH_CHECK,
	MS_E_CH_FILE_SET_CHECK_AT_A =>
		MS_E_CH_FILE_SET_CHECK_AT_A,
	MS_E_CH_CONDITION =>
		MS_E_CH_CONDITION,
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	LAMP_15A1E16 =>
		LAMP_15A1E16,
	LAMP_15A1F16 =>
		LAMP_15A1F16
	);

Page_12_65_01_1: ENTITY ALD_12_65_01_1_MASTER_RESET_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	SWITCH_REL_PWR_ON_RST =>
		SWITCH_REL_PWR_ON_RST,
	SWITCH_MOM_CO_CPR_RST =>
		SWITCH_MOM_CO_CPR_RST,
	SWITCH_MOM_CE_CPR_RST =>
		SWITCH_MOM_CE_CPR_RST,
	SWITCH_MOM_PROG_RESET =>
		SWITCH_MOM_PROG_RESET,
	MS_COMP_RST_CLOCK_START =>
		MS_COMP_RST_CLOCK_START,
	PS_PWR_ON_RESET =>
		PS_PWR_ON_RESET,
	PS_EARLY_COMPUTER_RESET =>
		PS_EARLY_COMPUTER_RESET,
	MS_DELAYED_RESET =>
		MS_DELAYED_RESET,
	MS_COMP_OR_POWER_ON_RESET =>
		MS_COMP_OR_POWER_ON_RESET,
	PS_PWR_ON_OR_CPR_RESETS =>
		PS_PWR_ON_OR_CPR_RESETS,
	PS_PROG_RST_KEY =>
		PS_PROG_RST_KEY
	);

Page_12_65_02_1: ENTITY ALD_12_65_02_1_MASTER_RESET_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PWR_ON_RESET =>
		PS_PWR_ON_RESET,
	MS_COMP_RST_CLOCK_START =>
		MS_COMP_RST_CLOCK_START,
	PS_PWR_ON_OR_CPR_RESETS =>
		PS_PWR_ON_OR_CPR_RESETS,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET
	);

Page_12_65_03_1: ENTITY ALD_12_65_03_1_MASTER_RESET_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_COMP_RST_CLOCK_START =>
		MS_COMP_RST_CLOCK_START,
	PS_PWR_ON_OR_CPR_RESETS =>
		PS_PWR_ON_OR_CPR_RESETS,
	MS_AUTOMATIC_COMPUTER_RESET =>
		MS_AUTOMATIC_COMPUTER_RESET,
	MS_DELAYED_RESET =>
		MS_DELAYED_RESET,
	MS_ONLY_PROGRAM_RESET =>
		MS_ONLY_PROGRAM_RESET,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	MS_IN_PROCESS_RESET =>
		MS_IN_PROCESS_RESET,
	MS_ALL_POWER_ON_DOT_CPR_RESETS =>
		MS_ALL_POWER_ON_DOT_CPR_RESETS,
	MS_COMPUTER_RESET_2 =>
		XX_MS_COMPUTER_RESET_2,
	MC_COMP_RESET_TO_TAPE_STAR_E_CH =>
		MC_COMP_RESET_TO_TAPE_STAR_E_CH,
	MC_E_CH_COMP_RESET_TO_1301 =>
		MC_E_CH_COMP_RESET_TO_1301,
	MC_E_CH_COMP_RESET_TO_1405 =>
		MC_E_CH_COMP_RESET_TO_1405,
	MC_COMP_RESET_TO_TAPE_STAR_F_CH =>
		MC_COMP_RESET_TO_TAPE_STAR_F_CH,
	MC_F_CH_COMP_RESET_TO_1301 =>
		MC_F_CH_COMP_RESET_TO_1301,
	MC_F_CH_COMP_RESET_TO_1405 =>
		MC_F_CH_COMP_RESET_TO_1405,
	MC_COMP_RESET_TO_BUFFER =>
		MC_COMP_RESET_TO_BUFFER
	);

Page_12_65_04_1: ENTITY ALD_12_65_04_1_MASTER_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_STOPPED_DOT_NOT_IN_PROCESS =>
		PS_STOPPED_DOT_NOT_IN_PROCESS,
	PS_PROG_RST_KEY =>
		PS_PROG_RST_KEY,
	MS_ALL_POWER_ON_DOT_CPR_RESETS =>
		MS_ALL_POWER_ON_DOT_CPR_RESETS,
	PS_STOPPED_AT_CYCLE_END =>
		PS_STOPPED_AT_CYCLE_END,
	MS_AUTOMATIC_COMPUTER_RESET =>
		MS_AUTOMATIC_COMPUTER_RESET,
	MS_START_KEY_PULSE =>
		MS_START_KEY_PULSE,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_PROGRAM_RESET =>
		MS_PROGRAM_RESET,
	MS_ONLY_PROGRAM_RESET =>
		MS_ONLY_PROGRAM_RESET,
	PS_PROGRAM_RESET =>
		PS_PROGRAM_RESET,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	MS_START_RESET =>
		MS_START_RESET
	);

Page_12_65_05_1: ENTITY ALD_12_65_05_1_MASTER_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PROGRAM_RESET =>
		PS_PROGRAM_RESET,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4
	);

Page_12_65_06_1: ENTITY ALD_12_65_06_1_MASTER_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PROGRAM_RESET =>
		PS_PROGRAM_RESET,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5
	);

Page_12_65_10_1: ENTITY ALD_12_65_10_1_1401_MODE_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONSOLE_PWR_SUPPLY_36_VOLTS =>
		MV_CONSOLE_PWR_SUPPLY_36_VOLTS,
	SWITCH_TOG_1401_MODE_PL1 =>
		SWITCH_TOG_1401_MODE_PL1,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MV_1401_MODE =>
		MV_1401_MODE,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	LAMP_15A1K23 =>
		LAMP_15A1K23
	);

Page_12_65_11_1: ENTITY ALD_12_65_11_1_1401_MODE_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	MY_1401_MODE_1 =>
		MY_1401_MODE_1,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MC_1401_MODE_TO_1405 =>
		MC_1401_MODE_TO_1405
	);

Page_13_10_01_1: ENTITY ALD_13_10_01_1_OPERATION_REGISTER_C_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	PS_B_CH_C_BIT =>
		PS_B_CH_C_BIT,
	PS_B_CH_NOT_C_BIT =>
		PS_B_CH_NOT_C_BIT,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_REG_C_BIT =>
		PS_OP_REG_C_BIT,
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_REG_ARS_C_BIT =>
		XX_PS_OP_REG_ARS_C_BIT,
	PS_CONTROL_REG_DISABLE =>
		PS_CONTROL_REG_DISABLE,
	PS_OP_REG_ARS_NOT_C_BIT =>
		XX_PS_OP_REG_ARS_NOT_C_BIT,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	LAMP_11C8D09 =>
		XX_LAMP_11C8D09
	);

Page_13_10_02_1: ENTITY ALD_13_10_02_1_OPERATION_REGISTERS_A_B_8_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_OP_REG_B_BIT =>
		PS_OP_REG_B_BIT,
	PS_OP_REG_NOT_B_BIT =>
		PS_OP_REG_NOT_B_BIT,
	MS_OP_REG_A_BIT =>
		MS_OP_REG_A_BIT,
	PS_OP_REG_A_BIT =>
		PS_OP_REG_A_BIT,
	PS_OP_REG_NOT_A_BIT =>
		PS_OP_REG_NOT_A_BIT,
	PS_OP_REG_8_BIT =>
		PS_OP_REG_8_BIT,
	PS_OP_REG_NOT_8_BIT =>
		PS_OP_REG_NOT_8_BIT,
	LAMP_11C8E09 =>
		XX_LAMP_11C8E09,
	LAMP_11C8F09 =>
		XX_LAMP_11C8F09,
	LAMP_11C8G09 =>
		XX_LAMP_11C8G09
	);

Page_13_10_03_1: ENTITY ALD_13_10_03_1_OPERATION_REGISTERS_4_2_1_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_OP_REG_4_BIT =>
		PS_OP_REG_4_BIT,
	PS_OP_REG_NOT_4_BIT =>
		PS_OP_REG_NOT_4_BIT,
	PS_OP_REG_2_BIT =>
		PS_OP_REG_2_BIT,
	PS_OP_REG_NOT_2_BIT =>
		PS_OP_REG_NOT_2_BIT,
	PS_OP_REG_1_BIT =>
		PS_OP_REG_1_BIT,
	PS_OP_REG_NOT_1_BIT =>
		PS_OP_REG_NOT_1_BIT,
	LAMP_11C8H09 =>
		XX_LAMP_11C8H09,
	LAMP_11C8J09 =>
		XX_LAMP_11C8J09,
	LAMP_11C8K09 =>
		XX_LAMP_11C8K09
	);

Page_13_11_01_1: ENTITY ALD_13_11_01_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_B_BIT =>
		PS_OP_REG_NOT_B_BIT,
	PS_OP_REG_A_BIT =>
		PS_OP_REG_A_BIT,
	PS_OP_REG_NOT_8_BIT =>
		PS_OP_REG_NOT_8_BIT,
	PS_OP_REG_8_BIT =>
		PS_OP_REG_8_BIT,
	PS_OP_REG_NOT_A_BIT =>
		PS_OP_REG_NOT_A_BIT,
	PS_OP_REG_B_BIT =>
		PS_OP_REG_B_BIT,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B
	);

Page_13_11_02_1: ENTITY ALD_13_11_02_1_OPERATION_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_NOT_4_BIT =>
		PS_OP_REG_NOT_4_BIT,
	PS_OP_REG_NOT_2_BIT =>
		PS_OP_REG_NOT_2_BIT,
	PS_OP_REG_NOT_1_BIT =>
		PS_OP_REG_NOT_1_BIT,
	PS_OP_REG_1_BIT =>
		PS_OP_REG_1_BIT,
	PS_OP_REG_2_BIT =>
		PS_OP_REG_2_BIT,
	PS_OP_REG_4_BIT =>
		PS_OP_REG_4_BIT,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B
	);

Page_13_12_01_1: ENTITY ALD_13_12_01_1_OPERATION_MODIFIER_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_C_BIT =>
		PS_B_CH_NOT_C_BIT,
	PS_B_CH_C_BIT =>
		PS_B_CH_C_BIT,
	MS_RESET_OP_MOD_REG =>
		MS_RESET_OP_MOD_REG,
	PS_1401_D_OR_P_OR_Y_OP_CODES =>
		PS_1401_D_OR_P_OR_Y_OP_CODES,
	PS_1401_DATA_MOVE_SET_OP_MOD =>
		PS_1401_DATA_MOVE_SET_OP_MOD,
	PS_SET_OP_MOD_REG =>
		PS_SET_OP_MOD_REG,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	MS_OP_REG_A_BIT =>
		MS_OP_REG_A_BIT,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_OP_MOD_REG_NOT_B_BIT =>
		XX_PS_OP_MOD_REG_NOT_B_BIT,
	LAMP_11C8D08 =>
		XX_LAMP_11C8D08,
	LAMP_11C8E08 =>
		XX_LAMP_11C8E08
	);

Page_13_12_02_1: ENTITY ALD_13_12_02_1_OPERATION_MODIFIER_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_OP_REG_B_BIT =>
		PS_OP_REG_B_BIT,
	MS_OP_REG_A_BIT =>
		MS_OP_REG_A_BIT,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	MS_RESET_OP_MOD_REG =>
		MS_RESET_OP_MOD_REG,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_SET_OP_MOD_REG =>
		PS_SET_OP_MOD_REG,
	PS_1401_P_OP_CODE =>
		PS_1401_P_OP_CODE,
	PS_1401_DATA_MOVE_SET_OP_MOD =>
		PS_1401_DATA_MOVE_SET_OP_MOD,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_1401_L_NOT_PERCENT_OP_CODE =>
		PS_1401_L_NOT_PERCENT_OP_CODE,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_OP_MOD_REG_NOT_A_BIT =>
		XX_PS_OP_MOD_REG_NOT_A_BIT,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_OP_MOD_REG_NOT_8_BIT =>
		XX_PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_OP_MOD_REG_NOT_4_BIT =>
		XX_PS_OP_MOD_REG_NOT_4_BIT,
	LAMP_11C8F08 =>
		XX_LAMP_11C8F08,
	LAMP_11C8G08 =>
		XX_LAMP_11C8G08,
	LAMP_11C8H08 =>
		XX_LAMP_11C8H08
	);

Page_13_12_03_1: ENTITY ALD_13_12_03_1_OPERATION_MODIFIER_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	MS_1401_D_OP_CODE =>
		MS_1401_D_OP_CODE,
	MS_RESET_OP_MOD_REG =>
		MS_RESET_OP_MOD_REG,
	PS_SET_OP_MOD_REG =>
		PS_SET_OP_MOD_REG,
	PS_1401_DATA_MOVE_SET_OP_MOD =>
		PS_1401_DATA_MOVE_SET_OP_MOD,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	MS_1401_Y_OP_CODE =>
		MS_1401_Y_OP_CODE,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_OP_MOD_REG_NOT_2_BIT =>
		XX_PS_OP_MOD_REG_NOT_2_BIT,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_OP_MOD_REG_NOT_1_BIT =>
		XX_PS_OP_MOD_REG_NOT_1_BIT,
	LAMP_11C8J08 =>
		XX_LAMP_11C8J08,
	LAMP_11C8K08 =>
		XX_LAMP_11C8K08
	);

Page_13_12_05_1: ENTITY ALD_13_12_05_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_NOT_A_BIT =>
		XX_PS_OP_MOD_REG_NOT_A_BIT,
	PS_OP_MOD_REG_NOT_8_BIT =>
		XX_PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_OP_MOD_REG_NOT_B_BIT =>
		XX_PS_OP_MOD_REG_NOT_B_BIT,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD =>
		MS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
	PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD =>
		XX_PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
	PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD =>
		XX_PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD,
	PS_NOT_B_DOT_A_DOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_8_OP_MOD,
	PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD
	);

Page_13_12_06_1: ENTITY ALD_13_12_06_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_OP_MOD_REG_NOT_8_BIT =>
		XX_PS_OP_MOD_REG_NOT_8_BIT,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_OP_MOD_REG_NOT_A_BIT =>
		XX_PS_OP_MOD_REG_NOT_A_BIT,
	PS_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_B_DOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_8_OP_MOD,
	PS_B_DOT_NOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_NOT_A_DOT_8_OP_MOD,
	PS_B_NOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_NOT_A_DOT_NOT_8_OP_MOD
	);

Page_13_12_07_1: ENTITY ALD_13_12_07_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_NOT_1_BIT =>
		XX_PS_OP_MOD_REG_NOT_1_BIT,
	PS_OP_MOD_REG_NOT_2_BIT =>
		XX_PS_OP_MOD_REG_NOT_2_BIT,
	PS_OP_MOD_REG_NOT_4_BIT =>
		XX_PS_OP_MOD_REG_NOT_4_BIT,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_NOT_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_1_OP_MOD,
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD
	);

Page_13_12_08_1: ENTITY ALD_13_12_08_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_OP_MOD_REG_NOT_1_BIT =>
		XX_PS_OP_MOD_REG_NOT_1_BIT,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_OP_MOD_REG_NOT_2_BIT =>
		XX_PS_OP_MOD_REG_NOT_2_BIT,
	PS_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_1_OP_MOD,
	PS_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD
	);

Page_13_12_09_1: ENTITY ALD_13_12_09_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD =>
		XX_PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD =>
		XX_PS_NOT_B_DOT_NOT_A_DOT_8_OP_MOD,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_NOT_B_DOT_A_DOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_8_OP_MOD,
	PS_BLANK_SYMBOL_OP_MODIFIER =>
		PS_BLANK_SYMBOL_OP_MODIFIER,
	MS_9_SYMBOL_OP_MODIFIER =>
		MS_9_SYMBOL_OP_MODIFIER,
	MS_COML_AT_SYM_OP_MODIFIER =>
		MS_COML_AT_SYM_OP_MODIFIER,
	PS_Z_SYMBOL_OP_MODIFIER =>
		PS_Z_SYMBOL_OP_MODIFIER
	);

Page_13_12_10_1: ENTITY ALD_13_12_10_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_NOT_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_1_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_SLASH_SYMBOL_OP_MODIFIER =>
		PS_SLASH_SYMBOL_OP_MODIFIER,
	PS_S_SYMBOL_OP_MODIFIER =>
		XX_PS_S_SYMBOL_OP_MODIFIER,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER
	);

Page_13_12_11_1: ENTITY ALD_13_12_11_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_W_SYMBOL_OP_MODIFIER =>
		PS_W_SYMBOL_OP_MODIFIER,
	MS_W_SYMBOL_OP_MODIFIER =>
		MS_W_SYMBOL_OP_MODIFIER,
	PS_V_SYMBOL_OP_MODIFIER =>
		PS_V_SYMBOL_OP_MODIFIER,
	MS_V_SYMBOL_OP_MODIFIER =>
		MS_V_SYMBOL_OP_MODIFIER,
	PS_B_SYMBOL_OP_MODIFIER =>
		XX_PS_B_SYMBOL_OP_MODIFIER,
	MS_B_SYMBOL_OP_MODIFIER =>
		MS_B_SYMBOL_OP_MODIFIER,
	PS_E_SYMBOL_OP_MODIFIER =>
		XX_PS_E_SYMBOL_OP_MODIFIER,
	MS_E_SYMBOL_OP_MODIFIER =>
		MS_E_SYMBOL_OP_MODIFIER
	);

Page_13_12_12_1: ENTITY ALD_13_12_12_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_B_DOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_8_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_B_DOT_NOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_NOT_A_DOT_8_OP_MOD,
	PS_F_SYMBOL_OP_MODIFIER =>
		XX_PS_F_SYMBOL_OP_MODIFIER,
	PS_LOZ_SYMBOL_OP_MODIFIER =>
		XX_PS_LOZ_SYMBOL_OP_MODIFIER,
	MS_LOZ_SYMBOL_OP_MODIFIER =>
		MS_LOZ_SYMBOL_OP_MODIFIER,
	MS_Q_SYMBOL_OP_MODIFIER =>
		MS_Q_SYMBOL_OP_MODIFIER,
	PS_Q_SYMBOL_OP_MODIFIER =>
		PS_Q_SYMBOL_OP_MODIFIER
	);

Page_13_12_13_1: ENTITY ALD_13_12_13_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_B_DOT_NOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_NOT_A_DOT_8_OP_MOD,
	PS_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_B_NOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_NOT_A_DOT_NOT_8_OP_MOD,
	PS_NOT_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_1_OP_MOD,
	PS_R_SYMBOL_OP_MODIFIER =>
		XX_PS_R_SYMBOL_OP_MODIFIER,
	MS_R_SYMBOL_OP_MODIFIER =>
		MS_R_SYMBOL_OP_MODIFIER,
	PS_N_SYMBOL_OP_MODIFIER =>
		PS_N_SYMBOL_OP_MODIFIER,
	MS_N_SYMBOL_OP_MODIFIER =>
		MS_N_SYMBOL_OP_MODIFIER,
	PS_M_SYMBOL_OP_MODIFIER =>
		PS_M_SYMBOL_OP_MODIFIER,
	MS_M_SYMBOL_OP_MODIFIER =>
		MS_M_SYMBOL_OP_MODIFIER,
	PS_DOLLAR_SIGN_SYM_OP_MODIFIER =>
		PS_DOLLAR_SIGN_SYM_OP_MODIFIER,
	MS_DOLLAR_SIGN_SYM_OP_MODIFIER =>
		MS_DOLLAR_SIGN_SYM_OP_MODIFIER
	);

Page_13_12_14_1: ENTITY ALD_13_12_14_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_9_SYMBOL_OP_MODIFIER =>
		MS_9_SYMBOL_OP_MODIFIER,
	MS_COML_AT_SYM_OP_MODIFIER =>
		MS_COML_AT_SYM_OP_MODIFIER,
	MS_M_SYMBOL_OP_MODIFIER =>
		MS_M_SYMBOL_OP_MODIFIER,
	MS_P_SYMBOL_OP_MODIFIER =>
		MS_P_SYMBOL_OP_MODIFIER,
	PS_OP_MOD_SYM_IO_STATUS_STAR_1414_STAR =>
		PS_OP_MOD_SYM_IO_STATUS_STAR_1414_STAR,
	MS_Q_SYMBOL_OP_MODIFIER =>
		MS_Q_SYMBOL_OP_MODIFIER,
	MS_R_SYMBOL_OP_MODIFIER =>
		MS_R_SYMBOL_OP_MODIFIER,
	MS_N_SYMBOL_OP_MODIFIER =>
		MS_N_SYMBOL_OP_MODIFIER,
	MS_K_SYMBOL_OP_MODIFIER =>
		MS_K_SYMBOL_OP_MODIFIER,
	PS_NOT_B_DOT_A_DOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_8_OP_MOD,
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_OP_MOD_SYM_FOR_I_O_STATUS =>
		PS_OP_MOD_SYM_FOR_I_O_STATUS,
	PS_RECORD_MARK_OP_MODIFIER =>
		XX_PS_RECORD_MARK_OP_MODIFIER,
	MS_RECORD_MARK_OP_MODIFIER =>
		MS_RECORD_MARK_OP_MODIFIER,
	PS_PERCENT_SIGN_OP_MODIFIER =>
		XX_PS_PERCENT_SIGN_OP_MODIFIER,
	PS_A_SYMBOL_OP_MODIFIER =>
		XX_PS_A_SYMBOL_OP_MODIFIER
	);

Page_13_12_15_1: ENTITY ALD_13_12_15_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NOT_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_1_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_1_OP_MOD,
	PS_B_DOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_8_OP_MOD,
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_C_SYMBOL_OP_MODIFIER =>
		XX_PS_C_SYMBOL_OP_MODIFIER,
	PS_D_SYMBOL_OP_MODIFIER =>
		XX_PS_D_SYMBOL_OP_MODIFIER,
	PS_G_SYMBOL_OP_MODIFIER =>
		PS_G_SYMBOL_OP_MODIFIER,
	PS_QUESTION_MK_OP_MODIFIER =>
		PS_QUESTION_MK_OP_MODIFIER
	);

Page_13_12_16_1: ENTITY ALD_13_12_16_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DOT_NOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_NOT_A_DOT_8_OP_MOD,
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD,
	PS_B_NOT_A_DOT_NOT_8_OP_MOD =>
		PS_B_NOT_A_DOT_NOT_8_OP_MOD,
	PS_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_1_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_NOT_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_1_OP_MOD,
	PS_B_DOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_A_DOT_8_OP_MOD,
	PS_EXCLAM_MK_OP_MODIFIER =>
		XX_PS_EXCLAM_MK_OP_MODIFIER,
	MS_EXCLAM_MK_OP_MODIFIER =>
		MS_EXCLAM_MK_OP_MODIFIER,
	PS_K_SYMBOL_OP_MODIFIER =>
		PS_K_SYMBOL_OP_MODIFIER,
	MS_K_SYMBOL_OP_MODIFIER =>
		MS_K_SYMBOL_OP_MODIFIER,
	MS_P_SYMBOL_OP_MODIFIER =>
		MS_P_SYMBOL_OP_MODIFIER,
	PS_L_SYMBOL_OP_MODIFIER =>
		XX_PS_L_SYMBOL_OP_MODIFIER,
	PS_P_SYMBOL_OP_MODIFIER =>
		PS_P_SYMBOL_OP_MODIFIER,
	MS_GROUP_MARK_OP_MODIFIER =>
		MS_GROUP_MARK_OP_MODIFIER
	);

Page_13_12_17_1: ENTITY ALD_13_12_17_1_OP_MODIFIER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DOT_NOT_A_DOT_8_OP_MOD =>
		PS_B_DOT_NOT_A_DOT_8_OP_MOD,
	PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_NOT_8_OP_MOD,
	PS_4_DOT_2_DOT_1_OP_MOD =>
		XX_PS_4_DOT_2_DOT_1_OP_MOD,
	PS_OP_MOD_REG_NOT_C_BIT =>
		XX_PS_OP_MOD_REG_NOT_C_BIT,
	PS_NOT_B_DOT_A_DOT_8_OP_MOD =>
		PS_NOT_B_DOT_A_DOT_8_OP_MOD,
	PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_NOT_1_OP_MOD,
	PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD =>
		XX_PS_NOT_B_DOT_NOT_A_DOT_NOT_8_OP_MOD,
	PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_NOT_2_DOT_1_OP_MOD,
	PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD =>
		XX_PS_NOT_4_DOT_2_DOT_NOT_1_OP_MOD,
	MS_E_CH_UNOVLP_IN_PROCESS =>
		MS_E_CH_UNOVLP_IN_PROCESS,
	MS_F_CH_UNOVLP_IN_PROCESS =>
		MS_F_CH_UNOVLP_IN_PROCESS,
	PS_ASTERISK_OP_MODIFIER =>
		XX_PS_ASTERISK_OP_MODIFIER,
	MS_ASTERISK_OP_MODIFIER =>
		MS_ASTERISK_OP_MODIFIER,
	PS_X_SYMBOL_OP_MODIFIER =>
		PS_X_SYMBOL_OP_MODIFIER,
	MS_X_SYMBOL_OP_MODIFIER =>
		MS_X_SYMBOL_OP_MODIFIER,
	PS_Y_SYMBOL_OP_MODIFIER =>
		PS_Y_SYMBOL_OP_MODIFIER,
	PS_ONE_SYMBOL_OP_MODIFIER =>
		XX_PS_ONE_SYMBOL_OP_MODIFIER,
	PS_TWO_SYMBOL_OP_MODIFIER =>
		XX_PS_TWO_SYMBOL_OP_MODIFIER,
	PS_X_SYMBOL_OP_MOD_GATED =>
		PS_X_SYMBOL_OP_MOD_GATED,
	MS_X_SYMBOL_OP_MOD_GATED =>
		MS_X_SYMBOL_OP_MOD_GATED
	);

Page_13_12_18_1: ENTITY ALD_13_12_18_1_OP_MODIFIER_DECODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_DOLLAR_SIGN_SYM_OP_MODIFIER =>
		MS_DOLLAR_SIGN_SYM_OP_MODIFIER,
	MS_R_SYMBOL_OP_MODIFIER =>
		MS_R_SYMBOL_OP_MODIFIER,
	MS_1401_READ_TRIGGER =>
		MS_1401_READ_TRIGGER,
	PS_R_OR_DOLL_SGN_OP_MOD_STAR_SIF =>
		PS_R_OR_DOLL_SGN_OP_MOD_STAR_SIF,
	PS_R_OR_DOLL_SGN_OP_MOD_STAR_SIF_JRJ =>
		PS_R_OR_DOLL_SGN_OP_MOD_STAR_SIF_JRJ,
	MS_Q_SYMBOL_OP_MODIFIER =>
		MS_Q_SYMBOL_OP_MODIFIER,
	MS_V_SYMBOL_OP_MODIFIER =>
		MS_V_SYMBOL_OP_MODIFIER,
	MS_W_SYMBOL_OP_MODIFIER =>
		MS_W_SYMBOL_OP_MODIFIER,
	MS_X_SYMBOL_OP_MODIFIER =>
		MS_X_SYMBOL_OP_MODIFIER,
	PS_W_OR_X_SYMBOL_OP_MOD_STAR_SIF =>
		PS_W_OR_X_SYMBOL_OP_MOD_STAR_SIF,
	PS_W_OR_X_SYMBOL_OP_MOD_STAR_SIF_JRJ =>
		PS_W_OR_X_SYMBOL_OP_MOD_STAR_SIF_JRJ,
	MS_1401_PRINT_TRIGGER =>
		MS_1401_PRINT_TRIGGER,
	MS_1401_PUNCH_TRIGGER =>
		MS_1401_PUNCH_TRIGGER,
	PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD =>
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	MS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		MS_Q_OR_V_SYMBOL_OP_MODIFIER,
	PS_W_OR_X_SYMBOL_OP_MODIFIER =>
		PS_W_OR_X_SYMBOL_OP_MODIFIER
	);

Page_13_13_01_1: ENTITY ALD_13_13_01_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_RESET_ADD_OP_CODE =>
		PS_RESET_ADD_OP_CODE,
	MS_RESET_ADD_OP_CODE =>
		MS_RESET_ADD_OP_CODE,
	PS_RESET_SUBT_OP_CODE =>
		PS_RESET_SUBT_OP_CODE,
	MS_RESET_SUBT_OP_CODE =>
		MS_RESET_SUBT_OP_CODE,
	PS_ADD_OP_CODE =>
		PS_ADD_OP_CODE,
	MS_ADD_OP_CODE =>
		MS_ADD_OP_CODE,
	PS_SUBT_OP_CODE =>
		PS_SUBT_OP_CODE,
	MS_SUBT_OP_CODE =>
		MS_SUBT_OP_CODE
	);

Page_13_13_02_1: ENTITY ALD_13_13_02_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	MS_MPLY_OP_CODE =>
		MS_MPLY_OP_CODE,
	PS_DIV_OP_CODE =>
		PS_DIV_OP_CODE,
	MS_DIV_OP_CODE =>
		MS_DIV_OP_CODE,
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	MS_EDIT_OP_CODE =>
		MS_EDIT_OP_CODE
	);

Page_13_13_03_1: ENTITY ALD_13_13_03_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	MS_MOVE_ZERO_SUP_OP_CODE =>
		MS_MOVE_ZERO_SUP_OP_CODE,
	PS_BIT_TEST_BRANCH_OP_CODE =>
		PS_BIT_TEST_BRANCH_OP_CODE,
	MS_BIT_TEST_BRANCH_OP_CODE =>
		MS_BIT_TEST_BRANCH_OP_CODE,
	PS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		PS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	MS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		MS_ZN_OR_WM_TST_BRANCH_OP_CODE
	);

Page_13_13_04_1: ENTITY ALD_13_13_04_1_COMMON_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	PS_OP_REG_COM_NOT_C_BIT =>
		PS_OP_REG_COM_NOT_C_BIT,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_SET_WORD_MARK_OP_CODE =>
		PS_SET_WORD_MARK_OP_CODE,
	MS_SET_WORD_MARK_OP_CODE =>
		MS_SET_WORD_MARK_OP_CODE,
	PS_CLEAR_WORD_MARK_OP_CODE =>
		PS_CLEAR_WORD_MARK_OP_CODE,
	MS_CLEAR_WORD_MARK_OP_CODE =>
		MS_CLEAR_WORD_MARK_OP_CODE,
	PS_STOP_DOT_BRANCH_OP_CODE =>
		PS_STOP_DOT_BRANCH_OP_CODE,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE
	);

Page_13_13_05_1: ENTITY ALD_13_13_05_1_ARS_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	MS_1401_DATA_MOVE_OP =>
		MS_1401_DATA_MOVE_OP,
	PS_OP_REG_ARS_NOT_C_BIT =>
		XX_PS_OP_REG_ARS_NOT_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	MS_1401_CHAR_TEST_OP_CODE =>
		MS_1401_CHAR_TEST_OP_CODE,
	PS_OP_REG_ARS_C_BIT =>
		XX_PS_OP_REG_ARS_C_BIT,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	MS_1401_COND_TEST_OP_CODE =>
		MS_1401_COND_TEST_OP_CODE,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_COND_TEST_BRANCH_OP_CODE =>
		XX_MS_COND_TEST_BRANCH_OP_CODE,
	PS_COND_TEST_BRANCH_OP_CODE =>
		PS_COND_TEST_BRANCH_OP_CODE
	);

Page_13_13_06_1: ENTITY ALD_13_13_06_1_ARS_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_ARS_C_BIT =>
		XX_PS_OP_REG_ARS_C_BIT,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	MS_1401_I_O_MOVE_OP =>
		MS_1401_I_O_MOVE_OP,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	MS_1401_I_O_LOAD_OP =>
		MS_1401_I_O_LOAD_OP,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	PS_OP_REG_ARS_NOT_C_BIT =>
		XX_PS_OP_REG_ARS_NOT_C_BIT,
	MS_1401_M_OP_CODE =>
		MS_1401_M_OP_CODE,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	MS_1401_L_OP_CODE =>
		MS_1401_L_OP_CODE,
	MS_I_O_MOVE_OP_CODE =>
		MS_I_O_MOVE_OP_CODE,
	PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE =>
		PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE,
	MS_I_O_LOAD_OP_CODE =>
		MS_I_O_LOAD_OP_CODE,
	PS_I_O_LOAD_OP_CODE =>
		PS_I_O_LOAD_OP_CODE,
	PS_ANY_M_OR_L_OR_U_OP =>
		PS_ANY_M_OR_L_OR_U_OP,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	MS_BRANCH_ON_STATUS_CH_1 =>
		MS_BRANCH_ON_STATUS_CH_1
	);

Page_13_13_07_1: ENTITY ALD_13_13_07_1_ARS_OP_DECODE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_ARS_C_BIT =>
		XX_PS_OP_REG_ARS_C_BIT,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_REG_ARS_NOT_C_BIT =>
		XX_PS_OP_REG_ARS_NOT_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_BRANCH_ON_STATUS_CH_2 =>
		PS_BRANCH_ON_STATUS_CH_2,
	MS_BRANCH_ON_STATUS_CH_2 =>
		MS_BRANCH_ON_STATUS_CH_2,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE
	);

Page_13_13_08_1: ENTITY ALD_13_13_08_1_ARS_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_REG_ARS_NOT_C_BIT =>
		XX_PS_OP_REG_ARS_NOT_C_BIT,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_REG_COM_C_BIT =>
		PS_OP_REG_COM_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_NOT_1_B,
	PS_ARS_NO_OP =>
		PS_ARS_NO_OP,
	PS_E_CH_STACKER_SEL_OP_CODE =>
		PS_E_CH_STACKER_SEL_OP_CODE,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	PS_E_CH_FORMS_CTRL_OP_CODE =>
		PS_E_CH_FORMS_CTRL_OP_CODE,
	MS_E_CH_FORMS_CTRL_OP_CODE =>
		MS_E_CH_FORMS_CTRL_OP_CODE
	);

Page_13_13_09_1: ENTITY ALD_13_13_09_1_1401_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_4_DOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_2_DOT_1_B,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	MS_I_O_PERCENT_LATCH =>
		MS_I_O_PERCENT_LATCH,
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_I_O_PERCENT_LATCH =>
		PS_I_O_PERCENT_LATCH,
	PS_1401_D_OR_P_OR_Y_OP_CODES =>
		PS_1401_D_OR_P_OR_Y_OP_CODES,
	MS_1401_Y_OP_CODE =>
		MS_1401_Y_OP_CODE,
	MS_1401_DATA_MOVE_OP =>
		MS_1401_DATA_MOVE_OP,
	PS_1401_DATA_MOVE_OP_CODES =>
		PS_1401_DATA_MOVE_OP_CODES,
	PS_1401_P_OP_CODE =>
		PS_1401_P_OP_CODE,
	MS_1401_D_OP_CODE =>
		MS_1401_D_OP_CODE,
	MS_1401_M_OP_CODE =>
		MS_1401_M_OP_CODE,
	PS_1401_L_NOT_PERCENT_OP_CODE =>
		PS_1401_L_NOT_PERCENT_OP_CODE,
	MS_1401_L_OP_CODE =>
		MS_1401_L_OP_CODE,
	MS_1401_I_O_MOVE_OP =>
		MS_1401_I_O_MOVE_OP,
	MS_1401_I_O_LOAD_OP =>
		MS_1401_I_O_LOAD_OP
	);

Page_13_13_10_1: ENTITY ALD_13_13_10_1_1401_OP_DECODE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	MS_I_RING_4_TIME =>
		MS_I_RING_4_TIME,
	MS_I_RING_11_TIME =>
		MS_I_RING_11_TIME,
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B =>
		PS_OP_DCDR_B_DOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B =>
		PS_OP_DCDR_NOT_4_DOT_2_DOT_1_B,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_OP_DCDR_B_DOT_A_DOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_A_DOT_8_B,
	MS_1401_COND_TEST_OP_CODE =>
		MS_1401_COND_TEST_OP_CODE,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	MS_1401_CHAR_TEST_OP_CODE =>
		MS_1401_CHAR_TEST_OP_CODE,
	MS_1401_B_OP_CODE =>
		MS_1401_B_OP_CODE,
	PS_1401_POUND_SIGN_OP_CODE =>
		PS_1401_POUND_SIGN_OP_CODE,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_1401_STORE_A_AR_OP_CODE =>
		MS_1401_STORE_A_AR_OP_CODE,
	PS_1401_STORE_A_AR_OP_CODE =>
		PS_1401_STORE_A_AR_OP_CODE,
	MS_1401_STORE_B_AR_OP_CODE =>
		MS_1401_STORE_B_AR_OP_CODE
	);

Page_13_13_11_1: ENTITY ALD_13_13_11_1_1401_OP_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_1401_NOT_C_BIT =>
		PS_OP_REG_1401_NOT_C_BIT,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B =>
		PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_8_B,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_NOT_1_B,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_OP_REG_1401_C_BIT =>
		PS_OP_REG_1401_C_BIT,
	PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B =>
		XX_PS_OP_DCDR_NOT_4_DOT_NOT_2_DOT_1_B,
	PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_B_DOT_NOT_A_DOT_NOT_8_B,
	PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B =>
		PS_OP_DCDR_4_DOT_NOT_2_DOT_1_B,
	PS_OP_REG_2_BIT =>
		PS_OP_REG_2_BIT,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B =>
		XX_PS_OP_DCDR_NOT_B_DOT_NOT_A_DOT_NOT_8_B,
	MS_E_CH_FORMS_CTRL_OP_CODE =>
		MS_E_CH_FORMS_CTRL_OP_CODE,
	MS_1401_COND_TEST_OP_CODE =>
		MS_1401_COND_TEST_OP_CODE,
	MS_1401_NO_OP_DOT_LIROC =>
		MS_1401_NO_OP_DOT_LIROC,
	PS_1401_I_RING_8_BRANCH_OPS =>
		PS_1401_I_RING_8_BRANCH_OPS,
	PS_1401_I_RING_9_BRANCH_OPS =>
		PS_1401_I_RING_9_BRANCH_OPS,
	PS_1401_CARD_OR_PRINT_OP_CODE =>
		PS_1401_CARD_OR_PRINT_OP_CODE,
	PS_1401_NO_EXE_CY_BRANCH_OPS =>
		PS_1401_NO_EXE_CY_BRANCH_OPS,
	MS_1401_CARD_OR_PRINT_OP_CODE =>
		MS_1401_CARD_OR_PRINT_OP_CODE
	);

Page_13_14_01_1: ENTITY ALD_13_14_01_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_SUBT_OP_CODE =>
		MS_RESET_SUBT_OP_CODE,
	MS_RESET_ADD_OP_CODE =>
		MS_RESET_ADD_OP_CODE,
	MS_SUBT_OP_CODE =>
		MS_SUBT_OP_CODE,
	MS_ADD_OP_CODE =>
		MS_ADD_OP_CODE,
	MS_MPLY_OP_CODE =>
		MS_MPLY_OP_CODE,
	MS_DIV_OP_CODE =>
		MS_DIV_OP_CODE,
	MS_RESET_TYPE_OP_CODES =>
		MS_RESET_TYPE_OP_CODES,
	PS_RESET_TYPE_OP_CODES =>
		PS_RESET_TYPE_OP_CODES,
	MS_ADD_OR_SUBT_OP_CODES =>
		MS_ADD_OR_SUBT_OP_CODES,
	PS_ADD_OR_SUBT_OP_CODES =>
		PS_ADD_OR_SUBT_OP_CODES,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES
	);

Page_13_14_02_1: ENTITY ALD_13_14_02_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_RESET_TYPE_OP_CODES =>
		MS_RESET_TYPE_OP_CODES,
	MS_ADD_OR_SUBT_OP_CODES =>
		MS_ADD_OR_SUBT_OP_CODES,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES
	);

Page_13_14_03_1: ENTITY ALD_13_14_03_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_EDIT_OP_CODE =>
		MS_EDIT_OP_CODE,
	MS_MOVE_ZERO_SUP_OP_CODE =>
		MS_MOVE_ZERO_SUP_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	PS_E_OR_Z_OP_CODES =>
		PS_E_OR_Z_OP_CODES,
	MS_COMPARE_TYPE_OP_CODES =>
		MS_COMPARE_TYPE_OP_CODES,
	PS_COMPARE_TYPE_OP_CODES =>
		PS_COMPARE_TYPE_OP_CODES,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES
	);

Page_13_14_04_1: ENTITY ALD_13_14_04_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_O_MOVE_OP_CODE =>
		MS_I_O_MOVE_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_I_O_LOAD_OP_CODE =>
		MS_I_O_LOAD_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS =>
		MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_ARS_L_OR_M_OR_T_OP_CODES =>
		MS_ARS_L_OR_M_OR_T_OP_CODES,
	MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS =>
		MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS,
	PS_NO_BRANCH_OP_CODES =>
		PS_NO_BRANCH_OP_CODES
	);

Page_13_14_05_1: ENTITY ALD_13_14_05_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SET_WORD_MARK_OP_CODE =>
		MS_SET_WORD_MARK_OP_CODE,
	MS_CLEAR_WORD_MARK_OP_CODE =>
		MS_CLEAR_WORD_MARK_OP_CODE,
	MS_I_O_MOVE_OP_CODE =>
		MS_I_O_MOVE_OP_CODE,
	MS_I_O_LOAD_OP_CODE =>
		MS_I_O_LOAD_OP_CODE,
	MS_1401_STORE_A_AR_OP_CODE =>
		MS_1401_STORE_A_AR_OP_CODE,
	MS_1401_STORE_B_AR_OP_CODE =>
		MS_1401_STORE_B_AR_OP_CODE,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	MS_M_OR_L_OP_CODES =>
		MS_M_OR_L_OP_CODES,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	MS_1401_STORE_AR_OP_CODES =>
		MS_1401_STORE_AR_OP_CODES,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES
	);

Page_13_14_06_1: ENTITY ALD_13_14_06_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS =>
		MS_ADD_TYPE_OR_MLP_OR_DIV_OR_E_OR_Z_OR_C_OPS,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_1401_STORE_AR_OP_CODES =>
		MS_1401_STORE_AR_OP_CODES,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	PS_1ST_SCAN_FIRST_OP_CODES =>
		PS_1ST_SCAN_FIRST_OP_CODES,
	MS_1401_LB_OR_H_OR_Q_OP_CODES =>
		MS_1401_LB_OR_H_OR_Q_OP_CODES,
	PS_A_CY_FIRST_OP_CODES =>
		PS_A_CY_FIRST_OP_CODES,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE
	);

Page_13_14_07_1: ENTITY ALD_13_14_07_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_1401_LB_OR_H_OR_Q_OP_CODES =>
		MS_1401_LB_OR_H_OR_Q_OP_CODES,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	MS_1401_CARD_OR_PRINT_OP_CODE =>
		MS_1401_CARD_OR_PRINT_OP_CODE,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ,
	PS_B_CY_FIRST_OP_CODES =>
		PS_B_CY_FIRST_OP_CODES,
	PS_A_REG_TO_A_CH_ON_B_CY_OPS =>
		PS_A_REG_TO_A_CH_ON_B_CY_OPS,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	PS_OP_MOD_TO_A_CH_ON_B_CY_OPS =>
		PS_OP_MOD_TO_A_CH_ON_B_CY_OPS,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES
	);

Page_13_14_08_1: ENTITY ALD_13_14_08_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		MS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES,
	MS_COND_TEST_BRANCH_OP_CODE =>
		XX_MS_COND_TEST_BRANCH_OP_CODE,
	MS_BRANCH_ON_STATUS_CH_1 =>
		MS_BRANCH_ON_STATUS_CH_1,
	MS_BRANCH_ON_STATUS_CH_2 =>
		MS_BRANCH_ON_STATUS_CH_2,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	MS_I_OR_O_OP_CODES_STAR_12_19 =>
		MS_I_OR_O_OP_CODES_STAR_12_19,
	MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS =>
		MS_ADD_TYPE_OR_MPL_OR_DIV_OR_E_OR_Z_OPS,
	PS_LOAD_MEM_ON_B_CY_OP_CODES =>
		PS_LOAD_MEM_ON_B_CY_OP_CODES,
	PS_REGEN_MEM_ON_B_CY_OP_CODES =>
		PS_REGEN_MEM_ON_B_CY_OP_CODES,
	PS_STOP_AT_H_ON_B_CYCLE_OPS =>
		PS_STOP_AT_H_ON_B_CYCLE_OPS,
	PS_STOP_AT_F_ON_B_CY_OPS =>
		PS_STOP_AT_F_ON_B_CY_OPS,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ
	);

Page_13_14_09_1: ENTITY ALD_13_14_09_1_OP_CODE_GROUPING_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_TYPE_OP_CODES =>
		MS_RESET_TYPE_OP_CODES,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_1401_POUND_SIGN_OP_CODE =>
		MS_1401_POUND_SIGN_OP_CODE,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_COMPARE_OP_CODE =>
		MS_COMPARE_OP_CODE,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_1401_STORE_AR_OP_CODES =>
		MS_1401_STORE_AR_OP_CODES,
	PS_STOP_AT_F_ON_B_CY_OP_CODES =>
		PS_STOP_AT_F_ON_B_CY_OP_CODES,
	PS_STOP_AT_J_ON_B_CY_OP_CODES =>
		PS_STOP_AT_J_ON_B_CY_OP_CODES,
	MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS =>
		MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS,
	PS_RO_B_AR_ON_SCAN_B_CY_OPS =>
		PS_RO_B_AR_ON_SCAN_B_CY_OPS,
	PS_READ_OUT_AAR_ON_A_CY_OPS =>
		PS_READ_OUT_AAR_ON_A_CY_OPS
	);

Page_13_14_10_1: ENTITY ALD_13_14_10_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_M_OR_L_OP_CODES =>
		MS_M_OR_L_OP_CODES,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_PERCENT_TYPE_OP_CODES =>
		MS_PERCENT_TYPE_OP_CODES,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_NOT_PERCENT_TYPE_OP_CODES =>
		MS_NOT_PERCENT_TYPE_OP_CODES,
	PS_NOT_PERCENT_TYPE_OP_CODES =>
		PS_NOT_PERCENT_TYPE_OP_CODES,
	MS_1_ADDR_PLUS_MOD_OP_CODES =>
		MS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_1_ADDR_PLUS_MOD_OP_CODES =>
		PS_1_ADDR_PLUS_MOD_OP_CODES
	);

Page_13_14_11_1: ENTITY ALD_13_14_11_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_BIT_TEST_BRANCH_OP_CODE =>
		MS_BIT_TEST_BRANCH_OP_CODE,
	MS_ZN_OR_WM_TST_BRANCH_OP_CODE =>
		MS_ZN_OR_WM_TST_BRANCH_OP_CODE,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_ARS_L_OR_M_OR_T_OP_CODES =>
		MS_ARS_L_OR_M_OR_T_OP_CODES,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	PS_2_ADDR_NO_MOD_OP_CODES =>
		PS_2_ADDR_NO_MOD_OP_CODES,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	PS_2_ADDR_PLUS_MOD_OP_CODES =>
		PS_2_ADDR_PLUS_MOD_OP_CODES
	);

Page_13_14_12_1: ENTITY ALD_13_14_12_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_W_OR_V_OR_CLEAR_OP_CODES =>
		MS_W_OR_V_OR_CLEAR_OP_CODES,
	MS_ARS_L_OR_M_OR_T_OP_CODES =>
		MS_ARS_L_OR_M_OR_T_OP_CODES,
	MS_COMMON_OP_CODE_GROUPING =>
		MS_COMMON_OP_CODE_GROUPING,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	MS_PERCENT_TYPE_OP_CODES =>
		MS_PERCENT_TYPE_OP_CODES,
	MS_NOT_PERCENT_TYPE_OP_CODES =>
		MS_NOT_PERCENT_TYPE_OP_CODES,
	MS_E_CH_2_CHAR_OP_CODES_STAR_1414_STAR =>
		MS_E_CH_2_CHAR_OP_CODES_STAR_1414_STAR,
	PS_P_OR_Q_2_CHAR_OP_1412_19 =>
		PS_P_OR_Q_2_CHAR_OP_1412_19,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	MS_E_CH_FORMS_CTRL_OP_CODE =>
		MS_E_CH_FORMS_CTRL_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_COND_TEST_BRANCH_OP_CODE =>
		XX_MS_COND_TEST_BRANCH_OP_CODE,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS =>
		MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS,
	PS_TWO_ADDRESS_OP_CODES =>
		PS_TWO_ADDRESS_OP_CODES,
	MS_TWO_ADDRESS_OP_CODES =>
		MS_TWO_ADDRESS_OP_CODES,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_ADDR_TYPE_OP_CODES =>
		PS_ADDR_TYPE_OP_CODES,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		MS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_C_CYCLE_OP_CODES =>
		PS_C_CYCLE_OP_CODES,
	PS_NO_C_OR_D_CYCLE_OP_CODES =>
		PS_NO_C_OR_D_CYCLE_OP_CODES
	);

Page_13_14_13_1: ENTITY ALD_13_14_13_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS =>
		MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS,
	MS_CHAR_TEST_BRANCH_OP_CODE =>
		MS_CHAR_TEST_BRANCH_OP_CODE,
	MS_ARS_D_OR_T_OP_CODES =>
		MS_ARS_D_OR_T_OP_CODES,
	MS_PERCENT_TYPE_OP_CODES =>
		MS_PERCENT_TYPE_OP_CODES,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	PS_NO_D_CY_AT_I_RING_6_OPS =>
		PS_NO_D_CY_AT_I_RING_6_OPS,
	PS_NO_INDEX_ON_1ST_ADDR_OPS =>
		PS_NO_INDEX_ON_1ST_ADDR_OPS,
	MS_NO_INDEX_ON_1ST_ADDR_OPS =>
		MS_NO_INDEX_ON_1ST_ADDR_OPS
	);

Page_13_14_14_1: ENTITY ALD_13_14_14_1_OP_CODE_GROUPING
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_CLEAR_OP_CODE =>
		MS_CLEAR_OP_CODE,
	MS_ADD_TYPE_OP_CODES =>
		MS_ADD_TYPE_OP_CODES,
	MS_WORD_MARK_OP_CODES =>
		MS_WORD_MARK_OP_CODES,
	MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ =>
		MS_J_OR_R_OR_X_I_OR_O_OP_CODES_JRJ,
	MS_COMPARE_TYPE_OP_CODES =>
		MS_COMPARE_TYPE_OP_CODES,
	MS_W_OR_V_OP_CODES =>
		MS_W_OR_V_OP_CODES,
	MS_NO_INDEX_ON_1ST_ADDR_OPS =>
		MS_NO_INDEX_ON_1ST_ADDR_OPS,
	MS_DATA_MOVE_OP_CODE =>
		MS_DATA_MOVE_OP_CODE,
	MS_MPLY_OR_DIV_OP_CODES =>
		MS_MPLY_OR_DIV_OP_CODES,
	MS_E_OR_Z_OP_CODES =>
		MS_E_OR_Z_OP_CODES,
	MS_STOP_DOT_BRANCH_OP_CODE =>
		MS_STOP_DOT_BRANCH_OP_CODE,
	MS_TABLE_SEARCH_OP_CODE =>
		MS_TABLE_SEARCH_OP_CODE,
	MS_E_CH_2_CHAR_ONLY_OP_CODES =>
		MS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_1401_M_OP_CODE =>
		MS_1401_M_OP_CODE,
	MS_1401_L_OP_CODE =>
		MS_1401_L_OP_CODE,
	MS_1401_STORE_AR_OP_CODES =>
		MS_1401_STORE_AR_OP_CODES,
	PS_ADDR_DOUBLE_OP_CODES =>
		PS_ADDR_DOUBLE_OP_CODES,
	MS_NOT_ADDR_DBL_OP_CODES =>
		MS_NOT_ADDR_DBL_OP_CODES
	);

Page_13_42_10_1: ENTITY ALD_13_42_10_1_CPU_CONSOLE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CLOCK_STOPPED =>
		XX_PS_CLOCK_STOPPED,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_NO_LAST_GATE =>
		MS_NO_LAST_GATE,
	MS_LOGIC_GATE_W =>
		MS_LOGIC_GATE_W,
	MS_LAST_LOGIC_GATE_1 =>
		MS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_R =>
		MS_LOGIC_GATE_R,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_STOP_KEY_LATCH =>
		MS_STOP_KEY_LATCH,
	MS_1401_COND_TEST_OP_CODE =>
		MS_1401_COND_TEST_OP_CODE,
	MS_STORAGE_SCAN_LOAD =>
		MS_STORAGE_SCAN_LOAD,
	PS_MASTER_ERROR =>
		XX_PS_MASTER_ERROR,
	PS_CONS_STOP_PRINT_COMPLETE =>
		PS_CONS_STOP_PRINT_COMPLETE,
	M36_VOLTS =>
		M36_VOLTS,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	MS_LAST_EX_DOT_NEXT_TO_LAST =>
		MS_LAST_EX_DOT_NEXT_TO_LAST,
	MS_I_O_LAST_EX_DOT_Z =>
		MS_I_O_LAST_EX_DOT_Z,
	SWITCH_ROT_CHECK_CTRL_DK2 =>
		SWITCH_ROT_CHECK_CTRL_DK2,
	MC_CPU_READY_TO_TID =>
		MC_CPU_READY_TO_TID,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	PS_STOPPED_AT_CYCLE_END =>
		PS_STOPPED_AT_CYCLE_END,
	MS_ERROR_RESTART =>
		MS_ERROR_RESTART,
	PS_STOPPED_AT_LAST_EXEC_CYCLE =>
		PS_STOPPED_AT_LAST_EXEC_CYCLE,
	MS_AUTOMATIC_COMPUTER_RESET =>
		MS_AUTOMATIC_COMPUTER_RESET,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	MV_ERROR_CTRL_RESET_DOT_RESTART =>
		MV_ERROR_CTRL_RESET_DOT_RESTART
	);

Page_13_42_11_1: ENTITY ALD_13_42_11_1_E_CH_EX_END_OF_TRAN_DISC_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_INT_END_OF_TRF_DELAYED =>
		PS_E_CH_INT_END_OF_TRF_DELAYED,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	PS_E_CH_2ND_ADDR_TRF =>
		XX_PS_E_CH_2ND_ADDR_TRF,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_E_CH_FILE_ADDR_TRANSFER =>
		MS_E_CH_FILE_ADDR_TRANSFER,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	MC_1301_END_ADDR_TRF_E_CH =>
		MC_1301_END_ADDR_TRF_E_CH,
	PS_E_CH_STROBE_TRIGGER =>
		PS_E_CH_STROBE_TRIGGER,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_E_CH_END_OF_2ND_ADDR_TRF =>
		XX_MS_E_CH_END_OF_2ND_ADDR_TRF,
	MC_BUFFER_END_OF_TRANSFER =>
		MC_BUFFER_END_OF_TRANSFER,
	UNNAMED_26_DOT_00_DOT_01_DOT_0 =>
		UNNAMED_26_DOT_00_DOT_01_DOT_0,
	PS_E_CH_EXT_END_OF_TRF_STAR_1412_19 =>
		PS_E_CH_EXT_END_OF_TRF_STAR_1412_19,
	PS_E_CH_EXT_END_OF_TRF_STAR_SIF =>
		PS_E_CH_EXT_END_OF_TRF_STAR_SIF,
	PS_E_CH_EXT_END_OF_TRF_STAR_1311 =>
		PS_E_CH_EXT_END_OF_TRF_STAR_1311,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_CONS_RELEASE_OR_CANCEL =>
		PS_CONS_RELEASE_OR_CANCEL,
	MC_1405_END_OF_OP_STAR_E_CH =>
		MC_1405_END_OF_OP_STAR_E_CH,
	MC_1301_END_OF_OP_STAR_E_CH =>
		MC_1301_END_OF_OP_STAR_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MC_TAPE_IN_PROCESS =>
		MC_TAPE_IN_PROCESS,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_CONS_MX_32_POS =>
		PS_CONS_MX_32_POS,
	MS_E_CH_READY_BUS =>
		MS_E_CH_READY_BUS,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	PS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	PS_1ST_CLOCK_PULSE_21 =>
		PS_1ST_CLOCK_PULSE_21,
	PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT,
	PS_GATE_OFF_E_CH_EXT_END_OF_TRF =>
		PS_GATE_OFF_E_CH_EXT_END_OF_TRF,
	PS_E_CH_DISCON_LATCH =>
		XX_PS_E_CH_DISCON_LATCH,
	PS_E_CH_DISCON_LATCH_JRJ =>
		PS_E_CH_DISCON_LATCH_JRJ,
	MC_E_CH_DISCON_TO_1301 =>
		MC_E_CH_DISCON_TO_1301,
	MC_E_CH_DISCON_TO_1405 =>
		MC_E_CH_DISCON_TO_1405,
	PS_E_CH_END_ADDR_TRF_STAR_1301_STAR =>
		PS_E_CH_END_ADDR_TRF_STAR_1301_STAR,
	MS_E_CH_EXT_END_OF_TRANSFER =>
		MS_E_CH_EXT_END_OF_TRANSFER,
	PS_E_CH_EXT_END_OF_TRANSFER =>
		PS_E_CH_EXT_END_OF_TRANSFER
	);

Page_13_50_01_1: ENTITY ALD_13_50_01_1_E_CH_PERCENT_COML_AT_I_O_LATC_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_I_RING_3_TIME =>
		XX_PS_I_RING_3_TIME,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_ANY_M_OR_L_OR_U_OP =>
		PS_ANY_M_OR_L_OR_U_OP,
	MS_I_O_LOZENGE_LATCH =>
		MS_I_O_LOZENGE_LATCH,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_I_O_ASTERISK_LATCH =>
		MS_I_O_ASTERISK_LATCH,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_SET_I_O_CH_SEL_REG =>
		PS_SET_I_O_CH_SEL_REG,
	PS_I_O_PERCENT_OR_LOZENGE =>
		PS_I_O_PERCENT_OR_LOZENGE,
	MS_I_O_PERCENT_LATCH =>
		MS_I_O_PERCENT_LATCH,
	PS_I_O_PERCENT_LATCH =>
		PS_I_O_PERCENT_LATCH,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_I_O_COML_AT_LATCH =>
		MS_I_O_COML_AT_LATCH,
	MS_RESET_I_O_CH_SEL_REG =>
		MS_RESET_I_O_CH_SEL_REG,
	MS_PERCENT_OR_COML_AT =>
		MS_PERCENT_OR_COML_AT,
	PS_I_O_COML_AT_LATCH =>
		XX_PS_I_O_COML_AT_LATCH,
	PS_COML_AT_OR_ASTERISK =>
		PS_COML_AT_OR_ASTERISK
	);

Page_13_50_02_1: ENTITY ALD_13_50_02_1_I_O_CHANNEL_SELECT_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_RESET_I_O_CH_SEL_REG =>
		MS_RESET_I_O_CH_SEL_REG,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_SET_I_O_CH_SEL_REG =>
		PS_SET_I_O_CH_SEL_REG,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	MS_I_O_LOZENGE_LATCH =>
		MS_I_O_LOZENGE_LATCH,
	PS_I_O_LOZENGE_LATCH =>
		PS_I_O_LOZENGE_LATCH,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_I_O_ASTERISK_LATCH =>
		MS_I_O_ASTERISK_LATCH,
	PS_I_O_ASTERISK_LATCH =>
		XX_PS_I_O_ASTERISK_LATCH,
	MS_LOZENGE_OR_ASTERISK =>
		MS_LOZENGE_OR_ASTERISK
	);

Page_13_50_03_1: ENTITY ALD_13_50_03_1_I_O_UNIT_SELECTION_E_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_B_BIT,
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_A_BIT,
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
	PS_E_CH_U_SEL_REG_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_2_BIT,
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT,
	PS_E_CH_U_SEL_REG_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_1_BIT,
	PS_E_CH_U_SEL_REG_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_4_BIT,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_E_CH_U_SEL_REG_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_A_BIT,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_E_CH_SELECT_UNIT_1 =>
		PS_E_CH_SELECT_UNIT_1,
	MC_UNIT_1_SELECT_TO_I_O =>
		MC_UNIT_1_SELECT_TO_I_O,
	MS_E_CH_SELECT_UNIT_1 =>
		MS_E_CH_SELECT_UNIT_1,
	PS_E_CH_SELECT_UNIT_2 =>
		PS_E_CH_SELECT_UNIT_2,
	MC_UNIT_2_SELECT_TO_I_O =>
		MC_UNIT_2_SELECT_TO_I_O,
	MS_E_CH_SELECT_UNIT_2 =>
		MS_E_CH_SELECT_UNIT_2,
	MC_UNIT_4_SELECT_TO_I_O =>
		MC_UNIT_4_SELECT_TO_I_O,
	MS_E_CH_SELECT_UNIT_4 =>
		MS_E_CH_SELECT_UNIT_4,
	PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT,
	PS_E_CH_SELECT_UNIT_T =>
		PS_E_CH_SELECT_UNIT_T,
	MS_E_CH_SELECT_UNIT_T =>
		MS_E_CH_SELECT_UNIT_T,
	PS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	MS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT
	);

Page_13_50_04_1: ENTITY ALD_13_50_04_1_E_CH_UNIT_SELECTION_OPTIONAL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_A_BIT,
	PS_E_CH_U_SEL_REG_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
	PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT =>
		PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT,
	PS_E_CH_U_SEL_REG_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_4_BIT,
	PS_E_CH_U_SEL_REG_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_1_BIT,
	MS_E_CH_SELECT_UNIT_N =>
		MS_E_CH_SELECT_UNIT_N,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
	MS_E_CH_SELECT_UNIT_R =>
		MS_E_CH_SELECT_UNIT_R,
	PS_E_CH_U_SEL_REG_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_B_BIT,
	MS_E_CH_SELECT_UNIT_L =>
		MS_E_CH_SELECT_UNIT_L,
	MS_E_CH_SELECT_UNIT_M =>
		MS_E_CH_SELECT_UNIT_M,
	PS_E_CH_U_SEL_REG_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_2_BIT,
	PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1 =>
		PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1,
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT,
	PS_E_CH_U_SEL_REG_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_8_BIT,
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
	MC_UNIT_8_SEL_TO_I_O =>
		MC_UNIT_8_SEL_TO_I_O,
	PS_E_CH_SELECT_UNIT_8 =>
		PS_E_CH_SELECT_UNIT_8,
	MC_SELECT_UNIT_P =>
		MC_SELECT_UNIT_P,
	PS_E_CH_BUFFER_SELECT =>
		PS_E_CH_BUFFER_SELECT,
	MC_SELECT_UNIT_D =>
		MC_SELECT_UNIT_D,
	MS_E_CH_SELECT_UNIT_K =>
		XX_MS_E_CH_SELECT_UNIT_K,
	MC_SELECT_UNIT_Q =>
		MC_SELECT_UNIT_Q
	);

Page_13_50_05_1: ENTITY ALD_13_50_05_1_I_O_UNIT_SELECTION_OPTIONAL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_8_BIT,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
	PS_E_CH_U_SEL_REG_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_2_BIT,
	PS_E_CH_U_SEL_REG_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_1_BIT,
	PS_E_CH_U_SEL_REG_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT,
	PS_E_CH_U_SEL_REG_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_4_BIT,
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_A_BIT,
	PS_E_CH_U_SEL_REG_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_B_BIT,
	MS_E_CH_SELECT_UNIT_R =>
		MS_E_CH_SELECT_UNIT_R,
	MC_E_CH_SELECT_UNIT_R =>
		MC_E_CH_SELECT_UNIT_R,
	MS_E_CH_SELECT_UNIT_L =>
		MS_E_CH_SELECT_UNIT_L,
	MC_SELECT_UNIT_L =>
		MC_SELECT_UNIT_L,
	MS_E_CH_SELECT_UNIT_M =>
		MS_E_CH_SELECT_UNIT_M,
	MC_E_CH_SELECT_UNIT_M =>
		MC_E_CH_SELECT_UNIT_M,
	MS_E_CH_SELECT_UNIT_N =>
		MS_E_CH_SELECT_UNIT_N,
	MC_SELECT_UNIT_N =>
		MC_SELECT_UNIT_N,
	PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT =>
		PS_E_CH_U_SEL_REG_B_DOT_NOT_A_BIT
	);

Page_13_50_07_1: ENTITY ALD_13_50_07_1_E_CH_UNIT_SELECT_OPTIONAL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_U_SEL_REG_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_A_BIT,
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT,
	PS_E_CH_U_SEL_REG_NOT_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_B_BIT,
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
	PS_E_CH_U_SEL_REG_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
	PS_E_CH_U_SEL_REG_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_4_BIT,
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
	PS_E_CH_U_SEL_REG_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_B_BIT,
	PS_E_CH_U_SEL_REG_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_2_BIT,
	PS_E_CH_ANY_STATUS_ON =>
		PS_E_CH_ANY_STATUS_ON,
	PS_E_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_A_DELAY,
	MS_E_CH_STATUS_SAMPLE_B_DELAY =>
		XX_MS_E_CH_STATUS_SAMPLE_B_DELAY,
	MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON =>
		MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_E_CH_SELECT_TAPE_DATA =>
		MS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1 =>
		PS_E_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1,
	MS_E_CH_SELECT_UNIT_U =>
		MS_E_CH_SELECT_UNIT_U,
	PS_E_CH_SELECT_UNIT_U =>
		PS_E_CH_SELECT_UNIT_U,
	MC_ODD_PARITY_TO_TAPE_STAR_E_CH =>
		MC_ODD_PARITY_TO_TAPE_STAR_E_CH,
	PS_E_CH_SELECT_UNIT_B =>
		PS_E_CH_SELECT_UNIT_B,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	MS_E_CH_SELECT_UNIT_B =>
		MS_E_CH_SELECT_UNIT_B,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	MS_E_CH_SELECT_UNIT_F_A =>
		MS_E_CH_SELECT_UNIT_F_A,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	PS_E_CH_SEL_UNIT_F_LATCHED =>
		PS_E_CH_SEL_UNIT_F_LATCHED,
	MC_UNIT_SEL_F_STAR_E_CH_1301 =>
		MC_UNIT_SEL_F_STAR_E_CH_1301,
	MC_UNIT_SEL_F_STAR_E_CH_1405 =>
		MC_UNIT_SEL_F_STAR_E_CH_1405
	);

Page_13_60_02_1: ENTITY ALD_13_60_02_1_ODD_EVEN_PARITY_MODES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_U =>
		PS_E_CH_SELECT_UNIT_U,
	PS_F_CH_SELECT_UNIT_U =>
		PS_F_CH_SELECT_UNIT_U,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_E_CH_SELECT_ODD_PARITY_UNIT =>
		PS_E_CH_SELECT_ODD_PARITY_UNIT,
	PS_F_CH_SELECT_ODD_PARITY_UNIT =>
		PS_F_CH_SELECT_ODD_PARITY_UNIT,
	PS_EVEN_PARITY_CYCLE =>
		PS_EVEN_PARITY_CYCLE,
	MS_ODD_PARITY_CYCLE =>
		MS_ODD_PARITY_CYCLE
	);

Page_13_60_03_1: ENTITY ALD_13_60_03_1_EVEN_ODD_PARITY_UNIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_SELECT_UNIT_1 =>
		MS_E_CH_SELECT_UNIT_1,
	MS_E_CH_SELECT_UNIT_2 =>
		MS_E_CH_SELECT_UNIT_2,
	MS_E_CH_SELECT_UNIT_4 =>
		MS_E_CH_SELECT_UNIT_4,
	PS_E_CH_BUFFER_SELECT =>
		PS_E_CH_BUFFER_SELECT,
	MS_E_CH_SELECT_UNIT_T =>
		MS_E_CH_SELECT_UNIT_T,
	MS_E_CH_SELECT_UNIT_B =>
		MS_E_CH_SELECT_UNIT_B,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MS_E_CH_SEL_ODD_PARITY_STAR_1412_19 =>
		MS_E_CH_SEL_ODD_PARITY_STAR_1412_19,
	MS_E_CH_SELECT_UNIT_K =>
		XX_MS_E_CH_SELECT_UNIT_K,
	PS_E_CH_SELECT_7_BIT_UNIT_STAR_SIF =>
		PS_E_CH_SELECT_7_BIT_UNIT_STAR_SIF,
	MS_E_CH_SELECT_UNIT_U =>
		MS_E_CH_SELECT_UNIT_U,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	PS_E_CH_SELECT_ANY_BUFFER =>
		PS_E_CH_SELECT_ANY_BUFFER,
	PS_E_CH_SELECT_ODD_PARITY_UNIT =>
		PS_E_CH_SELECT_ODD_PARITY_UNIT,
	PS_E_CH_SELECT_7_BIT_UNIT =>
		PS_E_CH_SELECT_7_BIT_UNIT
	);

Page_13_60_04_1: ENTITY ALD_13_60_04_1_E_CH_IN_PROCESS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_O_COML_AT_LATCH =>
		XX_PS_I_O_COML_AT_LATCH,
	PS_E_CH_NO_STATUS_ON =>
		XX_PS_E_CH_NO_STATUS_ON,
	PS_I_O_PERCENT_LATCH =>
		PS_I_O_PERCENT_LATCH,
	PS_E_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_A_DELAY,
	MS_IN_PROCESS_RESET =>
		MS_IN_PROCESS_RESET,
	MS_E_CH_STATUS_SAMPLE_B_DELAY =>
		XX_MS_E_CH_STATUS_SAMPLE_B_DELAY,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	PS_1ST_I_O_CYCLE_CONTROL =>
		PS_1ST_I_O_CYCLE_CONTROL,
	PS_E_CH_SECOND_SAMPLE_B =>
		XX_PS_E_CH_SECOND_SAMPLE_B,
	MS_E_CH_OVLP_IN_PROCESS =>
		MS_E_CH_OVLP_IN_PROCESS,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	MS_E_CH_UNOVLP_IN_PROCESS =>
		MS_E_CH_UNOVLP_IN_PROCESS,
	PS_E_CH_UNOVLP_IN_PROCESS =>
		XX_PS_E_CH_UNOVLP_IN_PROCESS,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	LAMP_15A1H14 =>
		LAMP_15A1H14,
	LAMP_15A1K14 =>
		LAMP_15A1K14
	);

Page_13_60_05_1: ENTITY ALD_13_60_05_1_MOVE_AND_LOAD_CYCLES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_2ND_ADDR_TRF =>
		XX_PS_E_CH_2ND_ADDR_TRF,
	PS_F_CH_2ND_ADDR_TRF =>
		XX_PS_F_CH_2ND_ADDR_TRF,
	PS_E_CH_MOVE_MODE =>
		PS_E_CH_MOVE_MODE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_F_CH_MOVE_MODE =>
		PS_F_CH_MOVE_MODE,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_E_CH_LOAD_MODE =>
		PS_E_CH_LOAD_MODE,
	MS_E_CH_2ND_ADDR_TRF =>
		MS_E_CH_2ND_ADDR_TRF,
	PS_F_CH_LOAD_MODE =>
		PS_F_CH_LOAD_MODE,
	MS_F_CH_2ND_ADDR_TRF =>
		MS_F_CH_2ND_ADDR_TRF,
	PS_MOVE_CYCLE =>
		PS_MOVE_CYCLE,
	PS_LOAD_CYCLE =>
		PS_LOAD_CYCLE,
	MS_LOAD_CYCLE =>
		MS_LOAD_CYCLE
	);

Page_13_60_06_1: ENTITY ALD_13_60_06_1_INPUT_AND_OUTPUT_CYCLES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_INPUT_CYCLE =>
		PS_INPUT_CYCLE,
	MS_INPUT_CYCLE =>
		MS_INPUT_CYCLE,
	PS_OUTPUT_CYCLE =>
		PS_OUTPUT_CYCLE,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE
	);

Page_13_63_01_1: ENTITY ALD_13_63_01_1_E_CH_END_OF_REC_END_OF_TRANS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_LAST_INPUT_CYCLE =>
		MS_E_CH_LAST_INPUT_CYCLE,
	PS_WRAP_AROUND_CONDITIONS =>
		PS_WRAP_AROUND_CONDITIONS,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_B_CH_GROUP_MARK_DOT_WM =>
		PS_B_CH_GROUP_MARK_DOT_WM,
	MS_W_SYMBOL_OP_MODIFIER =>
		MS_W_SYMBOL_OP_MODIFIER,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_R_SYMBOL_OP_MODIFIER =>
		MS_R_SYMBOL_OP_MODIFIER,
	MS_E_CH_2ND_ADDR_TRF =>
		MS_E_CH_2ND_ADDR_TRF,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	PS_END_OF_RECORD_STAR_1311 =>
		PS_END_OF_RECORD_STAR_1311,
	PS_LOGIC_GATE_F_OR_W =>
		PS_LOGIC_GATE_F_OR_W,
	PS_E_CH_LAST_INPUT_CYCLE =>
		PS_E_CH_LAST_INPUT_CYCLE,
	PS_LOGIC_GATE_W =>
		PS_LOGIC_GATE_W,
	MS_E_CH_END_OF_2ND_ADDR_TRF =>
		XX_MS_E_CH_END_OF_2ND_ADDR_TRF,
	PS_E_CH_SIF_SENSE_OR_CONTROL =>
		PS_E_CH_SIF_SENSE_OR_CONTROL,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_E_CH_STATUS_SAMPLE_A =>
		XX_PS_E_CH_STATUS_SAMPLE_A,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_INT_END_OF_XFER_STAR_1311 =>
		PS_INT_END_OF_XFER_STAR_1311,
	PS_E_CH_EXT_END_OF_TRANSFER =>
		PS_E_CH_EXT_END_OF_TRANSFER,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	PS_E_CH_END_OF_RECORD_LATCH =>
		PS_E_CH_END_OF_RECORD_LATCH,
	MS_E_CH_INT_END_OF_TRANSFER =>
		MS_E_CH_INT_END_OF_TRANSFER,
	PS_E_CH_INT_END_OF_TRANSFER =>
		XX_PS_E_CH_INT_END_OF_TRANSFER
	);

Page_13_63_02_1: ENTITY ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_EXT_END_OF_TRANSFER =>
		PS_E_CH_EXT_END_OF_TRANSFER,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_LOGIC_GATE_C_OR_T =>
		PS_LOGIC_GATE_C_OR_T,
	MS_LOGIC_GATE_B_OR_S =>
		MS_LOGIC_GATE_B_OR_S,
	PS_INPUT_CYCLE =>
		PS_INPUT_CYCLE,
	MS_F_CH_LAST_INPUT_CYCLE =>
		MS_F_CH_LAST_INPUT_CYCLE,
	MS_E_CH_LAST_INPUT_CYCLE =>
		MS_E_CH_LAST_INPUT_CYCLE,
	PS_E_CH_LAST_INPUT_CYCLE =>
		PS_E_CH_LAST_INPUT_CYCLE,
	PS_ANY_LAST_INPUT_CYCLE =>
		PS_ANY_LAST_INPUT_CYCLE,
	MS_ANY_LAST_INPUT_CYCLE =>
		MS_ANY_LAST_INPUT_CYCLE
	);

Page_13_63_03_1: ENTITY ALD_13_63_03_1_E_CH_WRONG_LENGTH_RECORD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E_CH_STROBE_TRIGGER =>
		MS_E_CH_STROBE_TRIGGER,
	PS_PROGRAM_RESET =>
		PS_PROGRAM_RESET,
	MS_E_CH_RESET_CORR_REC_LENGTH =>
		MS_E_CH_RESET_CORR_REC_LENGTH,
	MS_F_OR_K_E_CH_RESET =>
		MS_F_OR_K_E_CH_RESET,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	PS_E_CH_END_OF_RECORD_LATCH =>
		PS_E_CH_END_OF_RECORD_LATCH,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	MS_E_CH_BUSY_BUS =>
		MS_E_CH_BUSY_BUS,
	MS_E_CH_FILE_DOT_NO_TRANSFER_BUS =>
		MS_E_CH_FILE_DOT_NO_TRANSFER_BUS,
	PS_B_CH_GROUP_MARK_DOT_WM =>
		PS_B_CH_GROUP_MARK_DOT_WM,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_E_CH_STATUS_SAMPLE_A =>
		XX_PS_E_CH_STATUS_SAMPLE_A,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		MS_Q_OR_V_SYMBOL_OP_MODIFIER,
	PS_FILE_RING_7_LATCH =>
		PS_FILE_RING_7_LATCH,
	MS_E_CH_CHECK_BUS =>
		MS_E_CH_CHECK_BUS,
	MS_E_CH_UNIT_NUMBER_0 =>
		MS_E_CH_UNIT_NUMBER_0,
	MS_FILE_SET_E_CH_NO_TRANS_B =>
		MS_FILE_SET_E_CH_NO_TRANS_B,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	PS_E_CH_UNIT_NUMBER_0 =>
		PS_E_CH_UNIT_NUMBER_0,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_M_SYMBOL_OP_MODIFIER =>
		MS_M_SYMBOL_OP_MODIFIER,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_E_CH_UNGATED_SAMPLE_A =>
		PS_E_CH_UNGATED_SAMPLE_A,
	PS_E_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_A_DELAY,
	PS_E_CH_ANY_STATUS_ON =>
		PS_E_CH_ANY_STATUS_ON,
	PS_E_CH_CORRECT_LENGTH_RECORD =>
		PS_E_CH_CORRECT_LENGTH_RECORD,
	MS_E_CH_CORRECT_LENGTH_RECORD =>
		MS_E_CH_CORRECT_LENGTH_RECORD,
	MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR =>
		MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR,
	PS_FILE_WRONG_LENGTH_ADDR_CON =>
		PS_FILE_WRONG_LENGTH_ADDR_CON,
	PS_E_CH_WRONG_LENGTH_REC_COND =>
		PS_E_CH_WRONG_LENGTH_REC_COND,
	PS_E_CH_WRONG_LENGTH_RECORD =>
		PS_E_CH_WRONG_LENGTH_RECORD,
	PS_E_CH_WLR_STAR_1311_1401 =>
		PS_E_CH_WLR_STAR_1311_1401,
	MS_E_CH_WRONG_LENGTH_RECORD =>
		MS_E_CH_WRONG_LENGTH_RECORD,
	MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_E_CH =>
		MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_E_CH,
	LAMP_15A1H16 =>
		LAMP_15A1H16
	);

Page_13_64_02_1: ENTITY ALD_13_64_02_1_F_CH_WORD_SEPARATOR_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_C_OR_D =>
		PS_LOGIC_GATE_C_OR_D,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_F_CH_RESET_STAR_1414 =>
		PS_F_CH_RESET_STAR_1414,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_F_CH_RESET_1 =>
		XX_MS_F_CH_RESET_1,
	MS_F_CH_RESET_CORR_REC_LENGTH =>
		MS_F_CH_RESET_CORR_REC_LENGTH
	);

Page_13_64_03_1: ENTITY ALD_13_64_03_1_F_CH_FULL_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_F1_REG_WORD_SEPARATOR =>
		MS_F1_REG_WORD_SEPARATOR,
	PS_F2_REG_WORD_SEPARATOR =>
		PS_F2_REG_WORD_SEPARATOR,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	MS_SET_F1_REG =>
		MS_SET_F1_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_RESET_F2_FULL_LATCH =>
		MS_RESET_F2_FULL_LATCH,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_F1_REG_FULL =>
		PS_F1_REG_FULL,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	PS_F2_REG_FULL =>
		PS_F2_REG_FULL
	);

Page_13_64_04_1: ENTITY ALD_13_64_04_1_F_CH_WORD_SEPARATOR_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_NOT_WORD_SEPARATOR =>
		PS_F_CH_NOT_WORD_SEPARATOR,
	MS_F1_INPUT_WM_BIT =>
		MS_F1_INPUT_WM_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_F_CH_WORD_SEPARATOR_MODE =>
		PS_F_CH_WORD_SEPARATOR_MODE,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_RESET_F2_FULL_LATCH =>
		PS_RESET_F2_FULL_LATCH,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_SET_F2_REG_DELAYED =>
		PS_SET_F2_REG_DELAYED,
	PS_F1_REG_WORD_SEPARATOR =>
		PS_F1_REG_WORD_SEPARATOR,
	MS_F1_REG_WORD_SEPARATOR =>
		MS_F1_REG_WORD_SEPARATOR,
	MS_F2_REG_WORD_SEPARATOR =>
		MS_F2_REG_WORD_SEPARATOR,
	PS_F2_REG_WORD_SEPARATOR =>
		PS_F2_REG_WORD_SEPARATOR
	);

Page_13_64_05_1: ENTITY ALD_13_64_05_1_F_CHANNEL_OPTIONAL_UNIT_SELECT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_8_BIT,
	PS_F_CH_SECOND_SAMPLE_B =>
		XX_PS_F_CH_SECOND_SAMPLE_B,
	PS_F_CH_U_SEL_REG_A_BIT =>
		XX_PS_F_CH_U_SEL_REG_A_BIT,
	PS_F_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_1_BIT,
	PS_F_CH_U_SEL_REG_NOT_B_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_B_BIT,
	PS_F_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_2_BIT,
	PS_F_CH_U_SEL_REG_C_BIT =>
		XX_PS_F_CH_U_SEL_REG_C_BIT,
	PS_F_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_C_BIT,
	PS_F_CH_U_SEL_REG_4_BIT =>
		XX_PS_F_CH_U_SEL_REG_4_BIT,
	PS_F_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_4_BIT,
	PS_F_CH_U_SEL_REG_B_BIT =>
		XX_PS_F_CH_U_SEL_REG_B_BIT,
	PS_F_CH_U_SEL_REG_2_BIT =>
		XX_PS_F_CH_U_SEL_REG_2_BIT,
	PS_F_CH_ANY_STATUS_ON =>
		PS_F_CH_ANY_STATUS_ON,
	PS_F_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_F_CH_STATUS_SAMPLE_A_DELAY,
	MS_F_CH_STATUS_SAMPLE_B_DELAY =>
		MS_F_CH_STATUS_SAMPLE_B_DELAY,
	MS_F_CH_RBCI_ON =>
		MS_F_CH_RBCI_ON,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_F_CH_SELECT_UNIT_U =>
		MS_F_CH_SELECT_UNIT_U,
	PS_F_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1 =>
		PS_F_CH_U_SEL_A_DOT_NOT_8_DOT_NOT_1,
	PS_F_CH_SELECT_UNIT_U =>
		PS_F_CH_SELECT_UNIT_U,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	MS_F_CH_SELECT_TAPE =>
		MS_F_CH_SELECT_TAPE,
	PS_F_CH_SELECT_UNIT_B =>
		PS_F_CH_SELECT_UNIT_B,
	MS_F_CH_SELECT_UNIT_B =>
		MS_F_CH_SELECT_UNIT_B,
	MC_ODD_PARITY_TO_TAPE_STAR_F_CH =>
		MC_ODD_PARITY_TO_TAPE_STAR_F_CH,
	PS_F_CH_SELECT_UNIT_F_LN_2 =>
		XX_PS_F_CH_SELECT_UNIT_F_LN_2,
	PS_F_CH_SELECT_UNIT_F =>
		PS_F_CH_SELECT_UNIT_F,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	MS_F_CH_SELECT_UNIT_F_A =>
		MS_F_CH_SELECT_UNIT_F_A,
	MC_UNIT_SEL_F_F_CH_1301 =>
		MC_UNIT_SEL_F_F_CH_1301,
	MC_UNIT_SELECT_F_STAR_F_CH_1405 =>
		MC_UNIT_SELECT_F_STAR_F_CH_1405,
	PS_F_CH_SEL_UNIT_F_LATCHED =>
		PS_F_CH_SEL_UNIT_F_LATCHED
	);

Page_13_64_07_1: ENTITY ALD_13_64_07_1_COMPUTE_DISABLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CYCLE_REQUIRED =>
		MS_F_CYCLE_REQUIRED,
	MS_F_CH_UNOVLP_IN_PROCESS =>
		MS_F_CH_UNOVLP_IN_PROCESS,
	MS_COMP_DSBLE_F_CH =>
		MS_COMP_DSBLE_F_CH,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_BRANCH_ON_STATUS_CH_2 =>
		PS_BRANCH_ON_STATUS_CH_2,
	PS_F1_REG_FULL =>
		PS_F1_REG_FULL,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_F_CH_INT_END_OF_XFER_DELAYED =>
		PS_F_CH_INT_END_OF_XFER_DELAYED,
	PS_COMP_DISABLE_CYCLE_JRJ =>
		PS_COMP_DISABLE_CYCLE_JRJ
	);

Page_13_64_08_1: ENTITY ALD_13_64_08_1_IN_PROCESS_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_O_LOZENGE_LATCH =>
		PS_I_O_LOZENGE_LATCH,
	PS_F_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_F_CH_STATUS_SAMPLE_A_DELAY,
	PS_F_CH_NO_STATUS_ON =>
		XX_PS_F_CH_NO_STATUS_ON,
	MS_F_CH_STATUS_SAMPLE_B_DELAY =>
		MS_F_CH_STATUS_SAMPLE_B_DELAY,
	MS_IN_PROCESS_RESET =>
		MS_IN_PROCESS_RESET,
	PS_I_O_ASTERISK_LATCH =>
		XX_PS_I_O_ASTERISK_LATCH,
	MS_F_CH_UNOVLP_IN_PROCESS =>
		MS_F_CH_UNOVLP_IN_PROCESS,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		XX_PS_F_CH_UNOVLP_IN_PROCESS,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	LAMP_15A1K15 =>
		LAMP_15A1K15,
	LAMP_15A1H15 =>
		LAMP_15A1H15
	);

Page_13_64_09_1: ENTITY ALD_13_64_09_1_7_8_BIT_EVEN_DD_PARITY_UNIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	MS_F_CH_SELECT_UNIT_B =>
		MS_F_CH_SELECT_UNIT_B,
	PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF =>
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_SIF,
	PS_F_CH_SELECT_ODD_PARITY_STAR_1414 =>
		PS_F_CH_SELECT_ODD_PARITY_STAR_1414,
	PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9 =>
		PS_F_CH_SEL_ODD_PARITY_UNIT_STAR_2_9,
	MS_F_CH_SELECT_UNIT_U =>
		MS_F_CH_SELECT_UNIT_U,
	PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF =>
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_SIF,
	PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414 =>
		PS_F_CH_SELECT_7_BIT_UNIT_STAR_1414,
	PS_F_CH_SELECT_ODD_PARITY_UNIT =>
		PS_F_CH_SELECT_ODD_PARITY_UNIT,
	PS_F_CH_SELECT_7_BIT_UNIT =>
		PS_F_CH_SELECT_7_BIT_UNIT
	);

Page_13_65_01_1: ENTITY ALD_13_65_01_1_1401_ERROR_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_READER_ERROR_LATCH =>
		MS_RESET_READER_ERROR_LATCH,
	PS_1401_READ_TRIGGER =>
		PS_1401_READ_TRIGGER,
	PS_E_CH_CHECK_BUS =>
		PS_E_CH_CHECK_BUS,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MV_1401_MODE =>
		MV_1401_MODE,
	SWITCH_MOM_IO_CHK_RST_PL1 =>
		SWITCH_MOM_IO_CHK_RST_PL1,
	PS_1401_READ_ERROR =>
		PS_1401_READ_ERROR,
	MS_1401_I_O_CHECK_RESET =>
		MS_1401_I_O_CHECK_RESET
	);

Page_13_65_02_1: ENTITY ALD_13_65_02_1_1401_ERROR_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_WLR_STAR_1311_1401 =>
		PS_E_CH_WLR_STAR_1311_1401,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	PS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	PS_E_CH_CHECK_BUS =>
		PS_E_CH_CHECK_BUS,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	PS_FILE_WRONG_LENGTH_ADDR_CON =>
		PS_FILE_WRONG_LENGTH_ADDR_CON,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_E_CH_WRONG_LENGTH_REC_COND =>
		PS_E_CH_WRONG_LENGTH_REC_COND,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	MS_E_CH_READY_BUS =>
		MS_E_CH_READY_BUS,
	PS_E_CH_CONDITION_BUS =>
		PS_E_CH_CONDITION_BUS,
	MC_FILE_INVALID_ADDRESS_1405 =>
		MC_FILE_INVALID_ADDRESS_1405,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_1401_FILE_VALIDITY_CK =>
		PS_1401_FILE_VALIDITY_CK,
	PS_1401_FILE_WRONG_LENG_REC =>
		PS_1401_FILE_WRONG_LENG_REC,
	PS_1401_FILE_ADDR_COMPARE =>
		PS_1401_FILE_ADDR_COMPARE,
	PS_FILE_INVALID_ADDRESS =>
		PS_FILE_INVALID_ADDRESS,
	PS_1401_ANY_FILE_CHECK =>
		PS_1401_ANY_FILE_CHECK,
	PS_FILE_BUSY_LATCH =>
		PS_FILE_BUSY_LATCH
	);

Page_13_65_03_1: ENTITY ALD_13_65_03_1_1401_ERROR_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_RESET_PROCESS_CK_LAT =>
		MS_RESET_PROCESS_CK_LAT,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_1401_PROCESS_CHECK =>
		PS_1401_PROCESS_CHECK
	);

Page_13_65_04_1: ENTITY ALD_13_65_04_1_I_O_STOP_CTL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_DOLLAR_SIGN_SYM_OP_MODIFIER =>
		PS_DOLLAR_SIGN_SYM_OP_MODIFIER,
	MS_1401_READ_TRIGGER =>
		MS_1401_READ_TRIGGER,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_E_CH_UNOVLP_IN_PROCESS =>
		XX_PS_E_CH_UNOVLP_IN_PROCESS,
	MS_E_CH_U_SEL_K_DOT_S_OP_MOD =>
		MS_E_CH_U_SEL_K_DOT_S_OP_MOD,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		XX_PS_F_CH_UNOVLP_IN_PROCESS,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_R_SYMBOL_OP_MODIFIER =>
		XX_PS_R_SYMBOL_OP_MODIFIER,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	MS_F_CH_U_SEL_K_DOT_S_OP_MOD =>
		MS_F_CH_U_SEL_K_DOT_S_OP_MOD,
	PS_I_O_END_OF_STG_STOP_CTRL =>
		PS_I_O_END_OF_STG_STOP_CTRL,
	PS_I_O_GRP_MK_WM_STOP_CTRL =>
		PS_I_O_GRP_MK_WM_STOP_CTRL
	);

Page_13_65_05_1: ENTITY ALD_13_65_05_1_E_CH_STATUS_SAMPLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_E_CH_END_OF_2ND_ADDR_TRF =>
		XX_MS_E_CH_END_OF_2ND_ADDR_TRF,
	PS_E_CH_INT_END_OF_TRANSFER =>
		XX_PS_E_CH_INT_END_OF_TRANSFER,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_E_CH_EXT_END_OF_TRANSFER =>
		PS_E_CH_EXT_END_OF_TRANSFER,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_RECOVER_LATCH_STAR_1311 =>
		MS_RECOVER_LATCH_STAR_1311,
	PS_GT_OFF_E_CH_ST_SPL_DLY =>
		PS_GT_OFF_E_CH_ST_SPL_DLY,
	MS_E_CH_INT_END_OF_XFER_DELAYED =>
		MS_E_CH_INT_END_OF_XFER_DELAYED,
	PS_E_CH_INT_END_OF_TRF_DELAYED =>
		PS_E_CH_INT_END_OF_TRF_DELAYED,
	MS_E_CH_STATUS_SAMPLE_B =>
		MS_E_CH_STATUS_SAMPLE_B,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	PS_E_CH_SECOND_SAMPLE_B =>
		XX_PS_E_CH_SECOND_SAMPLE_B,
	MS_E_CH_STATUS_SAMPLE_B_DELAY =>
		XX_MS_E_CH_STATUS_SAMPLE_B_DELAY,
	PS_E_CH_STATUS_SAMPLE_B_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_B_DELAY
	);

Page_13_65_06_1: ENTITY ALD_13_65_06_1_E_CH_STATUS_SAMPLE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	MS_E_CH_SELECT_UNIT_F_A =>
		MS_E_CH_SELECT_UNIT_F_A,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_E_CH_STATUS_SAMPLE_A =>
		XX_PS_E_CH_STATUS_SAMPLE_A,
	PS_E_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_A_DELAY,
	MS_E_CH_STATUS_SAMPLE_A_DELAY =>
		MS_E_CH_STATUS_SAMPLE_A_DELAY,
	PS_E_CH_UNGATED_SAMPLE_A =>
		PS_E_CH_UNGATED_SAMPLE_A
	);

Page_13_65_07_1: ENTITY ALD_13_65_07_1_I_O_LAST_EXECUTE_CYCLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_COML_AT_OR_ASTERISK =>
		PS_COML_AT_OR_ASTERISK,
	PS_E_CH_ANY_STATUS_ON =>
		PS_E_CH_ANY_STATUS_ON,
	PS_I_O_PERCENT_LATCH =>
		PS_I_O_PERCENT_LATCH,
	MS_FILE_OP_STAR_1405 =>
		MS_FILE_OP_STAR_1405,
	PS_F_CH_ANY_STATUS_ON =>
		PS_F_CH_ANY_STATUS_ON,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	MS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		MS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	MS_1401_CARD_OR_PRINT_OP_CODE =>
		MS_1401_CARD_OR_PRINT_OP_CODE,
	PS_E_CH_UNOVLP_IN_PROCESS =>
		XX_PS_E_CH_UNOVLP_IN_PROCESS,
	PS_I_O_LOZENGE_LATCH =>
		PS_I_O_LOZENGE_LATCH,
	PS_BLOCK_IO_LAST_EXECUTE =>
		PS_BLOCK_IO_LAST_EXECUTE,
	PS_F_CH_STATUS_SAMPLE_B =>
		XX_PS_F_CH_STATUS_SAMPLE_B,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		XX_PS_F_CH_UNOVLP_IN_PROCESS,
	PS_1401_I_O_END =>
		PS_1401_I_O_END,
	MS_1401_BRANCH_LATCH =>
		MS_1401_BRANCH_LATCH,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_LAST_EXECUTE_CYCLE_STAR_I_O =>
		PS_LAST_EXECUTE_CYCLE_STAR_I_O,
	PS_I_O_LAST_EX_CYCLE =>
		PS_I_O_LAST_EX_CYCLE
	);

Page_13_65_08_1: ENTITY ALD_13_65_08_1_1401_ERROR_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_RESET_INQUIRY_ERROR =>
		MS_RESET_INQUIRY_ERROR,
	MS_CONS_CANCEL_KEY_RESET =>
		MS_CONS_CANCEL_KEY_RESET,
	PS_CONSOLE_READ_OP =>
		PS_CONSOLE_READ_OP,
	PS_A_CH_INVALID =>
		PS_A_CH_INVALID,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_CONSOLE_WRITE_OP =>
		PS_CONSOLE_WRITE_OP,
	PS_CONS_DATA_CHECK =>
		PS_CONS_DATA_CHECK,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	PS_1401_INQUIRY_ERROR =>
		PS_1401_INQUIRY_ERROR
	);

Page_13_66_01_1: ENTITY ALD_13_66_01_1_F_CH_CHECK_AND_CONDITION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_STATUS_SAMPLE_A =>
		XX_PS_F_CH_STATUS_SAMPLE_A,
	PS_FILE_OP =>
		PS_FILE_OP,
	MS_F_CH_CON_LAT_SET_STAR_1414_STAR =>
		MS_F_CH_CON_LAT_SET_STAR_1414_STAR,
	MS_FILE_OP =>
		MS_FILE_OP,
	PS_F_CH_READY_BUS =>
		XX_PS_F_CH_READY_BUS,
	MC_1301_ERROR_F_CH =>
		MC_1301_ERROR_F_CH,
	MC_1405_ERROR_F_CH =>
		MC_1405_ERROR_F_CH,
	PS_I_O_CHECK =>
		PS_I_O_CHECK,
	PS_F_CH_CHECK_STAR_SIF =>
		PS_F_CH_CHECK_STAR_SIF,
	MC_TAPE_ERROR =>
		MC_TAPE_ERROR,
	MS_F_CH_SELECT_TAPE =>
		MS_F_CH_SELECT_TAPE,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_F_CH_CHECK_BUS_STAR_1414_STAR =>
		PS_F_CH_CHECK_BUS_STAR_1414_STAR,
	MS_F_CH_BUSY_BUS =>
		MS_F_CH_BUSY_BUS,
	MC_RBC_ERROR_1405_F_CH =>
		MC_RBC_ERROR_1405_F_CH,
	PS_F_CH_CHECK_STAR_1412_19 =>
		PS_F_CH_CHECK_STAR_1412_19,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	PS_F_CH_STATUS_SAMPLE_B =>
		XX_PS_F_CH_STATUS_SAMPLE_B,
	MS_F_CH_COND_LATCH_STAR_SIF =>
		MS_F_CH_COND_LATCH_STAR_SIF,
	TW_RBC_ERROR_1405_F_CH =>
		TW_RBC_ERROR_1405_F_CH,
	MC_1301_F_CH_CONDITION =>
		MC_1301_F_CH_CONDITION,
	MC_1405_CONDITION_F_CH =>
		MC_1405_CONDITION_F_CH,
	MC_SEL_OR_TI_ON_CH_2 =>
		MC_SEL_OR_TI_ON_CH_2,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	PS_F_CH_COND_BUS_STAR_1414_STAR =>
		PS_F_CH_COND_BUS_STAR_1414_STAR,
	MS_SET_F_CH_CON_LATCH_STAR_1414_STAR =>
		MS_SET_F_CH_CON_LATCH_STAR_1414_STAR,
	MS_F_CH_CHECK =>
		XX_MS_F_CH_CHECK,
	MS_F_CH_FILE_SET_CHECK_AT_A =>
		MS_F_CH_FILE_SET_CHECK_AT_A,
	PS_F_CH_CHECK =>
		PS_F_CH_CHECK,
	MS_F_CH_CHECK_BUS =>
		MS_F_CH_CHECK_BUS,
	MS_F_CH_CONDITION =>
		MS_F_CH_CONDITION,
	PS_F_CH_CONDITION =>
		XX_PS_F_CH_CONDITION,
	PS_F_CH_TAPE_INDICATOR =>
		PS_F_CH_TAPE_INDICATOR,
	MS_F_CH_TAPE_INDICATOR =>
		MS_F_CH_TAPE_INDICATOR,
	LAMP_15A1E17 =>
		LAMP_15A1E17,
	LAMP_15A1F17 =>
		LAMP_15A1F17
	);

Page_13_66_02_1: ENTITY ALD_13_66_02_1_F_CH_END_OF_RECORD
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_WRAP_AROUND_CONDITIONS =>
		PS_WRAP_AROUND_CONDITIONS,
	MS_F_CH_LAST_INPUT_CYCLE =>
		MS_F_CH_LAST_INPUT_CYCLE,
	PS_LOGIC_GATE_F_OR_W =>
		PS_LOGIC_GATE_F_OR_W,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_B_CH_GROUP_MARK_DOT_WM =>
		PS_B_CH_GROUP_MARK_DOT_WM,
	MS_W_SYMBOL_OP_MODIFIER =>
		MS_W_SYMBOL_OP_MODIFIER,
	MS_F_CH_2ND_ADDR_TRF =>
		MS_F_CH_2ND_ADDR_TRF,
	MS_R_SYMBOL_OP_MODIFIER =>
		MS_R_SYMBOL_OP_MODIFIER,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	PS_F_CH_SIF_SENSE_OR_CONTROL =>
		PS_F_CH_SIF_SENSE_OR_CONTROL,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_F_CH_STATUS_SAMPLE_A =>
		XX_PS_F_CH_STATUS_SAMPLE_A,
	PS_LOGIC_GATE_W =>
		PS_LOGIC_GATE_W,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF,
	MS_MAR_WRAP_AROUND =>
		MS_MAR_WRAP_AROUND,
	MS_I_O_GRP_MK_END_OF_RECORD =>
		MS_I_O_GRP_MK_END_OF_RECORD,
	MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE =>
		MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE,
	MS_F_CH_OVERLAP_END_OF_RECORD =>
		MS_F_CH_OVERLAP_END_OF_RECORD,
	MS_F_CH_END_OF_RECORD_LATCH =>
		MS_F_CH_END_OF_RECORD_LATCH,
	PS_F_CH_END_OF_RECORD_LATCH =>
		PS_F_CH_END_OF_RECORD_LATCH
	);

Page_13_66_03_1: ENTITY ALD_13_66_03_1_F_CH_END_OF_XFR_LAST_INPUT_CY_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_LOGIC_GATE_F_OR_W =>
		PS_LOGIC_GATE_F_OR_W,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_LOGIC_GATE_C_OR_T =>
		PS_LOGIC_GATE_C_OR_T,
	PS_INPUT_CYCLE =>
		PS_INPUT_CYCLE,
	MS_LOGIC_GATE_B_OR_S =>
		MS_LOGIC_GATE_B_OR_S,
	PS_F_CH_EXT_END_OF_TRANSFER =>
		PS_F_CH_EXT_END_OF_TRANSFER,
	MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE =>
		MS_F_CH_STATUS_SPL_A_DOT_U_OP_CODE,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	MS_MAR_WRAP_AROUND =>
		MS_MAR_WRAP_AROUND,
	MS_I_O_GRP_MK_END_OF_RECORD =>
		MS_I_O_GRP_MK_END_OF_RECORD,
	PS_F1_REG_FULL =>
		PS_F1_REG_FULL,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_F2_REG_FULL =>
		PS_F2_REG_FULL,
	MS_F_CH_OVERLAP_END_OF_RECORD =>
		MS_F_CH_OVERLAP_END_OF_RECORD,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF,
	MS_F_CH_LAST_INPUT_CYCLE =>
		MS_F_CH_LAST_INPUT_CYCLE,
	PS_F_CH_INT_END_OF_TRANSFER =>
		XX_PS_F_CH_INT_END_OF_TRANSFER,
	MS_F_CH_INT_END_OF_TRANSFER =>
		MS_F_CH_INT_END_OF_TRANSFER
	);

Page_13_66_04_1: ENTITY ALD_13_66_04_1_F_CH_DATA_FLOW_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F2_REG_WORD_SEPARATOR =>
		MS_F2_REG_WORD_SEPARATOR,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	PS_F1_REG_WORD_SEPARATOR =>
		PS_F1_REG_WORD_SEPARATOR,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	MS_F1_REG_WORD_SEPARATOR =>
		MS_F1_REG_WORD_SEPARATOR,
	PS_F2_REG_WORD_SEPARATOR =>
		PS_F2_REG_WORD_SEPARATOR,
	PS_F1_REG_WM_BIT =>
		PS_F1_REG_WM_BIT,
	PS_F1_REG_NOT_WM_BIT =>
		PS_F1_REG_NOT_WM_BIT,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_COPY_F1_BCD_TO_F2_REG =>
		PS_COPY_F1_BCD_TO_F2_REG,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_COPY_INV_F1_WM_DOT_C_BIT =>
		PS_COPY_INV_F1_WM_DOT_C_BIT,
	PS_COPY_F1_WM_DOT_C_BIT =>
		PS_COPY_F1_WM_DOT_C_BIT
	);

Page_13_66_05_1: ENTITY ALD_13_66_05_1_F_CH_NOT_READY_BUSY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_1301_READY_F_CH =>
		MC_1301_READY_F_CH,
	MC_1405_READY_F_CH =>
		MC_1405_READY_F_CH,
	PS_F_CH_READY_BUS_STAR_1414_STAR =>
		PS_F_CH_READY_BUS_STAR_1414_STAR,
	PS_F_CH_READY_BUS_STAR_1412_19 =>
		PS_F_CH_READY_BUS_STAR_1412_19,
	PS_F_CH_READY_BUS_STAR_SIF =>
		PS_F_CH_READY_BUS_STAR_SIF,
	MC_TAPE_READY =>
		MC_TAPE_READY,
	PS_F_CH_STATUS_SAMPLE_B =>
		XX_PS_F_CH_STATUS_SAMPLE_B,
	PS_F_CH_2ND_ADDR_TRF =>
		XX_PS_F_CH_2ND_ADDR_TRF,
	PS_F_CH_STATUS_SAMPLE_A =>
		XX_PS_F_CH_STATUS_SAMPLE_A,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MC_SELECT_AND_REWIND_STAR_F_CH =>
		MC_SELECT_AND_REWIND_STAR_F_CH,
	MS_I_RING_5_TIME =>
		MS_I_RING_5_TIME,
	PS_F_CH_BUSY_BUS_STAR_1414_STAR =>
		PS_F_CH_BUSY_BUS_STAR_1414_STAR,
	PS_F_CH_BUSY_BUS_STAR_1412_19 =>
		PS_F_CH_BUSY_BUS_STAR_1412_19,
	MC_1301_BUSY_F_CH =>
		MC_1301_BUSY_F_CH,
	MS_F_CH_SELECT_TAPE =>
		MS_F_CH_SELECT_TAPE,
	MC_1405_BUSY_F_CH =>
		MC_1405_BUSY_F_CH,
	MC_TAPE_BUSY =>
		MC_TAPE_BUSY,
	MS_F_CH_READY_BUS =>
		MS_F_CH_READY_BUS,
	PS_F_CH_NOT_READY =>
		PS_F_CH_NOT_READY,
	MS_F_CH_NOT_READY =>
		XX_MS_F_CH_NOT_READY,
	PS_F_CH_READY_BUS =>
		XX_PS_F_CH_READY_BUS,
	MS_F_CH_BUSY =>
		XX_MS_F_CH_BUSY,
	PS_F_CH_BUSY =>
		PS_F_CH_BUSY,
	MS_F_CH_BUSY_BUS =>
		MS_F_CH_BUSY_BUS,
	LAMP_15A1A17 =>
		LAMP_15A1A17,
	LAMP_15A1C17 =>
		LAMP_15A1C17
	);

Page_13_66_06_1: ENTITY ALD_13_66_06_1_F_CH_WRONG_LENGTH_RECORD
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_STATUS_SAMPLE_A =>
		XX_PS_F_CH_STATUS_SAMPLE_A,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_B_CH_GROUP_MARK_DOT_WM =>
		PS_B_CH_GROUP_MARK_DOT_WM,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	MS_FILE_SET_F_CH_NO_TRF_B =>
		MS_FILE_SET_F_CH_NO_TRF_B,
	PS_FILE_RING_7_LATCH =>
		PS_FILE_RING_7_LATCH,
	MS_F_CH_CHECK_BUS =>
		MS_F_CH_CHECK_BUS,
	MS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		MS_Q_OR_V_SYMBOL_OP_MODIFIER,
	MS_F_CH_UNIT_NUMBER_0 =>
		XX_MS_F_CH_UNIT_NUMBER_0,
	PS_F_CH_CLR_LATCH_STAR_1414_STAR =>
		PS_F_CH_CLR_LATCH_STAR_1414_STAR,
	PS_F_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_F_CH_STATUS_SAMPLE_A_DELAY,
	PS_F_CH_ANY_STATUS_ON =>
		PS_F_CH_ANY_STATUS_ON,
	PS_PROGRAM_RESET =>
		PS_PROGRAM_RESET,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	MS_M_SYMBOL_OP_MODIFIER =>
		MS_M_SYMBOL_OP_MODIFIER,
	MS_F_CH_RESET_CORR_REC_LENGTH =>
		MS_F_CH_RESET_CORR_REC_LENGTH,
	PS_F_CH_STATUS_SAMPLE_B =>
		XX_PS_F_CH_STATUS_SAMPLE_B,
	PS_F_CH_END_OF_RECORD_LATCH =>
		PS_F_CH_END_OF_RECORD_LATCH,
	PS_RESET_F_CH_CLR_LAT_STAR_1414_STAR =>
		PS_RESET_F_CH_CLR_LAT_STAR_1414_STAR,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	MS_F_CH_STROBE_TRIGGER =>
		MS_F_CH_STROBE_TRIGGER,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_F_CH_FILE_DOT_NO_TRANSFER_BUS =>
		MS_F_CH_FILE_DOT_NO_TRANSFER_BUS,
	PS_FILE_WRONG_LENGTH_ADDR_CON =>
		PS_FILE_WRONG_LENGTH_ADDR_CON,
	PS_F_CH_READY_BUS =>
		XX_PS_F_CH_READY_BUS,
	MS_F_CH_BUSY_BUS =>
		MS_F_CH_BUSY_BUS,
	MS_F_CH_CORRECT_LENGTH_RECORD =>
		MS_F_CH_CORRECT_LENGTH_RECORD,
	PS_F_CH_WRONG_LENGTH_RECORD =>
		PS_F_CH_WRONG_LENGTH_RECORD,
	MS_F_CH_WRONG_LENGTH_RECORD =>
		XX_MS_F_CH_WRONG_LENGTH_RECORD,
	MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_F_CH =>
		MC_W_DOT_L_DOT_R_DOT_TO_FILE_STAR_F_CH,
	MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR =>
		MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR,
	LAMP_15A1H17 =>
		LAMP_15A1H17
	);

Page_13_66_07_1: ENTITY ALD_13_66_07_1_F_CH_TAPE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_F_CH_BUSY_BUS =>
		MS_F_CH_BUSY_BUS,
	MS_E_SYMBOL_OP_MODIFIER =>
		MS_E_SYMBOL_OP_MODIFIER,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	MC_SELECT_AT_LOAD_POINT_STAR_F_CH =>
		MC_SELECT_AT_LOAD_POINT_STAR_F_CH,
	PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER =>
		PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER,
	MS_F_CH_BUSY =>
		XX_MS_F_CH_BUSY,
	MS_F_CH_NOT_READY =>
		XX_MS_F_CH_NOT_READY,
	MS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		MS_Q_OR_V_SYMBOL_OP_MODIFIER,
	PS_F_CH_TAPE_CALL =>
		PS_F_CH_TAPE_CALL,
	MS_F_CH_TAPE_CALL =>
		MS_F_CH_TAPE_CALL
	);

Page_13_66_08_1: ENTITY ALD_13_66_08_1_F_CH_TAPE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD =>
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_A_SYMBOL_OP_MODIFIER =>
		XX_PS_A_SYMBOL_OP_MODIFIER,
	PS_W_OR_X_SYMBOL_OP_MODIFIER =>
		PS_W_OR_X_SYMBOL_OP_MODIFIER,
	PS_M_SYMBOL_OP_MODIFIER =>
		PS_M_SYMBOL_OP_MODIFIER,
	MS_F_CH_BUSY_BUS =>
		MS_F_CH_BUSY_BUS,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	PS_E_SYMBOL_OP_MODIFIER =>
		XX_PS_E_SYMBOL_OP_MODIFIER,
	PS_F_CH_TAPE_CALL =>
		PS_F_CH_TAPE_CALL,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_R_SYMBOL_OP_MODIFIER =>
		XX_PS_R_SYMBOL_OP_MODIFIER,
	PS_B_SYMBOL_OP_MODIFIER =>
		XX_PS_B_SYMBOL_OP_MODIFIER,
	MC_READ_TAPE_CALL_STAR_F_CH =>
		MC_READ_TAPE_CALL_STAR_F_CH,
	MC_WRITE_TAPE_CALL_STAR_F_CH =>
		MC_WRITE_TAPE_CALL_STAR_F_CH,
	MC_WRITE_TAPE_MK_CALL_STAR_F_CH =>
		MC_WRITE_TAPE_MK_CALL_STAR_F_CH,
	MC_ERASE_CALL_STAR_F_CH =>
		MC_ERASE_CALL_STAR_F_CH,
	MC_REWIND_UNLOAD_STAR_F_CH =>
		MC_REWIND_UNLOAD_STAR_F_CH,
	MC_REWIND_CALL_STAR_F_CH =>
		MC_REWIND_CALL_STAR_F_CH,
	MC_BACKSPACE_CALL_STAR_F_CH =>
		MC_BACKSPACE_CALL_STAR_F_CH
	);

Page_13_66_09_1: ENTITY ALD_13_66_09_1_F_CH_TAPE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_WRITE_CONDITION_STAR_F_CH =>
		MC_WRITE_CONDITION_STAR_F_CH,
	PS_F_CH_DISCON_LATCH =>
		XX_PS_F_CH_DISCON_LATCH,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	PS_F_CH_SECOND_SAMPLE_B =>
		XX_PS_F_CH_SECOND_SAMPLE_B,
	PS_F_CH_TAPE_INDICATOR =>
		PS_F_CH_TAPE_INDICATOR,
	MS_RESET_END_OF_REEL_IND =>
		MS_RESET_END_OF_REEL_IND,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_F_CH_BUSY =>
		XX_MS_F_CH_BUSY,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MC_DISCONNECT_CALL_STAR_F_CH =>
		MC_DISCONNECT_CALL_STAR_F_CH,
	MC_TURN_OFF_TI_STAR_F_CH =>
		MC_TURN_OFF_TI_STAR_F_CH,
	MC_RESET_TAPE_SEL_REG_STAR_CH_F =>
		MC_RESET_TAPE_SEL_REG_STAR_CH_F,
	MC_SET_TAPE_SEL_REG_STAR_CH_F =>
		MC_SET_TAPE_SEL_REG_STAR_CH_F
	);

Page_13_66_10_1: ENTITY ALD_13_66_10_1_F_CH_INPUT_GATE_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_SELECT_UNIT_F =>
		PS_F_CH_SELECT_UNIT_F,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_ASSEMBLY_TO_F_CH_STAR_1414_STAR =>
		PS_ASSEMBLY_TO_F_CH_STAR_1414_STAR,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH
	);

Page_13_67_01_1: ENTITY ALD_13_67_01_1_F_CH_STATUS_SAMPLE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE =>
		PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE,
	MS_F_CH_SELECT_UNIT_F_A =>
		MS_F_CH_SELECT_UNIT_F_A,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR =>
		PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	PS_F_CH_STATUS_SAMPLE_A =>
		XX_PS_F_CH_STATUS_SAMPLE_A,
	PS_F_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_F_CH_STATUS_SAMPLE_A_DELAY,
	MS_F_CH_STATUS_SAMPLE_A_DELAY =>
		MS_F_CH_STATUS_SAMPLE_A_DELAY
	);

Page_13_67_02_1: ENTITY ALD_13_67_02_1_F_CH_STATUS_SAMPLE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_F_CH_INT_END_OF_TRANSFER =>
		XX_PS_F_CH_INT_END_OF_TRANSFER,
	PS_F_CH_EXT_END_OF_TRANSFER =>
		PS_F_CH_EXT_END_OF_TRANSFER,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_F_CH_INT_END_OF_XFER_DELAYED =>
		PS_F_CH_INT_END_OF_XFER_DELAYED,
	PS_F_CH_STATUS_SAMPLE_B_1 =>
		PS_F_CH_STATUS_SAMPLE_B_1,
	MS_F_CH_INT_END_OF_XFER_DELAYED =>
		MS_F_CH_INT_END_OF_XFER_DELAYED,
	PS_F_CH_STATUS_SAMPLE_B =>
		XX_PS_F_CH_STATUS_SAMPLE_B,
	PS_F_CH_SECOND_SAMPLE_B =>
		XX_PS_F_CH_SECOND_SAMPLE_B,
	MS_F_CH_STATUS_SAMPLE_B_DELAY =>
		MS_F_CH_STATUS_SAMPLE_B_DELAY,
	PS_F_CH_STATUS_SAMPLE_B_DELAY =>
		XX_PS_F_CH_STATUS_SAMPLE_B_DELAY
	);

Page_13_67_03_1: ENTITY ALD_13_67_03_1_F_CH_EXT_END_OF_TRF_AND_DISC_LATC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F2_REG_FULL =>
		PS_F2_REG_FULL,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_F_CH_INT_END_OF_XFER_DELAYED =>
		PS_F_CH_INT_END_OF_XFER_DELAYED,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_F_CH_2ND_ADDR_TRF =>
		XX_PS_F_CH_2ND_ADDR_TRF,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_F_CH_FILE_ADDRESS_TRF =>
		MS_F_CH_FILE_ADDRESS_TRF,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF,
	PS_1ST_CLOCK_PULSE_21 =>
		PS_1ST_CLOCK_PULSE_21,
	PS_F_CH_STROBE_TRIGGER =>
		PS_F_CH_STROBE_TRIGGER,
	MC_1301_END_ADDR_TRF_F_CH =>
		MC_1301_END_ADDR_TRF_F_CH,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_F_CH_SELECT_UNIT_F_LN_2 =>
		XX_PS_F_CH_SELECT_UNIT_F_LN_2,
	MC_TAPE_IN_PROCESS =>
		MC_TAPE_IN_PROCESS,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_F_CH_READY_BUS =>
		MS_F_CH_READY_BUS,
	PS_SET_F_CH_EXT_END_TRF_STAR_SIF =>
		PS_SET_F_CH_EXT_END_TRF_STAR_SIF,
	PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414 =>
		PS_F_CH_EXT_END_OF_TRF_BUS_STAR_1414,
	PS_SET_F_CH_EXT_END_TRF_STAR_1412_19 =>
		PS_SET_F_CH_EXT_END_TRF_STAR_1412_19,
	MC_1301_END_OF_OP_STAR_F_CH =>
		MC_1301_END_OF_OP_STAR_F_CH,
	MC_1405_END_OF_OP_STAR_F_CH =>
		MC_1405_END_OF_OP_STAR_F_CH,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	MC_F_CH_DISCON_TO_1301 =>
		MC_F_CH_DISCON_TO_1301,
	MC_F_CH_DISCON_TO_1405 =>
		MC_F_CH_DISCON_TO_1405,
	PS_F_CH_END_ADDR_TRF_1301 =>
		PS_F_CH_END_ADDR_TRF_1301,
	PS_F_CH_DISCON_LATCH =>
		XX_PS_F_CH_DISCON_LATCH,
	MS_F_CH_EXT_END_OF_TRANSFER =>
		MS_F_CH_EXT_END_OF_TRANSFER,
	PS_F_CH_EXT_END_OF_TRANSFER =>
		PS_F_CH_EXT_END_OF_TRANSFER
	);

Page_13_70_01_1: ENTITY ALD_13_70_01_1_BUFFER_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_CARD_OR_PRINT_OP_CODE =>
		PS_1401_CARD_OR_PRINT_OP_CODE,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_E_CH_STATUS_SAMPLE_B_DELAY =>
		XX_MS_E_CH_STATUS_SAMPLE_B_DELAY,
	MS_NOT_1401_CARD_OR_PRTR_MODE =>
		MS_NOT_1401_CARD_OR_PRTR_MODE,
	MS_1401_PRINT_TRIGGER =>
		MS_1401_PRINT_TRIGGER,
	MS_1401_SET_CD_PRINT_IN_PROC =>
		MS_1401_SET_CD_PRINT_IN_PROC,
	PS_1401_PRINT_TRIGGER =>
		PS_1401_PRINT_TRIGGER,
	MS_1401_READ_TRIGGER =>
		MS_1401_READ_TRIGGER,
	PS_1401_READ_TRIGGER =>
		PS_1401_READ_TRIGGER,
	MS_1401_I_O_RING_ADVANCE =>
		MS_1401_I_O_RING_ADVANCE,
	PS_1401_I_O_RING_ADVANCE =>
		PS_1401_I_O_RING_ADVANCE
	);

Page_13_70_02_1: ENTITY ALD_13_70_02_1_BUFFER_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_READ_TRIGGER =>
		PS_1401_READ_TRIGGER,
	MS_1401_READ_TRIGGER =>
		MS_1401_READ_TRIGGER,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	PS_1401_I_O_RING_ADVANCE =>
		PS_1401_I_O_RING_ADVANCE,
	MC_1403_PRINT_BUFFER_BUSY =>
		MC_1403_PRINT_BUFFER_BUSY,
	MS_1401_SET_CD_PRINT_IN_PROC =>
		MS_1401_SET_CD_PRINT_IN_PROC,
	MS_PRT_CARR_BUSY =>
		MS_PRT_CARR_BUSY,
	PS_1401_BRANCH_LATCH =>
		PS_1401_BRANCH_LATCH,
	MC_I_O_PRINTER_READY =>
		MC_I_O_PRINTER_READY,
	MS_1401_PUNCH_TRIGGER =>
		MS_1401_PUNCH_TRIGGER,
	PS_1401_PUNCH_TRIGGER =>
		PS_1401_PUNCH_TRIGGER,
	MS_1401_I_O_END =>
		MS_1401_I_O_END,
	PS_1401_I_O_END =>
		PS_1401_I_O_END,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	PS_1403_PRINT_BUFFER_BUSY =>
		PS_1403_PRINT_BUFFER_BUSY,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	MS_1401_I_O_SET_BRANCH_CNDS =>
		MS_1401_I_O_SET_BRANCH_CNDS,
	PS_FORMS_OR_1403_PRT_BUFF_BUSY =>
		PS_FORMS_OR_1403_PRT_BUFF_BUSY,
	MS_1403_PRINT_BUFFER_BUSY =>
		MS_1403_PRINT_BUFFER_BUSY
	);

Page_13_70_03_1: ENTITY ALD_13_70_03_1_BUFFER_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_4_BIT =>
		PS_OP_REG_4_BIT,
	PS_1401_PUNCH_TRIGGER =>
		PS_1401_PUNCH_TRIGGER,
	PS_OP_REG_1_BIT =>
		PS_OP_REG_1_BIT,
	PS_1401_READ_TRIGGER =>
		PS_1401_READ_TRIGGER,
	MS_1401_I_O_RING_ADVANCE =>
		MS_1401_I_O_RING_ADVANCE,
	PS_OP_REG_2_BIT =>
		PS_OP_REG_2_BIT,
	PS_1401_PRINT_TRIGGER =>
		PS_1401_PRINT_TRIGGER,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_1ST_CLOCK_PULSE_CLAMPED =>
		PS_1ST_CLOCK_PULSE_CLAMPED,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	MS_E_CH_BUSY_BUS =>
		MS_E_CH_BUSY_BUS,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	PS_1401_I_O_CK_STOP_SW =>
		PS_1401_I_O_CK_STOP_SW,
	PS_E_CH_SECOND_SAMPLE_B =>
		XX_PS_E_CH_SECOND_SAMPLE_B,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_E_CH_CHECK =>
		PS_E_CH_CHECK,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	MS_1401_PUNCH =>
		MS_1401_PUNCH,
	MS_1401_READ =>
		MS_1401_READ,
	MS_1401_PRINT =>
		MS_1401_PRINT,
	MS_1401_CARD_PR_ERR_SAMPLE =>
		MS_1401_CARD_PR_ERR_SAMPLE,
	PS_1401_CARD_PR_ERR_SAMPLE =>
		PS_1401_CARD_PR_ERR_SAMPLE,
	MS_1ST_I_O_CYCLE_CONTROL =>
		MS_1ST_I_O_CYCLE_CONTROL,
	PS_1ST_I_O_CYCLE_CONTROL =>
		PS_1ST_I_O_CYCLE_CONTROL,
	MS_1401_PUNCH_PRINT_ERROR =>
		MS_1401_PUNCH_PRINT_ERROR,
	MS_1401_CARD_PRINT_ERROR =>
		MS_1401_CARD_PRINT_ERROR,
	MS_NOT_1401_CARD_OR_PRTR_MODE =>
		MS_NOT_1401_CARD_OR_PRTR_MODE
	);

Page_13_70_04_1: ENTITY ALD_13_70_04_1_BUFFER_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_CORRECT_LENGTH_RECORD =>
		PS_E_CH_CORRECT_LENGTH_RECORD,
	MS_E_CH_CHECK =>
		MS_E_CH_CHECK,
	PS_E_CH_SECOND_SAMPLE_B =>
		XX_PS_E_CH_SECOND_SAMPLE_B,
	PS_E_CH_CONDITION =>
		PS_E_CH_CONDITION,
	PS_E_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_A_DELAY,
	PS_E_CH_SELECT_ANY_BUFFER =>
		PS_E_CH_SELECT_ANY_BUFFER,
	MS_E_CH_INPUT_MODE =>
		MS_E_CH_INPUT_MODE,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	MS_E_CYCLE_DOT_ANY_LAST_GATE =>
		MS_E_CYCLE_DOT_ANY_LAST_GATE,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	MS_1401_I_O_CHECK_RESET =>
		MS_1401_I_O_CHECK_RESET,
	MS_RES_PUNCH_OR_PRINT_ERROR =>
		MS_RES_PUNCH_OR_PRINT_ERROR,
	MS_E_CH_WRONG_LENGTH_RECORD =>
		MS_E_CH_WRONG_LENGTH_RECORD,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	MS_E_CH_FORMS_CTRL_OP_CODE =>
		MS_E_CH_FORMS_CTRL_OP_CODE,
	MS_1401_PUNCH =>
		MS_1401_PUNCH,
	MS_1401_PRINT =>
		MS_1401_PRINT,
	PS_E_CH_NO_TRANSFER_LATCH =>
		PS_E_CH_NO_TRANSFER_LATCH,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	MS_E_CH_NOT_READY =>
		XX_MS_E_CH_NOT_READY,
	MS_E_CH_BUSY =>
		MS_E_CH_BUSY,
	MS_E_CH_NO_TRANSFER_LATCH =>
		MS_E_CH_NO_TRANSFER_LATCH,
	PS_OP_MOD_REG_NOT_A_BIT =>
		XX_PS_OP_MOD_REG_NOT_A_BIT,
	PS_OP_MOD_REG_NOT_B_BIT =>
		XX_PS_OP_MOD_REG_NOT_B_BIT,
	PS_E_CH_STACKER_SEL_OP_CODE =>
		PS_E_CH_STACKER_SEL_OP_CODE,
	MC_CORRECT_TRANS_TO_BUFFER =>
		MC_CORRECT_TRANS_TO_BUFFER,
	MC_RESET_SELECT_BUFFER_LATCHES =>
		MC_RESET_SELECT_BUFFER_LATCHES,
	MC_READY_TO_BUFFER =>
		MC_READY_TO_BUFFER,
	MS_1401_CARD_PR_SAMPLE_B =>
		MS_1401_CARD_PR_SAMPLE_B,
	MC_1401_MODE_TO_BUFFER =>
		MC_1401_MODE_TO_BUFFER,
	MC_STACK_SELECT_TO_BUFFER =>
		MC_STACK_SELECT_TO_BUFFER,
	MC_FORMS_CTRL_TO_BUFFER =>
		MC_FORMS_CTRL_TO_BUFFER,
	MS_FORMS_STACKER_GO =>
		MS_FORMS_STACKER_GO,
	MC_FORMS_STACKER_GO =>
		MC_FORMS_STACKER_GO
	);

Page_13_71_04_1: ENTITY ALD_13_71_04_1_E_CH_TAPE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SECOND_SAMPLE_B =>
		XX_PS_E_CH_SECOND_SAMPLE_B,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_E_CH_TAPE_INDICATOR =>
		PS_E_CH_TAPE_INDICATOR,
	MC_SELECT_AT_LOAD_POINT_STAR_E_CH =>
		MC_SELECT_AT_LOAD_POINT_STAR_E_CH,
	MS_RESET_END_OF_REEL_IND =>
		MS_RESET_END_OF_REEL_IND,
	MS_B_SYMBOL_OP_MODIFIER =>
		MS_B_SYMBOL_OP_MODIFIER,
	MS_R_SYMBOL_OP_MODIFIER =>
		MS_R_SYMBOL_OP_MODIFIER,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_PROGRAM_RESET_2 =>
		XX_MS_PROGRAM_RESET_2,
	PS_E_CH_BUSY_BUS =>
		PS_E_CH_BUSY_BUS,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	MS_E_CH_BUSY_BUS =>
		MS_E_CH_BUSY_BUS,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_E_SYMBOL_OP_MODIFIER =>
		MS_E_SYMBOL_OP_MODIFIER,
	MS_E_CH_BUSY =>
		MS_E_CH_BUSY,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_E_CH_NOT_READY =>
		XX_MS_E_CH_NOT_READY,
	MS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		MS_Q_OR_V_SYMBOL_OP_MODIFIER,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER =>
		PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER,
	MC_TURN_OFF_TAPE_IND_STAR_E_CH =>
		MC_TURN_OFF_TAPE_IND_STAR_E_CH,
	MS_1401_UNIT_CTRL_DELAY =>
		MS_1401_UNIT_CTRL_DELAY,
	PS_E_CH_TAPE_CALL =>
		PS_E_CH_TAPE_CALL,
	MS_E_CH_TAPE_CALL =>
		MS_E_CH_TAPE_CALL,
	MS_1401_M_OR_L_TAPE_DELAY =>
		MS_1401_M_OR_L_TAPE_DELAY,
	MC_RESET_TAPE_SEL_REG_STAR_E_CH =>
		MC_RESET_TAPE_SEL_REG_STAR_E_CH,
	MC_SET_TAPE_SEL_REG_STAR_E_CH =>
		MC_SET_TAPE_SEL_REG_STAR_E_CH,
	MS_UNIT_CONTROL_INST_RO_DELAY =>
		MS_UNIT_CONTROL_INST_RO_DELAY
	);

Page_13_71_05_1: ENTITY ALD_13_71_05_1_E_CH_TAPE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_DISCON_LATCH =>
		XX_PS_E_CH_DISCON_LATCH,
	MC_WRITE_CONDITION_STAR_E_CH =>
		MC_WRITE_CONDITION_STAR_E_CH,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD =>
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,
	PS_A_SYMBOL_OP_MODIFIER =>
		XX_PS_A_SYMBOL_OP_MODIFIER,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_W_OR_X_SYMBOL_OP_MODIFIER =>
		PS_W_OR_X_SYMBOL_OP_MODIFIER,
	PS_M_SYMBOL_OP_MODIFIER =>
		PS_M_SYMBOL_OP_MODIFIER,
	PS_E_CH_TAPE_CALL =>
		PS_E_CH_TAPE_CALL,
	PS_I_RING_7_OR_1401_6_OR_8 =>
		PS_I_RING_7_OR_1401_6_OR_8,
	PS_E_SYMBOL_OP_MODIFIER =>
		XX_PS_E_SYMBOL_OP_MODIFIER,
	PS_UNIT_CTRL_OP_CODE =>
		PS_UNIT_CTRL_OP_CODE,
	MS_E_CH_BUSY_BUS =>
		MS_E_CH_BUSY_BUS,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	PS_R_SYMBOL_OP_MODIFIER =>
		XX_PS_R_SYMBOL_OP_MODIFIER,
	PS_B_SYMBOL_OP_MODIFIER =>
		XX_PS_B_SYMBOL_OP_MODIFIER,
	MC_DISCONNECT_CALL_STAR_E_CH =>
		MC_DISCONNECT_CALL_STAR_E_CH,
	MC_READ_TAPE_CALL_STAR_E_CH =>
		MC_READ_TAPE_CALL_STAR_E_CH,
	MC_WRITE_TAPE_CALL_STAR_E_CH =>
		MC_WRITE_TAPE_CALL_STAR_E_CH,
	MC_WRITE_TAPE_MK_CALL_STAR_E_CH =>
		MC_WRITE_TAPE_MK_CALL_STAR_E_CH,
	MC_ERASE_CALL_STAR_E_CH =>
		MC_ERASE_CALL_STAR_E_CH,
	MC_REWIND_UNLOAD_STAR_E_CH =>
		MC_REWIND_UNLOAD_STAR_E_CH,
	MC_REWIND_CALL_STAR_E_CH =>
		MC_REWIND_CALL_STAR_E_CH,
	MC_BACKSPACE_CALL_STAR_E_CH =>
		MC_BACKSPACE_CALL_STAR_E_CH
	);

Page_13_72_01_1: ENTITY ALD_13_72_01_1_E_CH_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	MS_1ST_DATA_STROBE_LATCH =>
		MS_1ST_DATA_STROBE_LATCH,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	MS_E_CH_UNIT_NUMBER_9 =>
		MS_E_CH_UNIT_NUMBER_9,
	PS_BLOCK_E_CH_FILE_START_GT =>
		PS_BLOCK_E_CH_FILE_START_GT,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_E_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_A_DELAY,
	PS_E_CH_NO_STATUS_ON =>
		XX_PS_E_CH_NO_STATUS_ON,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	PS_ANY_LAST_GATE =>
		PS_ANY_LAST_GATE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	PS_LOGIC_GATE_E_OR_V =>
		PS_LOGIC_GATE_E_OR_V,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_E_CH_UNIT_NUMBER_4 =>
		MS_E_CH_UNIT_NUMBER_4,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	MS_LOGIC_GATE_B_OR_S =>
		MS_LOGIC_GATE_B_OR_S,
	PS_E_CH_INT_END_OF_TRF_DELAYED =>
		PS_E_CH_INT_END_OF_TRF_DELAYED,
	PS_GATE_ON_E_CH_END_ADDR_TRF =>
		PS_GATE_ON_E_CH_END_ADDR_TRF,
	PS_E_CH_END_ADDR_TRF_STAR_1301_STAR =>
		PS_E_CH_END_ADDR_TRF_STAR_1301_STAR,
	PS_E_CH_2ND_ADDR_TRF =>
		XX_PS_E_CH_2ND_ADDR_TRF,
	MS_E_CH_2ND_ADDR_TRF =>
		MS_E_CH_2ND_ADDR_TRF,
	PS_2ND_CLOCK_PULSE_CLAMPED =>
		PS_2ND_CLOCK_PULSE_CLAMPED,
	MC_1405_START_GATE_STAR_E_CH =>
		MC_1405_START_GATE_STAR_E_CH,
	MC_1301_START_GATE_STAR_E_CH =>
		MC_1301_START_GATE_STAR_E_CH,
	PS_1ST_CLOCK_PULSE_CLAMPED =>
		PS_1ST_CLOCK_PULSE_CLAMPED,
	MS_E_CH_1ST_CHAR_2ND_ADDR =>
		MS_E_CH_1ST_CHAR_2ND_ADDR,
	MS_E_CH_END_OF_2ND_ADDR_TRF =>
		XX_MS_E_CH_END_OF_2ND_ADDR_TRF
	);

Page_13_72_02_1: ENTITY ALD_13_72_02_1_E_CH_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE,
	PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_C_OR_T =>
		MS_LOGIC_GATE_C_OR_T,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	MS_E_CH_STATUS_SAMPLE_A_DELAY =>
		MS_E_CH_STATUS_SAMPLE_A_DELAY,
	MC_SEEK_TEST_OP_STAR_E_CH_TO_1405 =>
		MC_SEEK_TEST_OP_STAR_E_CH_TO_1405,
	MC_SEEK_TEST_OP_STAR_E_CH_TO_1301 =>
		MC_SEEK_TEST_OP_STAR_E_CH_TO_1301,
	MC_FILE_STROBE_1ST_ADDR_STAR_E_CH =>
		MC_FILE_STROBE_1ST_ADDR_STAR_E_CH,
	MC_FILE_STROBE_2ND_ADDR_STAR_E_CH =>
		MC_FILE_STROBE_2ND_ADDR_STAR_E_CH,
	MS_E_CH_DIGIT_ADVANCE =>
		MS_E_CH_DIGIT_ADVANCE,
	MC_FILE_DIGIT_ADVANCE_STAR_E_CH =>
		MC_FILE_DIGIT_ADVANCE_STAR_E_CH,
	MC_FILE_ADDR_TRF_GATE_STAR_E_CH =>
		MC_FILE_ADDR_TRF_GATE_STAR_E_CH,
	MS_E_CH_1ST_ADDR_TRANSFER =>
		MS_E_CH_1ST_ADDR_TRANSFER
	);

Page_13_72_03_1: ENTITY ALD_13_72_03_1_E_CH_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_E_CH_STATUS_SAMPLE_B_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_B_DELAY,
	MS_E_CH_CHECK =>
		MS_E_CH_CHECK,
	MS_E_CH_UNIT_NUMBER_4 =>
		MS_E_CH_UNIT_NUMBER_4,
	PS_WR_INHIBIT_STAR_7631_STAR_E_CH =>
		PS_WR_INHIBIT_STAR_7631_STAR_E_CH,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_E_CH_UNIT_NUMBER_3 =>
		PS_E_CH_UNIT_NUMBER_3,
	MS_E_CH_UNIT_NUMBER_3 =>
		MS_E_CH_UNIT_NUMBER_3,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_E_CH_CONDITION =>
		MS_E_CH_CONDITION,
	MS_E_CH_WRONG_LENGTH_RECORD =>
		MS_E_CH_WRONG_LENGTH_RECORD,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	MS_E_CH_END_OF_2ND_ADDR_TRF =>
		XX_MS_E_CH_END_OF_2ND_ADDR_TRF,
	MS_E_CH_NO_TRANSFER_LATCH =>
		MS_E_CH_NO_TRANSFER_LATCH,
	MS_E_CH_1ST_ADDR_TRANSFER =>
		MS_E_CH_1ST_ADDR_TRANSFER,
	MS_E_CH_2ND_ADDR_TRF =>
		MS_E_CH_2ND_ADDR_TRF,
	PS_E_CH_NO_TRF_STAR_7631_INHIBIT =>
		PS_E_CH_NO_TRF_STAR_7631_INHIBIT,
	MC_E_CH_RBCI_RESET_1405 =>
		MC_E_CH_RBCI_RESET_1405,
	MS_E_CH_SELECT_AND_R_B_C_ON =>
		MS_E_CH_SELECT_AND_R_B_C_ON,
	MS_E_CH_FILE_ADDR_TRANSFER =>
		MS_E_CH_FILE_ADDR_TRANSFER,
	MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON =>
		MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON,
	LAMP_15A1B14 =>
		LAMP_15A1B14
	);

Page_13_72_04_1: ENTITY ALD_13_72_04_1_E_CH_NO_TRANSFER_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_END_OF_2ND_ADDR_TRF =>
		XX_MS_E_CH_END_OF_2ND_ADDR_TRF,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_E_CH_STROBE_TRIGGER =>
		MS_E_CH_STROBE_TRIGGER,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	MS_E_CH_FILE_SET_CHECK_AT_A =>
		MS_E_CH_FILE_SET_CHECK_AT_A,
	PS_E_CH_STATUS_SAMPLE_B =>
		XX_PS_E_CH_STATUS_SAMPLE_B,
	PS_SET_E_CH_NO_TRANS_LAT_STAR_SIF =>
		PS_SET_E_CH_NO_TRANS_LAT_STAR_SIF,
	PS_E_CH_NO_TRF_STAR_7631_INHIBIT =>
		PS_E_CH_NO_TRF_STAR_7631_INHIBIT,
	PS_SET_E_CH_NO_TRANS_LAT_STAR_12_19 =>
		PS_SET_E_CH_NO_TRANS_LAT_STAR_12_19,
	MC_BUFFER_NO_TRANS_COND =>
		MC_BUFFER_NO_TRANS_COND,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR =>
		MS_E_CH_FILE_SET_W_DOT_L_DOT_ADDR,
	MC_BUFFER_NO_TRANS_COND_JRJ =>
		MC_BUFFER_NO_TRANS_COND_JRJ,
	MS_CONS_INQUIRY_REQUEST =>
		MS_CONS_INQUIRY_REQUEST,
	PS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	PS_E_CH_STATUS_SAMPLE_A =>
		XX_PS_E_CH_STATUS_SAMPLE_A,
	PS_E_CH_READY_BUS =>
		XX_PS_E_CH_READY_BUS,
	MS_E_CH_BUSY_BUS =>
		MS_E_CH_BUSY_BUS,
	PS_E_CH_SELECT_UNIT_1 =>
		PS_E_CH_SELECT_UNIT_1,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	MS_1ST_DATA_STROBE_LATCH =>
		MS_1ST_DATA_STROBE_LATCH,
	MS_E_CH_FILE_DOT_NO_TRANSFER_BUS =>
		MS_E_CH_FILE_DOT_NO_TRANSFER_BUS,
	MS_FILE_SET_E_CH_NO_TRANS_B =>
		MS_FILE_SET_E_CH_NO_TRANS_B,
	MS_E_CH_NO_TRANSFER_LATCH =>
		MS_E_CH_NO_TRANSFER_LATCH,
	PS_E_CH_NO_TRANSFER_LATCH =>
		PS_E_CH_NO_TRANSFER_LATCH,
	LAMP_15A1K16 =>
		LAMP_15A1K16
	);

Page_13_72_05_1: ENTITY ALD_13_72_05_1_E_CH_NO_TRANSFER_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_BUSY =>
		MS_E_CH_BUSY,
	MS_E_CH_WRONG_LENGTH_RECORD =>
		MS_E_CH_WRONG_LENGTH_RECORD,
	MS_E_CH_CORRECT_LENGTH_RECORD =>
		MS_E_CH_CORRECT_LENGTH_RECORD,
	MS_E_CH_NOT_READY =>
		XX_MS_E_CH_NOT_READY,
	MS_E_CH_NO_TRANSFER_LATCH =>
		MS_E_CH_NO_TRANSFER_LATCH,
	MS_E_CH_CONDITION =>
		MS_E_CH_CONDITION,
	PS_E_CH_ANY_STATUS_ON =>
		PS_E_CH_ANY_STATUS_ON,
	PS_E_CH_NO_STATUS_ON =>
		XX_PS_E_CH_NO_STATUS_ON
	);

Page_13_72_06_1: ENTITY ALD_13_72_06_1_E_CH_FAST_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_E_OR_V =>
		PS_LOGIC_GATE_E_OR_V,
	MS_PROGRAM_RESET =>
		MS_PROGRAM_RESET,
	PS_E_CH_DISCON_LATCH =>
		XX_PS_E_CH_DISCON_LATCH,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_E_CH_SEL_UNIT_F_LATCHED =>
		PS_E_CH_SEL_UNIT_F_LATCHED,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	MS_COMP_DSBLE_E_CH =>
		MS_COMP_DSBLE_E_CH,
	PS_BLOCK_E_CH_FILE_START_GT =>
		PS_BLOCK_E_CH_FILE_START_GT
	);

Page_13_72_07_1: ENTITY ALD_13_72_07_1_F_CH_FAST_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_ADDR_COMP_TRUE_F_CH =>
		MC_ADDR_COMP_TRUE_F_CH,
	MC_FAST_FILE_ON_LINE_F_CH =>
		MC_FAST_FILE_ON_LINE_F_CH,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_LOGIC_GATE_E_OR_V =>
		PS_LOGIC_GATE_E_OR_V,
	PS_F_CH_SEL_UNIT_F_LATCHED =>
		PS_F_CH_SEL_UNIT_F_LATCHED,
	PS_F_CH_DISCON_LATCH =>
		XX_PS_F_CH_DISCON_LATCH,
	MS_PROGRAM_RESET =>
		MS_PROGRAM_RESET,
	MS_BLOCK_F_CH_FILE_START_GT =>
		MS_BLOCK_F_CH_FILE_START_GT,
	MS_COMP_DSBLE_F_CH =>
		MS_COMP_DSBLE_F_CH
	);

Page_13_73_01_1: ENTITY ALD_13_73_01_1_F_CH_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_2ND_CLOCK_PULSE_CLAMPED_A =>
		PS_2ND_CLOCK_PULSE_CLAMPED_A,
	MS_F_CH_INPUT_MODE_STAR_1301_STAR =>
		MS_F_CH_INPUT_MODE_STAR_1301_STAR,
	MS_F_CH_UNIT_NUMBER_9 =>
		MS_F_CH_UNIT_NUMBER_9,
	MS_F_CH_INPUT_MODE_STAR_1311_STAR =>
		MS_F_CH_INPUT_MODE_STAR_1311_STAR,
	PS_F_CH_IN_PROCESS =>
		XX_PS_F_CH_IN_PROCESS,
	PS_F_CH_SELECT_UNIT_F =>
		PS_F_CH_SELECT_UNIT_F,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	PS_F_CH_STATUS_SAMPLE_A_DELAY =>
		XX_PS_F_CH_STATUS_SAMPLE_A_DELAY,
	PS_F_CH_NO_STATUS_ON =>
		XX_PS_F_CH_NO_STATUS_ON,
	MS_1ST_DATA_STROBE_LATCH_CH_F =>
		MS_1ST_DATA_STROBE_LATCH_CH_F,
	MS_BLOCK_F_CH_FILE_START_GT =>
		MS_BLOCK_F_CH_FILE_START_GT,
	PS_ANY_LAST_GATE =>
		PS_ANY_LAST_GATE,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_LOGIC_GATE_B_OR_S =>
		MS_LOGIC_GATE_B_OR_S,
	PS_F_CH_END_ADDR_TRF_1301 =>
		PS_F_CH_END_ADDR_TRF_1301,
	PS_F_CH_INT_END_OF_XFER_DELAYED =>
		PS_F_CH_INT_END_OF_XFER_DELAYED,
	MS_F_CH_UNIT_NUMBER_4 =>
		MS_F_CH_UNIT_NUMBER_4,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	MS_1311_F_CH_END_ADDR_TRF =>
		MS_1311_F_CH_END_ADDR_TRF,
	PS_1ST_CLOCK_PULSE_CLAMPED_A =>
		PS_1ST_CLOCK_PULSE_CLAMPED_A,
	PS_LOGIC_GATE_E_OR_V =>
		PS_LOGIC_GATE_E_OR_V,
	PS_F_CH_2ND_ADDR_TRF =>
		XX_PS_F_CH_2ND_ADDR_TRF,
	MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH =>
		MS_COMP_DISABLE_CYCLE_STAR_FILE_F_CH,
	MS_F_CH_2ND_ADDR_TRF =>
		MS_F_CH_2ND_ADDR_TRF,
	MC_1301_START_GATE_STAR_F_CH =>
		MC_1301_START_GATE_STAR_F_CH,
	MC_1405_START_GATE_STAR_F_CH =>
		MC_1405_START_GATE_STAR_F_CH,
	MS_F_CH_1ST_CHAR_2ND_ADDR =>
		MS_F_CH_1ST_CHAR_2ND_ADDR,
	PS_F_CH_END_OF_2ND_ADDR_TRF =>
		PS_F_CH_END_OF_2ND_ADDR_TRF,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF
	);

Page_13_73_02_1: ENTITY ALD_13_73_02_1_F_CH_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_Q_OR_V_SYMBOL_OP_MODIFIER =>
		PS_Q_OR_V_SYMBOL_OP_MODIFIER,
	PS_I_RING_12_TIME =>
		XX_PS_I_RING_12_TIME,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE,
	PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_C_OR_T =>
		MS_LOGIC_GATE_C_OR_T,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_F_CH_RESET_1 =>
		XX_MS_F_CH_RESET_1,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	MS_F_CH_STATUS_SAMPLE_A_DELAY =>
		MS_F_CH_STATUS_SAMPLE_A_DELAY,
	MC_SEEK_TEST_OP_STAR_F_CH_TO_1405 =>
		MC_SEEK_TEST_OP_STAR_F_CH_TO_1405,
	MC_SEEK_TEST_OP_STAR_F_CH_TO_1301 =>
		MC_SEEK_TEST_OP_STAR_F_CH_TO_1301,
	MC_FILE_STROBE_1ST_ADDR_STAR_F_CH =>
		MC_FILE_STROBE_1ST_ADDR_STAR_F_CH,
	MC_FILE_STROBE_2ND_ADDR_STAR_F_CH =>
		MC_FILE_STROBE_2ND_ADDR_STAR_F_CH,
	MC_FILE_DIGIT_ADVANCE_STAR_F_CH =>
		MC_FILE_DIGIT_ADVANCE_STAR_F_CH,
	MC_FILE_ADDR_TRF_GATE_STAR_F_CH =>
		MC_FILE_ADDR_TRF_GATE_STAR_F_CH,
	MS_F_CH_1ST_ADDR_TRANSFER =>
		MS_F_CH_1ST_ADDR_TRANSFER
	);

Page_13_73_03_1: ENTITY ALD_13_73_03_1_F_CH_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_SELECT_UNIT_F =>
		PS_F_CH_SELECT_UNIT_F,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_F_CH_STATUS_SAMPLE_B_DELAY =>
		XX_PS_F_CH_STATUS_SAMPLE_B_DELAY,
	MS_F_CH_WRONG_LENGTH_RECORD =>
		XX_MS_F_CH_WRONG_LENGTH_RECORD,
	MS_F_CH_UNIT_NUMBER_4 =>
		MS_F_CH_UNIT_NUMBER_4,
	MS_F_CH_CHECK =>
		XX_MS_F_CH_CHECK,
	MS_F_CH_NO_TRANSFER_LATCH =>
		XX_MS_F_CH_NO_TRANSFER_LATCH,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_F_CH_UNIT_NUMBER_3 =>
		PS_F_CH_UNIT_NUMBER_3,
	MS_F_CH_CONDITION =>
		MS_F_CH_CONDITION,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	MS_F_CH_UNIT_NUMBER_3 =>
		XX_MS_F_CH_UNIT_NUMBER_3,
	MS_F_CH_1ST_ADDR_TRANSFER =>
		MS_F_CH_1ST_ADDR_TRANSFER,
	PS_WR_INHIBIT_STAR_7631_STAR_F_CH =>
		PS_WR_INHIBIT_STAR_7631_STAR_F_CH,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF,
	MS_F_CH_2ND_ADDR_TRF =>
		MS_F_CH_2ND_ADDR_TRF,
	MS_F_CH_WRITE_INHIBIT =>
		MS_F_CH_WRITE_INHIBIT,
	MC_F_CH_RBCI_RESET_1405 =>
		MC_F_CH_RBCI_RESET_1405,
	MS_F_CH_RBCI_ON =>
		MS_F_CH_RBCI_ON,
	MS_F_CH_SELECT_AND_RBC_ON =>
		MS_F_CH_SELECT_AND_RBC_ON,
	MS_F_CH_FILE_ADDRESS_TRF =>
		MS_F_CH_FILE_ADDRESS_TRF,
	LAMP_15A1C15 =>
		LAMP_15A1C15
	);

Page_13_73_04_1: ENTITY ALD_13_73_04_1_F_CH_NO_TRANSFER_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_STATUS_SAMPLE_B =>
		XX_PS_F_CH_STATUS_SAMPLE_B,
	PS_F_CH_SELECT_UNIT_F =>
		PS_F_CH_SELECT_UNIT_F,
	MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR =>
		MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR,
	PS_F_CH_NO_TRF_LATCH_STAR_SIF =>
		PS_F_CH_NO_TRF_LATCH_STAR_SIF,
	PS_SET_F_CH_NO_TRANS_LAT_STAR_1414_STAR =>
		PS_SET_F_CH_NO_TRANS_LAT_STAR_1414_STAR,
	PS_F_CH_NO_TRANS_LAT_STAR_12_19 =>
		PS_F_CH_NO_TRANS_LAT_STAR_12_19,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_F_CH_FILE_SET_CHECK_AT_A =>
		MS_F_CH_FILE_SET_CHECK_AT_A,
	MS_F_CH_END_OF_2ND_ADDR_TRF =>
		MS_F_CH_END_OF_2ND_ADDR_TRF,
	MS_F_CH_STROBE_TRIGGER =>
		MS_F_CH_STROBE_TRIGGER,
	MS_F_CH_NOT_READY =>
		XX_MS_F_CH_NOT_READY,
	MS_F_CH_WRITE_INHIBIT =>
		MS_F_CH_WRITE_INHIBIT,
	MS_F_CH_BUSY =>
		XX_MS_F_CH_BUSY,
	MS_F_CH_CORRECT_LENGTH_RECORD =>
		MS_F_CH_CORRECT_LENGTH_RECORD,
	MS_F_CH_CONDITION =>
		MS_F_CH_CONDITION,
	MS_F_CH_WRONG_LENGTH_RECORD =>
		XX_MS_F_CH_WRONG_LENGTH_RECORD,
	MS_FILE_SET_F_CH_NO_TRF_B =>
		MS_FILE_SET_F_CH_NO_TRF_B,
	MS_F_CH_FILE_DOT_NO_TRANSFER_BUS =>
		MS_F_CH_FILE_DOT_NO_TRANSFER_BUS,
	MS_F_CH_NO_TRANSFER_LATCH =>
		XX_MS_F_CH_NO_TRANSFER_LATCH,
	PS_F_CH_NO_TRANSFER_LATCH =>
		XX_PS_F_CH_NO_TRANSFER_LATCH,
	MS_1ST_DATA_STROBE_LATCH_CH_F =>
		MS_1ST_DATA_STROBE_LATCH_CH_F,
	PS_F_CH_ANY_STATUS_ON =>
		PS_F_CH_ANY_STATUS_ON,
	PS_F_CH_NO_STATUS_ON =>
		XX_PS_F_CH_NO_STATUS_ON,
	LAMP_15A1K17 =>
		LAMP_15A1K17
	);

Page_13_74_01_1: ENTITY ALD_13_74_01_1_FILE_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_F_CH_SELECT_UNIT_F =>
		PS_F_CH_SELECT_UNIT_F,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_B_CH_NOT_GROUP_MARK_WM =>
		PS_B_CH_NOT_GROUP_MARK_WM,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	MS_FILE_RING_7_LATCH =>
		MS_FILE_RING_7_LATCH,
	MS_B_CH_GROUP_MARK_DOT_WM =>
		MS_B_CH_GROUP_MARK_DOT_WM,
	PS_UNITS_OR_BODY_LATCH =>
		PS_UNITS_OR_BODY_LATCH,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_NO_OR_1ST_OR_2ND_SCAN =>
		PS_NO_OR_1ST_OR_2ND_SCAN,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	MS_FILE_OP =>
		MS_FILE_OP,
	MS_FILE_OP_STAR_1405 =>
		MS_FILE_OP_STAR_1405,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,
	MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE =>
		MS_FILE_OP_DOT_LAST_INSN_RO_CYCLE,
	MS_FILE_OP_TAKE_2ND_SCAN_CYCLE =>
		MS_FILE_OP_TAKE_2ND_SCAN_CYCLE,
	MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y =>
		MS_FILE_OP_DOT_D_CY_DOT_U_OR_Y,
	MS_FILE_OP_TAKE_EXTENSION_CYCLE =>
		MS_FILE_OP_TAKE_EXTENSION_CYCLE,
	MS_FILE_OP_DOT_D_CYCLE =>
		MS_FILE_OP_DOT_D_CYCLE,
	MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN =>
		MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
	PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
	PS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,
	MS_FILE_OP_DOT_D_CY_DOT_EXTENSION =>
		MS_FILE_OP_DOT_D_CY_DOT_EXTENSION
	);

Page_13_74_02_1: ENTITY ALD_13_74_02_1_FILE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	MS_E_CH_SELECT_AND_R_B_C_ON =>
		MS_E_CH_SELECT_AND_R_B_C_ON,
	MS_F_CH_SELECT_AND_RBC_ON =>
		MS_F_CH_SELECT_AND_RBC_ON,
	MC_E_CH_FILE_DIGIT_RING_7 =>
		MC_E_CH_FILE_DIGIT_RING_7,
	MS_PERCENT_OR_COML_AT =>
		MS_PERCENT_OR_COML_AT,
	MC_F_CH_FILE_DIGIT_RING_7 =>
		MC_F_CH_FILE_DIGIT_RING_7,
	MS_LOZENGE_OR_ASTERISK =>
		MS_LOZENGE_OR_ASTERISK,
	PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_E_CH_STATUS_SAMPLE_A_DELAY =>
		MS_E_CH_STATUS_SAMPLE_A_DELAY,
	MS_F_CH_STATUS_SAMPLE_A_DELAY =>
		MS_F_CH_STATUS_SAMPLE_A_DELAY,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	MS_RBC_INLK_CHECK =>
		MS_RBC_INLK_CHECK,
	PS_FILE_RING_7_LATCH =>
		PS_FILE_RING_7_LATCH,
	MS_FILE_RING_7_LATCH =>
		MS_FILE_RING_7_LATCH,
	LAMP_15A1E21 =>
		LAMP_15A1E21
	);

Page_14_10_01_1: ENTITY ALD_14_10_01_1_A_ADDRESS_REGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_RESET_A_AR =>
		MS_RESET_A_AR,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_A_AR =>
		PS_SET_A_AR,
	PS_RO_A_AR =>
		PS_RO_A_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_A_AR_GT_OUT_UP0B =>
		MS_A_AR_GT_OUT_UP0B,
	MS_A_AR_GT_OUT_UP1B =>
		MS_A_AR_GT_OUT_UP1B,
	MS_A_AR_GT_OUT_UP2B =>
		MS_A_AR_GT_OUT_UP2B,
	MS_A_AR_GT_OUT_UP4B =>
		MS_A_AR_GT_OUT_UP4B,
	MS_A_AR_GT_OUT_UP8B =>
		MS_A_AR_GT_OUT_UP8B
	);

Page_14_10_02_1: ENTITY ALD_14_10_02_1_A_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_A_AR =>
		PS_SET_A_AR,
	PS_RO_A_AR =>
		PS_RO_A_AR,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	MS_RESET_A_AR =>
		MS_RESET_A_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_A_AR_GT_OUT_TP0B =>
		MS_A_AR_GT_OUT_TP0B,
	MS_A_AR_GT_OUT_TP1B =>
		MS_A_AR_GT_OUT_TP1B,
	MS_A_AR_GT_OUT_TP2B =>
		MS_A_AR_GT_OUT_TP2B,
	MS_A_AR_GT_OUT_TP4B =>
		MS_A_AR_GT_OUT_TP4B,
	MS_A_AR_GT_OUT_TP8B =>
		MS_A_AR_GT_OUT_TP8B
	);

Page_14_10_03_1: ENTITY ALD_14_10_03_1_A_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	MS_RESET_A_AR =>
		MS_RESET_A_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_A_AR =>
		PS_RO_A_AR,
	PS_SET_A_AR =>
		PS_SET_A_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_A_AR_GT_OUT_HP0B =>
		MS_A_AR_GT_OUT_HP0B,
	MS_A_AR_GT_OUT_HP1B =>
		MS_A_AR_GT_OUT_HP1B,
	MS_A_AR_GT_OUT_HP2B =>
		MS_A_AR_GT_OUT_HP2B,
	MS_A_AR_GT_OUT_HP4B =>
		MS_A_AR_GT_OUT_HP4B,
	MS_A_AR_GT_OUT_HP8B =>
		MS_A_AR_GT_OUT_HP8B
	);

Page_14_10_04_1: ENTITY ALD_14_10_04_1_A_ADDRESS_REGISTER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	MS_RESET_A_AR =>
		MS_RESET_A_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_A_AR =>
		PS_RO_A_AR,
	PS_SET_A_AR =>
		PS_SET_A_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_A_AR_GT_OUT_THP0B =>
		MS_A_AR_GT_OUT_THP0B,
	MS_A_AR_GT_OUT_THP1B =>
		MS_A_AR_GT_OUT_THP1B,
	MS_A_AR_GT_OUT_THP2B =>
		MS_A_AR_GT_OUT_THP2B,
	MS_A_AR_GT_OUT_THP4B =>
		MS_A_AR_GT_OUT_THP4B,
	MS_A_AR_GT_OUT_THP8B =>
		MS_A_AR_GT_OUT_THP8B
	);

Page_14_10_05_1: ENTITY ALD_14_10_05_1_A_ADDRESS_REGISTER_TEN_THOUSANDS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	MS_RESET_A_AR =>
		MS_RESET_A_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_A_AR =>
		PS_RO_A_AR,
	PS_SET_A_AR =>
		PS_SET_A_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_A_AR_GT_OUT_TTHP0B =>
		MS_A_AR_GT_OUT_TTHP0B,
	MS_A_AR_GT_OUT_TTHP1B =>
		MS_A_AR_GT_OUT_TTHP1B,
	MS_A_AR_GT_OUT_TTHP2B =>
		MS_A_AR_GT_OUT_TTHP2B,
	MS_A_AR_GT_OUT_TTHP4B =>
		MS_A_AR_GT_OUT_TTHP4B,
	MS_A_AR_GT_OUT_TTHP8B =>
		MS_A_AR_GT_OUT_TTHP8B
	);

Page_14_11_01_1: ENTITY ALD_14_11_01_1_B_ADDRESS_REGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	MS_RESET_B_AR =>
		MS_RESET_B_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_B_AR =>
		PS_RO_B_AR,
	PS_SET_B_AR =>
		PS_SET_B_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_B_AR_GT_OUT_UP0B =>
		MS_B_AR_GT_OUT_UP0B,
	MS_B_AR_GT_OUT_UP1B =>
		MS_B_AR_GT_OUT_UP1B,
	MS_B_AR_GT_OUT_UP2B =>
		MS_B_AR_GT_OUT_UP2B,
	MS_B_AR_GT_OUT_UP4B =>
		MS_B_AR_GT_OUT_UP4B,
	MS_B_AR_GT_OUT_UP8B =>
		MS_B_AR_GT_OUT_UP8B
	);

Page_14_11_02_1: ENTITY ALD_14_11_02_1_B_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	MS_RESET_B_AR =>
		MS_RESET_B_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_B_AR =>
		PS_RO_B_AR,
	PS_SET_B_AR =>
		PS_SET_B_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_B_AR_GT_OUT_TP0B =>
		MS_B_AR_GT_OUT_TP0B,
	MS_B_AR_GT_OUT_TP1B =>
		MS_B_AR_GT_OUT_TP1B,
	MS_B_AR_GT_OUT_TP2B =>
		MS_B_AR_GT_OUT_TP2B,
	MS_B_AR_GT_OUT_TP4B =>
		MS_B_AR_GT_OUT_TP4B,
	MS_B_AR_GT_OUT_TP8B =>
		MS_B_AR_GT_OUT_TP8B
	);

Page_14_11_03_1: ENTITY ALD_14_11_03_1_B_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_B_AR =>
		PS_SET_B_AR,
	PS_RO_B_AR =>
		PS_RO_B_AR,
	MS_RESET_B_AR =>
		MS_RESET_B_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_B_AR_GT_OUT_HP0B =>
		MS_B_AR_GT_OUT_HP0B,
	MS_B_AR_GT_OUT_HP1B =>
		MS_B_AR_GT_OUT_HP1B,
	MS_B_AR_GT_OUT_HP2B =>
		MS_B_AR_GT_OUT_HP2B,
	MS_B_AR_GT_OUT_HP4B =>
		MS_B_AR_GT_OUT_HP4B,
	MS_B_AR_GT_OUT_HP8B =>
		MS_B_AR_GT_OUT_HP8B
	);

Page_14_11_04_1: ENTITY ALD_14_11_04_1_B_ADDRESS_REGISTER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	MS_RESET_B_AR =>
		MS_RESET_B_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_B_AR =>
		PS_SET_B_AR,
	PS_RO_B_AR =>
		PS_RO_B_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_B_AR_GT_OUT_THP0B =>
		MS_B_AR_GT_OUT_THP0B,
	MS_B_AR_GT_OUT_THP1B =>
		MS_B_AR_GT_OUT_THP1B,
	MS_B_AR_GT_OUT_THP2B =>
		MS_B_AR_GT_OUT_THP2B,
	MS_B_AR_GT_OUT_THP4B =>
		MS_B_AR_GT_OUT_THP4B,
	MS_B_AR_GT_OUT_THP8B =>
		MS_B_AR_GT_OUT_THP8B
	);

Page_14_11_05_1: ENTITY ALD_14_11_05_1_B_ADDRESS_REGISTER_TEN_THOUSANDS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	MS_RESET_B_AR =>
		MS_RESET_B_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_B_AR =>
		PS_SET_B_AR,
	PS_RO_B_AR =>
		PS_RO_B_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_B_AR_GT_OUT_TTHP0B =>
		MS_B_AR_GT_OUT_TTHP0B,
	MS_B_AR_GT_OUT_TTHP1B =>
		MS_B_AR_GT_OUT_TTHP1B,
	MS_B_AR_GT_OUT_TTHP2B =>
		MS_B_AR_GT_OUT_TTHP2B,
	MS_B_AR_GT_OUT_TTHP4B =>
		MS_B_AR_GT_OUT_TTHP4B,
	MS_B_AR_GT_OUT_TTHP8B =>
		MS_B_AR_GT_OUT_TTHP8B
	);

Page_14_12_01_1: ENTITY ALD_14_12_01_1_C_ADDRESS_REGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_RESET_C_AR =>
		MS_RESET_C_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	PS_RO_C_AR =>
		PS_RO_C_AR,
	PS_SET_C_AR =>
		PS_SET_C_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_C_AR_GT_OUT_UP0B =>
		MS_C_AR_GT_OUT_UP0B,
	MS_C_AR_GT_OUT_UP1B =>
		MS_C_AR_GT_OUT_UP1B,
	MS_C_AR_GT_OUT_UP2B =>
		MS_C_AR_GT_OUT_UP2B,
	MS_C_AR_GT_OUT_UP4B =>
		MS_C_AR_GT_OUT_UP4B,
	MS_C_AR_GT_OUT_UP8B =>
		MS_C_AR_GT_OUT_UP8B
	);

Page_14_12_02_1: ENTITY ALD_14_12_02_1_C_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	PS_SET_C_AR =>
		PS_SET_C_AR,
	MS_RESET_C_AR =>
		MS_RESET_C_AR,
	PS_RO_C_AR =>
		PS_RO_C_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_C_AR_GT_OUT_TP0B =>
		MS_C_AR_GT_OUT_TP0B,
	MS_C_AR_GT_OUT_TP1B =>
		MS_C_AR_GT_OUT_TP1B,
	MS_C_AR_GT_OUT_TP2B =>
		MS_C_AR_GT_OUT_TP2B,
	MS_C_AR_GT_OUT_TP4B =>
		MS_C_AR_GT_OUT_TP4B,
	MS_C_AR_GT_OUT_TP8B =>
		MS_C_AR_GT_OUT_TP8B
	);

Page_14_12_03_1: ENTITY ALD_14_12_03_1_C_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	MS_RESET_C_AR =>
		MS_RESET_C_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_C_AR =>
		PS_RO_C_AR,
	PS_SET_C_AR =>
		PS_SET_C_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_C_AR_GT_OUT_HP0B =>
		MS_C_AR_GT_OUT_HP0B,
	MS_C_AR_GT_OUT_HP1B =>
		MS_C_AR_GT_OUT_HP1B,
	MS_C_AR_GT_OUT_HP2B =>
		MS_C_AR_GT_OUT_HP2B,
	MS_C_AR_GT_OUT_HP4B =>
		MS_C_AR_GT_OUT_HP4B,
	MS_C_AR_GT_OUT_HP8B =>
		MS_C_AR_GT_OUT_HP8B
	);

Page_14_12_04_1: ENTITY ALD_14_12_04_1_C_ADDRESS_REGISTER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	MS_RESET_C_AR =>
		MS_RESET_C_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_C_AR =>
		PS_RO_C_AR,
	PS_SET_C_AR =>
		PS_SET_C_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_C_AR_GT_OUT_THP0B =>
		MS_C_AR_GT_OUT_THP0B,
	MS_C_AR_GT_OUT_THP1B =>
		MS_C_AR_GT_OUT_THP1B,
	MS_C_AR_GT_OUT_THP2B =>
		MS_C_AR_GT_OUT_THP2B,
	MS_C_AR_GT_OUT_THP4B =>
		MS_C_AR_GT_OUT_THP4B,
	MS_C_AR_GT_OUT_THP8B =>
		MS_C_AR_GT_OUT_THP8B
	);

Page_14_12_05_1: ENTITY ALD_14_12_05_1_C_ADDRESS_REGISTER_TEN_THOUSANDS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	MS_RESET_C_AR =>
		MS_RESET_C_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_C_AR =>
		PS_RO_C_AR,
	PS_SET_C_AR =>
		PS_SET_C_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_C_AR_GT_OUT_TTHP0B =>
		MS_C_AR_GT_OUT_TTHP0B,
	MS_C_AR_GT_OUT_TTHP1B =>
		MS_C_AR_GT_OUT_TTHP1B,
	MS_C_AR_GT_OUT_TTHP2B =>
		MS_C_AR_GT_OUT_TTHP2B,
	MS_C_AR_GT_OUT_TTHP4B =>
		MS_C_AR_GT_OUT_TTHP4B,
	MS_C_AR_GT_OUT_TTHP8B =>
		MS_C_AR_GT_OUT_TTHP8B
	);

Page_14_13_01_1: ENTITY ALD_14_13_01_1_D_ADDRESS_RESGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_D_AR =>
		PS_SET_D_AR,
	PS_RO_D_AR =>
		PS_RO_D_AR,
	MS_RESET_D_AR =>
		MS_RESET_D_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_D_AR_GT_OUT_UP0B =>
		MS_D_AR_GT_OUT_UP0B,
	MS_D_AR_GT_OUT_UP1B =>
		MS_D_AR_GT_OUT_UP1B,
	MS_D_AR_GT_OUT_UP2B =>
		MS_D_AR_GT_OUT_UP2B,
	MS_D_AR_GT_OUT_UP4B =>
		MS_D_AR_GT_OUT_UP4B,
	MS_D_AR_GT_OUT_UP8B =>
		MS_D_AR_GT_OUT_UP8B
	);

Page_14_13_02_1: ENTITY ALD_14_13_02_1_D_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	MS_RESET_D_AR =>
		MS_RESET_D_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_D_AR =>
		PS_SET_D_AR,
	PS_RO_D_AR =>
		PS_RO_D_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_D_AR_GT_OUT_TP0B =>
		MS_D_AR_GT_OUT_TP0B,
	MS_D_AR_GT_OUT_TP1B =>
		MS_D_AR_GT_OUT_TP1B,
	MS_D_AR_GT_OUT_TP2B =>
		MS_D_AR_GT_OUT_TP2B,
	MS_D_AR_GT_OUT_TP4B =>
		MS_D_AR_GT_OUT_TP4B,
	MS_D_AR_GT_OUT_TP8B =>
		MS_D_AR_GT_OUT_TP8B
	);

Page_14_13_03_1: ENTITY ALD_14_13_03_1_D_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	MS_RESET_D_AR =>
		MS_RESET_D_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_D_AR =>
		PS_RO_D_AR,
	PS_SET_D_AR =>
		PS_SET_D_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_D_AR_GT_OUT_HP0B =>
		MS_D_AR_GT_OUT_HP0B,
	MS_D_AR_GT_OUT_HP1B =>
		MS_D_AR_GT_OUT_HP1B,
	MS_D_AR_GT_OUT_HP2B =>
		MS_D_AR_GT_OUT_HP2B,
	MS_D_AR_GT_OUT_HP4B =>
		MS_D_AR_GT_OUT_HP4B,
	MS_D_AR_GT_OUT_HP8B =>
		MS_D_AR_GT_OUT_HP8B
	);

Page_14_13_04_1: ENTITY ALD_14_13_04_1_D_ADDRESS_REGISTER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	MS_RESET_D_AR =>
		MS_RESET_D_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_D_AR =>
		PS_RO_D_AR,
	PS_SET_D_AR =>
		PS_SET_D_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_D_AR_GT_OUT_THP0B =>
		MS_D_AR_GT_OUT_THP0B,
	MS_D_AR_GT_OUT_THP1B =>
		MS_D_AR_GT_OUT_THP1B,
	MS_D_AR_GT_OUT_THP2B =>
		MS_D_AR_GT_OUT_THP2B,
	MS_D_AR_GT_OUT_THP4B =>
		MS_D_AR_GT_OUT_THP4B,
	MS_D_AR_GT_OUT_THP8B =>
		MS_D_AR_GT_OUT_THP8B
	);

Page_14_13_05_1: ENTITY ALD_14_13_05_1_D_ADDRESS_REGISTER_TEN_THOUSANDS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	MS_RESET_D_AR =>
		MS_RESET_D_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_D_AR =>
		PS_RO_D_AR,
	PS_SET_D_AR =>
		PS_SET_D_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_D_AR_GT_OUT_TTHP0B =>
		MS_D_AR_GT_OUT_TTHP0B,
	MS_D_AR_GT_OUT_TTHP1B =>
		MS_D_AR_GT_OUT_TTHP1B,
	MS_D_AR_GT_OUT_TTHP2B =>
		MS_D_AR_GT_OUT_TTHP2B,
	MS_D_AR_GT_OUT_TTHP4B =>
		MS_D_AR_GT_OUT_TTHP4B,
	MS_D_AR_GT_OUT_TTHP8B =>
		MS_D_AR_GT_OUT_TTHP8B
	);

Page_14_14_01_1: ENTITY ALD_14_14_01_1_I_ADDRESS_REGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	MS_MEM_AR_TO_I_AR_UP0B =>
		MS_MEM_AR_TO_I_AR_UP0B,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_MEM_AR_TO_I_AR_UP1B =>
		MS_MEM_AR_TO_I_AR_UP1B,
	MS_RESET_I_AR =>
		MS_RESET_I_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	PS_SET_I_AR =>
		PS_SET_I_AR,
	PS_RO_I_AR =>
		PS_RO_I_AR,
	MS_MEM_AR_TO_I_AR_UP2B =>
		MS_MEM_AR_TO_I_AR_UP2B,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	MS_MEM_AR_TO_I_AR_UP4B =>
		MS_MEM_AR_TO_I_AR_UP4B,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_MEM_AR_TO_I_AR_UP8B =>
		MS_MEM_AR_TO_I_AR_UP8B,
	MS_I_AR_GT_OUT_UP0B =>
		MS_I_AR_GT_OUT_UP0B,
	MS_I_AR_GT_OUT_UP1B =>
		MS_I_AR_GT_OUT_UP1B,
	MS_I_AR_GT_OUT_UP2B =>
		MS_I_AR_GT_OUT_UP2B,
	MS_I_AR_GT_OUT_UP4B =>
		MS_I_AR_GT_OUT_UP4B,
	MS_I_AR_GT_OUT_UP8B =>
		MS_I_AR_GT_OUT_UP8B
	);

Page_14_14_02_1: ENTITY ALD_14_14_02_1_I_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	MS_MEM_AR_TO_I_AR_TP0B =>
		MS_MEM_AR_TO_I_AR_TP0B,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_MEM_AR_TO_I_AR_TP1B =>
		MS_MEM_AR_TO_I_AR_TP1B,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	MS_RESET_I_AR =>
		MS_RESET_I_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_I_AR =>
		PS_SET_I_AR,
	MS_MEM_AR_TO_I_AR_TP2B =>
		MS_MEM_AR_TO_I_AR_TP2B,
	PS_RO_I_AR =>
		PS_RO_I_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	MS_MEM_AR_TO_I_AR_TP4B =>
		MS_MEM_AR_TO_I_AR_TP4B,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_MEM_AR_TO_I_AR_TP8B =>
		MS_MEM_AR_TO_I_AR_TP8B,
	MS_I_AR_GT_OUT_TP0B =>
		MS_I_AR_GT_OUT_TP0B,
	MS_I_AR_GT_OUT_TP1B =>
		MS_I_AR_GT_OUT_TP1B,
	MS_I_AR_GT_OUT_TP2B =>
		MS_I_AR_GT_OUT_TP2B,
	MS_I_AR_GT_OUT_TP4B =>
		MS_I_AR_GT_OUT_TP4B,
	MS_I_AR_GT_OUT_TP8B =>
		MS_I_AR_GT_OUT_TP8B
	);

Page_14_14_03_1: ENTITY ALD_14_14_03_1_I_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	MS_MEM_AR_TO_I_AR_HP0B =>
		MS_MEM_AR_TO_I_AR_HP0B,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_MEM_AR_TO_I_AR_HP1B =>
		MS_MEM_AR_TO_I_AR_HP1B,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	MS_RESET_I_AR =>
		MS_RESET_I_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_I_AR =>
		PS_SET_I_AR,
	MS_MEM_AR_TO_I_AR_HP2B =>
		MS_MEM_AR_TO_I_AR_HP2B,
	PS_RO_I_AR =>
		PS_RO_I_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	MS_MEM_AR_TO_I_AR_HP4B =>
		MS_MEM_AR_TO_I_AR_HP4B,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_MEM_AR_TO_I_AR_HP8B =>
		MS_MEM_AR_TO_I_AR_HP8B,
	MS_I_AR_GT_OUT_HP0B =>
		MS_I_AR_GT_OUT_HP0B,
	MS_I_AR_GT_OUT_HP1B =>
		MS_I_AR_GT_OUT_HP1B,
	MS_I_AR_GT_OUT_HP2B =>
		MS_I_AR_GT_OUT_HP2B,
	MS_I_AR_GT_OUT_HP4B =>
		MS_I_AR_GT_OUT_HP4B,
	MS_I_AR_GT_OUT_HP8B =>
		MS_I_AR_GT_OUT_HP8B
	);

Page_14_14_04_1: ENTITY ALD_14_14_04_1_I_ADDRESS_REGISTER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	MS_MEM_AR_TO_I_AR_THP0B =>
		MS_MEM_AR_TO_I_AR_THP0B,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_MEM_AR_TO_I_AR_THP1B =>
		MS_MEM_AR_TO_I_AR_THP1B,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	MS_RESET_I_AR =>
		MS_RESET_I_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_I_AR =>
		PS_SET_I_AR,
	MS_MEM_AR_TO_I_AR_THP2B =>
		MS_MEM_AR_TO_I_AR_THP2B,
	PS_RO_I_AR =>
		PS_RO_I_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	MS_MEM_AR_TO_I_AR_THP4B =>
		MS_MEM_AR_TO_I_AR_THP4B,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_MEM_AR_TO_I_AR_THP8B =>
		MS_MEM_AR_TO_I_AR_THP8B,
	MS_I_AR_GT_OUT_THP0B =>
		MS_I_AR_GT_OUT_THP0B,
	MS_I_AR_GT_OUT_THP1B =>
		MS_I_AR_GT_OUT_THP1B,
	MS_I_AR_GT_OUT_THP2B =>
		MS_I_AR_GT_OUT_THP2B,
	MS_I_AR_GT_OUT_THP4B =>
		MS_I_AR_GT_OUT_THP4B,
	MS_I_AR_GT_OUT_THP8B =>
		MS_I_AR_GT_OUT_THP8B
	);

Page_14_14_05_1: ENTITY ALD_14_14_05_1_I_ADDRESS_REG_TEN_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	MS_MEM_AR_TO_I_AR_TTHP0B =>
		MS_MEM_AR_TO_I_AR_TTHP0B,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_MEM_AR_TO_I_AR_TTHP1B =>
		MS_MEM_AR_TO_I_AR_TTHP1B,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	MS_RESET_I_AR =>
		MS_RESET_I_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_I_AR =>
		PS_RO_I_AR,
	MS_MEM_AR_TO_I_AR_TTHP2B =>
		MS_MEM_AR_TO_I_AR_TTHP2B,
	PS_SET_I_AR =>
		PS_SET_I_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	MS_MEM_AR_TO_I_AR_TTHP4B =>
		MS_MEM_AR_TO_I_AR_TTHP4B,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_MEM_AR_TO_I_AR_TTHP8B =>
		MS_MEM_AR_TO_I_AR_TTHP8B,
	MS_I_AR_GT_OUT_TTHP0B =>
		MS_I_AR_GT_OUT_TTHP0B,
	MS_I_AR_GT_OUT_TTHP1B =>
		MS_I_AR_GT_OUT_TTHP1B,
	MS_I_AR_GT_OUT_TTHP2B =>
		MS_I_AR_GT_OUT_TTHP2B,
	MS_I_AR_GT_OUT_TTHP4B =>
		MS_I_AR_GT_OUT_TTHP4B,
	MS_I_AR_GT_OUT_TTHP8B =>
		MS_I_AR_GT_OUT_TTHP8B
	);

Page_14_14_10_1: ENTITY ALD_14_14_10_1_E_ADDRESS_REGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_E_AR_GT_OUT_UP0B =>
		MS_E_AR_GT_OUT_UP0B,
	MS_E_AR_GT_OUT_UP1B =>
		MS_E_AR_GT_OUT_UP1B,
	MS_E_AR_GT_OUT_UP2B =>
		MS_E_AR_GT_OUT_UP2B,
	MS_E_AR_GT_OUT_UP4B =>
		MS_E_AR_GT_OUT_UP4B,
	MS_E_AR_GT_OUT_UP8B =>
		MS_E_AR_GT_OUT_UP8B
	);

Page_14_14_11_1: ENTITY ALD_14_14_11_1_E_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_E_AR_GT_OUT_TP0B =>
		MS_E_AR_GT_OUT_TP0B,
	MS_E_AR_GT_OUT_TP1B =>
		MS_E_AR_GT_OUT_TP1B,
	MS_E_AR_GT_OUT_TP2B =>
		MS_E_AR_GT_OUT_TP2B,
	MS_E_AR_GT_OUT_TP4B =>
		MS_E_AR_GT_OUT_TP4B,
	MS_E_AR_GT_OUT_TP8B =>
		MS_E_AR_GT_OUT_TP8B
	);

Page_14_14_12_1: ENTITY ALD_14_14_12_1_E_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_E_AR_GT_OUT_HP0B =>
		MS_E_AR_GT_OUT_HP0B,
	MS_E_AR_GT_OUT_HP1B =>
		MS_E_AR_GT_OUT_HP1B,
	MS_E_AR_GT_OUT_HP2B =>
		MS_E_AR_GT_OUT_HP2B,
	MS_E_AR_GT_OUT_HP4B =>
		MS_E_AR_GT_OUT_HP4B,
	MS_E_AR_GT_OUT_HP8B =>
		MS_E_AR_GT_OUT_HP8B
	);

Page_14_14_13_1: ENTITY ALD_14_14_13_1_E_ADDRESS_REGSITER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_E_AR_GT_OUT_THP0B =>
		MS_E_AR_GT_OUT_THP0B,
	MS_E_AR_GT_OUT_THP1B =>
		MS_E_AR_GT_OUT_THP1B,
	MS_E_AR_GT_OUT_THP2B =>
		MS_E_AR_GT_OUT_THP2B,
	MS_E_AR_GT_OUT_THP4B =>
		MS_E_AR_GT_OUT_THP4B,
	MS_E_AR_GT_OUT_THP8B =>
		MS_E_AR_GT_OUT_THP8B
	);

Page_14_14_14_1: ENTITY ALD_14_14_14_1_E_ADDRESS_REGISTER_TEN_THOUSANDS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	MS_RESET_E_AR =>
		MS_RESET_E_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_RO_E_AR =>
		PS_RO_E_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_E_AR_GT_OUT_TTHP0B =>
		MS_E_AR_GT_OUT_TTHP0B,
	MS_E_AR_GT_OUT_TTHP1B =>
		MS_E_AR_GT_OUT_TTHP1B,
	MS_E_AR_GT_OUT_TTHP2B =>
		MS_E_AR_GT_OUT_TTHP2B,
	MS_E_AR_GT_OUT_TTHP4B =>
		MS_E_AR_GT_OUT_TTHP4B,
	MS_E_AR_GT_OUT_TTHP8B =>
		MS_E_AR_GT_OUT_TTHP8B
	);

Page_14_14_20_1: ENTITY ALD_14_14_20_1_F_ADDRESS_REGISTER_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_RESET_F_AR =>
		MS_RESET_F_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	PS_RO_F_AR =>
		PS_RO_F_AR,
	PS_SET_F_AR =>
		PS_SET_F_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_F_AR_GT_OUT_UP0B =>
		MS_F_AR_GT_OUT_UP0B,
	MS_F_AR_GT_OUT_UP1B =>
		MS_F_AR_GT_OUT_UP1B,
	MS_F_AR_GT_OUT_UP2B =>
		MS_F_AR_GT_OUT_UP2B,
	MS_F_AR_GT_OUT_UP4B =>
		MS_F_AR_GT_OUT_UP4B,
	MS_F_AR_GT_OUT_UP8B =>
		MS_F_AR_GT_OUT_UP8B
	);

Page_14_14_21_1: ENTITY ALD_14_14_21_1_F_ADDRESS_REGISTER_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_RESET_F_AR =>
		MS_RESET_F_AR,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_F_AR =>
		PS_SET_F_AR,
	PS_RO_F_AR =>
		PS_RO_F_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_F_AR_GT_OUT_TP0B =>
		MS_F_AR_GT_OUT_TP0B,
	MS_F_AR_GT_OUT_TP1B =>
		MS_F_AR_GT_OUT_TP1B,
	MS_F_AR_GT_OUT_TP2B =>
		MS_F_AR_GT_OUT_TP2B,
	MS_F_AR_GT_OUT_TP4B =>
		MS_F_AR_GT_OUT_TP4B,
	MS_F_AR_GT_OUT_TP8B =>
		MS_F_AR_GT_OUT_TP8B
	);

Page_14_14_22_1: ENTITY ALD_14_14_22_1_F_ADDRESS_REGISTER_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_RESET_F_AR =>
		MS_RESET_F_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS,
	PS_SET_F_AR =>
		PS_SET_F_AR,
	PS_RO_F_AR =>
		PS_RO_F_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_F_AR_GT_OUT_HP0B =>
		MS_F_AR_GT_OUT_HP0B,
	MS_F_AR_GT_OUT_HP1B =>
		MS_F_AR_GT_OUT_HP1B,
	MS_F_AR_GT_OUT_HP2B =>
		MS_F_AR_GT_OUT_HP2B,
	MS_F_AR_GT_OUT_HP4B =>
		MS_F_AR_GT_OUT_HP4B,
	MS_F_AR_GT_OUT_HP8B =>
		MS_F_AR_GT_OUT_HP8B
	);

Page_14_14_23_1: ENTITY ALD_14_14_23_1_F_ADDRESS_REGISTER_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_RESET_F_AR =>
		MS_RESET_F_AR,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_F_AR =>
		PS_SET_F_AR,
	PS_RO_F_AR =>
		PS_RO_F_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_F_AR_GT_OUT_THP0B =>
		MS_F_AR_GT_OUT_THP0B,
	MS_F_AR_GT_OUT_THP1B =>
		MS_F_AR_GT_OUT_THP1B,
	MS_F_AR_GT_OUT_THP2B =>
		MS_F_AR_GT_OUT_THP2B,
	MS_F_AR_GT_OUT_THP4B =>
		MS_F_AR_GT_OUT_THP4B,
	MS_F_AR_GT_OUT_THP8B =>
		MS_F_AR_GT_OUT_THP8B
	);

Page_14_14_24_1: ENTITY ALD_14_14_24_1_F_ADDRESS_REGISTER_TEN_THOUSANDS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MS_RESET_F_AR =>
		MS_RESET_F_AR,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS,
	PS_SET_F_AR =>
		PS_SET_F_AR,
	PS_RO_F_AR =>
		PS_RO_F_AR,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_F_AR_GT_OUT_TTHP0B =>
		MS_F_AR_GT_OUT_TTHP0B,
	MS_F_AR_GT_OUT_TTHP1B =>
		MS_F_AR_GT_OUT_TTHP1B,
	MS_F_AR_GT_OUT_TTHP2B =>
		MS_F_AR_GT_OUT_TTHP2B,
	MS_F_AR_GT_OUT_TTHP4B =>
		MS_F_AR_GT_OUT_TTHP4B,
	MS_F_AR_GT_OUT_TTHP8B =>
		MS_F_AR_GT_OUT_TTHP8B
	);

Page_14_15_01_1: ENTITY ALD_14_15_01_1_AR_BUS_UNITS_POS_0_AND_1_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_UP0B =>
		MS_A_AR_GT_OUT_UP0B,
	MS_C_AR_GT_OUT_UP0B =>
		MS_C_AR_GT_OUT_UP0B,
	MS_I_AR_GT_OUT_UP0B =>
		MS_I_AR_GT_OUT_UP0B,
	MS_B_AR_GT_OUT_UP0B =>
		MS_B_AR_GT_OUT_UP0B,
	MS_E_AR_GT_OUT_UP0B =>
		MS_E_AR_GT_OUT_UP0B,
	MS_F_AR_GT_OUT_UP0B =>
		MS_F_AR_GT_OUT_UP0B,
	MS_D_AR_GT_OUT_UP0B =>
		MS_D_AR_GT_OUT_UP0B,
	MS_ADDR_GEN_UP_04_BIT =>
		MS_ADDR_GEN_UP_04_BIT,
	MS_ADDR_GEN_UP_08_BIT =>
		MS_ADDR_GEN_UP_08_BIT,
	MS_ADDR_GEN_UP_02_BIT =>
		MS_ADDR_GEN_UP_02_BIT,
	MS_ADDR_GEN_UP_01_BIT =>
		MS_ADDR_GEN_UP_01_BIT,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR,
	MS_A_AR_GT_OUT_UP1B =>
		MS_A_AR_GT_OUT_UP1B,
	MS_C_AR_GT_OUT_UP1B =>
		MS_C_AR_GT_OUT_UP1B,
	MS_I_AR_GT_OUT_UP1B =>
		MS_I_AR_GT_OUT_UP1B,
	MS_B_AR_GT_OUT_UP1B =>
		MS_B_AR_GT_OUT_UP1B,
	MS_E_AR_GT_OUT_UP1B =>
		MS_E_AR_GT_OUT_UP1B,
	MS_F_AR_GT_OUT_UP1B =>
		MS_F_AR_GT_OUT_UP1B,
	MS_D_AR_GT_OUT_UP1B =>
		MS_D_AR_GT_OUT_UP1B,
	MS_ADDR_GEN_UP_18_BIT =>
		MS_ADDR_GEN_UP_18_BIT,
	MS_ADDR_GEN_UP_12_BIT =>
		MS_ADDR_GEN_UP_12_BIT,
	MS_ADDR_GEN_U_POS_5_DIGIT =>
		MS_ADDR_GEN_U_POS_5_DIGIT,
	PS_AR_BUS_UP0B =>
		PS_AR_BUS_UP0B,
	PS_AR_BUS_UP1B =>
		PS_AR_BUS_UP1B
	);

Page_14_15_02_1: ENTITY ALD_14_15_02_1_AR_BUS_UNITS_POS_2_AND_4_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_UP2B =>
		MS_A_AR_GT_OUT_UP2B,
	MS_C_AR_GT_OUT_UP2B =>
		MS_C_AR_GT_OUT_UP2B,
	MS_I_AR_GT_OUT_UP2B =>
		MS_I_AR_GT_OUT_UP2B,
	MS_B_AR_GT_OUT_UP2B =>
		MS_B_AR_GT_OUT_UP2B,
	MS_ADDR_GEN_U_POS_0_DIGIT =>
		MS_ADDR_GEN_U_POS_0_DIGIT,
	MS_ADDR_GEN_UP_02_BIT =>
		MS_ADDR_GEN_UP_02_BIT,
	MS_D_AR_GT_OUT_UP2B =>
		MS_D_AR_GT_OUT_UP2B,
	MS_ADDR_GEN_UP_12_BIT =>
		MS_ADDR_GEN_UP_12_BIT,
	MS_ADDR_GEN_UP_24_BIT =>
		MS_ADDR_GEN_UP_24_BIT,
	MS_E_AR_GT_OUT_UP2B =>
		MS_E_AR_GT_OUT_UP2B,
	MS_F_AR_GT_OUT_UP2B =>
		MS_F_AR_GT_OUT_UP2B,
	MS_A_AR_GT_OUT_UP4B =>
		MS_A_AR_GT_OUT_UP4B,
	MS_C_AR_GT_OUT_UP4B =>
		MS_C_AR_GT_OUT_UP4B,
	MS_I_AR_GT_OUT_UP4B =>
		MS_I_AR_GT_OUT_UP4B,
	MS_B_AR_GT_OUT_UP4B =>
		MS_B_AR_GT_OUT_UP4B,
	MS_ADDR_GEN_UP_04_BIT =>
		MS_ADDR_GEN_UP_04_BIT,
	MS_ADDR_GEN_U_POS_5_DIGIT =>
		MS_ADDR_GEN_U_POS_5_DIGIT,
	MS_D_AR_GT_OUT_UP4B =>
		MS_D_AR_GT_OUT_UP4B,
	MS_ADDR_GEN_UP_48_BIT =>
		MS_ADDR_GEN_UP_48_BIT,
	MS_E_AR_GT_OUT_UP4B =>
		MS_E_AR_GT_OUT_UP4B,
	MS_F_AR_GT_OUT_UP4B =>
		MS_F_AR_GT_OUT_UP4B,
	PS_AR_BUS_UP2B =>
		PS_AR_BUS_UP2B,
	PS_AR_BUS_UP4B =>
		PS_AR_BUS_UP4B
	);

Page_14_15_03_1: ENTITY ALD_14_15_03_1_AR_BUS_UNITS_POS_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_UP8B =>
		MS_A_AR_GT_OUT_UP8B,
	MS_C_AR_GT_OUT_UP8B =>
		MS_C_AR_GT_OUT_UP8B,
	MS_I_AR_GT_OUT_UP8B =>
		MS_I_AR_GT_OUT_UP8B,
	MS_B_AR_GT_OUT_UP8B =>
		MS_B_AR_GT_OUT_UP8B,
	MS_ADDR_GEN_U_POS_0_DIGIT =>
		MS_ADDR_GEN_U_POS_0_DIGIT,
	MS_ADDR_GEN_UP_48_BIT =>
		MS_ADDR_GEN_UP_48_BIT,
	MS_D_AR_GT_OUT_UP8B =>
		MS_D_AR_GT_OUT_UP8B,
	MS_ADDR_GEN_UP_18_BIT =>
		MS_ADDR_GEN_UP_18_BIT,
	MS_ADDR_GEN_UP_08_BIT =>
		MS_ADDR_GEN_UP_08_BIT,
	MS_E_AR_GT_OUT_UP8B =>
		MS_E_AR_GT_OUT_UP8B,
	MS_F_AR_GT_OUT_UP8B =>
		MS_F_AR_GT_OUT_UP8B,
	PS_AR_BUS_UP8B =>
		PS_AR_BUS_UP8B
	);

Page_14_15_04_1: ENTITY ALD_14_15_04_1_AR_BUS_TENS_POS_0_AND_1_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_TP0B =>
		MS_A_AR_GT_OUT_TP0B,
	MS_C_AR_GT_OUT_TP0B =>
		MS_C_AR_GT_OUT_TP0B,
	MS_I_AR_GT_OUT_TP0B =>
		MS_I_AR_GT_OUT_TP0B,
	MS_B_AR_GT_OUT_TP0B =>
		MS_B_AR_GT_OUT_TP0B,
	MS_ADDR_GEN_T_POS_2_DIGIT =>
		MS_ADDR_GEN_T_POS_2_DIGIT,
	MS_E_AR_GT_OUT_TP0B =>
		MS_E_AR_GT_OUT_TP0B,
	MS_D_AR_GT_OUT_TP0B =>
		MS_D_AR_GT_OUT_TP0B,
	MS_ADDR_GEN_TP_08_BIT =>
		MS_ADDR_GEN_TP_08_BIT,
	MS_ADDR_GEN_T_POS_4_DIGIT =>
		MS_ADDR_GEN_T_POS_4_DIGIT,
	MS_F_AR_GT_OUT_TP0B =>
		MS_F_AR_GT_OUT_TP0B,
	MS_A_AR_GT_OUT_TP1B =>
		MS_A_AR_GT_OUT_TP1B,
	MS_C_AR_GT_OUT_TP1B =>
		MS_C_AR_GT_OUT_TP1B,
	MS_I_AR_GT_OUT_TP1B =>
		MS_I_AR_GT_OUT_TP1B,
	MS_B_AR_GT_OUT_TP1B =>
		MS_B_AR_GT_OUT_TP1B,
	MS_ADDR_GEN_T_POS_3_DIGIT =>
		MS_ADDR_GEN_T_POS_3_DIGIT,
	MS_E_AR_GT_OUT_TP1B =>
		MS_E_AR_GT_OUT_TP1B,
	MS_D_AR_GT_OUT_TP1B =>
		MS_D_AR_GT_OUT_TP1B,
	MS_ADDR_GEN_TP_18_BIT =>
		MS_ADDR_GEN_TP_18_BIT,
	MS_ADDR_GEN_T_POS_5_DIGIT =>
		MS_ADDR_GEN_T_POS_5_DIGIT,
	MS_F_AR_GT_OUT_TP1B =>
		MS_F_AR_GT_OUT_TP1B,
	PS_AR_BUS_TP0B =>
		PS_AR_BUS_TP0B,
	PS_AR_BUS_TP1B =>
		PS_AR_BUS_TP1B
	);

Page_14_15_05_1: ENTITY ALD_14_15_05_1_AR_BUS_TENS_POS_2_AND_4_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_TP2B =>
		MS_A_AR_GT_OUT_TP2B,
	MS_C_AR_GT_OUT_TP2B =>
		MS_C_AR_GT_OUT_TP2B,
	MS_I_AR_GT_OUT_TP2B =>
		MS_I_AR_GT_OUT_TP2B,
	MS_B_AR_GT_OUT_TP2B =>
		MS_B_AR_GT_OUT_TP2B,
	MS_ADDR_GEN_T_POS_3_DIGIT =>
		MS_ADDR_GEN_T_POS_3_DIGIT,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR,
	MS_D_AR_GT_OUT_TP2B =>
		MS_D_AR_GT_OUT_TP2B,
	MS_ADDR_GEN_T_POS_2_DIGIT =>
		MS_ADDR_GEN_T_POS_2_DIGIT,
	MS_E_AR_GT_OUT_TP2B =>
		MS_E_AR_GT_OUT_TP2B,
	MS_F_AR_GT_OUT_TP2B =>
		MS_F_AR_GT_OUT_TP2B,
	MS_ADDR_GEN_TP_24_BIT =>
		MS_ADDR_GEN_TP_24_BIT,
	MS_A_AR_GT_OUT_TP4B =>
		MS_A_AR_GT_OUT_TP4B,
	MS_C_AR_GT_OUT_TP4B =>
		MS_C_AR_GT_OUT_TP4B,
	MS_I_AR_GT_OUT_TP4B =>
		MS_I_AR_GT_OUT_TP4B,
	MS_B_AR_GT_OUT_TP4B =>
		MS_B_AR_GT_OUT_TP4B,
	MS_ADDR_GEN_T_POS_4_DIGIT =>
		MS_ADDR_GEN_T_POS_4_DIGIT,
	MS_ADDR_GEN_T_POS_5_DIGIT =>
		MS_ADDR_GEN_T_POS_5_DIGIT,
	MS_D_AR_GT_OUT_TP4B =>
		MS_D_AR_GT_OUT_TP4B,
	MS_ADDR_GEN_TP_48_BIT =>
		MS_ADDR_GEN_TP_48_BIT,
	MS_E_AR_GT_OUT_TP4B =>
		MS_E_AR_GT_OUT_TP4B,
	MS_F_AR_GT_OUT_TP4B =>
		MS_F_AR_GT_OUT_TP4B,
	PS_AR_BUS_TP2B =>
		PS_AR_BUS_TP2B,
	PS_AR_BUS_TP4B =>
		PS_AR_BUS_TP4B
	);

Page_14_15_06_1: ENTITY ALD_14_15_06_1_AR_BUS_TENS_POS_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_TP8B =>
		MS_A_AR_GT_OUT_TP8B,
	MS_C_AR_GT_OUT_TP8B =>
		MS_C_AR_GT_OUT_TP8B,
	MS_I_AR_GT_OUT_TP8B =>
		MS_I_AR_GT_OUT_TP8B,
	MS_B_AR_GT_OUT_TP8B =>
		MS_B_AR_GT_OUT_TP8B,
	MS_ADDR_GEN_TP_48_BIT =>
		MS_ADDR_GEN_TP_48_BIT,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR,
	MS_D_AR_GT_OUT_TP8B =>
		MS_D_AR_GT_OUT_TP8B,
	MS_ADDR_GEN_TP_18_BIT =>
		MS_ADDR_GEN_TP_18_BIT,
	MS_ADDR_GEN_TP_08_BIT =>
		MS_ADDR_GEN_TP_08_BIT,
	MS_E_AR_GT_OUT_TP8B =>
		MS_E_AR_GT_OUT_TP8B,
	MS_F_AR_GT_OUT_TP8B =>
		MS_F_AR_GT_OUT_TP8B,
	PS_AR_BUS_TP8B =>
		PS_AR_BUS_TP8B
	);

Page_14_15_07_1: ENTITY ALD_14_15_07_1_AR_BUS_HUNDREDS_POS_0_AND_1_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_HP0B =>
		MS_A_AR_GT_OUT_HP0B,
	MS_C_AR_GT_OUT_HP0B =>
		MS_C_AR_GT_OUT_HP0B,
	MS_I_AR_GT_OUT_HP0B =>
		MS_I_AR_GT_OUT_HP0B,
	MS_B_AR_GT_OUT_HP0B =>
		MS_B_AR_GT_OUT_HP0B,
	MS_E_AR_GT_OUT_HP0B =>
		MS_E_AR_GT_OUT_HP0B,
	MS_F_AR_GT_OUT_HP0B =>
		MS_F_AR_GT_OUT_HP0B,
	MS_D_AR_GT_OUT_HP0B =>
		MS_D_AR_GT_OUT_HP0B,
	MS_RO_00201_INDEX_ADDR =>
		MS_RO_00201_INDEX_ADDR,
	MS_RO_00101_INDEX_ADDR =>
		MS_RO_00101_INDEX_ADDR,
	MS_A_AR_GT_OUT_HP1B =>
		MS_A_AR_GT_OUT_HP1B,
	MS_C_AR_GT_OUT_HP1B =>
		MS_C_AR_GT_OUT_HP1B,
	MS_I_AR_GT_OUT_HP1B =>
		MS_I_AR_GT_OUT_HP1B,
	MS_E_AR_GT_OUT_HP1B =>
		MS_E_AR_GT_OUT_HP1B,
	MS_F_AR_GT_OUT_HP1B =>
		MS_F_AR_GT_OUT_HP1B,
	MS_D_AR_GT_OUT_HP1B =>
		MS_D_AR_GT_OUT_HP1B,
	MS_B_AR_GT_OUT_HP1B =>
		MS_B_AR_GT_OUT_HP1B,
	PS_AR_BUS_HP0B =>
		PS_AR_BUS_HP0B,
	PS_AR_BUS_HP1B =>
		PS_AR_BUS_HP1B
	);

Page_14_15_08_1: ENTITY ALD_14_15_08_1_AR_BUS_HUNDREDS_POS_2_AND_4_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_HP2B =>
		MS_A_AR_GT_OUT_HP2B,
	MS_C_AR_GT_OUT_HP2B =>
		MS_C_AR_GT_OUT_HP2B,
	MS_I_AR_GT_OUT_HP2B =>
		MS_I_AR_GT_OUT_HP2B,
	MS_B_AR_GT_OUT_HP2B =>
		MS_B_AR_GT_OUT_HP2B,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	MS_RO_00201_INDEX_ADDR =>
		MS_RO_00201_INDEX_ADDR,
	MS_D_AR_GT_OUT_HP2B =>
		MS_D_AR_GT_OUT_HP2B,
	MS_RO_00001_INDEX_ADDR =>
		MS_RO_00001_INDEX_ADDR,
	MS_E_AR_GT_OUT_HP2B =>
		MS_E_AR_GT_OUT_HP2B,
	MS_F_AR_GT_OUT_HP2B =>
		MS_F_AR_GT_OUT_HP2B,
	MS_A_AR_GT_OUT_HP4B =>
		MS_A_AR_GT_OUT_HP4B,
	MS_C_AR_GT_OUT_HP4B =>
		MS_C_AR_GT_OUT_HP4B,
	MS_I_AR_GT_OUT_HP4B =>
		MS_I_AR_GT_OUT_HP4B,
	MS_D_AR_GT_OUT_HP4B =>
		MS_D_AR_GT_OUT_HP4B,
	MS_B_AR_GT_OUT_HP4B =>
		MS_B_AR_GT_OUT_HP4B,
	MS_E_AR_GT_OUT_HP4B =>
		MS_E_AR_GT_OUT_HP4B,
	MS_F_AR_GT_OUT_HP4B =>
		MS_F_AR_GT_OUT_HP4B,
	PS_AR_BUS_HP2B =>
		PS_AR_BUS_HP2B,
	PS_AR_BUS_HP4B =>
		PS_AR_BUS_HP4B
	);

Page_14_15_09_1: ENTITY ALD_14_15_09_1_AR_BUS_HUNDREDS_POS_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_HP8B =>
		MS_A_AR_GT_OUT_HP8B,
	MS_C_AR_GT_OUT_HP8B =>
		MS_C_AR_GT_OUT_HP8B,
	MS_I_AR_GT_OUT_HP8B =>
		MS_I_AR_GT_OUT_HP8B,
	MS_B_AR_GT_OUT_HP8B =>
		MS_B_AR_GT_OUT_HP8B,
	MS_E_AR_GT_OUT_HP8B =>
		MS_E_AR_GT_OUT_HP8B,
	MS_F_AR_GT_OUT_HP8B =>
		MS_F_AR_GT_OUT_HP8B,
	MS_D_AR_GT_OUT_HP8B =>
		MS_D_AR_GT_OUT_HP8B,
	MS_RO_00001_INDEX_ADDR =>
		MS_RO_00001_INDEX_ADDR,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	PS_AR_BUS_HP8B =>
		PS_AR_BUS_HP8B
	);

Page_14_15_10_1: ENTITY ALD_14_15_10_1_AR_BUS_THOUSANDS_POS_0_1_AND_2_BI
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_THP0B =>
		MS_A_AR_GT_OUT_THP0B,
	MS_C_AR_GT_OUT_THP0B =>
		MS_C_AR_GT_OUT_THP0B,
	MS_I_AR_GT_OUT_THP0B =>
		MS_I_AR_GT_OUT_THP0B,
	MS_D_AR_GT_OUT_THP0B =>
		MS_D_AR_GT_OUT_THP0B,
	MS_E_AR_GT_OUT_THP0B =>
		MS_E_AR_GT_OUT_THP0B,
	MS_B_AR_GT_OUT_THP0B =>
		MS_B_AR_GT_OUT_THP0B,
	MS_F_AR_GT_OUT_THP0B =>
		MS_F_AR_GT_OUT_THP0B,
	MS_A_AR_GT_OUT_THP1B =>
		MS_A_AR_GT_OUT_THP1B,
	MS_C_AR_GT_OUT_THP1B =>
		MS_C_AR_GT_OUT_THP1B,
	MS_I_AR_GT_OUT_THP1B =>
		MS_I_AR_GT_OUT_THP1B,
	MS_D_AR_GT_OUT_THP1B =>
		MS_D_AR_GT_OUT_THP1B,
	MS_E_AR_GT_OUT_THP1B =>
		MS_E_AR_GT_OUT_THP1B,
	MS_B_AR_GT_OUT_THP1B =>
		MS_B_AR_GT_OUT_THP1B,
	MS_F_AR_GT_OUT_THP1B =>
		MS_F_AR_GT_OUT_THP1B,
	MS_A_AR_GT_OUT_THP2B =>
		MS_A_AR_GT_OUT_THP2B,
	MS_C_AR_GT_OUT_THP2B =>
		MS_C_AR_GT_OUT_THP2B,
	MS_I_AR_GT_OUT_THP2B =>
		MS_I_AR_GT_OUT_THP2B,
	MS_B_AR_GT_OUT_THP2B =>
		MS_B_AR_GT_OUT_THP2B,
	MS_E_AR_GT_OUT_THP2B =>
		MS_E_AR_GT_OUT_THP2B,
	MS_F_AR_GT_OUT_THP2B =>
		MS_F_AR_GT_OUT_THP2B,
	MS_D_AR_GT_OUT_THP2B =>
		MS_D_AR_GT_OUT_THP2B,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR,
	PS_AR_BUS_THP0B =>
		PS_AR_BUS_THP0B,
	PS_AR_BUS_THP1B =>
		PS_AR_BUS_THP1B,
	PS_AR_BUS_THP2B =>
		PS_AR_BUS_THP2B
	);

Page_14_15_11_1: ENTITY ALD_14_15_11_1_AR_BUS_THOUSANDS_POS_4_AND_8_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_THP4B =>
		MS_A_AR_GT_OUT_THP4B,
	MS_C_AR_GT_OUT_THP4B =>
		MS_C_AR_GT_OUT_THP4B,
	MS_I_AR_GT_OUT_THP4B =>
		MS_I_AR_GT_OUT_THP4B,
	MS_D_AR_GT_OUT_THP4B =>
		MS_D_AR_GT_OUT_THP4B,
	MS_F_AR_GT_OUT_THP4B =>
		MS_F_AR_GT_OUT_THP4B,
	MS_B_AR_GT_OUT_THP4B =>
		MS_B_AR_GT_OUT_THP4B,
	MS_E_AR_GT_OUT_THP4B =>
		MS_E_AR_GT_OUT_THP4B,
	MS_A_AR_GT_OUT_THP8B =>
		MS_A_AR_GT_OUT_THP8B,
	MS_C_AR_GT_OUT_THP8B =>
		MS_C_AR_GT_OUT_THP8B,
	MS_I_AR_GT_OUT_THP8B =>
		MS_I_AR_GT_OUT_THP8B,
	MS_B_AR_GT_OUT_THP8B =>
		MS_B_AR_GT_OUT_THP8B,
	MS_E_AR_GT_OUT_THP8B =>
		MS_E_AR_GT_OUT_THP8B,
	MS_F_AR_GT_OUT_THP8B =>
		MS_F_AR_GT_OUT_THP8B,
	MS_D_AR_GT_OUT_THP8B =>
		MS_D_AR_GT_OUT_THP8B,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR,
	PS_AR_BUS_THP4B =>
		PS_AR_BUS_THP4B,
	PS_AR_BUS_THP8B =>
		PS_AR_BUS_THP8B
	);

Page_14_15_12_1: ENTITY ALD_14_15_12_1_AR_BUS_TEN_THOUSANDS_0_1_AND_2_BI
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_TTHP0B =>
		MS_A_AR_GT_OUT_TTHP0B,
	MS_C_AR_GT_OUT_TTHP0B =>
		MS_C_AR_GT_OUT_TTHP0B,
	MS_I_AR_GT_OUT_TTHP0B =>
		MS_I_AR_GT_OUT_TTHP0B,
	MS_D_AR_GT_OUT_TTHP0B =>
		MS_D_AR_GT_OUT_TTHP0B,
	MS_E_AR_GT_OUT_TTHP0B =>
		MS_E_AR_GT_OUT_TTHP0B,
	MS_B_AR_GT_OUT_TTHP0B =>
		MS_B_AR_GT_OUT_TTHP0B,
	MS_F_AR_GT_OUT_TTHP0B =>
		MS_F_AR_GT_OUT_TTHP0B,
	MS_A_AR_GT_OUT_TTHP1B =>
		MS_A_AR_GT_OUT_TTHP1B,
	MS_C_AR_GT_OUT_TTHP1B =>
		MS_C_AR_GT_OUT_TTHP1B,
	MS_I_AR_GT_OUT_TTHP1B =>
		MS_I_AR_GT_OUT_TTHP1B,
	MS_D_AR_GT_OUT_TTHP1B =>
		MS_D_AR_GT_OUT_TTHP1B,
	MS_E_AR_GT_OUT_TTHP1B =>
		MS_E_AR_GT_OUT_TTHP1B,
	MS_B_AR_GT_OUT_TTHP1B =>
		MS_B_AR_GT_OUT_TTHP1B,
	MS_F_AR_GT_OUT_TTHP1B =>
		MS_F_AR_GT_OUT_TTHP1B,
	MS_A_AR_GT_OUT_TTHP2B =>
		MS_A_AR_GT_OUT_TTHP2B,
	MS_C_AR_GT_OUT_TTHP2B =>
		MS_C_AR_GT_OUT_TTHP2B,
	MS_I_AR_GT_OUT_TTHP2B =>
		MS_I_AR_GT_OUT_TTHP2B,
	MS_B_AR_GT_OUT_TTHP2B =>
		MS_B_AR_GT_OUT_TTHP2B,
	MS_E_AR_GT_OUT_TTHP2B =>
		MS_E_AR_GT_OUT_TTHP2B,
	MS_F_AR_GT_OUT_TTHP2B =>
		MS_F_AR_GT_OUT_TTHP2B,
	MS_D_AR_GT_OUT_TTHP2B =>
		MS_D_AR_GT_OUT_TTHP2B,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR,
	PS_AR_BUS_TTHP0B =>
		PS_AR_BUS_TTHP0B,
	PS_AR_BUS_TTHP1B =>
		PS_AR_BUS_TTHP1B,
	PS_AR_BUS_TTHP2B =>
		PS_AR_BUS_TTHP2B
	);

Page_14_15_13_1: ENTITY ALD_14_15_13_1_AR_BUS_TEN_THOUSANDS_4_AND_8_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_AR_GT_OUT_TTHP4B =>
		MS_A_AR_GT_OUT_TTHP4B,
	MS_C_AR_GT_OUT_TTHP4B =>
		MS_C_AR_GT_OUT_TTHP4B,
	MS_I_AR_GT_OUT_TTHP4B =>
		MS_I_AR_GT_OUT_TTHP4B,
	MS_B_AR_GT_OUT_TTHP4B =>
		MS_B_AR_GT_OUT_TTHP4B,
	MS_D_AR_GT_OUT_TTHP4B =>
		MS_D_AR_GT_OUT_TTHP4B,
	MS_E_AR_GT_OUT_TTHP4B =>
		MS_E_AR_GT_OUT_TTHP4B,
	MS_F_AR_GT_OUT_TTHP4B =>
		MS_F_AR_GT_OUT_TTHP4B,
	MS_A_AR_GT_OUT_TTHP8B =>
		MS_A_AR_GT_OUT_TTHP8B,
	MS_C_AR_GT_OUT_TTHP8B =>
		MS_C_AR_GT_OUT_TTHP8B,
	MS_I_AR_GT_OUT_TTHP8B =>
		MS_I_AR_GT_OUT_TTHP8B,
	MS_B_AR_GT_OUT_TTHP8B =>
		MS_B_AR_GT_OUT_TTHP8B,
	MS_E_AR_GT_OUT_TTHP8B =>
		MS_E_AR_GT_OUT_TTHP8B,
	MS_F_AR_GT_OUT_TTHP8B =>
		MS_F_AR_GT_OUT_TTHP8B,
	MS_D_AR_GT_OUT_TTHP8B =>
		MS_D_AR_GT_OUT_TTHP8B,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR,
	PS_AR_BUS_TTHP4B =>
		PS_AR_BUS_TTHP4B,
	PS_AR_BUS_TTHP8B =>
		PS_AR_BUS_TTHP8B
	);

Page_14_15_20_1: ENTITY ALD_14_15_20_1_REAL_TIME_CLOCK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_REAL_TIME_CLOCK_GATE_A =>
		MS_REAL_TIME_CLOCK_GATE_A,
	MS_REAL_TIME_CLOCK_GATE_B =>
		MS_REAL_TIME_CLOCK_GATE_B,
	MS_REAL_TIME_CLOCK_GATE_C =>
		MS_REAL_TIME_CLOCK_GATE_C,
	MS_REAL_TIME_CLOCK_GATE_D =>
		MS_REAL_TIME_CLOCK_GATE_D,
	SWITCH_ROT_M_RTC_023_CC =>
		SWITCH_ROT_M_RTC_023_CC,
	SWITCH_ROT_M_RTC_578_CC =>
		SWITCH_ROT_M_RTC_578_CC,
	SWITCH_ROT_MRTC_01234_CC =>
		SWITCH_ROT_MRTC_01234_CC,
	SWITCH_ROT_MRTC_56789_CC =>
		SWITCH_ROT_MRTC_56789_CC,
	SWITCH_ROT_HRTC_01234_CC =>
		SWITCH_ROT_HRTC_01234_CC,
	SWITCH_ROT_HRTC_56789_CC =>
		SWITCH_ROT_HRTC_56789_CC,
	SWITCH_ROT_HRTC_012_CC =>
		SWITCH_ROT_HRTC_012_CC,
	PS_REAL_TIME_CLOCK_0_DEC =>
		PS_REAL_TIME_CLOCK_0_DEC,
	PS_REAL_TIME_CLOCK_2_DEC =>
		PS_REAL_TIME_CLOCK_2_DEC,
	PS_REAL_TIME_CLOCK_3_DEC =>
		PS_REAL_TIME_CLOCK_3_DEC,
	PS_REAL_TIME_CLOCK_5_DEC =>
		PS_REAL_TIME_CLOCK_5_DEC,
	PS_REAL_TIME_CLOCK_7_DEC =>
		PS_REAL_TIME_CLOCK_7_DEC,
	PS_REAL_TIME_CLOCK_8_DEC =>
		PS_REAL_TIME_CLOCK_8_DEC,
	PS_REAL_TIME_CLOCK_1_DEC =>
		PS_REAL_TIME_CLOCK_1_DEC,
	PS_REAL_TIME_CLOCK_4_DEC =>
		PS_REAL_TIME_CLOCK_4_DEC,
	PS_REAL_TIME_CLOCK_6_DEC =>
		PS_REAL_TIME_CLOCK_6_DEC,
	PS_REAL_TIME_CLOCK_9_DEC =>
		PS_REAL_TIME_CLOCK_9_DEC
	);

Page_14_15_21_1: ENTITY ALD_14_15_21_1_REAL_TIME_CLOCK_TERMINATION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_REAL_TIME_CLOCK_0_DEC =>
		PS_REAL_TIME_CLOCK_0_DEC,
	PS_REAL_TIME_CLOCK_1_DEC =>
		PS_REAL_TIME_CLOCK_1_DEC,
	PS_REAL_TIME_CLOCK_2_DEC =>
		PS_REAL_TIME_CLOCK_2_DEC,
	PS_REAL_TIME_CLOCK_3_DEC =>
		PS_REAL_TIME_CLOCK_3_DEC,
	PS_REAL_TIME_CLOCK_4_DEC =>
		PS_REAL_TIME_CLOCK_4_DEC,
	PS_REAL_TIME_CLOCK_5_DEC =>
		PS_REAL_TIME_CLOCK_5_DEC,
	PS_REAL_TIME_CLOCK_6_DEC =>
		PS_REAL_TIME_CLOCK_6_DEC,
	PS_REAL_TIME_CLOCK_9_DEC =>
		PS_REAL_TIME_CLOCK_9_DEC,
	PS_REAL_TIME_CLOCK_7_DEC =>
		PS_REAL_TIME_CLOCK_7_DEC,
	PS_REAL_TIME_CLOCK_8_DEC =>
		PS_REAL_TIME_CLOCK_8_DEC,
	PS_GATE_REAL_TIME_CLOCK =>
		PS_GATE_REAL_TIME_CLOCK,
	MS_REAL_TIME_CLOCK_0_DIGIT =>
		MS_REAL_TIME_CLOCK_0_DIGIT,
	MS_REAL_TIME_CLOCK_1_DIGIT =>
		MS_REAL_TIME_CLOCK_1_DIGIT,
	MS_REAL_TIME_CLOCK_2_DIGIT =>
		MS_REAL_TIME_CLOCK_2_DIGIT,
	MS_REAL_TIME_CLOCK_3_DIGIT =>
		MS_REAL_TIME_CLOCK_3_DIGIT,
	MS_REAL_TIME_CLOCK_4_DIGIT =>
		MS_REAL_TIME_CLOCK_4_DIGIT,
	MS_REAL_TIME_CLOCK_5_DIGIT =>
		MS_REAL_TIME_CLOCK_5_DIGIT,
	MS_REAL_TIME_CLOCK_6_DIGIT =>
		MS_REAL_TIME_CLOCK_6_DIGIT,
	MS_REAL_TIME_CLOCK_9_DIGIT =>
		MS_REAL_TIME_CLOCK_9_DIGIT,
	MS_REAL_TIME_CLOCK_7_DIGIT =>
		MS_REAL_TIME_CLOCK_7_DIGIT,
	MS_REAL_TIME_CLOCK_8_DIGIT =>
		MS_REAL_TIME_CLOCK_8_DIGIT
	);

Page_14_15_22_1: ENTITY ALD_14_15_22_1_ADDRESS_EXIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY =>
		MS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_CONS_MX_Y1_POS =>
		PS_CONS_MX_Y1_POS,
	MS_REAL_TIME_CLOCK_0_DIGIT =>
		MS_REAL_TIME_CLOCK_0_DIGIT,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	PS_A_RING_OFF_TIME =>
		PS_A_RING_OFF_TIME,
	MS_RTC_BUSY =>
		MS_RTC_BUSY,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	MS_STORE_AR_SET_C_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_B,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY =>
		PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY,
	PS_RTC_BUSY =>
		PS_RTC_BUSY,
	MS_ADDR_EXIT_0_INSERT =>
		MS_ADDR_EXIT_0_INSERT,
	MS_RTC_BUSY_9_INSERT =>
		MS_RTC_BUSY_9_INSERT
	);

Page_14_15_23_1: ENTITY ALD_14_15_23_1_REAL_TIME_CLOCK_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	MS_REAL_TIME_CLOCK_0_DIGIT =>
		MS_REAL_TIME_CLOCK_0_DIGIT,
	MS_REAL_TIME_CLOCK_1_DIGIT =>
		MS_REAL_TIME_CLOCK_1_DIGIT,
	MS_REAL_TIME_CLOCK_2_DIGIT =>
		MS_REAL_TIME_CLOCK_2_DIGIT,
	MS_REAL_TIME_CLOCK_3_DIGIT =>
		MS_REAL_TIME_CLOCK_3_DIGIT,
	MS_REAL_TIME_CLOCK_4_DIGIT =>
		MS_REAL_TIME_CLOCK_4_DIGIT,
	MS_REAL_TIME_CLOCK_5_DIGIT =>
		MS_REAL_TIME_CLOCK_5_DIGIT,
	MS_REAL_TIME_CLOCK_6_DIGIT =>
		MS_REAL_TIME_CLOCK_6_DIGIT,
	MS_REAL_TIME_CLOCK_7_DIGIT =>
		MS_REAL_TIME_CLOCK_7_DIGIT,
	MS_REAL_TIME_CLOCK_8_DIGIT =>
		MS_REAL_TIME_CLOCK_8_DIGIT,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	MS_REAL_TIME_CLOCK_9_DIGIT =>
		MS_REAL_TIME_CLOCK_9_DIGIT,
	MS_A_RING_6_TIME =>
		MS_A_RING_6_TIME,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	SWITCH_REL_RTC_BUSY =>
		SWITCH_REL_RTC_BUSY,
	MS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY =>
		MS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY,
	PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY =>
		PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY,
	PS_RTC_BUSY =>
		PS_RTC_BUSY,
	MS_RTC_BUSY =>
		MS_RTC_BUSY
	);

Page_14_15_24_1: ENTITY ALD_14_15_24_1_REAL_TIME_CLOCK_AND_ADDR_EXIT_CTR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_7_TIME =>
		XX_PS_I_RING_7_TIME,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_A_RING_3_TIME =>
		PS_A_RING_3_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	MS_RTC_BUSY =>
		MS_RTC_BUSY,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	MS_REAL_TIME_CLOCK_GATE_A =>
		MS_REAL_TIME_CLOCK_GATE_A,
	MS_REAL_TIME_CLOCK_GATE_B =>
		MS_REAL_TIME_CLOCK_GATE_B,
	MS_REAL_TIME_CLOCK_GATE_C =>
		MS_REAL_TIME_CLOCK_GATE_C,
	MS_REAL_TIME_CLOCK_GATE_D =>
		MS_REAL_TIME_CLOCK_GATE_D
	);

Page_14_16_01_1: ENTITY ALD_14_16_01_1_AR_BUS_GATED_OUTPUT_TO_AR_CHANNEL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AR_BUS_GTD_OUT_THP0B =>
		MS_AR_BUS_GTD_OUT_THP0B,
	MS_AR_BUS_GTD_OUT_HP0B =>
		MS_AR_BUS_GTD_OUT_HP0B,
	MS_AR_BUS_GTD_OUT_TTHP0B =>
		MS_AR_BUS_GTD_OUT_TTHP0B,
	MS_AR_BUS_GTD_OUT_TP0B =>
		MS_AR_BUS_GTD_OUT_TP0B,
	MS_AR_BUS_GTD_OUT_UP0B =>
		MS_AR_BUS_GTD_OUT_UP0B,
	MS_REAL_TIME_CLOCK_4_DIGIT =>
		MS_REAL_TIME_CLOCK_4_DIGIT,
	MS_REAL_TIME_CLOCK_8_DIGIT =>
		MS_REAL_TIME_CLOCK_8_DIGIT,
	MS_REAL_TIME_CLOCK_1_DIGIT =>
		MS_REAL_TIME_CLOCK_1_DIGIT,
	MS_AR_BUS_GTD_OUT_HP1B =>
		MS_AR_BUS_GTD_OUT_HP1B,
	MS_AR_BUS_GTD_OUT_THP1B =>
		MS_AR_BUS_GTD_OUT_THP1B,
	MS_AR_BUS_GTD_OUT_TTHP1B =>
		MS_AR_BUS_GTD_OUT_TTHP1B,
	MS_AR_BUS_GTD_OUT_UP1B =>
		MS_AR_BUS_GTD_OUT_UP1B,
	MS_AR_BUS_GTD_OUT_TP1B =>
		MS_AR_BUS_GTD_OUT_TP1B,
	MS_REAL_TIME_CLOCK_2_DIGIT =>
		MS_REAL_TIME_CLOCK_2_DIGIT,
	MS_REAL_TIME_CLOCK_5_DIGIT =>
		MS_REAL_TIME_CLOCK_5_DIGIT,
	MS_REAL_TIME_CLOCK_9_DIGIT =>
		MS_REAL_TIME_CLOCK_9_DIGIT,
	MS_RTC_BUSY_9_INSERT =>
		MS_RTC_BUSY_9_INSERT,
	MS_AR_BUS_GTD_OUT_TTHP2B =>
		MS_AR_BUS_GTD_OUT_TTHP2B,
	MS_AR_BUS_GTD_OUT_HP2B =>
		MS_AR_BUS_GTD_OUT_HP2B,
	MS_AR_BUS_GTD_OUT_THP2B =>
		MS_AR_BUS_GTD_OUT_THP2B,
	MS_REAL_TIME_CLOCK_3_DIGIT =>
		MS_REAL_TIME_CLOCK_3_DIGIT,
	MS_ADDR_EXIT_0_INSERT =>
		MS_ADDR_EXIT_0_INSERT,
	MS_AR_BUS_GTD_OUT_UP2B =>
		MS_AR_BUS_GTD_OUT_UP2B,
	MS_AR_BUS_GTD_OUT_TP2B =>
		MS_AR_BUS_GTD_OUT_TP2B,
	MS_REAL_TIME_CLOCK_6_DIGIT =>
		MS_REAL_TIME_CLOCK_6_DIGIT,
	PS_AR_CH_0_BIT_STAR_VAL_CHK =>
		PS_AR_CH_0_BIT_STAR_VAL_CHK,
	PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR,
	PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR
	);

Page_14_16_02_1: ENTITY ALD_14_16_02_1_AR_BUS_GATD_OUTPUT_TO_AR_CHAN_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AR_BUS_GTD_OUT_THP4B =>
		MS_AR_BUS_GTD_OUT_THP4B,
	MS_AR_BUS_GTD_OUT_HP4B =>
		MS_AR_BUS_GTD_OUT_HP4B,
	MS_AR_BUS_GTD_OUT_TTHP4B =>
		MS_AR_BUS_GTD_OUT_TTHP4B,
	MS_REAL_TIME_CLOCK_4_DIGIT =>
		MS_REAL_TIME_CLOCK_4_DIGIT,
	MS_AR_BUS_GTD_OUT_UP4B =>
		MS_AR_BUS_GTD_OUT_UP4B,
	MS_AR_BUS_GTD_OUT_TP4B =>
		MS_AR_BUS_GTD_OUT_TP4B,
	MS_REAL_TIME_CLOCK_5_DIGIT =>
		MS_REAL_TIME_CLOCK_5_DIGIT,
	MS_REAL_TIME_CLOCK_6_DIGIT =>
		MS_REAL_TIME_CLOCK_6_DIGIT,
	MS_AR_BUS_GTD_OUT_HP8B =>
		MS_AR_BUS_GTD_OUT_HP8B,
	MS_AR_BUS_GTD_OUT_THP8B =>
		MS_AR_BUS_GTD_OUT_THP8B,
	MS_AR_BUS_GTD_OUT_TTHP8B =>
		MS_AR_BUS_GTD_OUT_TTHP8B,
	MS_REAL_TIME_CLOCK_7_DIGIT =>
		MS_REAL_TIME_CLOCK_7_DIGIT,
	MS_AR_BUS_GTD_OUT_TP8B =>
		MS_AR_BUS_GTD_OUT_TP8B,
	MS_AR_BUS_GTD_OUT_UP8B =>
		MS_AR_BUS_GTD_OUT_UP8B,
	MS_ADDR_EXIT_0_INSERT =>
		MS_ADDR_EXIT_0_INSERT,
	MS_REAL_TIME_CLOCK_8_DIGIT =>
		MS_REAL_TIME_CLOCK_8_DIGIT,
	MS_REAL_TIME_CLOCK_9_DIGIT =>
		MS_REAL_TIME_CLOCK_9_DIGIT,
	MS_RTC_BUSY_9_INSERT =>
		MS_RTC_BUSY_9_INSERT,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY =>
		PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY,
	MS_RTC_BUSY =>
		MS_RTC_BUSY,
	PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,
	PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR,
	PS_GATE_REAL_TIME_CLOCK =>
		PS_GATE_REAL_TIME_CLOCK
	);

Page_14_16_03_1: ENTITY ALD_14_16_03_1_ADDR_REG_CHANNEL_VAL_CK_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR,
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	PS_AR_CH_0_BIT_STAR_VAL_CHK =>
		PS_AR_CH_0_BIT_STAR_VAL_CHK,
	PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR,
	PS_AR_CH_VC_GROUP_ONE =>
		PS_AR_CH_VC_GROUP_ONE,
	MS_AR_CH_VC_48_BIT =>
		MS_AR_CH_VC_48_BIT,
	PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR,
	PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR,
	PS_AR_CH_VC_GROUP_TWO =>
		PS_AR_CH_VC_GROUP_TWO
	);

Page_14_16_04_1: ENTITY ALD_14_16_04_1_ADDRESS_EXIT_CHANNEL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR,
	MS_AR_CH_VC_48_BIT =>
		MS_AR_CH_VC_48_BIT,
	PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR,
	PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR,
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,
	PS_AR_CH_0_BIT_STAR_VAL_CHK =>
		PS_AR_CH_0_BIT_STAR_VAL_CHK,
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_1_BIT,
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_2_BIT,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_8_BIT,
	PS_AR_EXIT_CH_C_BIT =>
		PS_AR_EXIT_CH_C_BIT
	);

Page_14_17_01_1: ENTITY ALD_14_17_01_1_MEM_AR_UNITS_POS_0_AND_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_UP0B =>
		PS_AR_BUS_UP0B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_UP1B =>
		PS_AR_BUS_UP1B,
	MS_MEM_AR_TO_I_AR_UP0B =>
		MS_MEM_AR_TO_I_AR_UP0B,
	MY_MEM_AR_NOT_UP0B =>
		XX_MY_MEM_AR_NOT_UP0B,
	MS_AR_BUS_GTD_OUT_UP0B =>
		MS_AR_BUS_GTD_OUT_UP0B,
	PY_MEM_AR_UP0B_TO_ADDR_MOD =>
		PY_MEM_AR_UP0B_TO_ADDR_MOD,
	MY_MEM_AR_UP0B =>
		XX_MY_MEM_AR_UP0B,
	MY_MEM_AR_UP1B =>
		XX_MY_MEM_AR_UP1B,
	MS_MEM_AR_TO_I_AR_UP1B =>
		MS_MEM_AR_TO_I_AR_UP1B,
	MY_MEM_AR_NOT_UP1B =>
		XX_MY_MEM_AR_NOT_UP1B,
	MS_AR_BUS_GTD_OUT_UP1B =>
		MS_AR_BUS_GTD_OUT_UP1B,
	PY_MEM_AR_UP1B_TO_ADDR_MOD =>
		PY_MEM_AR_UP1B_TO_ADDR_MOD,
	LAMP_11C8K01 =>
		XX_LAMP_11C8K01,
	LAMP_11C8J01 =>
		XX_LAMP_11C8J01
	);

Page_14_17_02_1: ENTITY ALD_14_17_02_1_MEM_AR_UNITS_POS_2_AND_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_UP2B =>
		PS_AR_BUS_UP2B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	PS_AR_BUS_UP4B =>
		PS_AR_BUS_UP4B,
	MS_MEM_AR_TO_I_AR_UP2B =>
		MS_MEM_AR_TO_I_AR_UP2B,
	MY_MEM_AR_NOT_UP2B =>
		XX_MY_MEM_AR_NOT_UP2B,
	MS_AR_BUS_GTD_OUT_UP2B =>
		MS_AR_BUS_GTD_OUT_UP2B,
	PY_MEM_AR_UP2B_TO_ADDR_MOD =>
		PY_MEM_AR_UP2B_TO_ADDR_MOD,
	MY_MEM_AR_UP2B =>
		XX_MY_MEM_AR_UP2B,
	MS_MEM_AR_TO_I_AR_UP4B =>
		MS_MEM_AR_TO_I_AR_UP4B,
	MY_MEM_AR_NOT_UP4B =>
		XX_MY_MEM_AR_NOT_UP4B,
	MS_AR_BUS_GTD_OUT_UP4B =>
		MS_AR_BUS_GTD_OUT_UP4B,
	PY_MEM_AR_UP4B_TO_ADDR_MOD =>
		PY_MEM_AR_UP4B_TO_ADDR_MOD,
	MY_MEM_AR_UP4B =>
		XX_MY_MEM_AR_UP4B,
	LAMP_11C8H01 =>
		XX_LAMP_11C8H01,
	LAMP_11C8G01 =>
		XX_LAMP_11C8G01
	);

Page_14_17_03_1: ENTITY ALD_14_17_03_1_MEM_AR_UNITS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_AR_BUS_UP8B =>
		PS_AR_BUS_UP8B,
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	MS_MEM_AR_TO_I_AR_UP8B =>
		MS_MEM_AR_TO_I_AR_UP8B,
	MY_MEM_AR_NOT_UP8B =>
		XX_MY_MEM_AR_NOT_UP8B,
	MS_AR_BUS_GTD_OUT_UP8B =>
		MS_AR_BUS_GTD_OUT_UP8B,
	PY_MEM_AR_UP8B_TO_ADDR_MOD =>
		PY_MEM_AR_UP8B_TO_ADDR_MOD,
	MY_MEM_AR_UP8B =>
		XX_MY_MEM_AR_UP8B,
	LAMP_11C8F01 =>
		XX_LAMP_11C8F01
	);

Page_14_17_04_1: ENTITY ALD_14_17_04_1_MEM_AR_TENS_POS_0_AND_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TP0B =>
		PS_AR_BUS_TP0B,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TP1B =>
		PS_AR_BUS_TP1B,
	MS_MEM_AR_TO_I_AR_TP0B =>
		MS_MEM_AR_TO_I_AR_TP0B,
	MY_MEM_AR_NOT_TP0B =>
		XX_MY_MEM_AR_NOT_TP0B,
	MS_AR_BUS_GTD_OUT_TP0B =>
		MS_AR_BUS_GTD_OUT_TP0B,
	PY_MEM_AR_TP0B_TO_ADDR_MOD =>
		PY_MEM_AR_TP0B_TO_ADDR_MOD,
	MY_MEM_AR_TP0B =>
		XX_MY_MEM_AR_TP0B,
	MS_MEM_AR_TO_I_AR_TP1B =>
		MS_MEM_AR_TO_I_AR_TP1B,
	MY_MEM_AR_NOT_TP1B =>
		XX_MY_MEM_AR_NOT_TP1B,
	MS_AR_BUS_GTD_OUT_TP1B =>
		MS_AR_BUS_GTD_OUT_TP1B,
	PY_MEM_AR_TP1B_TO_ADDR_MOD =>
		PY_MEM_AR_TP1B_TO_ADDR_MOD,
	MY_MEM_AR_TP1B =>
		XX_MY_MEM_AR_TP1B,
	LAMP_11C8K02 =>
		XX_LAMP_11C8K02,
	LAMP_11C8J02 =>
		XX_LAMP_11C8J02
	);

Page_14_17_05_1: ENTITY ALD_14_17_05_1_MEM_AR_TENS_POS_2_AND_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TP2B =>
		PS_AR_BUS_TP2B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TP4B =>
		PS_AR_BUS_TP4B,
	MS_MEM_AR_TO_I_AR_TP2B =>
		MS_MEM_AR_TO_I_AR_TP2B,
	MY_MEM_AR_NOT_TP2B =>
		XX_MY_MEM_AR_NOT_TP2B,
	MS_AR_BUS_GTD_OUT_TP2B =>
		MS_AR_BUS_GTD_OUT_TP2B,
	PY_MEM_AR_TP2B_TO_ADDR_MOD =>
		PY_MEM_AR_TP2B_TO_ADDR_MOD,
	MY_MEM_AR_TP2B =>
		XX_MY_MEM_AR_TP2B,
	MS_MEM_AR_TO_I_AR_TP4B =>
		MS_MEM_AR_TO_I_AR_TP4B,
	MY_MEM_AR_NOT_TP4B =>
		XX_MY_MEM_AR_NOT_TP4B,
	MS_AR_BUS_GTD_OUT_TP4B =>
		MS_AR_BUS_GTD_OUT_TP4B,
	PY_MEM_AR_TP4B_TO_ADDR_MOD =>
		PY_MEM_AR_TP4B_TO_ADDR_MOD,
	MY_MEM_AR_TP4B =>
		XX_MY_MEM_AR_TP4B,
	LAMP_11C8H02 =>
		XX_LAMP_11C8H02,
	LAMP_11C8G02 =>
		XX_LAMP_11C8G02
	);

Page_14_17_06_1: ENTITY ALD_14_17_06_1_MEM_AR_TENS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_AR_BUS_TP8B =>
		PS_AR_BUS_TP8B,
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	MS_MEM_AR_TO_I_AR_TP8B =>
		MS_MEM_AR_TO_I_AR_TP8B,
	MY_MEM_AR_NOT_TP8B =>
		XX_MY_MEM_AR_NOT_TP8B,
	MS_AR_BUS_GTD_OUT_TP8B =>
		MS_AR_BUS_GTD_OUT_TP8B,
	PY_MEM_AR_TP8B_TO_ADDR_MOD =>
		PY_MEM_AR_TP8B_TO_ADDR_MOD,
	MY_MEM_AR_TP8B =>
		XX_MY_MEM_AR_TP8B,
	LAMP_11C8F02 =>
		XX_LAMP_11C8F02
	);

Page_14_17_07_1: ENTITY ALD_14_17_07_1_MEM_AR_HUNDREDS_POS_0_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_HP0B =>
		PS_AR_BUS_HP0B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_HP1B =>
		PS_AR_BUS_HP1B,
	MS_MEM_AR_TO_I_AR_HP0B =>
		MS_MEM_AR_TO_I_AR_HP0B,
	MY_MEM_AR_NOT_HP0B =>
		XX_MY_MEM_AR_NOT_HP0B,
	MS_AR_BUS_GTD_OUT_HP0B =>
		MS_AR_BUS_GTD_OUT_HP0B,
	PY_MEM_AR_HP0B_TO_ADDR_MOD =>
		PY_MEM_AR_HP0B_TO_ADDR_MOD,
	MY_MEM_AR_HP0B =>
		XX_MY_MEM_AR_HP0B,
	MS_AR_BUS_GTD_OUT_HP1B =>
		MS_AR_BUS_GTD_OUT_HP1B,
	MS_MEM_AR_TO_I_AR_HP1B =>
		MS_MEM_AR_TO_I_AR_HP1B,
	MY_MEM_AR_NOT_HP1B =>
		XX_MY_MEM_AR_NOT_HP1B,
	PY_MEM_AR_HP1B_TO_ADDR_MOD =>
		PY_MEM_AR_HP1B_TO_ADDR_MOD,
	MY_MEM_AR_HP1B =>
		XX_MY_MEM_AR_HP1B,
	LAMP_11C8K03 =>
		XX_LAMP_11C8K03,
	LAMP_11C8J03 =>
		XX_LAMP_11C8J03
	);

Page_14_17_08_1: ENTITY ALD_14_17_08_1_MEM_AR_HUNDREDS_POS_2_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_HP2B =>
		PS_AR_BUS_HP2B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_HP4B =>
		PS_AR_BUS_HP4B,
	MS_MEM_AR_TO_I_AR_HP2B =>
		MS_MEM_AR_TO_I_AR_HP2B,
	MY_MEM_AR_NOT_HP2B =>
		XX_MY_MEM_AR_NOT_HP2B,
	MS_AR_BUS_GTD_OUT_HP2B =>
		MS_AR_BUS_GTD_OUT_HP2B,
	PY_MEM_AR_HP2B_TO_ADDR_MOD =>
		PY_MEM_AR_HP2B_TO_ADDR_MOD,
	MY_MEM_AR_HP2B =>
		XX_MY_MEM_AR_HP2B,
	MS_AR_BUS_GTD_OUT_HP4B =>
		MS_AR_BUS_GTD_OUT_HP4B,
	MS_MEM_AR_TO_I_AR_HP4B =>
		MS_MEM_AR_TO_I_AR_HP4B,
	MY_MEM_AR_NOT_HP4B =>
		XX_MY_MEM_AR_NOT_HP4B,
	PY_MEM_AR_HP4B_TO_ADDR_MOD =>
		PY_MEM_AR_HP4B_TO_ADDR_MOD,
	MY_MEM_AR_HP4B =>
		XX_MY_MEM_AR_HP4B,
	LAMP_11C8H03 =>
		XX_LAMP_11C8H03,
	LAMP_11C8G03 =>
		XX_LAMP_11C8G03
	);

Page_14_17_09_1: ENTITY ALD_14_17_09_1_MEM_AR_HUNDREDS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_AR_BUS_HP8B =>
		PS_AR_BUS_HP8B,
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	MS_MEM_AR_TO_I_AR_HP8B =>
		MS_MEM_AR_TO_I_AR_HP8B,
	MY_MEM_AR_NOT_HP8B =>
		XX_MY_MEM_AR_NOT_HP8B,
	MS_AR_BUS_GTD_OUT_HP8B =>
		MS_AR_BUS_GTD_OUT_HP8B,
	PY_MEM_AR_HP8B_TO_ADDR_MOD =>
		PY_MEM_AR_HP8B_TO_ADDR_MOD,
	MY_MEM_AR_HP8B =>
		XX_MY_MEM_AR_HP8B,
	LAMP_11C8F03 =>
		XX_LAMP_11C8F03
	);

Page_14_17_10_1: ENTITY ALD_14_17_10_1_MEM_AR_THOUSANDS_POS_0_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_THP0B =>
		PS_AR_BUS_THP0B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_THP1B =>
		PS_AR_BUS_THP1B,
	MS_MEM_AR_TO_I_AR_THP0B =>
		MS_MEM_AR_TO_I_AR_THP0B,
	MY_MEM_AR_NOT_THP0B =>
		XX_MY_MEM_AR_NOT_THP0B,
	MS_AR_BUS_GTD_OUT_THP0B =>
		MS_AR_BUS_GTD_OUT_THP0B,
	PY_MEM_AR_THP0B_TO_ADDR_MOD =>
		PY_MEM_AR_THP0B_TO_ADDR_MOD,
	MY_MEM_AR_THP0B =>
		XX_MY_MEM_AR_THP0B,
	MS_MEM_AR_TO_I_AR_THP1B =>
		MS_MEM_AR_TO_I_AR_THP1B,
	MY_MEM_AR_NOT_THP1B =>
		XX_MY_MEM_AR_NOT_THP1B,
	MS_AR_BUS_GTD_OUT_THP1B =>
		MS_AR_BUS_GTD_OUT_THP1B,
	PY_MEM_AR_THP1B_TO_ADDR_MOD =>
		PY_MEM_AR_THP1B_TO_ADDR_MOD,
	MY_MEM_AR_THP1B =>
		XX_MY_MEM_AR_THP1B,
	LAMP_11C8K04 =>
		XX_LAMP_11C8K04,
	LAMP_11C8J04 =>
		XX_LAMP_11C8J04
	);

Page_14_17_11_1: ENTITY ALD_14_17_11_1_MEM_AR_THOUS_POS_2_AND_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_THP2B =>
		PS_AR_BUS_THP2B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	PS_AR_BUS_THP4B =>
		PS_AR_BUS_THP4B,
	MS_MEM_AR_TO_I_AR_THP2B =>
		MS_MEM_AR_TO_I_AR_THP2B,
	MY_MEM_AR_NOT_THP2B =>
		XX_MY_MEM_AR_NOT_THP2B,
	MS_AR_BUS_GTD_OUT_THP2B =>
		MS_AR_BUS_GTD_OUT_THP2B,
	PY_MEM_AR_THP2B_TO_ADDR_MOD =>
		PY_MEM_AR_THP2B_TO_ADDR_MOD,
	MY_MEM_AR_THP2B =>
		XX_MY_MEM_AR_THP2B,
	MS_MEM_AR_TO_I_AR_THP4B =>
		MS_MEM_AR_TO_I_AR_THP4B,
	MS_AR_BUS_GTD_OUT_THP4B =>
		MS_AR_BUS_GTD_OUT_THP4B,
	MY_MEM_AR_NOT_THP4B =>
		XX_MY_MEM_AR_NOT_THP4B,
	PY_MEM_AR_THP4B_TO_ADDR_MOD =>
		PY_MEM_AR_THP4B_TO_ADDR_MOD,
	MY_MEM_AR_THP4B =>
		XX_MY_MEM_AR_THP4B,
	LAMP_11C8H04 =>
		XX_LAMP_11C8H04,
	LAMP_11C8G04 =>
		XX_LAMP_11C8G04
	);

Page_14_17_12_1: ENTITY ALD_14_17_12_1_MEM_AR_THOUSANDS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_THP8B =>
		PS_AR_BUS_THP8B,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	MS_MEM_AR_TO_I_AR_THP8B =>
		MS_MEM_AR_TO_I_AR_THP8B,
	MY_MEM_AR_NOT_THP8B =>
		XX_MY_MEM_AR_NOT_THP8B,
	MS_AR_BUS_GTD_OUT_THP8B =>
		MS_AR_BUS_GTD_OUT_THP8B,
	PY_MEM_AR_THP8B_TO_ADDR_MOD =>
		PY_MEM_AR_THP8B_TO_ADDR_MOD,
	MY_MEM_AR_THP8B =>
		XX_MY_MEM_AR_THP8B,
	LAMP_11C8F04 =>
		XX_LAMP_11C8F04
	);

Page_14_17_13_1: ENTITY ALD_14_17_13_1_MEM_AR_TEN_THOUS_POS_0_AND_1_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TTHP0B =>
		PS_AR_BUS_TTHP0B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W,
	PS_ADDR_SCNR_6_POS =>
		PS_ADDR_SCNR_6_POS,
	PS_AR_BUS_TTHP1B =>
		PS_AR_BUS_TTHP1B,
	MS_MEM_AR_TO_I_AR_TTHP0B =>
		MS_MEM_AR_TO_I_AR_TTHP0B,
	MS_AR_BUS_GTD_OUT_TTHP0B =>
		MS_AR_BUS_GTD_OUT_TTHP0B,
	PY_MEM_AR_TTHP0B_TO_MOD =>
		PY_MEM_AR_TTHP0B_TO_MOD,
	MY_MEM_AR_TTHP0B =>
		XX_MY_MEM_AR_TTHP0B,
	MS_MEM_AR_TO_I_AR_TTHP1B =>
		MS_MEM_AR_TO_I_AR_TTHP1B,
	MS_AR_BUS_GTD_OUT_TTHP1B =>
		MS_AR_BUS_GTD_OUT_TTHP1B,
	PY_MEM_AR_TTHP1B_TO_MOD =>
		PY_MEM_AR_TTHP1B_TO_MOD,
	MY_MEM_AR_TTHP1B =>
		XX_MY_MEM_AR_TTHP1B,
	LAMP_11C8K05 =>
		XX_LAMP_11C8K05,
	LAMP_11C8J05 =>
		XX_LAMP_11C8J05
	);

Page_14_17_14_1: ENTITY ALD_14_17_14_1_MEM_AR_TTHP_2_AND_4_BIT_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TTHP2B =>
		PS_AR_BUS_TTHP2B,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_6_POS =>
		PS_ADDR_SCNR_6_POS,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TTHP4B =>
		PS_AR_BUS_TTHP4B,
	MS_MEM_AR_TO_I_AR_TTHP2B =>
		MS_MEM_AR_TO_I_AR_TTHP2B,
	MS_AR_BUS_GTD_OUT_TTHP2B =>
		MS_AR_BUS_GTD_OUT_TTHP2B,
	PY_MEM_AR_TTHP2B_TO_MOD =>
		PY_MEM_AR_TTHP2B_TO_MOD,
	MY_MEM_AR_TTHP2B =>
		XX_MY_MEM_AR_TTHP2B,
	MS_MEM_AR_TO_I_AR_TTHP4B =>
		MS_MEM_AR_TO_I_AR_TTHP4B,
	MY_MEM_AR_NOT_TTHP4B =>
		XX_MY_MEM_AR_NOT_TTHP4B,
	MS_AR_BUS_GTD_OUT_TTHP4B =>
		MS_AR_BUS_GTD_OUT_TTHP4B,
	PY_MEM_AR_TTHP4B_TO_MOD =>
		PY_MEM_AR_TTHP4B_TO_MOD,
	MY_MEM_AR_TTHP4B =>
		XX_MY_MEM_AR_TTHP4B,
	LAMP_11C8H05 =>
		XX_LAMP_11C8H05,
	LAMP_11C8G05 =>
		XX_LAMP_11C8G05
	);

Page_14_17_15_1: ENTITY ALD_14_17_15_1_MEM_AR_TEN_THOUS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TTHP8B =>
		PS_AR_BUS_TTHP8B,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_6_POS =>
		PS_ADDR_SCNR_6_POS,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W,
	MS_MEM_AR_TO_I_AR_TTHP8B =>
		MS_MEM_AR_TO_I_AR_TTHP8B,
	MS_AR_BUS_GTD_OUT_TTHP8B =>
		MS_AR_BUS_GTD_OUT_TTHP8B,
	PY_MEM_AR_TTHP8B_TO_MOD =>
		PY_MEM_AR_TTHP8B_TO_MOD,
	MY_MEM_AR_TTHP8B =>
		XX_MY_MEM_AR_TTHP8B,
	LAMP_11C8F05 =>
		XX_LAMP_11C8F05
	);

Page_14_17_16_1: ENTITY ALD_14_17_16_1_MEM_AR_SET_1_AND_2_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	MS_CE_ADDR_REG_READ_OUT =>
		MS_CE_ADDR_REG_READ_OUT,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED
	);

Page_14_17_17_1: ENTITY ALD_14_17_17_1_ADDRESS_STOP_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_NOT_TP0B =>
		XX_MY_MEM_AR_NOT_TP0B,
	MY_MEM_AR_NOT_TP1B =>
		XX_MY_MEM_AR_NOT_TP1B,
	MY_MEM_AR_NOT_TP2B =>
		XX_MY_MEM_AR_NOT_TP2B,
	MY_MEM_AR_NOT_TP4B =>
		XX_MY_MEM_AR_NOT_TP4B,
	M36_VOLTS =>
		M36_VOLTS,
	MY_MEM_AR_NOT_TP8B =>
		XX_MY_MEM_AR_NOT_TP8B,
	MY_MEM_AR_NOT_UP0B =>
		XX_MY_MEM_AR_NOT_UP0B,
	MY_MEM_AR_NOT_UP1B =>
		XX_MY_MEM_AR_NOT_UP1B,
	MY_MEM_AR_NOT_UP2B =>
		XX_MY_MEM_AR_NOT_UP2B,
	MY_MEM_AR_NOT_UP4B =>
		XX_MY_MEM_AR_NOT_UP4B,
	MY_MEM_AR_NOT_UP8B =>
		XX_MY_MEM_AR_NOT_UP8B,
	SWITCH_ROT_TENS_SYNC_DK2 =>
		SWITCH_ROT_TENS_SYNC_DK2,
	SWITCH_ROT_TENS_SYNC_DK1 =>
		SWITCH_ROT_TENS_SYNC_DK1,
	SWITCH_ROT_UNITS_SYNC_DK2 =>
		SWITCH_ROT_UNITS_SYNC_DK2,
	SWITCH_ROT_UNITS_SYNC_DK1 =>
		SWITCH_ROT_UNITS_SYNC_DK1,
	MS_MAR_SYNC_COND =>
		MS_MAR_SYNC_COND,
	PS_UP8B_SYNC_COND =>
		PS_UP8B_SYNC_COND
	);

Page_14_17_18_1: ENTITY ALD_14_17_18_1_ADDRESS_STOP_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_UP8B_SYNC_COND =>
		PS_UP8B_SYNC_COND,
	MS_NO_SCAN =>
		MS_NO_SCAN,
	MS_1ST_SCAN =>
		MS_1ST_SCAN,
	MS_MAR_SYNC_COND =>
		MS_MAR_SYNC_COND,
	MS_MAR_SYNC_COND_JRJ =>
		MS_MAR_SYNC_COND_JRJ,
	MINUS_36_VOLTS =>
		MINUS_36_VOLTS,
	MS_2ND_SCAN =>
		MS_2ND_SCAN,
	MS_3RD_SCAN =>
		MS_3RD_SCAN,
	PS_OPTIONAL_SYNC_COND_STAR_CE =>
		PS_OPTIONAL_SYNC_COND_STAR_CE,
	PS_HP8B_SYNC_COND =>
		PS_HP8B_SYNC_COND,
	MS_LOGIC_GATE_A_1 =>
		MS_LOGIC_GATE_A_1,
	MS_OPTIONAL_SYNC_COND_A =>
		MS_OPTIONAL_SYNC_COND_A,
	MS_OPTIONAL_SYNC_COND_B =>
		MS_OPTIONAL_SYNC_COND_B,
	SWITCH_ROT_SCAN_GATE_DK1 =>
		SWITCH_ROT_SCAN_GATE_DK1,
	PS_ADDRESS_STOP =>
		XX_PS_ADDRESS_STOP,
	PS_OPTIONAL_SYNC_COND_CE =>
		PS_OPTIONAL_SYNC_COND_CE
	);

Page_14_17_19_1: ENTITY ALD_14_17_19_1_ADDRESS_STOP
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_NOT_THP0B =>
		XX_MY_MEM_AR_NOT_THP0B,
	MY_MEM_AR_NOT_THP1B =>
		XX_MY_MEM_AR_NOT_THP1B,
	MY_MEM_AR_NOT_THP2B =>
		XX_MY_MEM_AR_NOT_THP2B,
	MY_MEM_AR_NOT_THP4B =>
		XX_MY_MEM_AR_NOT_THP4B,
	MINUS_36_VOLTS =>
		MINUS_36_VOLTS,
	MY_MEM_AR_NOT_THP8B =>
		XX_MY_MEM_AR_NOT_THP8B,
	MY_MEM_AR_NOT_HP0B =>
		XX_MY_MEM_AR_NOT_HP0B,
	MY_MEM_AR_NOT_HP1B =>
		XX_MY_MEM_AR_NOT_HP1B,
	MY_MEM_AR_NOT_HP2B =>
		XX_MY_MEM_AR_NOT_HP2B,
	MY_MEM_AR_NOT_HP4B =>
		XX_MY_MEM_AR_NOT_HP4B,
	MY_MEM_AR_NOT_HP8B =>
		XX_MY_MEM_AR_NOT_HP8B,
	SWITCH_ROT_THOUS_SYNC_DK2 =>
		SWITCH_ROT_THOUS_SYNC_DK2,
	SWITCH_ROT_THOUS_SYNC_DK1 =>
		SWITCH_ROT_THOUS_SYNC_DK1,
	SWITCH_ROT_HUNDS_SYNC_DK2 =>
		SWITCH_ROT_HUNDS_SYNC_DK2,
	SWITCH_ROT_HUNDS_SYNC_DK1 =>
		SWITCH_ROT_HUNDS_SYNC_DK1,
	MS_MAR_SYNC_COND_JRJ =>
		MS_MAR_SYNC_COND_JRJ,
	PS_HP8B_SYNC_COND =>
		PS_HP8B_SYNC_COND
	);

Page_14_18_01_1: ENTITY ALD_14_18_01_1_BCD_TO_BIN_1401_TSLTR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH =>
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_1_BIT,
	PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY =>
		PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_2_BIT,
	MS_RESET_BIN_REG =>
		MS_RESET_BIN_REG,
	MS_BIN_REG_A_8_BIT =>
		MS_BIN_REG_A_8_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_BIN_REG_A_8_BIT =>
		PS_BIN_REG_A_8_BIT,
	PS_SET_BIN_REG_A_FROM_TH =>
		PS_SET_BIN_REG_A_FROM_TH,
	PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH =>
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_8_BIT,
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,
	PS_BIN_REG_A_2_BIT =>
		PS_BIN_REG_A_2_BIT,
	MS_AR_EXIT_CH_1_BIT_GATED =>
		MS_AR_EXIT_CH_1_BIT_GATED,
	PS_BIN_REG_A_4_BIT =>
		PS_BIN_REG_A_4_BIT,
	MS_BIN_REG_A_4_BIT =>
		MS_BIN_REG_A_4_BIT
	);

Page_14_18_02_1: ENTITY ALD_14_18_02_1_BCD_TO_BIN_1401_TSLTR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_1_BIT,
	PS_SET_BIN_REG_A_FROM_TH =>
		PS_SET_BIN_REG_A_FROM_TH,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH =>
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH,
	MS_RESET_BIN_REG =>
		MS_RESET_BIN_REG,
	PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH =>
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	MS_AR_EXIT_CH_1_BIT_GATED =>
		MS_AR_EXIT_CH_1_BIT_GATED,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_8_BIT,
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_2_BIT,
	PS_BIN_REG_A_1_BIT =>
		PS_BIN_REG_A_1_BIT,
	MS_BIN_REG_A_8_BIT =>
		MS_BIN_REG_A_8_BIT,
	PS_BIN_REG_A_8_BIT =>
		PS_BIN_REG_A_8_BIT
	);

Page_14_18_03_1: ENTITY ALD_14_18_03_1_ZONE_ADDER_16K_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_BIN_REG_A_1_BIT =>
		PS_BIN_REG_A_1_BIT,
	PS_GATE_A_CH_TO_ZONE_ADDER =>
		PS_GATE_A_CH_TO_ZONE_ADDER,
	PS_BIN_REG_A_4_BIT =>
		PS_BIN_REG_A_4_BIT,
	PS_GATE_BIN_A12_TO_ZONE_ADDER =>
		PS_GATE_BIN_A12_TO_ZONE_ADDER,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	PS_GATE_BIN_A48_TO_ZONE_ADDER =>
		PS_GATE_BIN_A48_TO_ZONE_ADDER,
	PS_BIN_REG_A_2_BIT =>
		PS_BIN_REG_A_2_BIT,
	PS_BIN_REG_A_8_BIT =>
		PS_BIN_REG_A_8_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_GATE_B_CH_TO_ZONE_ADDER =>
		PS_GATE_B_CH_TO_ZONE_ADDER,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_ZONE_ADDER_A_BITS_EVEN =>
		PS_ZONE_ADDER_A_BITS_EVEN,
	MS_ZONE_ADDER_A_A_DOT_B_A =>
		MS_ZONE_ADDER_A_A_DOT_B_A,
	MS_ZONE_ADDER_A_B_DOT_B_B =>
		MS_ZONE_ADDER_A_B_DOT_B_B,
	PS_ZONE_ADDER_B_BITS_EVEN =>
		PS_ZONE_ADDER_B_BITS_EVEN
	);

Page_14_18_04_1: ENTITY ALD_14_18_04_1_ZONE_ADDER_16K_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ZONE_ADDER_A_A_DOT_B_A =>
		MS_ZONE_ADDER_A_A_DOT_B_A,
	PS_ZONE_ADDER_B_BITS_EVEN =>
		PS_ZONE_ADDER_B_BITS_EVEN,
	PS_ZONE_ADDER_TWO_BIT =>
		PS_ZONE_ADDER_TWO_BIT,
	PS_ZONE_ADDER_NOT_TWO_BIT =>
		PS_ZONE_ADDER_NOT_TWO_BIT,
	PS_A_NOT_A_DOT_B_A_DOT_B_BITS_EVEN =>
		PS_A_NOT_A_DOT_B_A_DOT_B_BITS_EVEN
	);

Page_14_18_05_1: ENTITY ALD_14_18_05_1_ZONE_ADDER_16K_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDER_CARRY =>
		PS_ADDER_CARRY,
	MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS,
	PS_GATE_ADD_CAR_TO_ZONE_ADDER =>
		PS_GATE_ADD_CAR_TO_ZONE_ADDER,
	PS_ADDER_NO_CARRY =>
		PS_ADDER_NO_CARRY,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_CARRY_FOR_ZONE_ADDER =>
		PS_CARRY_FOR_ZONE_ADDER,
	PS_NO_CARRY_FOR_ZONE_ADDER =>
		PS_NO_CARRY_FOR_ZONE_ADDER,
	MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY =>
		MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY
	);

Page_14_18_06_1: ENTITY ALD_14_18_06_1_ZONE_ADDER_16K_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ZONE_ADDER_A_BITS_EVEN =>
		PS_ZONE_ADDER_A_BITS_EVEN,
	PS_NO_CARRY_FOR_ZONE_ADDER =>
		PS_NO_CARRY_FOR_ZONE_ADDER,
	PS_CARRY_FOR_ZONE_ADDER =>
		PS_CARRY_FOR_ZONE_ADDER,
	PS_ZONE_ADDER_TWO_BIT =>
		PS_ZONE_ADDER_TWO_BIT,
	PS_ZONE_ADDER_NOT_TWO_BIT =>
		PS_ZONE_ADDER_NOT_TWO_BIT,
	MS_ZONE_ADDER_A_B_DOT_B_B =>
		MS_ZONE_ADDER_A_B_DOT_B_B,
	PS_A_NOT_A_DOT_B_A_DOT_B_BITS_EVEN =>
		PS_A_NOT_A_DOT_B_A_DOT_B_BITS_EVEN,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2,
	PS_ZONE_ADDER_CARRY =>
		PS_ZONE_ADDER_CARRY,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,
	MS_ZONE_ADDER_CARRY =>
		MS_ZONE_ADDER_CARRY
	);

Page_14_18_07_1: ENTITY ALD_14_18_07_1_ZONE_ADDER_AUX_ADDER_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADD_OR_SUBT_OP_CODES =>
		PS_ADD_OR_SUBT_OP_CODES,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME =>
		MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_2_TIME =>
		MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_2_TIME,
	MS_LB_OP_DOT_B_CY =>
		MS_LB_OP_DOT_B_CY,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401,
	MS_LB_DOT_B_CYCLE_DOT_EXTENSION_LATCH =>
		MS_LB_DOT_B_CYCLE_DOT_EXTENSION_LATCH,
	PS_GATE_A_CH_TO_ZONE_ADDER =>
		PS_GATE_A_CH_TO_ZONE_ADDER,
	PS_GATE_BIN_A12_TO_ZONE_ADDER =>
		PS_GATE_BIN_A12_TO_ZONE_ADDER,
	PS_GATE_BIN_A48_TO_ZONE_ADDER =>
		PS_GATE_BIN_A48_TO_ZONE_ADDER,
	PS_GATE_B_CH_TO_ZONE_ADDER =>
		PS_GATE_B_CH_TO_ZONE_ADDER,
	PS_GATE_ADD_CAR_TO_ZONE_ADDER =>
		PS_GATE_ADD_CAR_TO_ZONE_ADDER
	);

Page_14_18_08_1: ENTITY ALD_14_18_08_1_ZONE_ADDER_AUX_ADDER_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_J =>
		PS_LOGIC_GATE_J,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	PS_TSLT_BINARY_TO_TH_POS_1 =>
		PS_TSLT_BINARY_TO_TH_POS_1,
	PS_TSLT_BINARY_TO_TH_POS_2 =>
		PS_TSLT_BINARY_TO_TH_POS_2,
	MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME =>
		MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME,
	PS_TSLT_BINARY_TO_TTH_POS =>
		PS_TSLT_BINARY_TO_TTH_POS,
	MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10 =>
		MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10
	);

Page_14_18_09_1: ENTITY ALD_14_18_09_1_AUXILIARY_BINARY_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_BIN_REG_B4_BIT =>
		PS_BIN_REG_B4_BIT,
	PS_BIN_REG_A_4_BIT =>
		PS_BIN_REG_A_4_BIT,
	MS_BIN_REG_A_4_BIT =>
		MS_BIN_REG_A_4_BIT,
	PS_BIN_REG_NOT_B4_BIT =>
		PS_BIN_REG_NOT_B4_BIT,
	PS_BIN_REG_B8_BIT =>
		PS_BIN_REG_B8_BIT,
	PS_BIN_REG_A_8_BIT =>
		PS_BIN_REG_A_8_BIT,
	MS_BIN_REG_A_8_BIT =>
		MS_BIN_REG_A_8_BIT,
	PS_BIN_REG_NOT_B8_BIT =>
		PS_BIN_REG_NOT_B8_BIT,
	PS_A4_DOT_B4_EVEN =>
		PS_A4_DOT_B4_EVEN,
	PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4 =>
		PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4
	);

Page_14_18_10_1: ENTITY ALD_14_18_10_1_AUXILIARY_BINARY_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A4_DOT_B4_EVEN =>
		PS_A4_DOT_B4_EVEN,
	MS_ZONE_ADDER_CARRY =>
		MS_ZONE_ADDER_CARRY,
	PS_ZONE_ADDER_CARRY =>
		PS_ZONE_ADDER_CARRY,
	PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4 =>
		PS_BIN_REG_4_DOT_NOT_8_OR_8_DOT_NOT_4,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT
	);

Page_14_18_11_1: ENTITY ALD_14_18_11_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_A_BIT,
	PS_TSLT_BINARY_TO_TH_POS_2 =>
		PS_TSLT_BINARY_TO_TH_POS_2,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	MS_COMPAT_TSLTR_THP_0_BIT_A =>
		MS_COMPAT_TSLTR_THP_0_BIT_A,
	MS_COMPAT_TSLTR_THP_0_BIT_B =>
		MS_COMPAT_TSLTR_THP_0_BIT_B,
	MS_COMPAT_TSLTR_THP_0_BIT_C =>
		MS_COMPAT_TSLTR_THP_0_BIT_C
	);

Page_14_18_12_1: ENTITY ALD_14_18_12_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_A_BIT,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	PS_TSLT_BINARY_TO_TH_POS_2 =>
		PS_TSLT_BINARY_TO_TH_POS_2,
	MS_COMPAT_TSLTR_THP_0_BIT_D =>
		MS_COMPAT_TSLTR_THP_0_BIT_D,
	MS_COMPAT_TSLTR_THP_0_BIT_E =>
		MS_COMPAT_TSLTR_THP_0_BIT_E,
	MS_COMPAT_TSLTR_THP_0_BIT_F =>
		MS_COMPAT_TSLTR_THP_0_BIT_F
	);

Page_14_18_13_1: ENTITY ALD_14_18_13_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_TSLT_BINARY_TO_TH_POS_2 =>
		PS_TSLT_BINARY_TO_TH_POS_2,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_TSLT_BINARY_TO_TH_POS_1 =>
		PS_TSLT_BINARY_TO_TH_POS_1,
	MS_COMPAT_TSLTR_THP_4_BIT_A =>
		MS_COMPAT_TSLTR_THP_4_BIT_A,
	MS_COMPAT_TSLTR_THP_4_BIT_B =>
		MS_COMPAT_TSLTR_THP_4_BIT_B,
	MS_COMPAT_TSLTR_THP_1_BIT_A =>
		MS_COMPAT_TSLTR_THP_1_BIT_A,
	MS_COMPAT_TSLTR_THP_1_BIT_B =>
		MS_COMPAT_TSLTR_THP_1_BIT_B,
	MS_COMPAT_TSLTR_THP_1_BIT_C =>
		MS_COMPAT_TSLTR_THP_1_BIT_C
	);

Page_14_18_14_1: ENTITY ALD_14_18_14_1_1401_FULL_BINARY_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_TSLT_BINARY_TO_TH_POS_1 =>
		PS_TSLT_BINARY_TO_TH_POS_1,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_A_BIT,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_COMPAT_TSLTR_THP_2_BIT_A =>
		MS_COMPAT_TSLTR_THP_2_BIT_A,
	MS_COMPAT_TSLTR_THP_2_BIT_B =>
		MS_COMPAT_TSLTR_THP_2_BIT_B,
	MS_COMPAT_TSLTR_THP_2_BIT_C =>
		MS_COMPAT_TSLTR_THP_2_BIT_C,
	MS_COMPAT_TSLTR_THP_2_BIT_D =>
		MS_COMPAT_TSLTR_THP_2_BIT_D
	);

Page_14_18_15_1: ENTITY ALD_14_18_15_1_1401_FULL_BINARY_TO_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	PS_TSLT_BINARY_TO_TH_POS_1 =>
		PS_TSLT_BINARY_TO_TH_POS_1,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_A_BIT,
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	MS_COMPAT_TSLTR_THP_8_BIT_A =>
		MS_COMPAT_TSLTR_THP_8_BIT_A,
	MS_COMPAT_TSLTR_THP_8_BIT_B =>
		MS_COMPAT_TSLTR_THP_8_BIT_B,
	MS_COMPAT_TSLTR_THP_8_BIT_C =>
		MS_COMPAT_TSLTR_THP_8_BIT_C,
	MS_COMPAT_TSLTR_THP_2_DOT_8_BITS =>
		MS_COMPAT_TSLTR_THP_2_DOT_8_BITS
	);

Page_14_18_16_1: ENTITY ALD_14_18_16_1_1401_FULL_BINARY_2_5_TRANS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_AUX_BIN_ADDER_4_BIT =>
		MS_AUX_BIN_ADDER_4_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	MS_AUX_BIN_ADDER_8_BIT =>
		MS_AUX_BIN_ADDER_8_BIT,
	PS_TSLT_BINARY_TO_TTH_POS =>
		PS_TSLT_BINARY_TO_TTH_POS,
	PS_AUX_BIN_ADDER_4_BIT =>
		PS_AUX_BIN_ADDER_4_BIT,
	PS_AUX_BIN_ADDER_8_BIT =>
		PS_AUX_BIN_ADDER_8_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A,
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B
	);

Page_14_18_17_1: ENTITY ALD_14_18_17_1_BIN_REG_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	MS_I_RING_1_TIME =>
		MS_I_RING_1_TIME,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_I_RING_3_OR_8_TIME =>
		PS_I_RING_3_OR_8_TIME,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_RESET_BIN_REG =>
		MS_RESET_BIN_REG,
	PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH =>
		PS_SET_BIN_REG_A1_DOT_A2_FROM_B_CH,
	PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH =>
		PS_SET_BIN_REG_A4_DOT_A8_FROM_B_CH,
	PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY =>
		PS_1401_STORE_MAR_DOT_UNITS_DOT_C_CY,
	PS_SET_BIN_REG_A_FROM_TH =>
		PS_SET_BIN_REG_A_FROM_TH,
	PS_SET_BIN_REG_B4_DOT_B8 =>
		PS_SET_BIN_REG_B4_DOT_B8
	);

Page_14_18_20_1: ENTITY ALD_14_18_20_1_BIN_REGISTERS_B4_AND_B8_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_SET_BIN_REG_B4_DOT_B8 =>
		PS_SET_BIN_REG_B4_DOT_B8,
	MS_RESET_BIN_REG =>
		MS_RESET_BIN_REG,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_BIN_REG_B4_BIT =>
		PS_BIN_REG_B4_BIT,
	PS_BIN_REG_NOT_B4_BIT =>
		PS_BIN_REG_NOT_B4_BIT,
	PS_BIN_REG_B8_BIT =>
		PS_BIN_REG_B8_BIT,
	PS_BIN_REG_NOT_B8_BIT =>
		PS_BIN_REG_NOT_B8_BIT
	);

Page_14_18_21_1: ENTITY ALD_14_18_21_1_POUND_SYMBOL_COMPATIBILITY_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_1401_POUND_SIGN_OP_CODE =>
		PS_1401_POUND_SIGN_OP_CODE,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_1ST_OR_3RD_SCAN =>
		PS_1ST_OR_3RD_SCAN,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_ZONE_ADDER_CARRY =>
		PS_ZONE_ADDER_CARRY,
	MS_ZONE_ADDER_CARRY =>
		MS_ZONE_ADDER_CARRY,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	MS_LB_OP_DOT_B_CY =>
		MS_LB_OP_DOT_B_CY,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN,
	MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH =>
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH,
	MS_LB_DOT_B_CYCLE_DOT_EXTENSION_LATCH =>
		MS_LB_DOT_B_CYCLE_DOT_EXTENSION_LATCH,
	MS_LB_OP_DOT_1ST_OR_3RD_SCAN =>
		MS_LB_OP_DOT_1ST_OR_3RD_SCAN,
	MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS,
	MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY =>
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY,
	MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_NO_ZONE_CAR =>
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_NO_ZONE_CAR,
	MS_LB_OP_DOT_LIROC =>
		MS_LB_OP_DOT_LIROC
	);

Page_14_30_03_1: ENTITY ALD_14_30_03_1_ADDRESS_MODIFICATION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_MEM_AR_TTHP0B_TO_MOD =>
		PY_MEM_AR_TTHP0B_TO_MOD,
	PY_MEM_AR_THP0B_TO_ADDR_MOD =>
		PY_MEM_AR_THP0B_TO_ADDR_MOD,
	PY_MEM_AR_HP0B_TO_ADDR_MOD =>
		PY_MEM_AR_HP0B_TO_ADDR_MOD,
	PY_MEM_AR_TP0B_TO_ADDR_MOD =>
		PY_MEM_AR_TP0B_TO_ADDR_MOD,
	PY_MEM_AR_UP0B_TO_ADDR_MOD =>
		PY_MEM_AR_UP0B_TO_ADDR_MOD,
	PY_MEM_AR_TTHP1B_TO_MOD =>
		PY_MEM_AR_TTHP1B_TO_MOD,
	PY_MEM_AR_THP1B_TO_ADDR_MOD =>
		PY_MEM_AR_THP1B_TO_ADDR_MOD,
	PY_MEM_AR_HP1B_TO_ADDR_MOD =>
		PY_MEM_AR_HP1B_TO_ADDR_MOD,
	PY_MEM_AR_TP1B_TO_ADDR_MOD =>
		PY_MEM_AR_TP1B_TO_ADDR_MOD,
	PY_MEM_AR_UP1B_TO_ADDR_MOD =>
		PY_MEM_AR_UP1B_TO_ADDR_MOD,
	PY_MEM_AR_TTHP2B_TO_MOD =>
		PY_MEM_AR_TTHP2B_TO_MOD,
	PY_MEM_AR_THP2B_TO_ADDR_MOD =>
		PY_MEM_AR_THP2B_TO_ADDR_MOD,
	PY_MEM_AR_HP2B_TO_ADDR_MOD =>
		PY_MEM_AR_HP2B_TO_ADDR_MOD,
	PY_MEM_AR_TP2B_TO_ADDR_MOD =>
		PY_MEM_AR_TP2B_TO_ADDR_MOD,
	PY_MEM_AR_UP2B_TO_ADDR_MOD =>
		PY_MEM_AR_UP2B_TO_ADDR_MOD,
	PY_MEM_AR_TTHP4B_TO_MOD =>
		PY_MEM_AR_TTHP4B_TO_MOD,
	PY_MEM_AR_THP4B_TO_ADDR_MOD =>
		PY_MEM_AR_THP4B_TO_ADDR_MOD,
	PY_MEM_AR_HP4B_TO_ADDR_MOD =>
		PY_MEM_AR_HP4B_TO_ADDR_MOD,
	PY_MEM_AR_TP4B_TO_ADDR_MOD =>
		PY_MEM_AR_TP4B_TO_ADDR_MOD,
	PY_MEM_AR_UP4B_TO_ADDR_MOD =>
		PY_MEM_AR_UP4B_TO_ADDR_MOD,
	PY_MEM_AR_TTHP8B_TO_MOD =>
		PY_MEM_AR_TTHP8B_TO_MOD,
	PY_MEM_AR_THP8B_TO_ADDR_MOD =>
		PY_MEM_AR_THP8B_TO_ADDR_MOD,
	PY_MEM_AR_HP8B_TO_ADDR_MOD =>
		PY_MEM_AR_HP8B_TO_ADDR_MOD,
	PY_MEM_AR_TP8B_TO_ADDR_MOD =>
		PY_MEM_AR_TP8B_TO_ADDR_MOD,
	PY_MEM_AR_UP8B_TO_ADDR_MOD =>
		PY_MEM_AR_UP8B_TO_ADDR_MOD,
	MY_MEM_AR_TO_ADDR_MOD_0_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_0_BIT,
	MY_MEM_AR_TO_ADDR_MOD_1_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_1_BIT,
	MY_MEM_AR_TO_ADDR_MOD_2_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_2_BIT,
	MY_MEM_AR_TO_ADDR_MOD_4_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_4_BIT,
	MY_MEM_AR_TO_ADDR_MOD_8_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_8_BIT
	);

Page_14_30_04_1: ENTITY ALD_14_30_04_1_ADDRESS_1_AND_2_MOD_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_LOGIC_GATE_F_1 =>
		MY_LOGIC_GATE_F_1,
	MY_WRAP_AROUND_MODE =>
		MY_WRAP_AROUND_MODE,
	MY_MEM_AR_TO_ADDR_MOD_8_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_8_BIT,
	MY_MODIFY_BY_PLUS_ONE =>
		MY_MODIFY_BY_PLUS_ONE,
	MY_MEM_AR_TO_ADDR_MOD_1_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_1_BIT,
	MY_MEM_AR_TO_ADDR_MOD_2_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_2_BIT,
	MY_1401_MODE_1 =>
		MY_1401_MODE_1,
	MY_MODIFY_BY_MINUS_ONE =>
		MY_MODIFY_BY_MINUS_ONE,
	MY_MEM_AR_TO_ADDR_MOD_0_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_0_BIT,
	MY_MEM_AR_TO_ADDR_MOD_4_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_4_BIT,
	PS_PLUS_ONE_18_LINE =>
		PS_PLUS_ONE_18_LINE,
	MS_ADDR_MOD_28_BIT =>
		MS_ADDR_MOD_28_BIT,
	MS_ADDR_MOD_01_BIT =>
		MS_ADDR_MOD_01_BIT,
	PY_1401_INSERT_01_BIT =>
		PY_1401_INSERT_01_BIT,
	MS_ADDR_MOD_02_BIT =>
		MS_ADDR_MOD_02_BIT,
	MS_ADDR_MOD_12_BIT =>
		MS_ADDR_MOD_12_BIT
	);

Page_14_30_05_1: ENTITY ALD_14_30_05_1_ADDRESS_MODIFICATION_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_WRAP_AROUND_MODE =>
		MY_WRAP_AROUND_MODE,
	MY_LOGIC_GATE_F_1 =>
		MY_LOGIC_GATE_F_1,
	MY_MEM_AR_TTHP8B =>
		XX_MY_MEM_AR_TTHP8B,
	MY_MEM_AR_TTHP2B =>
		XX_MY_MEM_AR_TTHP2B,
	MY_LOGIC_GATE_E =>
		MY_LOGIC_GATE_E,
	MY_1401_MODE_1 =>
		MY_1401_MODE_1,
	MY_MEM_AR_TO_ADDR_MOD_1_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_1_BIT,
	MY_MEM_AR_TO_ADDR_MOD_4_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_4_BIT,
	MY_MEM_AR_TO_ADDR_MOD_2_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_2_BIT,
	MY_MODIFY_BY_MINUS_ONE =>
		MY_MODIFY_BY_MINUS_ONE,
	MY_MODIFY_BY_PLUS_ONE =>
		MY_MODIFY_BY_PLUS_ONE,
	MY_MEM_AR_TO_ADDR_MOD_0_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_0_BIT,
	MY_MEM_AR_TO_ADDR_MOD_8_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_8_BIT,
	MS_ADDR_MOD_04_BIT =>
		MS_ADDR_MOD_04_BIT,
	PY_1401_INSERT_14_BIT =>
		PY_1401_INSERT_14_BIT,
	PY_1401_INSERT_48_BIT =>
		PY_1401_INSERT_48_BIT,
	PY_BLOCK_TTHP =>
		PY_BLOCK_TTHP,
	MS_ADDR_MOD_14_BIT =>
		MS_ADDR_MOD_14_BIT,
	MS_ADDR_MOD_24_BIT =>
		MS_ADDR_MOD_24_BIT,
	MS_ADDR_MOD_48_BIT =>
		MS_ADDR_MOD_48_BIT
	);

Page_14_30_06_1: ENTITY ALD_14_30_06_1_ADDRESS_MODIFICATION_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_BLOCK_TTHP =>
		PY_BLOCK_TTHP,
	MY_MODIFY_BY_PLUS_ONE =>
		MY_MODIFY_BY_PLUS_ONE,
	MY_MEM_AR_TO_ADDR_MOD_8_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_8_BIT,
	MY_MODIFY_BY_MINUS_ONE =>
		MY_MODIFY_BY_MINUS_ONE,
	MY_MEM_AR_TO_ADDR_MOD_4_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_4_BIT,
	MY_MEM_AR_TO_ADDR_MOD_1_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_1_BIT,
	MY_MEM_AR_TO_ADDR_MOD_2_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_2_BIT,
	MY_MEM_AR_TO_ADDR_MOD_0_BIT =>
		MY_MEM_AR_TO_ADDR_MOD_0_BIT,
	MY_MODIFY_BY_ZERO =>
		MY_MODIFY_BY_ZERO,
	PY_1401_INSERT_14_BIT =>
		PY_1401_INSERT_14_BIT,
	PY_1401_INSERT_48_BIT =>
		PY_1401_INSERT_48_BIT,
	PY_1401_INSERT_01_BIT =>
		PY_1401_INSERT_01_BIT,
	MS_ADDR_MOD_08_BIT =>
		MS_ADDR_MOD_08_BIT,
	MS_ADDR_MOD_18_BIT =>
		MS_ADDR_MOD_18_BIT,
	PS_MINUS_ONE_28_LINE =>
		PS_MINUS_ONE_28_LINE,
	PS_ADDR_CH_8_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_8_B_STAR_ADDR_MOD,
	PS_ADDR_CH_4_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_4_B_STAR_ADDR_MOD,
	PS_ADDR_CH_2_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_2_B_STAR_ADDR_MOD,
	PS_ADDR_CH_1_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_1_B_STAR_ADDR_MOD,
	PS_ADDR_CH_0_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_0_B_STAR_ADDR_MOD
	);

Page_14_30_07_1: ENTITY ALD_14_30_07_1_ADDRESS_MODIFY_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PLUS_ONE_18_LINE =>
		PS_PLUS_ONE_18_LINE,
	MS_RESET_ADDR_MOD_CTRL_LATCH =>
		MS_RESET_ADDR_MOD_CTRL_LATCH,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_ADDR_MOD_SET_TO_PLUS_ONE =>
		PS_ADDR_MOD_SET_TO_PLUS_ONE,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_LOGIC_GATE_R =>
		PS_LOGIC_GATE_R,
	PS_OVERLAPPED_CYCLE_CTRL =>
		PS_OVERLAPPED_CYCLE_CTRL,
	MY_1ST_CLOCK_PULSE =>
		MY_1ST_CLOCK_PULSE,
	PY_RESET_ADDR_MOD_LATCHES =>
		PY_RESET_ADDR_MOD_LATCHES,
	PS_BLOCK_ADDR_MOD_OR_1_STAR_1412_19 =>
		PS_BLOCK_ADDR_MOD_OR_1_STAR_1412_19,
	PY_MODIFY_BY_ZERO =>
		PY_MODIFY_BY_ZERO,
	PY_MODIFY_BY_MINUS_ONE =>
		PY_MODIFY_BY_MINUS_ONE,
	MS_MODIFY_BY_PLUS_ONE_LATCH =>
		MS_MODIFY_BY_PLUS_ONE_LATCH,
	MY_MODIFY_BY_PLUS_ONE =>
		MY_MODIFY_BY_PLUS_ONE,
	PS_SET_MODIFY_CTRL_LATCHES =>
		PS_SET_MODIFY_CTRL_LATCHES
	);

Page_14_30_08_1: ENTITY ALD_14_30_08_1_ADDRESS_MODIFY_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MODIFY_CTRL_LATCHES =>
		PS_SET_MODIFY_CTRL_LATCHES,
	PS_MINUS_ONE_28_LINE =>
		PS_MINUS_ONE_28_LINE,
	MS_RESET_ADDR_MOD_CTRL_LATCH =>
		MS_RESET_ADDR_MOD_CTRL_LATCH,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_ADDR_MOD_SET_TO_MINUS_ONE =>
		PS_ADDR_MOD_SET_TO_MINUS_ONE,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_ADDR_MOD_SET_TO_1_STAR_1412_19 =>
		PS_ADDR_MOD_SET_TO_1_STAR_1412_19,
	MY_1ST_CLOCK_PULSE =>
		MY_1ST_CLOCK_PULSE,
	PY_RESET_ADDR_MOD_LATCHES =>
		PY_RESET_ADDR_MOD_LATCHES,
	PS_BORROW_LATCH_ON =>
		PS_BORROW_LATCH_ON,
	PY_MODIFY_BY_MINUS_ONE =>
		PY_MODIFY_BY_MINUS_ONE,
	MY_MODIFY_BY_MINUS_ONE =>
		MY_MODIFY_BY_MINUS_ONE,
	MS_MODIFY_BY_MINUS_ONE =>
		MS_MODIFY_BY_MINUS_ONE
	);

Page_14_30_09_1: ENTITY ALD_14_30_09_1_ADDRESS_MODIFY_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_MINUS_ONE_28_LINE =>
		PS_MINUS_ONE_28_LINE,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_SET_MODIFY_CTRL_LATCHES =>
		PS_SET_MODIFY_CTRL_LATCHES,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_PLUS_ONE_18_LINE =>
		PS_PLUS_ONE_18_LINE,
	PS_ADDR_MOD_SET_TO_ZERO =>
		PS_ADDR_MOD_SET_TO_ZERO,
	PS_RESET_ADDR_MOD_CTRL_LATCH =>
		PS_RESET_ADDR_MOD_CTRL_LATCH,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_RESET_ADDR_MOD_CTRL_LATCH =>
		MS_RESET_ADDR_MOD_CTRL_LATCH,
	PY_RESET_ADDR_MOD_LATCHES =>
		PY_RESET_ADDR_MOD_LATCHES,
	MY_1ST_CLOCK_PULSE =>
		MY_1ST_CLOCK_PULSE,
	MY_MODIFY_BY_ZERO =>
		MY_MODIFY_BY_ZERO,
	PY_MODIFY_BY_ZERO =>
		PY_MODIFY_BY_ZERO,
	PS_ZERO_LATCH_ON =>
		PS_ZERO_LATCH_ON
	);

Page_14_42_03_1: ENTITY ALD_14_42_03_1_BCD_TO_TWO_OUT_OF_FIVE_NU_TSLTR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_2_BIT =>
		MS_ASSEMBLY_CH_2_BIT,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_ASSEMBLY_CH_NU_C_BIT =>
		PS_ASSEMBLY_CH_NU_C_BIT,
	PS_ASSEMBLY_CH_NOT_NU_C_BIT =>
		PS_ASSEMBLY_CH_NOT_NU_C_BIT,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_ASSEMBLY_CH_8_BIT =>
		MS_ASSEMBLY_CH_8_BIT,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	PS_SET_NU_TO_ADDR_CH =>
		PS_SET_NU_TO_ADDR_CH,
	MS_ADDR_CH_NU_TSLTR_1_LINE =>
		MS_ADDR_CH_NU_TSLTR_1_LINE,
	MS_ADDR_CH_NU_TSLTR_3_LINE =>
		MS_ADDR_CH_NU_TSLTR_3_LINE,
	MS_ADDR_CH_NU_TSLTR_5_LINE =>
		MS_ADDR_CH_NU_TSLTR_5_LINE,
	MS_ADDR_CH_NU_TSLTR_7_LINE =>
		MS_ADDR_CH_NU_TSLTR_7_LINE
	);

Page_14_42_04_1: ENTITY ALD_14_42_04_1_BCD_TO_TO_OUT_OF_FIVE_NU_TSLTR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_NU_TO_ADDR_CH =>
		PS_SET_NU_TO_ADDR_CH,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_ASSEMBLY_CH_8_BIT =>
		MS_ASSEMBLY_CH_8_BIT,
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_1_BIT,
	PS_ASSEMBLY_CH_NOT_NU_C_BIT =>
		PS_ASSEMBLY_CH_NOT_NU_C_BIT,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_2_BIT =>
		MS_ASSEMBLY_CH_2_BIT,
	PS_ASSEMBLY_CH_NU_C_BIT =>
		PS_ASSEMBLY_CH_NU_C_BIT,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	MS_ADDR_CH_NU_TSLTR_2_LINE =>
		MS_ADDR_CH_NU_TSLTR_2_LINE,
	MS_ADDR_CH_NU_TSLTR_4_LINE =>
		MS_ADDR_CH_NU_TSLTR_4_LINE,
	MS_ADDR_CH_NU_TSLTR_6_LINE =>
		MS_ADDR_CH_NU_TSLTR_6_LINE,
	MS_ADDR_CH_NU_TSLTR_8_LINE =>
		MS_ADDR_CH_NU_TSLTR_8_LINE
	);

Page_14_42_05_1: ENTITY ALD_14_42_05_1_BCD_TO_TWO_OUT_OF_FIVE_TSLTR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	MS_PERCENT_TYPE_OP_CODES =>
		MS_PERCENT_TYPE_OP_CODES,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_2_BIT =>
		MS_ASSEMBLY_CH_2_BIT,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_SET_NU_TO_ADDR_CH =>
		PS_SET_NU_TO_ADDR_CH,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_1_BIT,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	PS_ASSEMBLY_CH_NU_C_BIT =>
		PS_ASSEMBLY_CH_NU_C_BIT,
	MS_PERCENT_CONVERSION =>
		MS_PERCENT_CONVERSION,
	MS_ADDR_CH_NU_TSLTR_9_LINE =>
		MS_ADDR_CH_NU_TSLTR_9_LINE,
	MS_ADDR_CH_NU_TSLTR_0_LINE =>
		MS_ADDR_CH_NU_TSLTR_0_LINE
	);

Page_14_45_01_1: ENTITY ALD_14_45_01_1_ADDRESS_CHANNEL_DRIVE_0_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADDR_CH_NU_TSLTR_2_LINE =>
		MS_ADDR_CH_NU_TSLTR_2_LINE,
	PS_ADDR_CH_0_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_0_B_STAR_ADDR_MOD,
	MS_ADDR_CH_NU_TSLTR_4_LINE =>
		MS_ADDR_CH_NU_TSLTR_4_LINE,
	MS_ADDR_MOD_01_BIT =>
		MS_ADDR_MOD_01_BIT,
	MS_ADDR_MOD_02_BIT =>
		MS_ADDR_MOD_02_BIT,
	MS_ADDR_MOD_04_BIT =>
		MS_ADDR_MOD_04_BIT,
	MS_ADDR_MOD_08_BIT =>
		MS_ADDR_MOD_08_BIT,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B,
	MS_COMPAT_TSLTR_THP_0_BIT_A =>
		MS_COMPAT_TSLTR_THP_0_BIT_A,
	MS_COMPAT_TSLTR_THP_0_BIT_B =>
		MS_COMPAT_TSLTR_THP_0_BIT_B,
	MS_COMPAT_TSLTR_THP_0_BIT_F =>
		MS_COMPAT_TSLTR_THP_0_BIT_F,
	MS_COMPAT_TSLTR_THP_0_BIT_D =>
		MS_COMPAT_TSLTR_THP_0_BIT_D,
	MS_COMPAT_TSLTR_THP_0_BIT_E =>
		MS_COMPAT_TSLTR_THP_0_BIT_E,
	MS_COMPAT_TSLTR_THP_0_BIT_C =>
		MS_COMPAT_TSLTR_THP_0_BIT_C,
	MS_PERCENT_CONVERSION =>
		MS_PERCENT_CONVERSION,
	MS_ADDR_CH_NU_TSLTR_1_LINE =>
		MS_ADDR_CH_NU_TSLTR_1_LINE,
	MS_ADDR_CH_NU_TSLTR_8_LINE =>
		MS_ADDR_CH_NU_TSLTR_8_LINE,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	LAMP_11C8K07 =>
		LAMP_11C8K07
	);

Page_14_45_02_1: ENTITY ALD_14_45_02_1_ADDRESS_CHANNEL_DRIVE_1_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADDR_CH_NU_TSLTR_3_LINE =>
		MS_ADDR_CH_NU_TSLTR_3_LINE,
	PS_ADDR_CH_1_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_1_B_STAR_ADDR_MOD,
	MS_ADDR_MOD_01_BIT =>
		MS_ADDR_MOD_01_BIT,
	MS_ADDR_MOD_12_BIT =>
		MS_ADDR_MOD_12_BIT,
	MS_ADDR_MOD_18_BIT =>
		MS_ADDR_MOD_18_BIT,
	MS_COMPAT_TSLTR_THP_1_BIT_A =>
		MS_COMPAT_TSLTR_THP_1_BIT_A,
	MS_COMPAT_TSLTR_THP_1_BIT_B =>
		MS_COMPAT_TSLTR_THP_1_BIT_B,
	MS_ADDR_MOD_14_BIT =>
		MS_ADDR_MOD_14_BIT,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B,
	MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A,
	MS_COMPAT_TSLTR_THP_1_BIT_C =>
		MS_COMPAT_TSLTR_THP_1_BIT_C,
	MS_ADDR_CH_NU_TSLTR_1_LINE =>
		MS_ADDR_CH_NU_TSLTR_1_LINE,
	MS_ADDR_CH_NU_TSLTR_5_LINE =>
		MS_ADDR_CH_NU_TSLTR_5_LINE,
	MS_ADDR_CH_NU_TSLTR_9_LINE =>
		MS_ADDR_CH_NU_TSLTR_9_LINE,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	LAMP_11C8J07 =>
		LAMP_11C8J07
	);

Page_14_45_03_1: ENTITY ALD_14_45_03_1_ADDRESS_CHANNEL_DRIVE_2_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADDR_CH_NU_TSLTR_3_LINE =>
		MS_ADDR_CH_NU_TSLTR_3_LINE,
	PS_ADDR_CH_2_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_2_B_STAR_ADDR_MOD,
	MS_INSERT_ZERO_ON_ADDR_CH =>
		MS_INSERT_ZERO_ON_ADDR_CH,
	MS_ADDR_CH_NU_TSLTR_2_LINE =>
		MS_ADDR_CH_NU_TSLTR_2_LINE,
	MS_ADDR_MOD_28_BIT =>
		MS_ADDR_MOD_28_BIT,
	MS_ADDR_MOD_02_BIT =>
		MS_ADDR_MOD_02_BIT,
	MS_ADDR_MOD_24_BIT =>
		MS_ADDR_MOD_24_BIT,
	MS_ADDR_MOD_12_BIT =>
		MS_ADDR_MOD_12_BIT,
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A,
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B,
	MS_COMPAT_TSLTR_THP_2_BIT_D =>
		MS_COMPAT_TSLTR_THP_2_BIT_D,
	MS_COMPAT_TSLTR_THP_2_BIT_B =>
		MS_COMPAT_TSLTR_THP_2_BIT_B,
	MS_COMPAT_TSLTR_THP_2_BIT_C =>
		MS_COMPAT_TSLTR_THP_2_BIT_C,
	MS_COMPAT_TSLTR_THP_2_BIT_A =>
		MS_COMPAT_TSLTR_THP_2_BIT_A,
	MS_COMPAT_TSLTR_THP_2_DOT_8_BITS =>
		MS_COMPAT_TSLTR_THP_2_DOT_8_BITS,
	MS_ADDR_CH_NU_TSLTR_6_LINE =>
		MS_ADDR_CH_NU_TSLTR_6_LINE,
	MS_ADDR_CH_NU_TSLTR_0_LINE =>
		MS_ADDR_CH_NU_TSLTR_0_LINE,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	LAMP_11C8H07 =>
		LAMP_11C8H07
	);

Page_14_45_04_1: ENTITY ALD_14_45_04_1_ADDRESS_CHANNEL_DRIVE_4_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADDR_MOD_04_BIT =>
		MS_ADDR_MOD_04_BIT,
	MS_ADDR_MOD_14_BIT =>
		MS_ADDR_MOD_14_BIT,
	MS_ADDR_MOD_48_BIT =>
		MS_ADDR_MOD_48_BIT,
	PS_ADDR_CH_4_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_4_B_STAR_ADDR_MOD,
	MS_ADDR_MOD_24_BIT =>
		MS_ADDR_MOD_24_BIT,
	MS_COMPAT_TSLTR_THP_4_BIT_A =>
		MS_COMPAT_TSLTR_THP_4_BIT_A,
	MS_COMPAT_TSLTR_THP_4_BIT_B =>
		MS_COMPAT_TSLTR_THP_4_BIT_B,
	MS_ADDR_CH_NU_TSLTR_4_LINE =>
		MS_ADDR_CH_NU_TSLTR_4_LINE,
	MS_ADDR_CH_NU_TSLTR_6_LINE =>
		MS_ADDR_CH_NU_TSLTR_6_LINE,
	MS_PERCENT_CONVERSION =>
		MS_PERCENT_CONVERSION,
	MS_ADDR_CH_NU_TSLTR_7_LINE =>
		MS_ADDR_CH_NU_TSLTR_7_LINE,
	MS_ADDR_CH_NU_TSLTR_5_LINE =>
		MS_ADDR_CH_NU_TSLTR_5_LINE,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	LAMP_11C8G07 =>
		LAMP_11C8G07
	);

Page_14_45_05_1: ENTITY ALD_14_45_05_1_ADDRESS_CHANNEL_DRIVE_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_INSERT_ZERO_ON_ADDR_CH =>
		MS_INSERT_ZERO_ON_ADDR_CH,
	PS_ADDR_CH_8_B_STAR_ADDR_MOD =>
		PS_ADDR_CH_8_B_STAR_ADDR_MOD,
	MS_ADDR_MOD_28_BIT =>
		MS_ADDR_MOD_28_BIT,
	MS_ADDR_CH_NU_TSLTR_8_LINE =>
		MS_ADDR_CH_NU_TSLTR_8_LINE,
	MS_ADDR_MOD_48_BIT =>
		MS_ADDR_MOD_48_BIT,
	MS_ADDR_MOD_08_BIT =>
		MS_ADDR_MOD_08_BIT,
	MS_ADDR_MOD_18_BIT =>
		MS_ADDR_MOD_18_BIT,
	MS_COMPAT_TSLTR_THP_2_DOT_8_BITS =>
		MS_COMPAT_TSLTR_THP_2_DOT_8_BITS,
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_A,
	MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B =>
		MS_COMPAT_TSLTR_TTHP_2_DOT_8_BITS_B,
	MS_COMPAT_TSLTR_THP_8_BIT_A =>
		MS_COMPAT_TSLTR_THP_8_BIT_A,
	MS_COMPAT_TSLTR_THP_8_BIT_B =>
		MS_COMPAT_TSLTR_THP_8_BIT_B,
	MS_COMPAT_TSLTR_THP_8_BIT_C =>
		MS_COMPAT_TSLTR_THP_8_BIT_C,
	MS_ADDR_CH_NU_TSLTR_7_LINE =>
		MS_ADDR_CH_NU_TSLTR_7_LINE,
	MS_ADDR_CH_NU_TSLTR_0_LINE =>
		MS_ADDR_CH_NU_TSLTR_0_LINE,
	MS_ADDR_CH_NU_TSLTR_9_LINE =>
		MS_ADDR_CH_NU_TSLTR_9_LINE,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	LAMP_11C8F07 =>
		LAMP_11C8F07
	);

Page_14_47_01_1: ENTITY ALD_14_47_01_1_ADDR_CH_VAL_CK_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDR_CH_0_B_1 =>
		PS_ADDR_CH_0_B_1,
	MS_MODIFY_BY_PLUS_ONE_LATCH =>
		MS_MODIFY_BY_PLUS_ONE_LATCH,
	MS_MODIFY_BY_MINUS_ONE =>
		MS_MODIFY_BY_MINUS_ONE,
	PS_ADDR_CH_1_B_1 =>
		PS_ADDR_CH_1_B_1,
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	MS_ADDR_MOD_02_BIT =>
		MS_ADDR_MOD_02_BIT,
	PS_ADDR_CH_2_B_1 =>
		PS_ADDR_CH_2_B_1,
	MS_ADDR_MOD_18_BIT =>
		MS_ADDR_MOD_18_BIT,
	PS_ADDR_CH_4_B_1 =>
		PS_ADDR_CH_4_B_1,
	MS_ADDR_MOD_04_BIT =>
		MS_ADDR_MOD_04_BIT,
	MS_ADDR_MOD_24_BIT =>
		MS_ADDR_MOD_24_BIT,
	PS_ADDR_CH_8_B_1 =>
		PS_ADDR_CH_8_B_1,
	MS_ADDR_MOD_08_BIT =>
		MS_ADDR_MOD_08_BIT,
	PS_ADDR_CH_VC_GROUP_ONE =>
		PS_ADDR_CH_VC_GROUP_ONE,
	PS_WRAP_AROUND_CONDITIONS =>
		PS_WRAP_AROUND_CONDITIONS,
	PS_ADDR_CH_VC_GROUP_TWO =>
		PS_ADDR_CH_VC_GROUP_TWO
	);

Page_14_50_01_1: ENTITY ALD_14_50_01_1_INDEX_TAG_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_ZONE_C_BIT =>
		PS_ASSEMBLY_CH_ZONE_C_BIT,
	MS_SET_H_POS_INDEX_LAT_B =>
		MS_SET_H_POS_INDEX_LAT_B,
	MS_RESET_INDEX_TAG_LATCHES =>
		MS_RESET_INDEX_TAG_LATCHES,
	PS_SET_H_POS_INDEX_TAGS =>
		PS_SET_H_POS_INDEX_TAGS,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	MS_SET_H_POS_INDEX_LAT_A =>
		MS_SET_H_POS_INDEX_LAT_A,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	MS_H_POS_C_INDEX_TAG =>
		MS_H_POS_C_INDEX_TAG,
	PS_H_POS_C_INDEX_TAG =>
		PS_H_POS_C_INDEX_TAG,
	MS_H_POS_B_INDEX_TAG =>
		MS_H_POS_B_INDEX_TAG,
	PS_H_POS_B_INDEX_TAG =>
		PS_H_POS_B_INDEX_TAG,
	MS_H_POS_A_INDEX_TAG =>
		MS_H_POS_A_INDEX_TAG,
	PS_H_POS_A_INDEX_TAG =>
		PS_H_POS_A_INDEX_TAG,
	LAMP_11C8A02 =>
		LAMP_11C8A02,
	LAMP_11C8B02 =>
		LAMP_11C8B02
	);

Page_14_50_02_1: ENTITY ALD_14_50_02_1_INDEX_TAG_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_ZONE_C_BIT =>
		PS_ASSEMBLY_CH_ZONE_C_BIT,
	MS_RESET_INDEX_TAG_LATCHES =>
		MS_RESET_INDEX_TAG_LATCHES,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_SET_T_POS_INDEX_TAGS =>
		PS_SET_T_POS_INDEX_TAGS,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	MS_T_POS_C_INDEX_TAG =>
		MS_T_POS_C_INDEX_TAG,
	PS_T_POS_C_INDEX_TAG =>
		PS_T_POS_C_INDEX_TAG,
	MS_T_POS_B_INDEX_TAG =>
		MS_T_POS_B_INDEX_TAG,
	PS_T_POS_B_INDEX_TAG =>
		PS_T_POS_B_INDEX_TAG,
	MS_T_POS_A_INDEX_TAG =>
		MS_T_POS_A_INDEX_TAG,
	PS_T_POS_A_INDEX_TAG =>
		PS_T_POS_A_INDEX_TAG,
	LAMP_11C8A01 =>
		LAMP_11C8A01,
	LAMP_11C8B01 =>
		LAMP_11C8B01
	);

Page_14_50_03_1: ENTITY ALD_14_50_03_1_ADDRESS_GENERATOR_UNITS_POSITION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_T_POS_C_INDEX_TAG =>
		PS_T_POS_C_INDEX_TAG,
	PS_T_POS_A_INDEX_TAG =>
		PS_T_POS_A_INDEX_TAG,
	MS_T_POS_C_INDEX_TAG =>
		MS_T_POS_C_INDEX_TAG,
	MS_T_POS_B_INDEX_TAG =>
		MS_T_POS_B_INDEX_TAG,
	PS_T_POS_B_INDEX_TAG =>
		PS_T_POS_B_INDEX_TAG,
	MS_T_POS_A_INDEX_TAG =>
		MS_T_POS_A_INDEX_TAG,
	PS_INDEX_CTRL_NUMBER_ONE =>
		PS_INDEX_CTRL_NUMBER_ONE,
	PS_INDEX_CTRL_NUMBER_TWO =>
		PS_INDEX_CTRL_NUMBER_TWO
	);

Page_14_50_04_1: ENTITY ALD_14_50_04_1_ADDRESS_GENERATOR_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_RING_1_TIME =>
		PS_A_RING_1_TIME,
	PS_INDEX_CTRL_NUMBER_ONE =>
		PS_INDEX_CTRL_NUMBER_ONE,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	PS_RO_INDEX_AR =>
		PS_RO_INDEX_AR,
	PS_INDEX_CTRL_NUMBER_TWO =>
		PS_INDEX_CTRL_NUMBER_TWO,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	MS_ADDR_GEN_UP_04_BIT =>
		MS_ADDR_GEN_UP_04_BIT,
	MS_ADDR_GEN_UP_18_BIT =>
		MS_ADDR_GEN_UP_18_BIT,
	MS_ADDR_GEN_UP_08_BIT =>
		MS_ADDR_GEN_UP_08_BIT,
	MS_ADDR_GEN_UP_12_BIT =>
		MS_ADDR_GEN_UP_12_BIT,
	MS_ADDR_GEN_UP_48_BIT =>
		MS_ADDR_GEN_UP_48_BIT,
	MS_ADDR_GEN_UP_02_BIT =>
		MS_ADDR_GEN_UP_02_BIT,
	MS_ADDR_GEN_UP_24_BIT =>
		MS_ADDR_GEN_UP_24_BIT,
	MS_ADDR_GEN_UP_01_BIT =>
		MS_ADDR_GEN_UP_01_BIT,
	MS_ADDR_GEN_U_POS_5_DIGIT =>
		MS_ADDR_GEN_U_POS_5_DIGIT,
	MS_ADDR_GEN_U_POS_0_DIGIT =>
		MS_ADDR_GEN_U_POS_0_DIGIT
	);

Page_14_50_05_1: ENTITY ALD_14_50_05_1_ADDRESS_GENERATOR_TENS_POSITION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_H_POS_C_INDEX_TAG =>
		MS_H_POS_C_INDEX_TAG,
	PS_H_POS_A_INDEX_TAG =>
		PS_H_POS_A_INDEX_TAG,
	PS_T_POS_B_INDEX_TAG =>
		PS_T_POS_B_INDEX_TAG,
	MS_H_POS_B_INDEX_TAG =>
		MS_H_POS_B_INDEX_TAG,
	MS_T_POS_B_INDEX_TAG =>
		MS_T_POS_B_INDEX_TAG,
	MS_H_POS_A_INDEX_TAG =>
		MS_H_POS_A_INDEX_TAG,
	PS_H_POS_C_INDEX_TAG =>
		PS_H_POS_C_INDEX_TAG,
	PS_RO_INDEX_AR =>
		PS_RO_INDEX_AR,
	MS_ADDR_GEN_T_POS_5_DIGIT =>
		MS_ADDR_GEN_T_POS_5_DIGIT,
	MS_ADDR_GEN_T_POS_4_DIGIT =>
		MS_ADDR_GEN_T_POS_4_DIGIT,
	MS_ADDR_GEN_T_POS_3_DIGIT =>
		MS_ADDR_GEN_T_POS_3_DIGIT,
	MS_ADDR_GEN_T_POS_2_DIGIT =>
		MS_ADDR_GEN_T_POS_2_DIGIT
	);

Page_14_50_06_1: ENTITY ALD_14_50_06_1_ADDRESS_GENERATOR_TENS_POSITION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_H_POS_C_INDEX_TAG =>
		PS_H_POS_C_INDEX_TAG,
	PS_H_POS_A_INDEX_TAG =>
		PS_H_POS_A_INDEX_TAG,
	PS_T_POS_B_INDEX_TAG =>
		PS_T_POS_B_INDEX_TAG,
	PS_RO_INDEX_AR =>
		PS_RO_INDEX_AR,
	PS_H_POS_B_INDEX_TAG =>
		PS_H_POS_B_INDEX_TAG,
	MS_T_POS_B_INDEX_TAG =>
		MS_T_POS_B_INDEX_TAG,
	MS_H_POS_C_INDEX_TAG =>
		MS_H_POS_C_INDEX_TAG,
	MS_H_POS_A_INDEX_TAG =>
		MS_H_POS_A_INDEX_TAG,
	MS_ADDR_GEN_TP_18_BIT =>
		MS_ADDR_GEN_TP_18_BIT,
	MS_ADDR_GEN_TP_08_BIT =>
		MS_ADDR_GEN_TP_08_BIT,
	MS_ADDR_GEN_TP_48_BIT =>
		MS_ADDR_GEN_TP_48_BIT,
	MS_ADDR_GEN_TP_24_BIT =>
		MS_ADDR_GEN_TP_24_BIT
	);

Page_14_50_08_1: ENTITY ALD_14_50_08_1_INDEX_REQUIRED_GENERATION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_H_POS_B_INDEX_TAG =>
		MS_H_POS_B_INDEX_TAG,
	MS_H_POS_A_INDEX_TAG =>
		MS_H_POS_A_INDEX_TAG,
	PS_H_POS_C_INDEX_TAG =>
		PS_H_POS_C_INDEX_TAG,
	MS_T_POS_B_INDEX_TAG =>
		MS_T_POS_B_INDEX_TAG,
	MS_T_POS_A_INDEX_TAG =>
		MS_T_POS_A_INDEX_TAG,
	PS_NO_INDEX_ON_1ST_ADDR_OPS =>
		PS_NO_INDEX_ON_1ST_ADDR_OPS,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_T_POS_C_INDEX_TAG =>
		PS_T_POS_C_INDEX_TAG,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_INDEX_NOT_REQUIRED =>
		PS_INDEX_NOT_REQUIRED
	);

Page_14_70_01_1: ENTITY ALD_14_70_01_1_A_RING_1_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SET_A_RING_1_TRIG =>
		MS_SET_A_RING_1_TRIG,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_A_RING_1_TIME =>
		MS_A_RING_1_TIME,
	PS_A_RING_1_TIME =>
		PS_A_RING_1_TIME,
	LAMP_15A1A04 =>
		XX_LAMP_15A1A04
	);

Page_14_70_02_1: ENTITY ALD_14_70_02_1_A_RING_2_TIME_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_Y5_POS =>
		PS_CONS_MX_Y5_POS,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_A_RING_1_TIME =>
		PS_A_RING_1_TIME,
	PS_A_RING_ADV_A =>
		PS_A_RING_ADV_A,
	MS_A_RING_1_TIME =>
		MS_A_RING_1_TIME,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	MS_A_RING_2_TIME =>
		MS_A_RING_2_TIME,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_2_TIME =>
		MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_2_TIME,
	LAMP_15A1B04 =>
		XX_LAMP_15A1B04
	);

Page_14_70_03_1: ENTITY ALD_14_70_03_1_A_RING_3_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_CONS_MX_Y4_POS =>
		PS_CONS_MX_Y4_POS,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	PS_A_RING_ADV_A =>
		PS_A_RING_ADV_A,
	MS_A_RING_2_TIME =>
		MS_A_RING_2_TIME,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	MS_A_RING_3_TIME =>
		MS_A_RING_3_TIME,
	PS_A_RING_3_TIME =>
		PS_A_RING_3_TIME,
	LAMP_15A1C04 =>
		XX_LAMP_15A1C04
	);

Page_14_70_04_1: ENTITY ALD_14_70_04_1_A_RING_4_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_Y3_POS =>
		PS_CONS_MX_Y3_POS,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_A_RING_3_TIME =>
		PS_A_RING_3_TIME,
	PS_A_RING_ADV_A =>
		PS_A_RING_ADV_A,
	MS_A_RING_3_TIME =>
		MS_A_RING_3_TIME,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	MS_A_RING_4_TIME =>
		MS_A_RING_4_TIME,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME =>
		MS_H_OR_Q_OP_DOT_A_CY_DOT_A_RING_4_TIME,
	LAMP_15A1D04 =>
		XX_LAMP_15A1D04
	);

Page_14_70_05_1: ENTITY ALD_14_70_05_1_A_RING_5_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_CONS_MX_Y2_POS =>
		PS_CONS_MX_Y2_POS,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_A_RING_ADV_A =>
		PS_A_RING_ADV_A,
	MS_A_RING_4_TIME =>
		MS_A_RING_4_TIME,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	MS_A_RING_5_TIME =>
		MS_A_RING_5_TIME,
	PS_A_RING_5_TIME =>
		PS_A_RING_5_TIME,
	LAMP_15A1E04 =>
		XX_LAMP_15A1E04
	);

Page_14_70_06_1: ENTITY ALD_14_70_06_1_A_RING_6_TIME
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STORE_AR_SET_C_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_B,
	PS_CONS_MX_Y1_POS =>
		PS_CONS_MX_Y1_POS,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_A_RING_5_TIME =>
		PS_A_RING_5_TIME,
	PS_A_RING_ADV_A =>
		PS_A_RING_ADV_A,
	MS_A_RING_5_TIME =>
		MS_A_RING_5_TIME,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_ADDR_SCNR_6_POS =>
		PS_ADDR_SCNR_6_POS,
	MS_A_RING_6_TIME =>
		MS_A_RING_6_TIME,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	LAMP_15A1F04 =>
		XX_LAMP_15A1F04
	);

Page_14_70_07_1: ENTITY ALD_14_70_07_1_A_RING_MIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_A_RING_2_TIME =>
		MS_A_RING_2_TIME,
	MS_A_RING_5_TIME =>
		MS_A_RING_5_TIME,
	MS_A_RING_3_TIME =>
		MS_A_RING_3_TIME,
	MS_A_RING_4_TIME =>
		MS_A_RING_4_TIME,
	MS_A_RING_6_TIME =>
		MS_A_RING_6_TIME,
	PS_A_RING_2_OR_3_TIME =>
		PS_A_RING_2_OR_3_TIME,
	PS_A_RING_2_OR_3_OR_4_OR_5_TIME =>
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME,
	PS_A_RING_OFF_TIME =>
		PS_A_RING_OFF_TIME
	);

Page_14_70_10_1: ENTITY ALD_14_70_10_1_INDEX_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	MS_STORE_AR_SET_A_CYCLE_CTRL_A =>
		MS_STORE_AR_SET_A_CYCLE_CTRL_A,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_ADDR_DOUBLE_OP_CODES =>
		PS_ADDR_DOUBLE_OP_CODES,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	MS_SET_X_CYCLE_CTRL_A =>
		MS_SET_X_CYCLE_CTRL_A,
	MS_SET_A_RING_1_TRIG =>
		MS_SET_A_RING_1_TRIG,
	PS_INDEX_A_AR =>
		PS_INDEX_A_AR,
	PS_INDEX_B_AR =>
		PS_INDEX_B_AR
	);

Page_14_70_11_1: ENTITY ALD_14_70_11_1_INDEX_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_A_RING_ADV_A =>
		PS_A_RING_ADV_A,
	PS_A_RING_ADV_B =>
		PS_A_RING_ADV_B
	);

Page_14_70_12_1: ENTITY ALD_14_70_12_1_INDEX_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_I_RING_3_OR_8_TIME =>
		PS_I_RING_3_OR_8_TIME,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_I_RING_4_OR_9_TIME =>
		PS_I_RING_4_OR_9_TIME,
	PS_NO_INDEX_ON_1ST_ADDR_OPS =>
		PS_NO_INDEX_ON_1ST_ADDR_OPS,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_I_RING_1_TIME =>
		MS_I_RING_1_TIME,
	MS_I_RING_6_TIME =>
		MS_I_RING_6_TIME,
	PS_SET_H_POS_INDEX_TAGS =>
		PS_SET_H_POS_INDEX_TAGS,
	PS_SET_T_POS_INDEX_TAGS =>
		PS_SET_T_POS_INDEX_TAGS,
	MS_RESET_INDEX_TAG_LATCHES =>
		MS_RESET_INDEX_TAG_LATCHES
	);

Page_14_70_13_1: ENTITY ALD_14_70_13_1_INDEX_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_CYCLE_CTRL =>
		PS_X_CYCLE_CTRL,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_RO_INDEX_AR =>
		PS_RO_INDEX_AR,
	MS_RO_INDEX_AR =>
		MS_RO_INDEX_AR,
	MS_SET_H_POS_INDEX_LAT_A =>
		MS_SET_H_POS_INDEX_LAT_A,
	MS_SET_H_POS_INDEX_LAT_B =>
		MS_SET_H_POS_INDEX_LAT_B
	);

Page_14_70_14_1: ENTITY ALD_14_70_14_1_SPEICAL_ADDR_RO_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_BRANCH_TO_00001_ADDR_LAT =>
		PS_BRANCH_TO_00001_ADDR_LAT,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	PS_LOGIC_GATE_SPECIAL_A_1 =>
		PS_LOGIC_GATE_SPECIAL_A_1,
	PS_1ST_I_O_CYCLE_CONTROL =>
		PS_1ST_I_O_CYCLE_CONTROL,
	PS_1401_READ_TRIGGER =>
		PS_1401_READ_TRIGGER,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_1401_PUNCH_TRIGGER =>
		PS_1401_PUNCH_TRIGGER,
	PS_INTERRUPT_BRANCH =>
		PS_INTERRUPT_BRANCH,
	PS_1401_PRINT_TRIGGER =>
		PS_1401_PRINT_TRIGGER,
	MS_RO_00001_INDEX_ADDR =>
		MS_RO_00001_INDEX_ADDR,
	MS_RO_00101_INDEX_ADDR =>
		MS_RO_00101_INDEX_ADDR,
	MS_RO_00201_INDEX_ADDR =>
		MS_RO_00201_INDEX_ADDR,
	MS_RO_FIXED_ADDR =>
		MS_RO_FIXED_ADDR
	);

Page_14_71_01_1: ENTITY ALD_14_71_01_1_ADDR_REGISTERS_SET_UNITS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_LOGIC_GATE_S =>
		MS_LOGIC_GATE_S,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	PS_KEYBOARD_UNLOCK =>
		PS_KEYBOARD_UNLOCK,
	PS_CONS_MX_Y5_POS =>
		PS_CONS_MX_Y5_POS,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	PS_2ND_CLOCK_PULSE_4 =>
		PS_2ND_CLOCK_PULSE_4,
	PS_SET_AR_U_POS =>
		PS_SET_AR_U_POS,
	PS_CONSOLE_STROBE_GTD =>
		PS_CONSOLE_STROBE_GTD
	);

Page_14_71_02_1: ENTITY ALD_14_71_02_1_ADDR_REGISTERS_SET_TENS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_4 =>
		PS_2ND_CLOCK_PULSE_4,
	PS_I_RING_4_OR_9_TIME =>
		PS_I_RING_4_OR_9_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_3_TIME =>
		PS_A_RING_3_TIME,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	MS_LOGIC_GATE_C_1 =>
		MS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_T =>
		MS_LOGIC_GATE_T,
	PS_CONS_MX_Y4_POS =>
		PS_CONS_MX_Y4_POS,
	PS_CONSOLE_STROBE_GTD =>
		PS_CONSOLE_STROBE_GTD,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	PS_SET_AR_T_POS =>
		PS_SET_AR_T_POS
	);

Page_14_71_03_1: ENTITY ALD_14_71_03_1_ADDR_REGISTERS_SET_HUNDREDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_4 =>
		PS_2ND_CLOCK_PULSE_4,
	PS_I_RING_3_OR_8_TIME =>
		PS_I_RING_3_OR_8_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LOGIC_GATE_U =>
		MS_LOGIC_GATE_U,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	PS_CONS_MX_Y3_POS =>
		PS_CONS_MX_Y3_POS,
	PS_CONSOLE_STROBE_GTD =>
		PS_CONSOLE_STROBE_GTD,
	PS_SET_AR_H_POS =>
		PS_SET_AR_H_POS
	);

Page_14_71_04_1: ENTITY ALD_14_71_04_1_ADDR_REGISTERS_SET_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_4 =>
		PS_2ND_CLOCK_PULSE_4,
	PS_I_RING_2_OR_7_TIME =>
		PS_I_RING_2_OR_7_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_A_RING_5_TIME =>
		PS_A_RING_5_TIME,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	PS_CONS_MX_Y2_POS =>
		PS_CONS_MX_Y2_POS,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_LOGIC_GATE_J =>
		PS_LOGIC_GATE_J,
	PS_CONSOLE_STROBE_GTD =>
		PS_CONSOLE_STROBE_GTD,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	MS_LOGIC_GATE_V =>
		MS_LOGIC_GATE_V,
	PS_SET_AR_TH_POS =>
		PS_SET_AR_TH_POS
	);

Page_14_71_05_1: ENTITY ALD_14_71_05_1_ADDR_REGS_SET_TEN_THOUSANDS_POS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_4 =>
		PS_2ND_CLOCK_PULSE_4,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	PS_CONS_MX_Y1_POS =>
		PS_CONS_MX_Y1_POS,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_I_RING_5_OR_10_TIME =>
		PS_I_RING_5_OR_10_TIME,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	MS_LOGIC_GATE_F_1 =>
		MS_LOGIC_GATE_F_1,
	MS_LOGIC_GATE_W =>
		MS_LOGIC_GATE_W,
	PS_CONSOLE_STROBE_GTD =>
		PS_CONSOLE_STROBE_GTD,
	PS_SET_AR_TTH_POS =>
		PS_SET_AR_TTH_POS
	);

Page_14_71_10_1: ENTITY ALD_14_71_10_1_A_ADDRESS_REG_SET_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	PS_LOGIC_GATE_B_OR_C =>
		XX_PS_LOGIC_GATE_B_OR_C,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_LOGIC_GATE_D_OR_E_OR_F =>
		XX_PS_LOGIC_GATE_D_OR_E_OR_F,
	PS_1311_SET_AAR =>
		PS_1311_SET_AAR,
	PS_INDEX_A_AR =>
		PS_INDEX_A_AR,
	PS_INDEX_GATE =>
		PS_INDEX_GATE,
	PS_RD_1ST_ADDR_TO_A_AND_C_AR =>
		PS_RD_1ST_ADDR_TO_A_AND_C_AR,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_INSN_RO_GATE =>
		PS_INSN_RO_GATE,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	MV_CONS_MODE_SW_ADDR_SET_MODE =>
		MV_CONS_MODE_SW_ADDR_SET_MODE,
	SWITCH_ROT_ADDR_ENTRY_DK3 =>
		SWITCH_ROT_ADDR_ENTRY_DK3,
	PS_SET_A_AR =>
		PS_SET_A_AR,
	MS_INDEX_A_AR_DOT_INDEX_GATE =>
		MS_INDEX_A_AR_DOT_INDEX_GATE,
	MS_SET_A_AND_C_AR =>
		MS_SET_A_AND_C_AR,
	MV_CONS_ADDRESS_ENTRY_B_AR =>
		MV_CONS_ADDRESS_ENTRY_B_AR,
	MV_CONS_ADDRESS_ENTRY_D_AR =>
		MV_CONS_ADDRESS_ENTRY_D_AR,
	MV_CONS_ADDRESS_ENTRY_C_AR =>
		MV_CONS_ADDRESS_ENTRY_C_AR,
	MV_CONS_ADDRESS_ENTRY_NORMAL_1 =>
		MV_CONS_ADDRESS_ENTRY_NORMAL_1,
	MV_CONS_ADDRESS_ENTRY_NORMAL_2 =>
		MV_CONS_ADDRESS_ENTRY_NORMAL_2,
	MV_CONS_ADDRESS_ENTRY_F_AR =>
		MV_CONS_ADDRESS_ENTRY_F_AR,
	MV_CONS_ADDRESS_ENTRY_E_AR =>
		MV_CONS_ADDRESS_ENTRY_E_AR
	);

Page_14_71_11_1: ENTITY ALD_14_71_11_1_B_ADDRESS_REG_SET_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONS_ADDRESS_ENTRY_B_AR =>
		MV_CONS_ADDRESS_ENTRY_B_AR,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	PS_B_OR_E_OR_F_CYCLE_CTRL =>
		PS_B_OR_E_OR_F_CYCLE_CTRL,
	PS_LOGIC_GATE_B_OR_C =>
		XX_PS_LOGIC_GATE_B_OR_C,
	PS_B_OR_E_OR_F_CYCLE =>
		PS_B_OR_E_OR_F_CYCLE,
	PS_LOGIC_GATE_D_OR_E_OR_F =>
		XX_PS_LOGIC_GATE_D_OR_E_OR_F,
	PS_INDEX_B_AR =>
		PS_INDEX_B_AR,
	PS_INDEX_GATE =>
		PS_INDEX_GATE,
	PS_ADDR_DOUBLE_OP_CODES =>
		PS_ADDR_DOUBLE_OP_CODES,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_INSN_RO_GATE =>
		PS_INSN_RO_GATE,
	PS_2ND_ADDRESS =>
		PS_2ND_ADDRESS,
	PS_RD_2ND_ADDR_TO_B_AND_D_AR =>
		PS_RD_2ND_ADDR_TO_B_AND_D_AR,
	PS_SET_B_AR =>
		PS_SET_B_AR,
	MS_1ST_ADDR_SET_B_AND_D_AR =>
		MS_1ST_ADDR_SET_B_AND_D_AR,
	MS_2ND_ADDR_SET_B_AND_D_AR =>
		MS_2ND_ADDR_SET_B_AND_D_AR
	);

Page_14_71_12_1: ENTITY ALD_14_71_12_1_C_ADDRESS_REGISTER_SET_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONS_ADDRESS_ENTRY_C_AR =>
		MV_CONS_ADDRESS_ENTRY_C_AR,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	PS_LOGIC_GATE_B_OR_C =>
		XX_PS_LOGIC_GATE_B_OR_C,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	PS_LOGIC_GATE_D_OR_E_OR_F =>
		XX_PS_LOGIC_GATE_D_OR_E_OR_F,
	MS_SET_A_AND_C_AR =>
		MS_SET_A_AND_C_AR,
	PS_ADDRESS_SET_ROUTINE =>
		PS_ADDRESS_SET_ROUTINE,
	PS_DISPLAY_ROUTINE_1 =>
		PS_DISPLAY_ROUTINE_1,
	PS_1ST_ADDRESS =>
		PS_1ST_ADDRESS,
	PS_INSN_RO_GATE =>
		PS_INSN_RO_GATE,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_SET_C_AR =>
		PS_SET_C_AR,
	PS_SET_C_AR_A =>
		PS_SET_C_AR_A
	);

Page_14_71_13_1: ENTITY ALD_14_71_13_1_D_ADDRESS_REG_SET_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONS_ADDRESS_ENTRY_D_AR =>
		MV_CONS_ADDRESS_ENTRY_D_AR,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	PS_1311_SET_DAR_STAR_1401 =>
		PS_1311_SET_DAR_STAR_1401,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	PS_LOGIC_GATE_B_OR_C =>
		XX_PS_LOGIC_GATE_B_OR_C,
	MS_2ND_ADDR_SET_B_AND_D_AR =>
		MS_2ND_ADDR_SET_B_AND_D_AR,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_LOGIC_GATE_D_OR_E_OR_F =>
		XX_PS_LOGIC_GATE_D_OR_E_OR_F,
	MS_INDEX_A_AR_DOT_INDEX_GATE =>
		MS_INDEX_A_AR_DOT_INDEX_GATE,
	PS_SET_C_AR_A =>
		PS_SET_C_AR_A,
	MS_1ST_ADDR_SET_B_AND_D_AR =>
		MS_1ST_ADDR_SET_B_AND_D_AR,
	PS_SET_D_AR =>
		PS_SET_D_AR
	);

Page_14_71_14_1: ENTITY ALD_14_71_14_1_I_ADDRESS_REGISTER_SET_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	PS_LOGIC_GATE_B_OR_C =>
		XX_PS_LOGIC_GATE_B_OR_C,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_LOGIC_GATE_D_OR_E_OR_F =>
		XX_PS_LOGIC_GATE_D_OR_E_OR_F,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	MS_1401_LAST_I_CYCLE =>
		MS_1401_LAST_I_CYCLE,
	MV_CONS_ADDRESS_ENTRY_NORMAL_1 =>
		MV_CONS_ADDRESS_ENTRY_NORMAL_1,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	MV_STORAGE_SCAN_MODE_2 =>
		MV_STORAGE_SCAN_MODE_2,
	PS_SET_I_AR =>
		PS_SET_I_AR
	);

Page_14_71_15_1: ENTITY ALD_14_71_15_1_E_ADDRESS_REGISTER_SET_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONS_ADDRESS_ENTRY_E_AR =>
		MV_CONS_ADDRESS_ENTRY_E_AR,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	PS_LOGIC_GATE_S_OR_T =>
		PS_LOGIC_GATE_S_OR_T,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_LOGIC_GATE_U_OR_V_OR_W =>
		PS_LOGIC_GATE_U_OR_V_OR_W,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_INDEX_GATE =>
		PS_INDEX_GATE,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_2ND_ADDRESS =>
		PS_2ND_ADDRESS,
	PS_INSN_RO_GATE =>
		PS_INSN_RO_GATE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_I_O_COML_AT_LATCH =>
		XX_PS_I_O_COML_AT_LATCH,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	PS_SET_E_AR =>
		PS_SET_E_AR
	);

Page_14_71_16_1: ENTITY ALD_14_71_16_1_F_ADDRESS_REG_SET_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONS_ADDRESS_ENTRY_F_AR =>
		MV_CONS_ADDRESS_ENTRY_F_AR,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	PS_LOGIC_GATE_S_OR_T =>
		PS_LOGIC_GATE_S_OR_T,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_LOGIC_GATE_U_OR_V_OR_W =>
		PS_LOGIC_GATE_U_OR_V_OR_W,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_INDEX_GATE =>
		PS_INDEX_GATE,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_2ND_ADDRESS =>
		PS_2ND_ADDRESS,
	PS_INSN_RO_GATE =>
		PS_INSN_RO_GATE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_I_O_ASTERISK_LATCH =>
		XX_PS_I_O_ASTERISK_LATCH,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	PS_SET_F_AR =>
		PS_SET_F_AR
	);

Page_14_71_20_1: ENTITY ALD_14_71_20_1_A_AR_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	PS_LOGIC_GATE_EARLY_B =>
		XX_PS_LOGIC_GATE_EARLY_B,
	PS_1311_RESET_AAR =>
		PS_1311_RESET_AAR,
	PS_INDEX_A_AR =>
		PS_INDEX_A_AR,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_PERCENT_TYPE_OP_CODES =>
		PS_PERCENT_TYPE_OP_CODES,
	MS_STORE_ADDR_REGS_OP_CODE =>
		MS_STORE_ADDR_REGS_OP_CODE,
	PS_SET_A_AR =>
		PS_SET_A_AR,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	MS_RESET_A_AR =>
		MS_RESET_A_AR,
	MS_INDEX_A_AR_DOT_A_RING_2_TIME =>
		MS_INDEX_A_AR_DOT_A_RING_2_TIME,
	MS_RESET_C_AR_1 =>
		MS_RESET_C_AR_1
	);

Page_14_71_21_1: ENTITY ALD_14_71_21_1_B_AR_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	PS_SET_B_AR =>
		PS_SET_B_AR,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	MS_NOT_ADDR_DBL_OP_CODES =>
		MS_NOT_ADDR_DBL_OP_CODES,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET,
	PS_B_OR_E_OR_F_CYCLE_CTRL =>
		PS_B_OR_E_OR_F_CYCLE_CTRL,
	PS_LOGIC_GATE_EARLY_B =>
		XX_PS_LOGIC_GATE_EARLY_B,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	MS_1_ADDR_PLUS_MOD_OP_CODES =>
		MS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_I_RING_6_OR_1401_AND_8_TIME =>
		PS_I_RING_6_OR_1401_AND_8_TIME,
	MS_RESET_B_AR =>
		MS_RESET_B_AR,
	PS_2ND_ADDR_INDEX_RES_CTRL =>
		PS_2ND_ADDR_INDEX_RES_CTRL,
	MS_RESET_D_AR_1 =>
		MS_RESET_D_AR_1,
	MS_RESET_D_AR_3_1401 =>
		MS_RESET_D_AR_3_1401,
	MS_RESET_D_AR_2 =>
		MS_RESET_D_AR_2
	);

Page_14_71_22_1: ENTITY ALD_14_71_22_1_C_AR_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	PS_LOGIC_GATE_EARLY_B =>
		XX_PS_LOGIC_GATE_EARLY_B,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET,
	PS_SET_C_AR =>
		PS_SET_C_AR,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	MS_RESET_C_AR_1 =>
		MS_RESET_C_AR_1,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	MS_RESET_C_AR =>
		MS_RESET_C_AR,
	MS_RESET_D_AR_3 =>
		MS_RESET_D_AR_3
	);

Page_14_71_23_1: ENTITY ALD_14_71_23_1_D_AR_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET,
	MS_RESET_D_AR_1 =>
		MS_RESET_D_AR_1,
	MS_1311_RESET_DAR_STAR_1401 =>
		MS_1311_RESET_DAR_STAR_1401,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	PS_LOGIC_GATE_EARLY_B =>
		XX_PS_LOGIC_GATE_EARLY_B,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_RESET_D_AR_2 =>
		MS_RESET_D_AR_2,
	MS_RESET_D_AR_3 =>
		MS_RESET_D_AR_3,
	PS_SET_D_AR =>
		PS_SET_D_AR,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	MS_INDEX_A_AR_DOT_A_RING_2_TIME =>
		MS_INDEX_A_AR_DOT_A_RING_2_TIME,
	MS_RESET_D_AR_3_1401 =>
		MS_RESET_D_AR_3_1401,
	MS_RESET_D_AR =>
		MS_RESET_D_AR
	);

Page_14_71_24_1: ENTITY ALD_14_71_24_1_I_AR_RESET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_I_AR =>
		PS_SET_I_AR,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	PS_LOGIC_GATE_EARLY_B =>
		XX_PS_LOGIC_GATE_EARLY_B,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_1401_LAST_I_CYCLE =>
		PS_1401_LAST_I_CYCLE,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_RESET_I_AR =>
		MS_RESET_I_AR,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR
	);

Page_14_71_25_1: ENTITY ALD_14_71_25_1_E_AR_RESET_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	PS_LOGIC_GATE_EARLY_S =>
		PS_LOGIC_GATE_EARLY_S,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET,
	PS_SET_E_AR =>
		PS_SET_E_AR,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	PS_I_O_COML_AT_LATCH =>
		XX_PS_I_O_COML_AT_LATCH,
	PS_2ND_ADDR_INDEX_RES_CTRL =>
		PS_2ND_ADDR_INDEX_RES_CTRL,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	MS_I_O_PERCENT_LATCH =>
		MS_I_O_PERCENT_LATCH,
	MS_I_O_LOZENGE_LATCH =>
		MS_I_O_LOZENGE_LATCH,
	MS_I_O_ASTERISK_LATCH =>
		MS_I_O_ASTERISK_LATCH,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_RESET_E_AR =>
		MS_RESET_E_AR
	);

Page_14_71_26_1: ENTITY ALD_14_71_26_1_F_AR_RESET_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	PS_LOGIC_GATE_EARLY_S =>
		PS_LOGIC_GATE_EARLY_S,
	MS_SYSTEM_RESET =>
		MS_SYSTEM_RESET,
	PS_I_O_ASTERISK_LATCH =>
		XX_PS_I_O_ASTERISK_LATCH,
	PS_2ND_ADDR_INDEX_RES_CTRL =>
		PS_2ND_ADDR_INDEX_RES_CTRL,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	MS_I_O_PERCENT_LATCH =>
		MS_I_O_PERCENT_LATCH,
	MS_I_O_COML_AT_LATCH =>
		MS_I_O_COML_AT_LATCH,
	MS_I_O_LOZENGE_LATCH =>
		MS_I_O_LOZENGE_LATCH,
	PS_SET_F_AR =>
		PS_SET_F_AR,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_RESET_F_AR =>
		MS_RESET_F_AR
	);

Page_14_71_30_1: ENTITY ALD_14_71_30_1_A_AR_READOUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_A_SYMBOL_OP_MODIFIER =>
		XX_PS_A_SYMBOL_OP_MODIFIER,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
   PS_B_CYCLE_CTRL => 
      PS_B_CYCLE_CTRL,
   PS_1401_STORE_A_AR_OP_CODE => 
      PS_1401_STORE_A_AR_OP_CODE,
	MS_CONSOLE_RO_AAR =>
		MS_CONSOLE_RO_AAR,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	PS_BRANCH_TO_A_AR_LATCH =>
		PS_BRANCH_TO_A_AR_LATCH,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	PS_I_RING_CTRL =>
		PS_I_RING_CTRL,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	MS_SCAN_RESTART_LATCH_STAR_1311 =>
		MS_SCAN_RESTART_LATCH_STAR_1311,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	PS_READ_OUT_AAR_ON_A_CY_OPS =>
		PS_READ_OUT_AAR_ON_A_CY_OPS,
	MS_A_AR_RO_CTRL_STAR_ARITH =>
		MS_A_AR_RO_CTRL_STAR_ARITH,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_BODY_CTRL_LATCH =>
		PS_BODY_CTRL_LATCH,
	MS_1401_Q_OP_TRANS =>
		MS_1401_Q_OP_TRANS,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_1401_BRANCH_LATCH =>
		PS_1401_BRANCH_LATCH,
	MS_BRANCH_TO_00001 =>
		MS_BRANCH_TO_00001,
	M36_VOLTS =>
		M36_VOLTS,
	MV_CE_ADDRESS_RO_ENABLE =>
		MV_CE_ADDRESS_RO_ENABLE,
	SWITCH_ROT_ADDR_SEL_DK1 =>
		SWITCH_ROT_ADDR_SEL_DK1,
	SWITCH_MOM_ADDR_DISP =>
		SWITCH_MOM_ADDR_DISP,
	PS_STORE_ADDR_REG_OPS_RO_GATE =>
		PS_STORE_ADDR_REG_OPS_RO_GATE,
	PS_RO_A_AR =>
		PS_RO_A_AR,
	MV_CE_RO_B_AR =>
		MV_CE_RO_B_AR,
	MV_CE_RO_C_AR =>
		MV_CE_RO_C_AR,
	MV_CE_RO_D_AR =>
		MV_CE_RO_D_AR,
	MS_CE_ADDR_REG_READ_OUT =>
		MS_CE_ADDR_REG_READ_OUT,
	MV_CE_RO_E_AR =>
		MV_CE_RO_E_AR,
	MV_CE_RO_F_AR =>
		MV_CE_RO_F_AR,
	MV_CE_RO_I_AR =>
		MV_CE_RO_I_AR
	);

Page_14_71_31_1: ENTITY ALD_14_71_31_1_B_AR_READOUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CE_RO_B_AR =>
		MV_CE_RO_B_AR,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	MS_CONSOLE_RO_BAR =>
		MS_CONSOLE_RO_BAR,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE,
	PS_A_OR_C_CYCLE =>
		PS_A_OR_C_CYCLE,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	PS_E_CH_UNOVLP_IN_PROCESS =>
		XX_PS_E_CH_UNOVLP_IN_PROCESS,
	PS_BLOCK_BAR_RO_E_CH_STAR_1311 =>
		PS_BLOCK_BAR_RO_E_CH_STAR_1311,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	PS_F_CH_UNOVLP_IN_PROCESS =>
		XX_PS_F_CH_UNOVLP_IN_PROCESS,
	PS_BLOCK_BAR_RO_F_CH_STAR_1311 =>
		PS_BLOCK_BAR_RO_F_CH_STAR_1311,
	MS_1ST_I_O_CYCLE_CONTROL =>
		MS_1ST_I_O_CYCLE_CONTROL,
	MS_B_AR_RO_CTRL_STAR_ARITH =>
		MS_B_AR_RO_CTRL_STAR_ARITH,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	PS_PROCESS_ROUTINE =>
		PS_PROCESS_ROUTINE,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	PS_STORE_ADDR_REG_OPS_RO_GATE =>
		PS_STORE_ADDR_REG_OPS_RO_GATE,
	PS_B_SYMBOL_OP_MODIFIER =>
		XX_PS_B_SYMBOL_OP_MODIFIER,
	PS_B_CYCLE_CTRL =>
		PS_B_CYCLE_CTRL,
	PS_1ST_OR_2ND_OR_3RD_SCAN_CTRL =>
		PS_1ST_OR_2ND_OR_3RD_SCAN_CTRL,
	PS_RO_B_AR_ON_SCAN_B_CY_OPS =>
		PS_RO_B_AR_ON_SCAN_B_CY_OPS,
	PS_RO_B_AR =>
		PS_RO_B_AR
	);

Page_14_71_32_1: ENTITY ALD_14_71_32_1_C_AR_READOUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_INDEX_A_AR =>
		PS_INDEX_A_AR,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	MV_CE_RO_C_AR =>
		MV_CE_RO_C_AR,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	PS_UNITS_CTRL_LATCH =>
		PS_UNITS_CTRL_LATCH,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_C_AR_RO_CTRL_STAR_ARITH =>
		PS_C_AR_RO_CTRL_STAR_ARITH,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_1ST_SCAN_CTRL =>
		PS_1ST_SCAN_CTRL,
	MS_I_RING_3_TIME =>
		MS_I_RING_3_TIME,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_CONS_MX_30_POS =>
		PS_CONS_MX_30_POS,
	PS_DISPLAY_ROUTINE_1 =>
		PS_DISPLAY_ROUTINE_1,
	PS_CONSOLE_STROBE =>
		PS_CONSOLE_STROBE,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_CONS_MX_32_POS =>
		PS_CONS_MX_32_POS,
	PS_RO_C_AR =>
		PS_RO_C_AR,
	MS_TABLE_SEARCH_A_CYCLE_U_CTRL =>
		MS_TABLE_SEARCH_A_CYCLE_U_CTRL
	);

Page_14_71_33_1: ENTITY ALD_14_71_33_1_D_AR_READOUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_INDEX_REQUIRED =>
		PS_INDEX_REQUIRED,
	PS_I_RING_10_TIME =>
		XX_PS_I_RING_10_TIME,
	PS_B_TO_LAST_LOGIC_GATE =>
		PS_B_TO_LAST_LOGIC_GATE,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	PS_D_AR_RO_CTRL_STAR_ARITH =>
		PS_D_AR_RO_CTRL_STAR_ARITH,
	MV_CE_RO_D_AR =>
		MV_CE_RO_D_AR,
	PS_1311_RO_DAR_STAR_1401 =>
		PS_1311_RO_DAR_STAR_1401,
	PS_DISPLAY_ROUTINE_1 =>
		PS_DISPLAY_ROUTINE_1,
	PS_CONS_MX_32_POS =>
		PS_CONS_MX_32_POS,
	PS_CONSOLE_STROBE =>
		PS_CONSOLE_STROBE,
	PS_DISPLAY_OR_ALTER =>
		PS_DISPLAY_OR_ALTER,
	PS_CONS_MX_33_POS =>
		PS_CONS_MX_33_POS,
	PS_NO_SCAN_CTRL =>
		PS_NO_SCAN_CTRL,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_RO_D_AR =>
		PS_RO_D_AR
	);

Page_14_71_34_1: ENTITY ALD_14_71_34_1_I_AR_READOUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_INTERRUPT_BRANCH =>
		PS_INTERRUPT_BRANCH,
	MV_CE_RO_I_AR =>
		MV_CE_RO_I_AR,
	MS_CONSOLE_RO_IAR =>
		MS_CONSOLE_RO_IAR,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	PS_NO_BRANCH_LATCH =>
		PS_NO_BRANCH_LATCH,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_LOGIC_GATE_SPECIAL_A =>
		PS_LOGIC_GATE_SPECIAL_A,
	MS_I_RING_CTRL =>
		MS_I_RING_CTRL,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_NO_SCAN_CTRL =>
		PS_NO_SCAN_CTRL,
	PS_B_CYCLE_CTRL =>
		PS_B_CYCLE_CTRL,
	PS_I_RING_CTRL =>
		PS_I_RING_CTRL,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MS_1401_BRANCH_LATCH =>
		MS_1401_BRANCH_LATCH,
	MS_BRANCH_TO_00001 =>
		MS_BRANCH_TO_00001,
	MS_INTR_BRANCH_DOT_B_CYCLE_CTRL =>
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL,
	PS_RO_I_AR =>
		PS_RO_I_AR
	);

Page_14_71_35_1: ENTITY ALD_14_71_35_1_E_AR_READOUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CE_RO_E_AR =>
		MV_CE_RO_E_AR,
	PS_E_CYCLE_CTRL =>
		XX_PS_E_CYCLE_CTRL,
	PS_E_CH_OVLP_IN_PROCESS =>
		PS_E_CH_OVLP_IN_PROCESS,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_STORE_ADDR_REG_OPS_RO_GATE =>
		PS_STORE_ADDR_REG_OPS_RO_GATE,
	PS_E_SYMBOL_OP_MODIFIER =>
		XX_PS_E_SYMBOL_OP_MODIFIER,
	PS_RO_E_AR =>
		PS_RO_E_AR
	);

Page_14_71_36_1: ENTITY ALD_14_71_36_1_F_AR_READOUT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CE_RO_F_AR =>
		MV_CE_RO_F_AR,
	PS_F_CYCLE_CTRL =>
		XX_PS_F_CYCLE_CTRL,
	PS_F_CH_OVLP_IN_PROCESS =>
		PS_F_CH_OVLP_IN_PROCESS,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	PS_STORE_ADDR_REG_OPS_RO_GATE =>
		PS_STORE_ADDR_REG_OPS_RO_GATE,
	PS_F_SYMBOL_OP_MODIFIER =>
		XX_PS_F_SYMBOL_OP_MODIFIER,
	PS_RO_F_AR =>
		PS_RO_F_AR
	);

Page_14_71_40_1: ENTITY ALD_14_71_40_1_ADDRESS_MODIFIER_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_BORROW_LATCH_ON =>
		PS_BORROW_LATCH_ON,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_ZERO_LATCH_ON =>
		PS_ZERO_LATCH_ON,
	PS_2ND_CLOCK_PULSE_3 =>
		PS_2ND_CLOCK_PULSE_3,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_EVEN_HUNDREDS_ADDR =>
		PS_EVEN_HUNDREDS_ADDR,
	PS_NOT_EVEN_HUNDREDS_ADDR =>
		PS_NOT_EVEN_HUNDREDS_ADDR,
	PS_RESET_ADDR_MOD_CTRL_LATCH =>
		PS_RESET_ADDR_MOD_CTRL_LATCH
	);

Page_14_71_41_1: ENTITY ALD_14_71_41_1_ADDRESS_MODIFIER_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_CYCLE_CTRL =>
		PS_I_CYCLE_CTRL,
	MV_STORAGE_SCAN_MODE_1 =>
		MV_STORAGE_SCAN_MODE_1,
	MS_2ND_SCAN_CTRL =>
		MS_2ND_SCAN_CTRL,
	MS_E_CYCLE_CTRL =>
		MS_E_CYCLE_CTRL,
	MS_F_CYCLE_CTRL =>
		MS_F_CYCLE_CTRL,
	MS_NO_SCAN_CTRL =>
		MS_NO_SCAN_CTRL,
	PS_C_OR_D_CYCLE_CTRL =>
		PS_C_OR_D_CYCLE_CTRL,
	PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8 =>
		PS_I_RING_1_OR_5_OR_6_OR_10_OR_1401_DOT_3_OR_8,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_1ST_SCAN_CTRL =>
		PS_1ST_SCAN_CTRL,
	MS_1401_Q_OP_TRANS =>
		MS_1401_Q_OP_TRANS,
	MV_CONS_MODE_SW_CE_MODE =>
		MV_CONS_MODE_SW_CE_MODE,
	MS_INTR_BRANCH_DOT_B_CYCLE_CTRL =>
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL,
	MS_1ST_SCAN_CTRL =>
		MS_1ST_SCAN_CTRL,
	MS_3RD_SCAN_CTRL =>
		MS_3RD_SCAN_CTRL,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL,
	SWITCH_ROT_STOR_SCAN_DK5 =>
		SWITCH_ROT_STOR_SCAN_DK5,
	PS_ADDR_MOD_SET_TO_PLUS_ONE =>
		PS_ADDR_MOD_SET_TO_PLUS_ONE,
	PS_ADDR_MOD_SET_TO_ZERO =>
		PS_ADDR_MOD_SET_TO_ZERO,
	PS_ADDR_MOD_SET_TO_MINUS_ONE =>
		PS_ADDR_MOD_SET_TO_MINUS_ONE
	);

Page_14_71_51_1: ENTITY ALD_14_71_51_1_MEM_WR_CALL_AND_CLOCK_STT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_3_JRJ =>
		PS_2ND_CLOCK_PULSE_3_JRJ,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_STOP_AT_G_STAR_ARITH =>
		PS_STOP_AT_G_STAR_ARITH,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_STOP_AT_F =>
		PS_STOP_AT_F,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_STOP_AT_H =>
		PS_STOP_AT_H,
	PS_LOGIC_GATE_G =>
		PS_LOGIC_GATE_G,
	PS_STOP_AT_J =>
		PS_STOP_AT_J,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	PS_STOP_AT_K =>
		PS_STOP_AT_K,
	PS_OUTPUT_CYCLE =>
		PS_OUTPUT_CYCLE,
	PS_LOGIC_GATE_U =>
		PS_LOGIC_GATE_U,
	PS_INPUT_CYCLE =>
		PS_INPUT_CYCLE,
	MS_STOP_AT_G_DOT_LOGIC_GATE_E =>
		MS_STOP_AT_G_DOT_LOGIC_GATE_E,
	MY_START_MEM_CLOCK =>
		MY_START_MEM_CLOCK,
	MS_STOP_AT_F_DOT_LOGIC_GATE_D =>
		MS_STOP_AT_F_DOT_LOGIC_GATE_D,
	MS_STOP_AT_H_DOT_LOGIC_GATE_F =>
		MS_STOP_AT_H_DOT_LOGIC_GATE_F,
	MS_STOP_AT_J_DOT_LOGIC_GATE_G =>
		MS_STOP_AT_J_DOT_LOGIC_GATE_G,
	MY_WRITE_CALL =>
		MY_WRITE_CALL,
	MS_STOP_AT_K_DOT_LOGIC_GATE_H =>
		MS_STOP_AT_K_DOT_LOGIC_GATE_H
	);

Page_14_71_60_1: ENTITY ALD_14_71_60_1_ADDRESS_CHANNEL_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_ANY_LAST_GATE =>
		MS_ANY_LAST_GATE,
	PS_ZERO_TO_ADDR_CH =>
		PS_ZERO_TO_ADDR_CH,
	PS_LOGIC_GATE_W =>
		PS_LOGIC_GATE_W,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	MS_LOGIC_GATE_G =>
		MS_LOGIC_GATE_G,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_INSERT_ZERO_ON_ADDR_CH =>
		MS_INSERT_ZERO_ON_ADDR_CH
	);

Page_14_71_61_1: ENTITY ALD_14_71_61_1_ADDRESS_CHANNEL_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	PS_KEYBOARD_UNLOCK =>
		PS_KEYBOARD_UNLOCK,
	MS_ADDR_SET_KEYBOARD_LOCK =>
		MS_ADDR_SET_KEYBOARD_LOCK,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	MS_OP_MOD_CHAR_TIME_STAR_ARS =>
		MS_OP_MOD_CHAR_TIME_STAR_ARS,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_SET_NU_TO_ADDR_CH =>
		PS_SET_NU_TO_ADDR_CH
	);

Page_14_71_62_1: ENTITY ALD_14_71_62_1_ADDRESS_CHANNEL_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_J =>
		PS_LOGIC_GATE_J,
	MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME =>
		MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME,
	MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10 =>
		MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_OP_OR_OP_MOD_POSITION =>
		PS_OP_OR_OP_MOD_POSITION,
	PS_A_RING_4_TIME =>
		PS_A_RING_4_TIME,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_6_TIME =>
		PS_A_RING_6_TIME,
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_ZERO_TO_ADDR_CH =>
		PS_ZERO_TO_ADDR_CH
	);

Page_15_30_01_1: ENTITY ALD_15_30_01_1_B_CHANNEL_DRIVE_1_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_1_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_0_STAR,
	PS_B_DATA_REG_1_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_1_STAR,
	PS_B_DATA_REG_1_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_2_STAR,
	PS_B_DATA_REG_1_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_3_STAR,
	PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_1_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PB_B_CH_1_BIT =>
		PB_B_CH_1_BIT,
	LAMP_11C8K13 =>
		XX_LAMP_11C8K13
	);

Page_15_30_02_1: ENTITY ALD_15_30_02_1_B_CHANNEL_DRIVE_2_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_2_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_0_STAR,
	PS_B_DATA_REG_2_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_1_STAR,
	PS_B_DATA_REG_2_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_2_STAR,
	PS_B_DATA_REG_2_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_3_STAR,
	PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_2_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PB_B_CH_2_BIT =>
		PB_B_CH_2_BIT,
	LAMP_11C8J13 =>
		XX_LAMP_11C8J13
	);

Page_15_30_03_1: ENTITY ALD_15_30_03_1_B_CHANNEL_DRIVE_4_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_4_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_0_STAR,
	PS_B_DATA_REG_4_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_1_STAR,
	PS_B_DATA_REG_4_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_2_STAR,
	PS_B_DATA_REG_4_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_3_STAR,
	PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_4_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PB_B_CH_4_BIT =>
		PB_B_CH_4_BIT,
	LAMP_11C8H13 =>
		XX_LAMP_11C8H13
	);

Page_15_30_04_1: ENTITY ALD_15_30_04_1_B_CHANNEL_DRIVE_8_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_8_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_0_STAR,
	PS_B_DATA_REG_8_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_1_STAR,
	PS_B_DATA_REG_8_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_2_STAR,
	PS_B_DATA_REG_8_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_3_STAR,
	PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_8_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PB_B_CH_8_BIT =>
		PB_B_CH_8_BIT,
	LAMP_11C8G13 =>
		XX_LAMP_11C8G13
	);

Page_15_30_05_1: ENTITY ALD_15_30_05_1_B_CHANNEL_DRIVE_A_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_A_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_0_STAR,
	PS_B_DATA_REG_A_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_1_STAR,
	PS_B_DATA_REG_A_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_2_STAR,
	PS_B_DATA_REG_A_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_3_STAR,
	PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PB_B_CH_NOT_A_BIT =>
		PB_B_CH_NOT_A_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PB_B_CH_A_BIT =>
		PB_B_CH_A_BIT,
	LAMP_11C8F13 =>
		XX_LAMP_11C8F13
	);

Page_15_30_06_1: ENTITY ALD_15_30_06_1_B_CHANNEL_DRIVE_B_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_B_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_0_STAR,
	PS_B_DATA_REG_B_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_1_STAR,
	PS_B_DATA_REG_B_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_2_STAR,
	PS_B_DATA_REG_B_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_3_STAR,
	PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PB_B_CH_NOT_B_BIT =>
		PB_B_CH_NOT_B_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PB_B_CH_B_BIT =>
		PB_B_CH_B_BIT,
	LAMP_11C8E13 =>
		XX_LAMP_11C8E13
	);

Page_15_30_07_1: ENTITY ALD_15_30_07_1_B_CHANNEL_DRIVE_C_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_C_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_0_STAR,
	MB_ASSEMBLY_CH_NOT_ZONE_C_BIT =>
		MB_ASSEMBLY_CH_NOT_ZONE_C_BIT,
	PS_B_DATA_REG_C_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_1_STAR,
	PS_B_DATA_REG_C_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_2_STAR,
	PS_B_DATA_REG_C_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_3_STAR,
	PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_C_BIT =>
		PS_B_CH_NOT_C_BIT,
	PS_B_CH_C_BIT =>
		PS_B_CH_C_BIT,
	PB_B_CH_C_BIT =>
		PB_B_CH_C_BIT,
	LAMP_11C8D13 =>
		XX_LAMP_11C8D13
	);

Page_15_30_08_1: ENTITY ALD_15_30_08_1_B_CHANNEL_DRIVE_WM_BIT_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_WM_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_0_STAR,
	PS_B_DATA_REG_WM_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_1_STAR,
	PS_B_DATA_REG_WM_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_2_STAR,
	PS_B_DATA_REG_WM_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_3_STAR,
	PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_WM_BIT,
	MS_B_DATA_REG_WM_BIT =>
		MS_B_DATA_REG_WM_BIT,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	LAMP_11C8C13 =>
		XX_LAMP_11C8C13
	);

Page_15_30_09_1: ENTITY ALD_15_30_09_1_B_CH_DRIVE_WM_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_B_DATA_REG_WM_BIT =>
		MS_B_DATA_REG_WM_BIT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1
	);

Page_15_30_10_1: ENTITY ALD_15_30_10_1_B_CH_CHARACTER_ERROR_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CHAR_SEL_ERROR_CHK_1 =>
		PS_CHAR_SEL_ERROR_CHK_1,
	PS_CHAR_SEL_ERROR_CHK_2 =>
		PS_CHAR_SEL_ERROR_CHK_2,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_B_CHAR_SEL_ERROR =>
		MS_B_CHAR_SEL_ERROR,
	LAMP_15A1K20 =>
		LAMP_15A1K20
	);

Page_15_38_01_1: ENTITY ALD_15_38_01_1_A_DATA_REGISTER_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_STORE_AR_OP_CODES =>
		MS_1401_STORE_AR_OP_CODES,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_NO_SCAN_1 =>
		PS_NO_SCAN_1,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL =>
		MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_I_CYCLE_CTRL =>
		MS_I_CYCLE_CTRL,
	MS_A_CYCLE_CTRL =>
		MS_A_CYCLE_CTRL,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_2ND_CLOCK_PULSE_3 =>
		PS_2ND_CLOCK_PULSE_3,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG
	);

Page_15_38_02_1: ENTITY ALD_15_38_02_1_A_CHANNEL_DATA_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_I_CYCLE_DOT_NOT_CR_DISABLE,
	MS_C_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_C_CYCLE_DOT_NOT_CR_DISABLE,
	MS_D_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_D_CYCLE_DOT_NOT_CR_DISABLE,
	MS_X_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_X_CYCLE_DOT_NOT_CR_DISABLE,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_A_REG_TO_A_CH_ON_B_CY_OPS =>
		PS_A_REG_TO_A_CH_ON_B_CY_OPS,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_CONTROL_REG_DISABLE =>
		PS_CONTROL_REG_DISABLE,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		MS_GATE_CONSOLE_TO_ASSEMBLY,
	MS_1401_STORE_AR_OP_CODES =>
		MS_1401_STORE_AR_OP_CODES,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_OP_MOD_TO_A_CH_ON_B_CY_OPS =>
		PS_OP_MOD_TO_A_CH_ON_B_CY_OPS,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	LAMP_11C8C14 =>
		LAMP_11C8C14,
	LAMP_11C8D14 =>
		LAMP_11C8D14
	);

Page_15_38_03_1: ENTITY ALD_15_38_03_1_A_CHANNEL_DATA_CONTROL_E2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		MS_GATE_CONSOLE_TO_ASSEMBLY,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	LAMP_11C8E14 =>
		LAMP_11C8E14
	);

Page_15_38_04_1: ENTITY ALD_15_38_04_1_OP_MOD_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_1_ADDR_PLUS_MOD_OP_CODES =>
		PS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_2_ADDR_PLUS_MOD_OP_CODES =>
		PS_2_ADDR_PLUS_MOD_OP_CODES,
	MS_1401_DATA_MOVE_OP =>
		MS_1401_DATA_MOVE_OP,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_I_RING_8_TIME =>
		XX_PS_I_RING_8_TIME,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_B_CH_NOT_B_AND_NOT_A_BIT =>
		PS_B_CH_NOT_B_AND_NOT_A_BIT,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	PS_1401_DATA_MOVE_OP_CODES =>
		PS_1401_DATA_MOVE_OP_CODES,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_SET_OP_MOD_REG =>
		PS_SET_OP_MOD_REG,
	PS_OP_MOD_TIME =>
		PS_OP_MOD_TIME,
	MS_OP_MOD_CHAR_TIME_STAR_ARS =>
		MS_OP_MOD_CHAR_TIME_STAR_ARS,
	MS_1401_DOT_I_CYCLE =>
		MS_1401_DOT_I_CYCLE,
	MS_RESET_OP_MOD_REG =>
		MS_RESET_OP_MOD_REG,
	PS_1401_DATA_MOVE_SET_OP_MOD =>
		PS_1401_DATA_MOVE_SET_OP_MOD
	);

Page_15_38_05_1: ENTITY ALD_15_38_05_1_F2_REG_TO_A_CH_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	LAMP_11C8F14 =>
		LAMP_11C8F14
	);

Page_15_39_01_1: ENTITY ALD_15_39_01_1_A_DATA_REG_1_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_1_BIT,
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_1_BIT =>
		XX_PS_E2_REG_1_BIT,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_1_BIT =>
		XX_PS_F2_REG_1_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_1_BIT =>
		PS_A_DATA_REG_1_BIT,
	PS_A_CH_NOT_1_BIT =>
		XX_PS_A_CH_NOT_1_BIT,
	PB_A_CH_1_BIT =>
		PB_A_CH_1_BIT,
	PS_A_CH_1_BIT =>
		PS_A_CH_1_BIT,
	PB_A_CH_NOT_1_BIT =>
		PB_A_CH_NOT_1_BIT,
	LAMP_11C8K12 =>
		XX_LAMP_11C8K12
	);

Page_15_39_02_1: ENTITY ALD_15_39_02_1_A_DATA_REG_2_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_2_BIT,
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_2_BIT =>
		XX_PS_E2_REG_2_BIT,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_2_BIT =>
		XX_PS_F2_REG_2_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_2_BIT =>
		PS_A_DATA_REG_2_BIT,
	PS_A_CH_NOT_2_BIT =>
		XX_PS_A_CH_NOT_2_BIT,
	PB_A_CH_2_BIT =>
		PB_A_CH_2_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PB_A_CH_NOT_2_BIT =>
		PB_A_CH_NOT_2_BIT,
	LAMP_11C8J12 =>
		XX_LAMP_11C8J12
	);

Page_15_39_03_1: ENTITY ALD_15_39_03_1_A_DATA_REG_4_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_4_BIT =>
		XX_PS_E2_REG_4_BIT,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_4_BIT =>
		XX_PS_F2_REG_4_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_4_BIT =>
		PS_A_DATA_REG_4_BIT,
	PS_A_CH_NOT_4_BIT =>
		XX_PS_A_CH_NOT_4_BIT,
	PB_A_CH_4_BIT =>
		PB_A_CH_4_BIT,
	PS_A_CH_4_BIT =>
		PS_A_CH_4_BIT,
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_4_BIT,
	LAMP_11C8H12 =>
		XX_LAMP_11C8H12
	);

Page_15_39_04_1: ENTITY ALD_15_39_04_1_A_DATA_REG_8_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_8_BIT,
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_8_BIT =>
		XX_PS_E2_REG_8_BIT,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_8_BIT =>
		XX_PS_F2_REG_8_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_8_BIT =>
		PS_A_DATA_REG_8_BIT,
	PS_A_CH_NOT_8_BIT =>
		XX_PS_A_CH_NOT_8_BIT,
	PB_A_CH_8_BIT =>
		PB_A_CH_8_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_8_BIT,
	LAMP_11C8G12 =>
		XX_LAMP_11C8G12
	);

Page_15_39_05_1: ENTITY ALD_15_39_05_1_A_DATA_REG_A_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_A_BIT =>
		XX_PS_E2_REG_A_BIT,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_F2_REG_A_BIT =>
		XX_PS_F2_REG_A_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_A_BIT =>
		PS_A_DATA_REG_A_BIT,
	PS_A_CH_NOT_A_BIT =>
		XX_PS_A_CH_NOT_A_BIT,
	PB_A_CH_A_BIT =>
		PB_A_CH_A_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PB_A_CH_NOT_A_BIT =>
		PB_A_CH_NOT_A_BIT,
	LAMP_11C8F12 =>
		XX_LAMP_11C8F12
	);

Page_15_39_06_1: ENTITY ALD_15_39_06_1_A_DATA_REG_B_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_B_BIT =>
		XX_PS_E2_REG_B_BIT,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_F2_REG_B_BIT =>
		XX_PS_F2_REG_B_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_B_BIT =>
		PS_A_DATA_REG_B_BIT,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PB_A_CH_B_BIT =>
		PB_A_CH_B_BIT,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	LAMP_11C8E12 =>
		XX_LAMP_11C8E12
	);

Page_15_39_07_1: ENTITY ALD_15_39_07_1_A_DATA_REG_C_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_NOT_C_BIT =>
		PS_B_CH_NOT_C_BIT,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_AR_EXIT_CH_C_BIT =>
		PS_AR_EXIT_CH_C_BIT,
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_E2_REG_C_BIT =>
		XX_PS_E2_REG_C_BIT,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_F2_REG_C_BIT =>
		XX_PS_F2_REG_C_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_C_BIT =>
		PS_A_DATA_REG_C_BIT,
	PS_A_CH_C_BIT =>
		PS_A_CH_C_BIT,
	PS_A_CH_NOT_C_BIT =>
		XX_PS_A_CH_NOT_C_BIT,
	LAMP_11C8D12 =>
		XX_LAMP_11C8D12
	);

Page_15_39_08_1: ENTITY ALD_15_39_08_1_A_DATA_REG_WM_BIT_AND_DRIVE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	PS_E2_REG_WM_BIT =>
		XX_PS_E2_REG_WM_BIT,
	PS_F2_REG_WM_BIT =>
		XX_PS_F2_REG_WM_BIT,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	PS_A_DATA_REG_WM_BIT =>
		PS_A_DATA_REG_WM_BIT,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PB_A_CH_WM_BIT =>
		PB_A_CH_WM_BIT,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PB_A_CH_NOT_WM_BIT =>
		PB_A_CH_NOT_WM_BIT,
	LAMP_11C8C12 =>
		XX_LAMP_11C8C12
	);

Page_15_41_01_1: ENTITY ALD_15_41_01_1_CHANNEL_CHARACTER_DETECTION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E1_INPUT_C_BIT =>
		PS_E1_INPUT_C_BIT,
	PS_E1_INPUT_1_BIT =>
		PS_E1_INPUT_1_BIT,
	MS_E1_INPUT_B_BIT =>
		MS_E1_INPUT_B_BIT,
	PS_E1_INPUT_A_BIT =>
		PS_E1_INPUT_A_BIT,
	PS_E1_INPUT_8_BIT =>
		PS_E1_INPUT_8_BIT,
	PS_E1_INPUT_4_BIT =>
		PS_E1_INPUT_4_BIT,
	MS_E1_INPUT_2_BIT =>
		MS_E1_INPUT_2_BIT,
	MS_E_CH_WORD_SEPARATOR =>
		MS_E_CH_WORD_SEPARATOR
	);

Page_15_41_02_1: ENTITY ALD_15_41_02_1_CHANNEL_CHARACTER_DETECTION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PS_A_CH_1_BIT =>
		PS_A_CH_1_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PS_A_CH_4_BIT =>
		PS_A_CH_4_BIT,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_A_CH_NOT_C_BIT =>
		XX_PS_A_CH_NOT_C_BIT,
	PS_A_CH_NOT_GROUP_MARK_DOT_WM =>
		PS_A_CH_NOT_GROUP_MARK_DOT_WM,
	PS_A_CH_GROUP_MARK_DOT_WM =>
		PS_A_CH_GROUP_MARK_DOT_WM
	);

Page_15_41_03_1: ENTITY ALD_15_41_03_1_CHANNEL_CHARACTER_DETECTION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_A_CH_NOT_8_BIT =>
		XX_PS_A_CH_NOT_8_BIT,
	PS_A_CH_NOT_4_BIT =>
		XX_PS_A_CH_NOT_4_BIT,
	PS_A_CH_NOT_2_BIT =>
		XX_PS_A_CH_NOT_2_BIT,
	PS_A_CH_NOT_1_BIT =>
		XX_PS_A_CH_NOT_1_BIT,
	MS_A_CH_CHAR_NOT_A_BIT =>
		MS_A_CH_CHAR_NOT_A_BIT,
	PS_A_CH_CHAR_A_BIT_ONLY =>
		PS_A_CH_CHAR_A_BIT_ONLY
	);

Page_15_41_04_1: ENTITY ALD_15_41_04_1_CHANNEL_CHARACTER_DETECTION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_1_BIT =>
		PB_B_CH_1_BIT,
	PB_B_CH_2_BIT =>
		PB_B_CH_2_BIT,
	PB_B_CH_4_BIT =>
		PB_B_CH_4_BIT,
	PB_B_CH_8_BIT =>
		PB_B_CH_8_BIT,
	PB_B_CH_A_BIT =>
		PB_B_CH_A_BIT,
	PB_B_CH_B_BIT =>
		PB_B_CH_B_BIT,
	MB_B_CH_NOT_BLANK =>
		MB_B_CH_NOT_BLANK,
	PB_B_CH_BLANK =>
		PB_B_CH_BLANK
	);

Page_15_41_06_1: ENTITY ALD_15_41_06_1_CHANNEL_CHARACTER_DETECTION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	PS_A_CH_NOT_4_BIT =>
		XX_PS_A_CH_NOT_4_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PS_A_CH_NOT_1_BIT =>
		XX_PS_A_CH_NOT_1_BIT,
	PS_A_CH_NOT_RECORD_MARK =>
		PS_A_CH_NOT_RECORD_MARK,
	PS_A_CH_RECORD_MARK =>
		PS_A_CH_RECORD_MARK
	);

Page_15_41_07_1: ENTITY ALD_15_41_07_1_CHANNEL_CHARACTER_DETECTION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_1_BIT,
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_2_BIT,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_4_BIT,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_8_BIT,
	PB_B_CH_NOT_A_BIT =>
		PB_B_CH_NOT_A_BIT,
	PB_B_CH_NOT_B_BIT =>
		PB_B_CH_NOT_B_BIT,
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_WM_BIT,
	PB_B_CH_C_BIT =>
		PB_B_CH_C_BIT,
	MS_B_CH_GROUP_MARK_DOT_WM =>
		MS_B_CH_GROUP_MARK_DOT_WM,
	PB_B_CH_GROUP_MARK_WM =>
		PB_B_CH_GROUP_MARK_WM,
	PS_B_CH_GROUP_MARK_DOT_WM =>
		PS_B_CH_GROUP_MARK_DOT_WM,
	PS_B_CH_NOT_GROUP_MARK_WM =>
		PS_B_CH_NOT_GROUP_MARK_WM,
	PB_B_CH_NOT_GROUP_MARK_WM =>
		PB_B_CH_NOT_GROUP_MARK_WM
	);

Page_15_41_08_1: ENTITY ALD_15_41_08_1_CH_CHAR_DECITION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F1_INPUT_C_BIT =>
		PS_F1_INPUT_C_BIT,
	PS_F1_INPUT_1_BIT =>
		PS_F1_INPUT_1_BIT,
	MS_F1_INPUT_B_BIT =>
		MS_F1_INPUT_B_BIT,
	PS_F1_INPUT_A_BIT =>
		PS_F1_INPUT_A_BIT,
	PS_F1_INPUT_8_BIT =>
		PS_F1_INPUT_8_BIT,
	PS_F1_INPUT_4_BIT =>
		PS_F1_INPUT_4_BIT,
	MS_F1_INPUT_2_BIT =>
		MS_F1_INPUT_2_BIT,
	PS_F_CH_NOT_WORD_SEPARATOR =>
		PS_F_CH_NOT_WORD_SEPARATOR
	);

Page_15_41_10_1: ENTITY ALD_15_41_10_1_E_CH_FULL_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_SET_E1_REG =>
		MS_SET_E1_REG,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	PS_E2_REG_WORD_SEPARATOR =>
		PS_E2_REG_WORD_SEPARATOR,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_E2_FULL_LATCH_STAR_SIF =>
		PS_E2_FULL_LATCH_STAR_SIF,
	MS_RESET_E2_FULL_LATCH =>
		MS_RESET_E2_FULL_LATCH,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL
	);

Page_15_41_11_1: ENTITY ALD_15_41_11_1_E_CH_WORD_SEPARATOR_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_WM_BIT =>
		MS_E1_INPUT_WM_BIT,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_E_CH_WORD_SEPARATOR_MODE =>
		PS_E_CH_WORD_SEPARATOR_MODE,
	MS_E_CH_WORD_SEPARATOR =>
		MS_E_CH_WORD_SEPARATOR,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_RESET_E2_FULL_LATCH =>
		PS_RESET_E2_FULL_LATCH,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_SET_E2_REG_DELAYED =>
		PS_SET_E2_REG_DELAYED,
	PS_E1_REG_WORD_SEPARATOR =>
		PS_E1_REG_WORD_SEPARATOR,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	MS_E2_REG_WORD_SEPARATOR =>
		MS_E2_REG_WORD_SEPARATOR,
	PS_E2_REG_WORD_SEPARATOR =>
		PS_E2_REG_WORD_SEPARATOR
	);

Page_15_41_12_1: ENTITY ALD_15_41_12_1_E_CH_WORD_SEPARATOR_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_2_TIME =>
		XX_PS_I_RING_2_TIME,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	PS_E_CH_WRONG_LENGTH_RECORD =>
		PS_E_CH_WRONG_LENGTH_RECORD,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_LOGIC_GATE_C_OR_D =>
		PS_LOGIC_GATE_C_OR_D,
	PS_E_CH_STATUS_SAMPLE_B_DELAY =>
		XX_PS_E_CH_STATUS_SAMPLE_B_DELAY,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_LOGIC_GATE_E_2 =>
		PS_LOGIC_GATE_E_2,
	PS_1401_CARD_OR_PRINT_OP_CODE =>
		PS_1401_CARD_OR_PRINT_OP_CODE,
	PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME =>
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_E_CH_RESET_CORR_REC_LENGTH =>
		MS_E_CH_RESET_CORR_REC_LENGTH,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	MS_F_OR_K_E_CH_RESET =>
		MS_F_OR_K_E_CH_RESET
	);

Page_15_49_01_1: ENTITY ALD_15_49_01_1_BLANK_ASSEMBLY_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN =>
		MS_STOP_AT_H_DOT_B_CY_DOT_1ST_SCAN,
	PS_COMPARE_TYPE_OP_CODES =>
		PS_COMPARE_TYPE_OP_CODES,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_B_CYCLE_DOT_NO_SCAN =>
		MS_B_CYCLE_DOT_NO_SCAN,
	MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT =>
		MS_C_OR_D_CYCLE_DOT_INSN_READ_OUT,
	MS_STOP_AT_F_DOT_B_CYCLE =>
		MS_STOP_AT_F_DOT_B_CYCLE,
	PS_A_CH_INVALID =>
		PS_A_CH_INVALID,
	MV_ASTERISK_INS_CONSOLE_SW_OFF =>
		MV_ASTERISK_INS_CONSOLE_SW_OFF,
	PS_LOAD_CYCLE =>
		PS_LOAD_CYCLE,
	PS_USE_NO_WM_STAR_EDIT =>
		PS_USE_NO_WM_STAR_EDIT,
	MS_FILE_OP_DOT_D_CYCLE =>
		MS_FILE_OP_DOT_D_CYCLE,
	PS_MOVE_CYCLE =>
		PS_MOVE_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PB_1401_MODE =>
		PB_1401_MODE,
	MS_X_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_X_CYCLE_DOT_NOT_CR_DISABLE,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C,
	PS_A_OR_B_CYCLE =>
		PS_A_OR_B_CYCLE,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	PS_CLEAR_WORD_MARK_OP_CODE =>
		PS_CLEAR_WORD_MARK_OP_CODE,
	PB_B_CH_NOT_GROUP_MARK_WM =>
		PB_B_CH_NOT_GROUP_MARK_WM,
	PS_A_RING_3_TIME =>
		PS_A_RING_3_TIME,
	PS_INPUT_CYCLE_NOT_LAST_INPUT =>
		PS_INPUT_CYCLE_NOT_LAST_INPUT,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PB_ANY_LAST_INPUT_CYCLE =>
		PB_ANY_LAST_INPUT_CYCLE,
	PS_USE_NO_ZONES_STAR_ARITH =>
		PS_USE_NO_ZONES_STAR_ARITH,
	PS_USE_NO_ZONES_STAR_EDIT =>
		PS_USE_NO_ZONES_STAR_EDIT,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_OUTPUT_CYCLE =>
		PS_OUTPUT_CYCLE,
	MS_WRITE_EDIT_BLANK =>
		MS_WRITE_EDIT_BLANK,
	PS_A_CH_VALID_OR_AST_SWITCH_OFF =>
		PS_A_CH_VALID_OR_AST_SWITCH_OFF,
	PS_A_CH_CHAR_A_BIT_ONLY =>
		PS_A_CH_CHAR_A_BIT_ONLY,
	PS_EVEN_PARITY_CYCLE =>
		PS_EVEN_PARITY_CYCLE,
	MB_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_S_OR_NOT_BW_DOT_1401 =>
		MB_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_S_OR_NOT_BW_DOT_1401,
	PS_OUTPUT_WM_CYCLE =>
		PS_OUTPUT_WM_CYCLE,
	PB_OUTPUT_WM_CYCLE =>
		PB_OUTPUT_WM_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PB_OUTPUT_CYCLE =>
		PB_OUTPUT_CYCLE,
	PB_USE_NO_WM =>
		PB_USE_NO_WM,
	MS_1401_STORE_AR_DOT_C_CYCLE =>
		MS_1401_STORE_AR_DOT_C_CYCLE,
	MB_USE_NO_ZONES =>
		MB_USE_NO_ZONES,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS
	);

Page_15_49_02_1: ENTITY ALD_15_49_02_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	PS_LOAD_CYCLE =>
		PS_LOAD_CYCLE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MV_ASTERISK_INS_CONSOLE_SW_OFF =>
		MV_ASTERISK_INS_CONSOLE_SW_OFF,
	MS_A_CH_VALID =>
		MS_A_CH_VALID,
	PS_INPUT_CYCLE =>
		PS_INPUT_CYCLE,
	MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR =>
		MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR,
	MS_E_CH_LAST_INPUT_CYCLE =>
		MS_E_CH_LAST_INPUT_CYCLE,
	MS_F_CH_LAST_INPUT_CYCLE =>
		MS_F_CH_LAST_INPUT_CYCLE,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_E_CH_SELECT_UNIT_2 =>
		PS_E_CH_SELECT_UNIT_2,
	PS_E_CH_UNIT_NUMBER_1 =>
		PS_E_CH_UNIT_NUMBER_1,
	PB_USE_A_CH_WM =>
		PB_USE_A_CH_WM,
	PS_A_CH_VALID_OR_AST_SWITCH_OFF =>
		PS_A_CH_VALID_OR_AST_SWITCH_OFF,
	PB_OUTPUT_WM_CYCLE =>
		PB_OUTPUT_WM_CYCLE,
	PS_INPUT_CYCLE_NOT_LAST_INPUT =>
		PS_INPUT_CYCLE_NOT_LAST_INPUT,
	PS_OUTPUT_WM_CYCLE =>
		PS_OUTPUT_WM_CYCLE
	);

Page_15_49_03_1: ENTITY ALD_15_49_03_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	PS_USE_A_CH_ZONES_STAR_EDIT =>
		PS_USE_A_CH_ZONES_STAR_EDIT,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY =>
		MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY,
	PS_INPUT_CYCLE_NOT_LAST_INPUT =>
		PS_INPUT_CYCLE_NOT_LAST_INPUT,
	PS_A_CH_VALID_OR_AST_SWITCH_OFF =>
		PS_A_CH_VALID_OR_AST_SWITCH_OFF,
	MS_A_CH_CHAR_NOT_A_BIT =>
		MS_A_CH_CHAR_NOT_A_BIT,
	MS_ODD_PARITY_CYCLE =>
		MS_ODD_PARITY_CYCLE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	MS_RA_OR_RS_DOT_B_DOT_U_OR_Y_DOT_1401 =>
		MS_RA_OR_RS_DOT_B_DOT_U_OR_Y_DOT_1401,
	MS_G_OP_DOT_C_CYCLE =>
		MS_G_OP_DOT_C_CYCLE,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	MS_1401_H_OR_Q_DOT_A_CYCLE =>
		MS_1401_H_OR_Q_DOT_A_CYCLE,
	PS_USE_A_CH_ZONES =>
		PS_USE_A_CH_ZONES,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU
	);

Page_15_49_04_1: ENTITY ALD_15_49_04_1_B_CHANNEL_ASSEMBLY_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOAD_CYCLE =>
		PS_LOAD_CYCLE,
	PS_OUTPUT_CYCLE =>
		PS_OUTPUT_CYCLE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_OP_MOD_REG_NOT_4_BIT =>
		XX_PS_OP_MOD_REG_NOT_4_BIT,
	PS_STORE_ADDR_REGS_OP_CODE =>
		PS_STORE_ADDR_REGS_OP_CODE,
	PS_C_CYCLE =>
		PS_C_CYCLE,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN =>
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	PS_B_OR_D_CYCLE =>
		PS_B_OR_D_CYCLE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_1401_STORE_AR_OP_CODES =>
		PS_1401_STORE_AR_OP_CODES,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_MOVE_CYCLE =>
		PS_MOVE_CYCLE,
	PS_INPUT_CYCLE =>
		PS_INPUT_CYCLE,
	MS_F_CYCLE =>
		MS_F_CYCLE,
	MB_ANY_LAST_IN_CYCLE_NOT_1401 =>
		MB_ANY_LAST_IN_CYCLE_NOT_1401,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_E_CH_SELECT_UNIT_2 =>
		PS_E_CH_SELECT_UNIT_2,
	PS_E_CH_UNIT_NUMBER_0 =>
		PS_E_CH_UNIT_NUMBER_0,
	PS_OUTPUT_FIELD_CYCLE_STAR_1414_STAR =>
		PS_OUTPUT_FIELD_CYCLE_STAR_1414_STAR,
	MS_E_CH_SELECT_UNIT_2 =>
		MS_E_CH_SELECT_UNIT_2,
	PB_USE_B_CH_WM =>
		PB_USE_B_CH_WM,
	MS_G_OP_DOT_C_CYCLE =>
		MS_G_OP_DOT_C_CYCLE,
	MS_1401_H_OR_Q_DOT_A_CYCLE =>
		MS_1401_H_OR_Q_DOT_A_CYCLE,
	PS_OUTPUT_FIELD_CYCLE =>
		PS_OUTPUT_FIELD_CYCLE
	);

Page_15_49_05_1: ENTITY ALD_15_49_05_1_B_CHANNEL_ASSEMBLY_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ODD_PARITY_CYCLE =>
		MS_ODD_PARITY_CYCLE,
	PB_OUTPUT_CYCLE =>
		PB_OUTPUT_CYCLE,
	PS_OUTPUT_CYCLE =>
		PS_OUTPUT_CYCLE,
	MB_B_CH_NOT_BLANK =>
		MB_B_CH_NOT_BLANK,
	PS_OUTPUT_FIELD_CYCLE =>
		PS_OUTPUT_FIELD_CYCLE,
	MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH =>
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH,
	PS_OP_MOD_REG_NOT_2_BIT =>
		XX_PS_OP_MOD_REG_NOT_2_BIT,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_INPUT_CYCLE =>
		MS_INPUT_CYCLE,
	PS_DATA_MOVE_OP_CODE =>
		PS_DATA_MOVE_OP_CODE,
	PB_B_CH_GROUP_MARK_WM =>
		PB_B_CH_GROUP_MARK_WM,
	MS_G_OP_DOT_C_CYCLE =>
		MS_G_OP_DOT_C_CYCLE,
	PS_1401_CARD_PRINT_IN_PROC =>
		PS_1401_CARD_PRINT_IN_PROC,
	MS_FILE_OP_DOT_D_CYCLE =>
		MS_FILE_OP_DOT_D_CYCLE,
	PS_I_O_GRP_MK_WM_STOP_CTRL =>
		PS_I_O_GRP_MK_WM_STOP_CTRL,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_USE_B_CH_ZONES_STAR_ARITH =>
		PS_USE_B_CH_ZONES_STAR_ARITH,
	MS_STORE_B_CH_CHARACTER =>
		MS_STORE_B_CH_CHARACTER,
	MB_USE_B_CH_NU_STAR_ARITH =>
		MB_USE_B_CH_NU_STAR_ARITH,
	PS_WORD_MARK_OP_CODES =>
		PS_WORD_MARK_OP_CODES,
	PS_A_OR_B_CYCLE =>
		PS_A_OR_B_CYCLE,
	PS_OP_MOD_REG_NOT_1_BIT =>
		XX_PS_OP_MOD_REG_NOT_1_BIT,
	MS_E_CH_FILE_DOT_NO_TRANSFER_BUS =>
		MS_E_CH_FILE_DOT_NO_TRANSFER_BUS,
	MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_ANY_LAST_INPUT_CYCLE =>
		PS_ANY_LAST_INPUT_CYCLE,
	PB_B_CH_NOT_GROUP_MARK_WM =>
		PB_B_CH_NOT_GROUP_MARK_WM,
	PB_1401_MODE =>
		PB_1401_MODE,
	PB_USE_B_CH_ZONES =>
		PB_USE_B_CH_ZONES,
	MS_INPUT_CYCLE_GRP_MK_WM_INSRT =>
		MS_INPUT_CYCLE_GRP_MK_WM_INSRT,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	MB_ANY_LAST_IN_CYCLE_NOT_1401 =>
		MB_ANY_LAST_IN_CYCLE_NOT_1401,
	PB_ANY_LAST_INPUT_CYCLE =>
		PB_ANY_LAST_INPUT_CYCLE
	);

Page_15_49_06_1: ENTITY ALD_15_49_06_1_SPECIAL_CHAR_ASS_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	MS_WRITE_EDIT_ASTERISK =>
		MS_WRITE_EDIT_ASTERISK,
	PS_INPUT_CYCLE_NOT_LAST_INPUT =>
		PS_INPUT_CYCLE_NOT_LAST_INPUT,
	PS_A_CH_INVALID =>
		PS_A_CH_INVALID,
	PS_EVEN_PARITY_CYCLE =>
		PS_EVEN_PARITY_CYCLE,
	PB_B_CH_BLANK =>
		PB_B_CH_BLANK,
	MS_OUTPUT_CYCLE =>
		MS_OUTPUT_CYCLE,
	PB_OUTPUT_WM_CYCLE =>
		PB_OUTPUT_WM_CYCLE,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PS_ANY_LAST_INPUT_CYCLE =>
		PS_ANY_LAST_INPUT_CYCLE,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	MS_E_CH_FILE_DOT_NO_TRANSFER_BUS =>
		MS_E_CH_FILE_DOT_NO_TRANSFER_BUS,
	SWITCH_TOG_ASTERISK_PL2 =>
		SWITCH_TOG_ASTERISK_PL2,
	MV_ASTERISK_INS_CONSOLE_SW_OFF =>
		MV_ASTERISK_INS_CONSOLE_SW_OFF,
	PS_I_O_CHECK =>
		PS_I_O_CHECK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MS_ASTERISK_A_CH_CHECK_CTRL =>
		MS_ASTERISK_A_CH_CHECK_CTRL,
	MB_ASSEMBLY_CH_A_BIT_INSERT =>
		MB_ASSEMBLY_CH_A_BIT_INSERT,
	PB_OUTPUT_CYCLE =>
		PB_OUTPUT_CYCLE,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK
	);

Page_15_50_01_1: ENTITY ALD_15_50_01_1_NUM_ASSEM_1_NOT_1_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_1_BIT =>
		PB_ADDER_OUT_NOT_1_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_A_CH_NOT_1_BIT =>
		XX_PS_A_CH_NOT_1_BIT,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	PB_ADDER_OUT_1_BIT =>
		PB_ADDER_OUT_1_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_A_CH_1_BIT =>
		PS_A_CH_1_BIT,
	MS_ASSEMBLY_CH_NOT_1_BIT =>
		MS_ASSEMBLY_CH_NOT_1_BIT,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_1_BIT,
	MY_ASSEMBLY_CH_1_BIT =>
		XX_MY_ASSEMBLY_CH_1_BIT,
	LAMP_11C8K10 =>
		XX_LAMP_11C8K10,
	LAMP_11C8K11 =>
		XX_LAMP_11C8K11
	);

Page_15_50_02_1: ENTITY ALD_15_50_02_1_NUM_ASSEM_2_NOT_2_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_2_BIT =>
		PB_ADDER_OUT_NOT_2_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_A_CH_NOT_2_BIT =>
		XX_PS_A_CH_NOT_2_BIT,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PB_ADDER_OUT_2_BIT =>
		PB_ADDER_OUT_2_BIT,
	MS_ASSEMBLY_CH_NOT_2_BIT =>
		MS_ASSEMBLY_CH_NOT_2_BIT,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_ASSEMBLY_CH_2_BIT =>
		MS_ASSEMBLY_CH_2_BIT,
	MY_ASSEMBLY_CH_2_BIT =>
		XX_MY_ASSEMBLY_CH_2_BIT,
	LAMP_11C8J10 =>
		XX_LAMP_11C8J10,
	LAMP_11C8J11 =>
		XX_LAMP_11C8J11
	);

Page_15_50_03_1: ENTITY ALD_15_50_03_1_NUM_ASSEM_4_NOT_4_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_4_BIT =>
		PB_ADDER_OUT_NOT_4_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_A_CH_NOT_4_BIT =>
		XX_PS_A_CH_NOT_4_BIT,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	PB_ADDER_OUT_4_BIT =>
		PB_ADDER_OUT_4_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_A_CH_4_BIT =>
		PS_A_CH_4_BIT,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MS_ASSEMBLY_CH_NOT_4_BIT =>
		MS_ASSEMBLY_CH_NOT_4_BIT,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	MY_ASSEMBLY_CH_4_BIT =>
		XX_MY_ASSEMBLY_CH_4_BIT,
	LAMP_11C8H10 =>
		XX_LAMP_11C8H10,
	LAMP_11C8H11 =>
		XX_LAMP_11C8H11
	);

Page_15_50_04_1: ENTITY ALD_15_50_04_1_NUM_ASSEM_8_NOT_8_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADDER_OUT_NOT_8_BIT =>
		PB_ADDER_OUT_NOT_8_BIT,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_A_CH_NOT_8_BIT =>
		XX_PS_A_CH_NOT_8_BIT,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	PB_ADDER_OUT_8_BIT =>
		PB_ADDER_OUT_8_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	MS_ASSEMBLY_CH_NOT_8_BIT =>
		MS_ASSEMBLY_CH_NOT_8_BIT,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	MS_ASSEMBLY_CH_8_BIT =>
		MS_ASSEMBLY_CH_8_BIT,
	MY_ASSEMBLY_CH_8_BIT =>
		XX_MY_ASSEMBLY_CH_8_BIT,
	LAMP_11C8G10 =>
		XX_LAMP_11C8G10,
	LAMP_11C8G11 =>
		XX_LAMP_11C8G11
	);

Page_15_50_05_1: ENTITY ALD_15_50_05_1_ZONE_ASSEM_A_NOT_A_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED =>
		MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED,
	MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED =>
		MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED,
	PS_A_CH_NOT_A_BIT =>
		XX_PS_A_CH_NOT_A_BIT,
	PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MB_USE_NO_ZONES =>
		MB_USE_NO_ZONES,
	PB_USE_B_CH_ZONES =>
		PB_USE_B_CH_ZONES,
	PS_USE_A_CH_ZONES =>
		PS_USE_A_CH_ZONES,
	MB_ASSEMBLY_CH_A_BIT_INSERT =>
		MB_ASSEMBLY_CH_A_BIT_INSERT,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_PLUS_SIGN_LATCH_GATED =>
		MS_PLUS_SIGN_LATCH_GATED,
	PS_ASM_CH_A_BIT_STAR_STERLING =>
		PS_ASM_CH_A_BIT_STAR_STERLING,
	PS_ASM_CH_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_A_BIT_STAR_ADDER_ZONES,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	MS_A_CH_INV_MINUS_SIGN_GTD =>
		MS_A_CH_INV_MINUS_SIGN_GTD,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	PB_B_CH_PL_OR_INV_MIN_SIGN_GATED =>
		PB_B_CH_PL_OR_INV_MIN_SIGN_GATED,
	MS_ASSEMBLY_CH_NOT_A_BIT =>
		MS_ASSEMBLY_CH_NOT_A_BIT,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_A_BIT,
	MY_ASSEMBLY_CH_A_BIT =>
		XX_MY_ASSEMBLY_CH_A_BIT,
	PS_ASSEMBLY_CH_A_OR_B_BITS =>
		PS_ASSEMBLY_CH_A_OR_B_BITS,
	LAMP_11C8F10 =>
		XX_LAMP_11C8F10,
	LAMP_11C8F11 =>
		XX_LAMP_11C8F11
	);

Page_15_50_06_1: ENTITY ALD_15_50_06_1_ZONE_ASSEM_B_NOT_B_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED =>
		MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PS_ADDER_ZONES_NOT_B_BIT =>
		PS_ADDER_ZONES_NOT_B_BIT,
	MB_USE_NO_ZONES =>
		MB_USE_NO_ZONES,
	MB_ASSEMBLY_CH_A_BIT_INSERT =>
		MB_ASSEMBLY_CH_A_BIT_INSERT,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,
	PB_USE_B_CH_ZONES =>
		PB_USE_B_CH_ZONES,
	PS_USE_A_CH_ZONES =>
		PS_USE_A_CH_ZONES,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	PS_ASM_CH_B_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_B_BIT_STAR_ADDER_ZONES,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	MS_ASSEMBLY_CH_NOT_B_BIT =>
		MS_ASSEMBLY_CH_NOT_B_BIT,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	MY_ASSEMBLY_CH_B_BIT =>
		XX_MY_ASSEMBLY_CH_B_BIT,
	LAMP_11C8E10 =>
		XX_LAMP_11C8E10,
	LAMP_11C8E11 =>
		XX_LAMP_11C8E11
	);

Page_15_50_07_1: ENTITY ALD_15_50_07_1_ASSEM_C_CHARACTER_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_NU_C_BIT =>
		PS_ASSEMBLY_CH_NU_C_BIT,
	MB_ASSEMBLY_CH_NOT_NU_C_BIT =>
		MB_ASSEMBLY_CH_NOT_NU_C_BIT,
	MB_ASSEMBLY_CH_NU_C_BIT =>
		MB_ASSEMBLY_CH_NU_C_BIT,
	MB_ASSEMBLY_CH_ZONE_C_BIT =>
		MB_ASSEMBLY_CH_ZONE_C_BIT,
	PS_ASSEMBLY_CH_ZONE_C_BIT =>
		PS_ASSEMBLY_CH_ZONE_C_BIT,
	MS_ASSEMBLY_CH_WM_BIT =>
		MS_ASSEMBLY_CH_WM_BIT,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_WM_BIT,
	PS_ASSEMBLY_CH_NOT_NU_C_BIT =>
		PS_ASSEMBLY_CH_NOT_NU_C_BIT,
	PS_ASSEMBLY_CH_NOT_ZONE_C_BIT =>
		PS_ASSEMBLY_CH_NOT_ZONE_C_BIT,
	MS_ASSEMBLY_CH_NOT_C_CHAR_BIT =>
		MS_ASSEMBLY_CH_NOT_C_CHAR_BIT,
	MS_ASSEMBLY_CH_C_CHAR_BIT =>
		MS_ASSEMBLY_CH_C_CHAR_BIT,
	MY_ASSEMBLY_CH_C_BIT =>
		XX_MY_ASSEMBLY_CH_C_BIT,
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	LAMP_11C8D10 =>
		XX_LAMP_11C8D10,
	LAMP_11C8D11 =>
		XX_LAMP_11C8D11
	);

Page_15_50_08_1: ENTITY ALD_15_50_08_1_ASSEMBLY_WORDMARK_BITS_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PB_USE_NO_WM =>
		PB_USE_NO_WM,
	PB_USE_B_CH_WM =>
		PB_USE_B_CH_WM,
	PB_A_CH_NOT_WM_BIT =>
		PB_A_CH_NOT_WM_BIT,
	PB_USE_A_CH_WM =>
		PB_USE_A_CH_WM,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_SET_WM =>
		PS_SET_WM,
	PB_A_CH_WM_BIT =>
		PB_A_CH_WM_BIT,
	MS_ASSEMBLY_CH_NOT_WM_BIT =>
		MS_ASSEMBLY_CH_NOT_WM_BIT,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_WM_BIT,
	MS_ASSEMBLY_CH_WM_BIT =>
		MS_ASSEMBLY_CH_WM_BIT,
	MY_ASSEMBLY_CH_WM_BIT =>
		XX_MY_ASSEMBLY_CH_WM_BIT,
	LAMP_11C8C10 =>
		XX_LAMP_11C8C10,
	LAMP_11C8C11 =>
		XX_LAMP_11C8C11
	);

Page_15_50_09_1: ENTITY ALD_15_50_09_1_ASSEMBLY_NUMERIC_C_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ASSEMBLY_CH_NU_ONE_INSERT =>
		MB_ASSEMBLY_CH_NU_ONE_INSERT,
	PB_ADDER_OUT_NOT_C_BIT =>
		PB_ADDER_OUT_NOT_C_BIT,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	PS_B_CH_VC_NOT_NU_C_BIT =>
		PS_B_CH_VC_NOT_NU_C_BIT,
	PB_USE_B_CH_NU =>
		PB_USE_B_CH_NU,
	PS_A_CH_VC_NOT_NU_C_BIT =>
		PS_A_CH_VC_NOT_NU_C_BIT,
	PS_USE_A_CH_NU =>
		PS_USE_A_CH_NU,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	PB_ADDER_OUT_C_BIT =>
		PB_ADDER_OUT_C_BIT,
	PS_B_CH_VC_NU_C_BIT =>
		PS_B_CH_VC_NU_C_BIT,
	PS_A_CH_VC_NU_C_BIT =>
		PS_A_CH_VC_NU_C_BIT,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	MB_USE_NO_NUMERICS =>
		MB_USE_NO_NUMERICS,
	PS_ASSEMBLY_CH_NOT_NU_C_BIT =>
		PS_ASSEMBLY_CH_NOT_NU_C_BIT,
	MB_ASSEMBLY_CH_NOT_NU_C_BIT =>
		MB_ASSEMBLY_CH_NOT_NU_C_BIT,
	MB_ASSEMBLY_CH_NU_C_BIT =>
		MB_ASSEMBLY_CH_NU_C_BIT,
	PS_ASSEMBLY_CH_NU_C_BIT =>
		PS_ASSEMBLY_CH_NU_C_BIT
	);

Page_15_50_10_1: ENTITY ALD_15_50_10_1_ASSEMBLY_CH_ZONE_C_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ASSEMBLY_CH_A_BIT_INSERT =>
		MB_ASSEMBLY_CH_A_BIT_INSERT,
	PS_B_CH_VC_NOT_ZONE_C_BIT =>
		PS_B_CH_VC_NOT_ZONE_C_BIT,
	PB_USE_B_CH_ZONES =>
		PB_USE_B_CH_ZONES,
	MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED =>
		MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED,
	PS_A_CH_VC_NOT_ZONE_C_BIT =>
		PS_A_CH_VC_NOT_ZONE_C_BIT,
	PS_USE_A_CH_ZONES =>
		PS_USE_A_CH_ZONES,
	PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN =>
		PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	MS_SET_ASTERISK =>
		MS_SET_ASTERISK,
	PB_B_CH_PL_OR_INV_MIN_SIGN_GATED =>
		PB_B_CH_PL_OR_INV_MIN_SIGN_GATED,
	PS_B_CH_VC_ZONE_C_BIT =>
		PS_B_CH_VC_ZONE_C_BIT,
	MB_USE_NO_ZONES =>
		MB_USE_NO_ZONES,
	PS_A_CH_VC_ZONE_C_BIT =>
		PS_A_CH_VC_ZONE_C_BIT,
	PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN =>
		PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN,
	MS_SET_GROUP_MARK =>
		MS_SET_GROUP_MARK,
	MB_ASSEMBLY_CH_NOT_ZONE_C_BIT =>
		MB_ASSEMBLY_CH_NOT_ZONE_C_BIT,
	PS_ASSEMBLY_CH_NOT_ZONE_C_BIT =>
		PS_ASSEMBLY_CH_NOT_ZONE_C_BIT,
	MB_ASSEMBLY_CH_ZONE_C_BIT =>
		MB_ASSEMBLY_CH_ZONE_C_BIT,
	PS_ASSEMBLY_CH_ZONE_C_BIT =>
		PS_ASSEMBLY_CH_ZONE_C_BIT
	);

Page_15_55_01_1: ENTITY ALD_15_55_01_1_E_CH_UNIT_NUMBER_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_NU_C_BIT =>
		PS_ASSEMBLY_CH_NU_C_BIT,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_E_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_E_CH_UNIT_NU_REG_C_BIT =>
		PS_E_CH_UNIT_NU_REG_C_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_8_BIT,
	PS_E_CH_UNIT_NU_REG_8_BIT =>
		PS_E_CH_UNIT_NU_REG_8_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_E_CH_UNIT_NU_REG_4_BIT =>
		PS_E_CH_UNIT_NU_REG_4_BIT,
	PS_SET_E_CH_UNIT_NU_REG =>
		PS_SET_E_CH_UNIT_NU_REG
	);

Page_15_55_02_1: ENTITY ALD_15_55_02_1_E_CH_UNIT_NUMBER_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	PS_SET_E_CH_UNIT_NU_REG =>
		PS_SET_E_CH_UNIT_NU_REG,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_2_BIT,
	PS_E_CH_UNIT_NU_REG_2_BIT =>
		PS_E_CH_UNIT_NU_REG_2_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_E_CH_UNIT_NU_REG_1_BIT =>
		PS_E_CH_UNIT_NU_REG_1_BIT
	);

Page_15_55_04_1: ENTITY ALD_15_55_04_1_E_CH_UNIT_NUMBER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_UNIT_NU_REG_C_BIT =>
		PS_E_CH_UNIT_NU_REG_C_BIT,
	PS_E_CH_UNIT_NU_REG_8_BIT =>
		PS_E_CH_UNIT_NU_REG_8_BIT,
	MS_LOZ_SYMBOL_OP_MODIFIER =>
		MS_LOZ_SYMBOL_OP_MODIFIER,
	PS_1401_PRINT_TRIGGER =>
		PS_1401_PRINT_TRIGGER,
	PS_LOZ_SYMBOL_OP_MODIFIER =>
		XX_PS_LOZ_SYMBOL_OP_MODIFIER,
	PS_E_CH_UNIT_NU_REG_1_BIT =>
		PS_E_CH_UNIT_NU_REG_1_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_2_BIT,
	PS_E_CH_UNIT_NU_REG_2_BIT =>
		PS_E_CH_UNIT_NU_REG_2_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_8_BIT,
	MS_E_CH_UNIT_NUMBER_0 =>
		MS_E_CH_UNIT_NUMBER_0,
	MC_UNIT_NU_0_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_0_TO_TAU_STAR_E_CH,
	PS_E_CH_UNIT_NUMBER_0 =>
		PS_E_CH_UNIT_NUMBER_0,
	MC_SELECT_NO_0_TO_BUFFER =>
		MC_SELECT_NO_0_TO_BUFFER,
	MC_SEEK_STAR_E_CH_1405 =>
		MC_SEEK_STAR_E_CH_1405,
	PS_E_CH_UNIT_NUMBER_1 =>
		PS_E_CH_UNIT_NUMBER_1,
	MC_UNIT_NU_1_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_1_TO_TAU_STAR_E_CH,
	MS_E_CH_UNIT_NUMBER_1 =>
		MS_E_CH_UNIT_NUMBER_1,
	MC_SELECT_NO_1_TO_BUFFER =>
		MC_SELECT_NO_1_TO_BUFFER,
	MC_SINGLE_REC_STAR_E_CH_TO_1405 =>
		MC_SINGLE_REC_STAR_E_CH_TO_1405,
	MC_UNIT_NU_2_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_2_TO_TAU_STAR_E_CH,
	MC_SELECT_NO_2_TO_BUFFER =>
		MC_SELECT_NO_2_TO_BUFFER,
	MC_FULL_TRACK_WITHOUT_IA_STAR_1405_E_CH =>
		MC_FULL_TRACK_WITHOUT_IA_STAR_1405_E_CH
	);

Page_15_55_05_1: ENTITY ALD_15_55_05_1_E_CH_UNIT_NUMBER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_UNIT_NU_REG_2_BIT =>
		PS_E_CH_UNIT_NU_REG_2_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_E_CH_UNIT_NU_REG_C_BIT =>
		PS_E_CH_UNIT_NU_REG_C_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_8_BIT,
	PS_E_CH_UNIT_NU_REG_1_BIT =>
		PS_E_CH_UNIT_NU_REG_1_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_E_CH_UNIT_NU_REG_4_BIT =>
		PS_E_CH_UNIT_NU_REG_4_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_2_BIT,
	MS_E_CH_UNIT_NUMBER_3 =>
		MS_E_CH_UNIT_NUMBER_3,
	PS_E_CH_UNIT_NUMBER_3 =>
		PS_E_CH_UNIT_NUMBER_3,
	MC_UNIT_NU_3_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_3_TO_TAU_STAR_E_CH,
	MC_SELECT_NO_3_TO_BUFFER =>
		MC_SELECT_NO_3_TO_BUFFER,
	MC_WRITE_CHECK_STAR_E_CH_TO_1405 =>
		MC_WRITE_CHECK_STAR_E_CH_TO_1405,
	MS_E_CH_UNIT_NUMBER_4 =>
		MS_E_CH_UNIT_NUMBER_4,
	MC_UNIT_NU_4_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_4_TO_TAU_STAR_E_CH,
	MC_WRITE_ADDR_STAR_E_CH_TO_1405 =>
		MC_WRITE_ADDR_STAR_E_CH_TO_1405,
	MC_UNIT_NU_5_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_5_TO_TAU_STAR_E_CH
	);

Page_15_55_06_1: ENTITY ALD_15_55_06_1_E_CH_UNIT_NUMBER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_8_BIT,
	PS_E_CH_UNIT_NU_REG_4_BIT =>
		PS_E_CH_UNIT_NU_REG_4_BIT,
	PS_E_CH_UNIT_NU_REG_2_BIT =>
		PS_E_CH_UNIT_NU_REG_2_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_E_CH_UNIT_NU_REG_C_BIT =>
		PS_E_CH_UNIT_NU_REG_C_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_E_CH_UNIT_NU_REG_1_BIT =>
		PS_E_CH_UNIT_NU_REG_1_BIT,
	PS_E_CH_UNIT_NU_REG_8_BIT =>
		PS_E_CH_UNIT_NU_REG_8_BIT,
	PS_E_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_E_CH_UNIT_NU_REG_NOT_2_BIT,
	MC_UNIT_NU_6_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_6_TO_TAU_STAR_E_CH,
	MC_E_CH_UNIT_8_BIT_STAR_1301_STAR =>
		XX_MC_E_CH_UNIT_8_BIT_STAR_1301_STAR,
	MC_UNIT_NU_7_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_7_TO_TAU_STAR_E_CH,
	MC_E_CH_UNIT_1_BIT_STAR_1301_STAR =>
		XX_MC_E_CH_UNIT_1_BIT_STAR_1301_STAR,
	MC_UNIT_NU_8_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_8_TO_TAU_STAR_E_CH,
	MC_E_CH_UNIT_C_BIT_STAR_1301_STAR =>
		XX_MC_E_CH_UNIT_C_BIT_STAR_1301_STAR,
	MC_E_CH_UNIT_2_BIT_STAR_1301_STAR =>
		XX_MC_E_CH_UNIT_2_BIT_STAR_1301_STAR,
	MS_E_CH_UNIT_NUMBER_9 =>
		MS_E_CH_UNIT_NUMBER_9,
	MC_UNIT_NU_9_TO_TAU_STAR_E_CH =>
		MC_UNIT_NU_9_TO_TAU_STAR_E_CH,
	MC_E_CH_UNIT_4_BIT_STAR_1301_STAR =>
		XX_MC_E_CH_UNIT_4_BIT_STAR_1301_STAR
	);

Page_15_55_08_1: ENTITY ALD_15_55_08_1_E_CH_UNIT_SELECT_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_SET_E_CH_UNIT_SEL_REG =>
		PS_SET_E_CH_UNIT_SEL_REG,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	PS_E_CH_U_SEL_REG_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_C_BIT,
	PS_E_CH_U_SEL_REG_NOT_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_B_BIT,
	PS_E_CH_U_SEL_REG_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_B_BIT,
	PS_E_CH_U_SEL_REG_NOT_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_A_BIT,
	PS_E_CH_U_SEL_REG_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_A_BIT,
	PS_E_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_8_BIT,
	PS_E_CH_U_SEL_REG_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_8_BIT
	);

Page_15_55_09_1: ENTITY ALD_15_55_09_1_E_CH_UNIT_SELECT_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_PUNCH =>
		MS_1401_PUNCH,
	MS_TEST_PUNCH_ERROR =>
		MS_TEST_PUNCH_ERROR,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_1401_PRINT =>
		MS_1401_PRINT,
	MS_TEST_PRINT_ERROR =>
		MS_TEST_PRINT_ERROR,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	PS_E_CH_FORMS_CTRL_OP_CODE =>
		PS_E_CH_FORMS_CTRL_OP_CODE,
	PS_I_RING_1_OR_1401_AND_3_TIME =>
		PS_I_RING_1_OR_1401_AND_3_TIME,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	MS_1401_READ =>
		MS_1401_READ,
	MS_TEST_READ_E_OR_F =>
		MS_TEST_READ_E_OR_F,
	PS_E_CH_STACKER_SEL_OP_CODE =>
		PS_E_CH_STACKER_SEL_OP_CODE,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_E_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_4_BIT,
	PS_E_CH_U_SEL_REG_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_4_BIT,
	PS_E_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_2_BIT,
	PS_E_CH_U_SEL_REG_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_2_BIT,
	PS_E_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_NOT_1_BIT,
	MS_E_CH_FORMS_CTRL_OP_CODE_JRJ =>
		MS_E_CH_FORMS_CTRL_OP_CODE_JRJ,
	PS_E_CH_U_SEL_REG_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_1_BIT,
	MS_E_CH_STACK_SEL_OP_CODE =>
		MS_E_CH_STACK_SEL_OP_CODE,
	PS_SET_E_CH_UNIT_SEL_REG =>
		PS_SET_E_CH_UNIT_SEL_REG
	);

Page_15_56_01_1: ENTITY ALD_15_56_01_1_F_CH_UNIT_NUMBER_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_NU_C_BIT =>
		PS_ASSEMBLY_CH_NU_C_BIT,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_F_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_F_CH_UNIT_NU_REG_C_BIT =>
		PS_F_CH_UNIT_NU_REG_C_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_8_BIT,
	PS_F_CH_UNIT_NU_REG_8_BIT =>
		PS_F_CH_UNIT_NU_REG_8_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_F_CH_UNIT_NU_REG_4_BIT =>
		PS_F_CH_UNIT_NU_REG_4_BIT,
	PS_SET_F_CH_UNIT_NU_REG =>
		PS_SET_F_CH_UNIT_NU_REG
	);

Page_15_56_02_1: ENTITY ALD_15_56_02_1_F_CH_UNIT_NUMBER_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_SET_F_CH_UNIT_NU_REG =>
		PS_SET_F_CH_UNIT_NU_REG,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_2_BIT,
	PS_F_CH_UNIT_NU_REG_2_BIT =>
		PS_F_CH_UNIT_NU_REG_2_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_F_CH_UNIT_NU_REG_1_BIT =>
		PS_F_CH_UNIT_NU_REG_1_BIT
	);

Page_15_56_04_1: ENTITY ALD_15_56_04_1_F_CH_UNIT_NUMBER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_UNIT_NU_REG_C_BIT =>
		PS_F_CH_UNIT_NU_REG_C_BIT,
	PS_F_CH_UNIT_NU_REG_8_BIT =>
		PS_F_CH_UNIT_NU_REG_8_BIT,
	PS_F_CH_UNIT_NU_REG_2_BIT =>
		PS_F_CH_UNIT_NU_REG_2_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_F_CH_UNIT_NU_REG_1_BIT =>
		PS_F_CH_UNIT_NU_REG_1_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_2_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_8_BIT,
	MS_F_CH_UNIT_NUMBER_0 =>
		XX_MS_F_CH_UNIT_NUMBER_0,
	MC_UNIT_NU_0_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_0_TO_TAU_STAR_F_CH,
	PS_F_CH_UNIT_NUMBER_0 =>
		PS_F_CH_UNIT_NUMBER_0,
	MC_SEEK_STAR_F_CH_1405 =>
		MC_SEEK_STAR_F_CH_1405,
	MC_UNIT_NU_1_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_1_TO_TAU_STAR_F_CH,
	MS_F_CH_UNIT_NUMBER_1 =>
		MS_F_CH_UNIT_NUMBER_1,
	PS_F_CH_UNIT_NUMBER_1 =>
		PS_F_CH_UNIT_NUMBER_1,
	MC_SINGLE_REC_STAR_F_CH_TO_1405 =>
		MC_SINGLE_REC_STAR_F_CH_TO_1405,
	MC_UNIT_NU_2_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_2_TO_TAU_STAR_F_CH,
	MS_F_CH_UNIT_NUMBER_2 =>
		MS_F_CH_UNIT_NUMBER_2,
	MC_FULL_TRACK_WITHOUT_IA_STAR_1405_F_CH =>
		MC_FULL_TRACK_WITHOUT_IA_STAR_1405_F_CH
	);

Page_15_56_05_1: ENTITY ALD_15_56_05_1_F_CH_UNIT_NUMBER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_UNIT_NU_REG_2_BIT =>
		PS_F_CH_UNIT_NU_REG_2_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_F_CH_UNIT_NU_REG_C_BIT =>
		PS_F_CH_UNIT_NU_REG_C_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_F_CH_UNIT_NU_REG_1_BIT =>
		PS_F_CH_UNIT_NU_REG_1_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_8_BIT,
	PS_F_CH_UNIT_NU_REG_4_BIT =>
		PS_F_CH_UNIT_NU_REG_4_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_2_BIT,
	MS_F_CH_UNIT_NUMBER_3 =>
		XX_MS_F_CH_UNIT_NUMBER_3,
	MC_UNIT_NU_3_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_3_TO_TAU_STAR_F_CH,
	MC_WRITE_CHECK_STAR_F_CH_TO_1405 =>
		MC_WRITE_CHECK_STAR_F_CH_TO_1405,
	PS_F_CH_UNIT_NUMBER_3 =>
		PS_F_CH_UNIT_NUMBER_3,
	MS_F_CH_UNIT_NUMBER_4 =>
		MS_F_CH_UNIT_NUMBER_4,
	MC_UNIT_NU_4_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_4_TO_TAU_STAR_F_CH,
	MC_WRITE_ADDR_STAR_F_CH_TO_1405 =>
		MC_WRITE_ADDR_STAR_F_CH_TO_1405,
	MC_UNIT_NU_5_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_5_TO_TAU_STAR_F_CH
	);

Page_15_56_06_1: ENTITY ALD_15_56_06_1_F_CH_UNIT_NUMBER_DECODE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_UNIT_NU_REG_NOT_1_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_1_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_8_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_8_BIT,
	PS_F_CH_UNIT_NU_REG_4_BIT =>
		PS_F_CH_UNIT_NU_REG_4_BIT,
	PS_F_CH_UNIT_NU_REG_2_BIT =>
		PS_F_CH_UNIT_NU_REG_2_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_C_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_C_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_4_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_4_BIT,
	PS_F_CH_UNIT_NU_REG_1_BIT =>
		PS_F_CH_UNIT_NU_REG_1_BIT,
	PS_F_CH_UNIT_NU_REG_8_BIT =>
		PS_F_CH_UNIT_NU_REG_8_BIT,
	PS_F_CH_UNIT_NU_REG_NOT_2_BIT =>
		PS_F_CH_UNIT_NU_REG_NOT_2_BIT,
	PS_F_CH_UNIT_NU_REG_C_BIT =>
		PS_F_CH_UNIT_NU_REG_C_BIT,
	MC_UNIT_NU_6_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_6_TO_TAU_STAR_F_CH,
	MC_UNIT_NU_7_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_7_TO_TAU_STAR_F_CH,
	MC_F_CH_UNIT_8_BIT_STAR_1301_STAR =>
		XX_MC_F_CH_UNIT_8_BIT_STAR_1301_STAR,
	MC_F_CH_UNIT_1_BIT_STAR_1301_STAR =>
		XX_MC_F_CH_UNIT_1_BIT_STAR_1301_STAR,
	MC_UNIT_NU_8_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_8_TO_TAU_STAR_F_CH,
	MC_F_CH_UNIT_C_BIT_STAR_1301_STAR =>
		XX_MC_F_CH_UNIT_C_BIT_STAR_1301_STAR,
	MC_F_CH_UNIT_4_BIT_STAR_1301_STAR =>
		XX_MC_F_CH_UNIT_4_BIT_STAR_1301_STAR,
	MS_F_CH_UNIT_NUMBER_9 =>
		MS_F_CH_UNIT_NUMBER_9,
	MC_UNIT_NU_9_TO_TAU_STAR_F_CH =>
		MC_UNIT_NU_9_TO_TAU_STAR_F_CH,
	MC_F_CH_UNIT_2_BIT_STAR_1301_STAR =>
		XX_MC_F_CH_UNIT_2_BIT_STAR_1301_STAR
	);

Page_15_56_08_1: ENTITY ALD_15_56_08_1_F_CH_UNIT_SELECT_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_SET_F_CH_UNIT_SEL_REG =>
		PS_SET_F_CH_UNIT_SEL_REG,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	PS_F_CH_U_SEL_REG_C_BIT =>
		XX_PS_F_CH_U_SEL_REG_C_BIT,
	PS_F_CH_U_SEL_REG_NOT_C_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_C_BIT,
	PS_F_CH_U_SEL_REG_NOT_B_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_B_BIT,
	PS_F_CH_U_SEL_REG_B_BIT =>
		XX_PS_F_CH_U_SEL_REG_B_BIT,
	PS_F_CH_U_SEL_REG_NOT_A_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_A_BIT,
	PS_F_CH_U_SEL_REG_A_BIT =>
		XX_PS_F_CH_U_SEL_REG_A_BIT,
	PS_F_CH_U_SEL_REG_NOT_8_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_8_BIT,
	PS_F_CH_U_SEL_REG_8_BIT =>
		XX_PS_F_CH_U_SEL_REG_8_BIT
	);

Page_15_56_09_1: ENTITY ALD_15_56_09_1_F_CH_UNIT_SELECT_REGISTER
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	MS_F_CH_RESET_1 =>
		XX_MS_F_CH_RESET_1,
	MS_SET_F_U_SEL_REG_2_BIT_STAR_1414_STAR =>
		MS_SET_F_U_SEL_REG_2_BIT_STAR_1414_STAR,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_SET_F_U_SEL_REG_1_BIT_STAR_1414_STAR =>
		MS_SET_F_U_SEL_REG_1_BIT_STAR_1414_STAR,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_F_CH_U_SEL_REG_NOT_4_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_4_BIT,
	PS_F_CH_U_SEL_REG_4_BIT =>
		XX_PS_F_CH_U_SEL_REG_4_BIT,
	PS_F_CH_U_SEL_REG_NOT_2_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_2_BIT,
	PS_F_CH_U_SEL_REG_2_BIT =>
		XX_PS_F_CH_U_SEL_REG_2_BIT,
	PS_F_CH_U_SEL_REG_NOT_1_BIT =>
		XX_PS_F_CH_U_SEL_REG_NOT_1_BIT,
	PS_F_CH_U_SEL_REG_1_BIT =>
		XX_PS_F_CH_U_SEL_REG_1_BIT,
	PS_SET_F_CH_UNIT_SEL_REG =>
		PS_SET_F_CH_UNIT_SEL_REG
	);

Page_15_60_01_1: ENTITY ALD_15_60_01_1_E_CH_INPUT_SWITCHING_1_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_1_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(0),
	PS_E1_INPUT_1_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(0),
	MC_E_CH_TAU_TO_CPU_1_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(0),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_1_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(0),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_1_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(0),
	MC_E_CH_1405_TO_CPU_1_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(0),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_1_BIT_STAR_R5_OP =>
		MV_CONS_PRTR_TO_CPU_BUS(0),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_1_PL1 =>
		SWITCH_TOG_SENSE_SW_1_PL1,
	MS_E1_INPUT_1_BIT =>
		MS_E1_INPUT_1_BIT,
	PS_E1_INPUT_1_BIT =>
		PS_E1_INPUT_1_BIT
	);

Page_15_60_02_1: ENTITY ALD_15_60_02_1_E_CH_INPUT_SWITCHING_2_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_2_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(1),
	PS_E1_INPUT_2_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(1),
	MC_E_CH_TAU_TO_CPU_2_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(1),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_2_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(1),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_2_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(1),
	MC_E_CH_1405_TO_CPU_2_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(1),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_2_BIT_STAR_R10P =>
		MV_CONS_PRTR_TO_CPU_BUS(1),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_2_PL1 =>
		SWITCH_TOG_SENSE_SW_2_PL1,
	MS_E1_INPUT_2_BIT =>
		MS_E1_INPUT_2_BIT,
	PS_E1_INPUT_2_BIT =>
		PS_E1_INPUT_2_BIT
	);

Page_15_60_03_1: ENTITY ALD_15_60_03_1_E_CH_INPUT_SWITCHING_4_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_4_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(2),
	PS_E1_INPUT_4_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(2),
	MC_E_CH_TAU_TO_CPU_4_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(2),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_4_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(2),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_4_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(2),
	MC_E_CH_1405_TO_CPU_4_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(2),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_4_BIT_STAR_R2OP =>
		MV_CONS_PRTR_TO_CPU_BUS(2),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_4_PL1 =>
		SWITCH_TOG_SENSE_SW_4_PL1,
	MS_E1_INPUT_4_BIT =>
		MS_E1_INPUT_4_BIT,
	PS_E1_INPUT_4_BIT =>
		PS_E1_INPUT_4_BIT
	);

Page_15_60_04_1: ENTITY ALD_15_60_04_1_E_CH_INPUT_SWITCHING_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_8_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(3),
	PS_E1_INPUT_8_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(3),
	MC_E_CH_TAU_TO_CPU_8_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(3),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_8_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(3),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_8_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(3),
	MC_E_CH_1405_TO_CPU_8_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(3),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_8_BIT_STAR_S2OP =>
		MV_CONS_PRTR_TO_CPU_BUS(3),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_8_PL1 =>
		SWITCH_TOG_SENSE_SW_8_PL1,
	MS_E1_INPUT_8_BIT =>
		MS_E1_INPUT_8_BIT,
	PS_E1_INPUT_8_BIT =>
		PS_E1_INPUT_8_BIT
	);

Page_15_60_05_1: ENTITY ALD_15_60_05_1_E_CH_INPUT_SWITCHING_A_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E1_INPUT_A_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(4),
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_A_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(4),
	MC_E_CH_TAU_TO_CPU_A_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(4),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_A_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(4),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_A_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(4),
	MC_E_CH_1405_TO_CPU_A_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(4),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_A_BIT_STAR_T10P =>
		MV_CONS_PRTR_TO_CPU_BUS(4),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_A_PL1 =>
		SWITCH_TOG_SENSE_SW_A_PL1,
	MS_E1_INPUT_A_BIT =>
		MS_E1_INPUT_A_BIT,
	PS_E1_INPUT_A_BIT =>
		PS_E1_INPUT_A_BIT
	);

Page_15_60_06_1: ENTITY ALD_15_60_06_1_E_CH_INPUT_SWITCHING_B_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_B_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(5),
	PS_E1_INPUT_B_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(5),
	MC_E_CH_TAU_TO_CPU_B_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(5),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_B_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(5),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_B_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(5),
	MC_E_CH_1405_TO_CPU_B_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(5),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_CONS_PRTR_TO_CPU_B_BIT_STAR_T2OP =>
		MV_CONS_PRTR_TO_CPU_BUS(5),
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_B_PL1 =>
		SWITCH_TOG_SENSE_SW_B_PL1,
	MS_E1_INPUT_B_BIT =>
		MS_E1_INPUT_B_BIT,
	PS_E1_INPUT_B_BIT =>
		PS_E1_INPUT_B_BIT
	);

Page_15_60_07_1: ENTITY ALD_15_60_07_1_E_CH_INPUT_SWITCHING_C_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_U =>
		PS_E_CH_SELECT_UNIT_U,
	PS_E1_INPUT_C_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(7),
	PS_E1_INPUT_C_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(7),
	MC_E_CH_TAU_TO_CPU_C_BIT =>
		MC_E_CH_TAU_TO_CPU_BUS(7),
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	PS_E_CH_SELECT_UNIT_B =>
		PS_E_CH_SELECT_UNIT_B,
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	MC_I_O_SYNC_TO_CPU_C_BIT =>
		MC_I_O_SYNC_TO_CPU_BUS(7),
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_C_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(7),
	MC_E_CH_1405_TO_CPU_C_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(7),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MS_CONSOLE_WM_DOT_NOT_C_INPUT =>
		MS_CONSOLE_WM_DOT_NOT_C_INPUT,
	MS_CONSOLE_NOT_WM_DOT_C_INPUT =>
		MS_CONSOLE_NOT_WM_DOT_C_INPUT,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_C_PL1 =>
		SWITCH_TOG_SENSE_SW_C_PL1,
	MS_E1_INPUT_C_BIT =>
		MS_E1_INPUT_C_BIT,
	PS_E1_INPUT_C_BIT =>
		PS_E1_INPUT_C_BIT
	);

Page_15_60_08_1: ENTITY ALD_15_60_08_1_E_CH_INPUT_SWITCHING_WM_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_WM_BIT,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT,
	PS_E1_INPUT_WM_BIT_STAR_SIF =>
		PS_E1_INPUT_STAR_SIF_BUS(6),
	PS_E1_INPUT_WM_BIT_STAR_1412_19 =>
		PS_E1_INPUT_STAR_1412_19_BUS(6),
	PS_CONSOLE_WM_CHARACTER =>
		PS_CONSOLE_WM_CHARACTER,
	PS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		PS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MC_E_CH_1301_TO_CPU_WM_BIT =>
		MC_E_CH_1301_TO_CPU_BUS(6),
	MC_E_CH_1405_TO_CPU_WM_BIT =>
		MC_E_CH_1405_TO_CPU_BUS(6),
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MS_GATE_BIT_SENSE_SWITCH =>
		MS_GATE_BIT_SENSE_SWITCH,
	SWITCH_TOG_SENSE_SW_W_PL1 =>
		SWITCH_TOG_SENSE_SW_W_PL1,
	MS_E1_INPUT_WM_BIT =>
		MS_E1_INPUT_WM_BIT,
	PS_E1_INPUT_WM_BIT =>
		PS_E1_INPUT_WM_BIT
	);

Page_15_60_09_1: ENTITY ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONS_ERROR_BACKSPACE_SET =>
		MS_CONS_ERROR_BACKSPACE_SET,
	MS_CONS_GATED_CARRIAGE_RETURN =>
		MS_CONS_GATED_CARRIAGE_RETURN,
	MS_CONS_WM_OUTPUT_SET =>
		MS_CONS_WM_OUTPUT_SET,
	MS_PROGRAM_RESET_1 =>
		MS_PROGRAM_RESET_1,
	MS_CONS_WM_INPUT_RESET =>
		MS_CONS_WM_INPUT_RESET,
	MS_CONS_WM_INPUT_SET =>
		MS_CONS_WM_INPUT_SET,
	PS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		PS_GATE_CONSOLE_PRTR_TO_E1_IN,
	MV_CONSOLE_C_INPUT_STAR_CHK_OP =>
		MV_CONSOLE_C_INPUT_STAR_CHK_OP,
	MS_CONSOLE_WM_CHARACTER =>
		MS_CONSOLE_WM_CHARACTER,
	PS_CONSOLE_WM_CHARACTER =>
		PS_CONSOLE_WM_CHARACTER,
	MS_CONSOLE_NOT_WM_DOT_C_INPUT =>
		MS_CONSOLE_NOT_WM_DOT_C_INPUT,
	MS_CONSOLE_WM_DOT_NOT_C_INPUT =>
		MS_CONSOLE_WM_DOT_NOT_C_INPUT
	);

Page_15_60_21_1: ENTITY ALD_15_60_21_1_E_CH_REGISTERS_1_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_1_BIT =>
		MS_E1_INPUT_1_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_1_BIT =>
		PS_E1_INPUT_1_BIT,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	MS_E2_REG_1_BIT =>
		MS_E2_REG_1_BIT,
	PS_E2_REG_1_BIT =>
		XX_PS_E2_REG_1_BIT
	);

Page_15_60_22_1: ENTITY ALD_15_60_22_1_E_CH_REGISTERS_2_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_2_BIT =>
		MS_E1_INPUT_2_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_2_BIT =>
		PS_E1_INPUT_2_BIT,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	MS_E2_REG_2_BIT =>
		MS_E2_REG_2_BIT,
	PS_E2_REG_2_BIT =>
		XX_PS_E2_REG_2_BIT
	);

Page_15_60_23_1: ENTITY ALD_15_60_23_1_E_CH_REGISTERS_4_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_4_BIT =>
		MS_E1_INPUT_4_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_4_BIT =>
		PS_E1_INPUT_4_BIT,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_E2_REG_4_BIT =>
		MS_E2_REG_4_BIT,
	PS_E2_REG_4_BIT =>
		XX_PS_E2_REG_4_BIT
	);

Page_15_60_24_1: ENTITY ALD_15_60_24_1_E_CH_REGISTERS_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_8_BIT =>
		MS_E1_INPUT_8_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_8_BIT =>
		PS_E1_INPUT_8_BIT,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_E2_REG_8_BIT =>
		MS_E2_REG_8_BIT,
	PS_E2_REG_8_BIT =>
		XX_PS_E2_REG_8_BIT
	);

Page_15_60_25_1: ENTITY ALD_15_60_25_1_E_CH_REGISTERS_A_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_A_BIT =>
		MS_E1_INPUT_A_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_A_BIT =>
		PS_E1_INPUT_A_BIT,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_E2_REG_A_BIT =>
		MS_E2_REG_A_BIT,
	PS_E2_REG_A_BIT =>
		XX_PS_E2_REG_A_BIT
	);

Page_15_60_26_1: ENTITY ALD_15_60_26_1_E_CH_REGISTERS_B_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_B_BIT =>
		MS_E1_INPUT_B_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_B_BIT =>
		PS_E1_INPUT_B_BIT,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	MS_E2_REG_B_BIT =>
		MS_E2_REG_B_BIT,
	PS_E2_REG_B_BIT =>
		XX_PS_E2_REG_B_BIT
	);

Page_15_60_27_1: ENTITY ALD_15_60_27_1_E_CH_REGISTERS_C_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_C_BIT =>
		MS_E1_INPUT_C_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_C_BIT =>
		PS_E1_INPUT_C_BIT,
	PS_COPY_E1_WM_DOT_C_BIT =>
		PS_COPY_E1_WM_DOT_C_BIT,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	PS_COPY_INV_E1_WM_DOT_C_BIT =>
		PS_COPY_INV_E1_WM_DOT_C_BIT,
	MS_E2_REG_C_BIT =>
		MS_E2_REG_C_BIT,
	PS_E2_REG_C_BIT =>
		XX_PS_E2_REG_C_BIT
	);

Page_15_60_28_1: ENTITY ALD_15_60_28_1_E_CH_REGISTERS_WM_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E1_INPUT_WM_BIT =>
		MS_E1_INPUT_WM_BIT,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_E1_INPUT_WM_BIT =>
		PS_E1_INPUT_WM_BIT,
	PS_COPY_E1_WM_DOT_C_BIT =>
		PS_COPY_E1_WM_DOT_C_BIT,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	PS_COPY_INV_E1_WM_DOT_C_BIT =>
		PS_COPY_INV_E1_WM_DOT_C_BIT,
	PS_E1_REG_NOT_WM_BIT =>
		PS_E1_REG_NOT_WM_BIT,
	PS_E1_REG_WM_BIT =>
		PS_E1_REG_WM_BIT,
	PS_E2_REG_WM_BIT =>
		XX_PS_E2_REG_WM_BIT,
	MS_E2_REG_WM_BIT =>
		MS_E2_REG_WM_BIT
	);

Page_15_60_31_1: ENTITY ALD_15_60_31_1_E_CH_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_2_BIT =>
		MS_E2_REG_2_BIT,
	MS_E2_REG_1_BIT =>
		MS_E2_REG_1_BIT,
	MC_CPU_TO_E_CH_TAU_2_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_2_BIT,
	MC_CPU_TO_I_O_SYNC_2_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_2_BIT,
	MC_CPU_TO_E_CH_1301_2_BIT =>
		XX_MC_CPU_TO_E_CH_1301_2_BIT,
	MC_CPU_TO_E_CH_1405_2_BIT =>
		XX_MC_CPU_TO_E_CH_1405_2_BIT,
	MC_CPU_TO_E_CH_TAU_1_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_1_BIT,
	MC_CPU_TO_I_O_SYNC_1_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_1_BIT,
	MC_CPU_TO_E_CH_1301_1_BIT =>
		XX_MC_CPU_TO_E_CH_1301_1_BIT,
	MC_CPU_TO_E_CH_1405_1_BIT =>
		XX_MC_CPU_TO_E_CH_1405_1_BIT
	);

Page_15_60_32_1: ENTITY ALD_15_60_32_1_E_CH_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_8_BIT =>
		MS_E2_REG_8_BIT,
	MS_E2_REG_4_BIT =>
		MS_E2_REG_4_BIT,
	MC_CPU_TO_E_CH_TAU_8_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_8_BIT,
	MC_CPU_TO_I_O_SYNC_8_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_8_BIT,
	MC_CPU_TO_E_CH_1301_8_BIT =>
		XX_MC_CPU_TO_E_CH_1301_8_BIT,
	MC_CPU_TO_E_CH_1405_8_BIT =>
		XX_MC_CPU_TO_E_CH_1405_8_BIT,
	MC_CPU_TO_E_CH_TAU_4_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_4_BIT,
	MC_CPU_TO_I_O_SYNC_4_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_4_BIT,
	MC_CPU_TO_E_CH_1301_4_BIT =>
		XX_MC_CPU_TO_E_CH_1301_4_BIT,
	MC_CPU_TO_E_CH_1405_4_BIT =>
		XX_MC_CPU_TO_E_CH_1405_4_BIT
	);

Page_15_60_33_1: ENTITY ALD_15_60_33_1_E_CH_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_B_BIT =>
		MS_E2_REG_B_BIT,
	MS_E2_REG_A_BIT =>
		MS_E2_REG_A_BIT,
	MC_CPU_TO_E_CH_TAU_B_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_B_BIT,
	MC_CPU_TO_I_O_SYNC_B_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_B_BIT,
	MC_CPU_TO_E_CH_1301_B_BIT =>
		XX_MC_CPU_TO_E_CH_1301_B_BIT,
	MC_CPU_TO_E_CH_1405_B_BIT =>
		XX_MC_CPU_TO_E_CH_1405_B_BIT,
	MC_CPU_TO_E_CH_TAU_A_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_A_BIT,
	MC_CPU_TO_I_O_SYNC_A_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_A_BIT,
	MC_CPU_TO_E_CH_1301_A_BIT =>
		XX_MC_CPU_TO_E_CH_1301_A_BIT,
	MC_CPU_TO_E_CH_1405_A_BIT =>
		XX_MC_CPU_TO_E_CH_1405_A_BIT
	);

Page_15_60_34_1: ENTITY ALD_15_60_34_1_E_CH_LINE_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E2_REG_C_BIT =>
		XX_PS_E2_REG_C_BIT,
	PS_E_CH_SELECT_UNIT_U =>
		PS_E_CH_SELECT_UNIT_U,
	PS_E_CH_SELECT_UNIT_B =>
		PS_E_CH_SELECT_UNIT_B,
	MS_E2_REG_C_BIT =>
		MS_E2_REG_C_BIT,
	MS_E2_REG_WM_BIT =>
		MS_E2_REG_WM_BIT,
	MC_CPU_TO_E_CH_TAU_C_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_C_BIT,
	MC_CPU_TO_I_O_SYNC_C_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_C_BIT,
	MC_CPU_TO_E_CH_1301_C_BIT =>
		XX_MC_CPU_TO_E_CH_1301_C_BIT,
	MC_CPU_TO_E_CH_1405_C_BIT =>
		XX_MC_CPU_TO_E_CH_1405_C_BIT,
	MC_CPU_TO_E_CH_1301_WM_BIT =>
		XX_MC_CPU_TO_E_CH_1301_WM_BIT,
	MC_CPU_TO_E_CH_1405_WM_BIT =>
		XX_MC_CPU_TO_E_CH_1405_WM_BIT
	);

Page_15_62_01_1: ENTITY ALD_15_62_01_1_E_CH_I_O_STORAGE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RECOVER_LATCH_STAR_1311 =>
		MS_RECOVER_LATCH_STAR_1311,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD =>
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_E_CH_FILE_ADDR_TRANSFER =>
		MS_E_CH_FILE_ADDR_TRANSFER,
	MS_1401_PRINT =>
		MS_1401_PRINT,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_1401_PUNCH =>
		MS_1401_PUNCH,
	MS_E_CH_RESET =>
		MS_E_CH_RESET,
	MS_TEST_PRINT_ERROR =>
		MS_TEST_PRINT_ERROR,
	MS_E_CH_FORMS_CTRL_OP_CODE_JRJ =>
		MS_E_CH_FORMS_CTRL_OP_CODE_JRJ,
	MS_TEST_PUNCH_ERROR =>
		MS_TEST_PUNCH_ERROR,
	PS_W_OR_X_SYMBOL_OP_MODIFIER =>
		PS_W_OR_X_SYMBOL_OP_MODIFIER,
	MS_E_CH_STACK_SEL_OP_CODE =>
		MS_E_CH_STACK_SEL_OP_CODE,
	MS_1401_READ =>
		MS_1401_READ,
	MS_TEST_READ_E_OR_F =>
		MS_TEST_READ_E_OR_F,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	MS_E_CH_INPUT_MODE =>
		MS_E_CH_INPUT_MODE,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	MC_OUTPUT_MODE_TO_BUFFER =>
		MC_OUTPUT_MODE_TO_BUFFER,
	MC_INPUT_MODE_TO_BUFFER =>
		MC_INPUT_MODE_TO_BUFFER,
	MC_OUTPUT_OP_TO_1301_STAR_E_CH =>
		MC_OUTPUT_OP_TO_1301_STAR_E_CH,
	MC_OUTPUT_OP_TO_1405_STAR_E_CH =>
		MC_OUTPUT_OP_TO_1405_STAR_E_CH,
	MC_INPUT_OP_TO_1405_STAR_E_CH =>
		MC_INPUT_OP_TO_1405_STAR_E_CH,
	MC_INPUT_OP_TO_1301_STAR_E_CH =>
		MC_INPUT_OP_TO_1301_STAR_E_CH,
	LAMP_15A1E14 =>
		LAMP_15A1E14,
	LAMP_15A1F14 =>
		LAMP_15A1F14
	);

Page_15_62_02_1: ENTITY ALD_15_62_02_1_E_CHANNEL_M_L_STORAGE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_7_BIT_UNIT =>
		PS_E_CH_SELECT_7_BIT_UNIT,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	MS_UNIT_CTRL_OP_CODE =>
		MS_UNIT_CTRL_OP_CODE,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	MS_I_O_MOVE_OP_CODE =>
		MS_I_O_MOVE_OP_CODE,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_I_O_INTLK_RESET_CONDITION =>
		PS_I_O_INTLK_RESET_CONDITION,
	PS_I_O_LOAD_OP_CODE =>
		PS_I_O_LOAD_OP_CODE,
	PS_E_CH_WORD_SEPARATOR_MODE =>
		PS_E_CH_WORD_SEPARATOR_MODE,
	MS_E_CH_MOVE_MODE =>
		MS_E_CH_MOVE_MODE,
	PS_E_CH_MOVE_MODE =>
		PS_E_CH_MOVE_MODE,
	PS_UNIT_CTRL_OR_MOVE_OP_CODE =>
		PS_UNIT_CTRL_OR_MOVE_OP_CODE,
	MS_E_CH_LOAD_MODE =>
		MS_E_CH_LOAD_MODE,
	PS_E_CH_LOAD_MODE =>
		PS_E_CH_LOAD_MODE,
	MS_E_CH_INTERLOCK =>
		MS_E_CH_INTERLOCK,
	PS_E_CH_INTERLOCK =>
		PS_E_CH_INTERLOCK,
	MC_LOAD_MODE_TO_1301_STAR_E_CH =>
		MC_LOAD_MODE_TO_1301_STAR_E_CH,
	MC_LOAD_MODE_TO_1405_STAR_E_CH =>
		MC_LOAD_MODE_TO_1405_STAR_E_CH,
	LAMP_15A1A14 =>
		LAMP_15A1A14
	);

Page_15_62_03_1: ENTITY ALD_15_62_03_1_E_CH_REGISTER_TRANSFER_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_UNIT_T =>
		PS_E_CH_SELECT_UNIT_T,
	PS_CONSOLE_STROBE =>
		PS_CONSOLE_STROBE,
	PS_2ND_CLOCK_PULSE_21 =>
		PS_2ND_CLOCK_PULSE_21,
	MC_BUFFER_STROBE =>
		MC_BUFFER_STROBE,
	MS_E_CH_SELECT_ANY_BUFFER =>
		MS_E_CH_SELECT_ANY_BUFFER,
	MC_SET_ECH_STROB_TR_E_FR_FEATS =>
		MC_SET_ECH_STROB_TR_E_FR_FEATS,
	TW_SET_ECH_STROB_TR_E_FR_FEATS =>
		TW_SET_ECH_STROB_TR_E_FR_FEATS,
	MC_BUFFER_STROBE_JRJ =>
		MC_BUFFER_STROBE_JRJ,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	MC_TAPE_WRITE_STROBE =>
		MC_TAPE_WRITE_STROBE,
	MC_1301_STROBE_E_CH =>
		MC_1301_STROBE_E_CH,
	MS_E_CH_SELECT_UNIT_F =>
		MS_E_CH_SELECT_UNIT_F,
	MC_1405_STROBE_E_CH =>
		MC_1405_STROBE_E_CH,
	MC_TAPE_READ_STROBE =>
		MC_TAPE_READ_STROBE,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	PS_E2_REG_FULL =>
		PS_E2_REG_FULL,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	MS_E1_REG_FULL =>
		MS_E1_REG_FULL,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	PS_RESET_E2_FULL_LATCH =>
		PS_RESET_E2_FULL_LATCH,
	MS_E_CH_CLOCKED_STROBE_OUTPUT =>
		MS_E_CH_CLOCKED_STROBE_OUTPUT,
	MS_E_CH_CLOCKED_STROBE_INPUT =>
		MS_E_CH_CLOCKED_STROBE_INPUT,
	MS_E_CH_STROBE_TRIGGER =>
		MS_E_CH_STROBE_TRIGGER,
	PS_E_CH_STROBE_TRIGGER =>
		PS_E_CH_STROBE_TRIGGER
	);

Page_15_62_04_1: ENTITY ALD_15_62_04_1_E_CH_REGISTER_TRANSFER_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_CARD_PRINT_IN_PROC =>
		MS_1401_CARD_PRINT_IN_PROC,
	MS_X_SYMBOL_OP_MOD_GATED =>
		MS_X_SYMBOL_OP_MOD_GATED,
	MS_E_CH_2ND_ADDR_TRF =>
		MS_E_CH_2ND_ADDR_TRF,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	MS_E_CH_CLOCKED_STROBE_INPUT =>
		MS_E_CH_CLOCKED_STROBE_INPUT,
	MS_E_CH_1ST_CHAR_2ND_ADDR =>
		MS_E_CH_1ST_CHAR_2ND_ADDR,
	PS_2ND_CLOCK_PULSE_21 =>
		PS_2ND_CLOCK_PULSE_21,
	PS_B_CH_NOT_GROUP_MARK_WM =>
		PS_B_CH_NOT_GROUP_MARK_WM,
	PS_EARLY_LAST_GATE_I_O =>
		PS_EARLY_LAST_GATE_I_O,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		MS_GATE_CONSOLE_TO_ASSEMBLY,
	PS_E1_REG_FULL =>
		PS_E1_REG_FULL,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_LOGIC_GATE_EARLY_B_OR_S =>
		XX_PS_LOGIC_GATE_EARLY_B_OR_S,
	PS_1ST_CLOCK_PULSE_21 =>
		PS_1ST_CLOCK_PULSE_21,
	MS_E2_REG_FULL =>
		MS_E2_REG_FULL,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_E_CH_SELECT_UNIT_1 =>
		MS_E_CH_SELECT_UNIT_1,
	MS_E_CH_SELECT_UNIT_4 =>
		MS_E_CH_SELECT_UNIT_4,
	PS_E_CH_SELECT_UNIT_8 =>
		PS_E_CH_SELECT_UNIT_8,
	PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,
	PS_UNITS_OR_BODY_LATCH =>
		PS_UNITS_OR_BODY_LATCH,
	PS_SET_E1_REG =>
		XX_PS_SET_E1_REG,
	MS_SET_E1_REG =>
		MS_SET_E1_REG,
	MS_RES_E2_FULL_AT_F_OR_K_OPS =>
		MS_RES_E2_FULL_AT_F_OR_K_OPS,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	PS_SET_E2_REG_DELAYED =>
		PS_SET_E2_REG_DELAYED
	);

Page_15_62_05_1: ENTITY ALD_15_62_05_1_E_CH_REGISTER_TRANSFER_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_E_CH_SELECT_UNIT_1 =>
		PS_E_CH_SELECT_UNIT_1,
	PS_LOGIC_GATE_EARLY_B_OR_S =>
		XX_PS_LOGIC_GATE_EARLY_B_OR_S,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	MS_RES_E2_FULL_AT_F_OR_K_OPS =>
		MS_RES_E2_FULL_AT_F_OR_K_OPS,
	MS_E_CH_CLOCKED_STROBE_OUTPUT =>
		MS_E_CH_CLOCKED_STROBE_OUTPUT,
	PS_EARLY_LAST_GATE_I_O =>
		PS_EARLY_LAST_GATE_I_O,
	PS_E_CYCLE =>
		XX_PS_E_CYCLE,
	PS_INPUT_CYCLE_NOT_LAST_INPUT =>
		PS_INPUT_CYCLE_NOT_LAST_INPUT,
	PS_INPUT_CYCLE_DOT_LOAD =>
		PS_INPUT_CYCLE_DOT_LOAD,
	MS_E_CH_RESET_1 =>
		MS_E_CH_RESET_1,
	PS_1ST_CLOCK_PULSE_21 =>
		PS_1ST_CLOCK_PULSE_21,
	PS_2ND_CLOCK_PULSE_21 =>
		PS_2ND_CLOCK_PULSE_21,
	MS_RESET_E2_FULL_LATCH =>
		MS_RESET_E2_FULL_LATCH,
	PS_RESET_E2_FULL_LATCH =>
		PS_RESET_E2_FULL_LATCH
	);

Page_15_62_06_1: ENTITY ALD_15_62_06_1_E_CH_DATA_FLOW_CTRL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_WORD_SEPARATOR =>
		MS_E2_REG_WORD_SEPARATOR,
	PS_SET_E2_REG =>
		XX_PS_SET_E2_REG,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		MS_GATE_CONSOLE_TO_ASSEMBLY,
	PS_E1_REG_WORD_SEPARATOR =>
		PS_E1_REG_WORD_SEPARATOR,
	PS_E2_REG_WORD_SEPARATOR =>
		PS_E2_REG_WORD_SEPARATOR,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_E1_REG_WM_BIT =>
		PS_E1_REG_WM_BIT,
	MS_E1_REG_WORD_SEPARATOR =>
		MS_E1_REG_WORD_SEPARATOR,
	PS_E1_REG_NOT_WM_BIT =>
		PS_E1_REG_NOT_WM_BIT,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	PS_COPY_E1_BCD_TO_E2_REG =>
		PS_COPY_E1_BCD_TO_E2_REG,
	MS_SET_E2_WORD_SEPARATOR =>
		MS_SET_E2_WORD_SEPARATOR,
	PS_COPY_INV_E1_WM_DOT_C_BIT =>
		PS_COPY_INV_E1_WM_DOT_C_BIT,
	PS_COPY_E1_WM_DOT_C_BIT =>
		PS_COPY_E1_WM_DOT_C_BIT
	);

Page_15_62_07_1: ENTITY ALD_15_62_07_1_E_CH_DATA_FLOW_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_CH_SELECT_ANY_BUFFER =>
		PS_E_CH_SELECT_ANY_BUFFER,
	MS_E_CH_STACKER_SEL_OP_CODE =>
		MS_E_CH_STACKER_SEL_OP_CODE,
	PS_E_CH_SELECT_TAPE_DATA =>
		PS_E_CH_SELECT_TAPE_DATA,
	PS_E_CH_INPUT_MODE =>
		XX_PS_E_CH_INPUT_MODE,
	PS_E_CH_SELECT_UNIT_F =>
		XX_PS_E_CH_SELECT_UNIT_F,
	PS_I_CYCLE_DOT_NOT_CR_DISABLE =>
		XX_PS_I_CYCLE_DOT_NOT_CR_DISABLE,
	MS_1401_B_OP_CODE =>
		MS_1401_B_OP_CODE,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_E_CH_OUTPUT_MODE =>
		XX_PS_E_CH_OUTPUT_MODE,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_GATE_I_O_SYNC_TO_E1_IN =>
		MS_GATE_I_O_SYNC_TO_E1_IN,
	MS_GATE_TAPE_TO_E1_INPUT =>
		MS_GATE_TAPE_TO_E1_INPUT,
	MS_GATE_E_CH_FILE_TO_E1_IN =>
		MS_GATE_E_CH_FILE_TO_E1_IN,
	PS_GATE_ASM_CH_TO_E1_INPUT =>
		PS_GATE_ASM_CH_TO_E1_INPUT
	);

Page_15_62_08_1: ENTITY ALD_15_62_08_1_GATE_CONSOLE_TO_ASSEMBLY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_STORAGE_SCAN_LOAD =>
		MS_STORAGE_SCAN_LOAD,
	MS_GATE_CONSOLE_TO_ASSEMBLY =>
		MS_GATE_CONSOLE_TO_ASSEMBLY
	);

Page_15_63_01_1: ENTITY ALD_15_63_01_1_F_CHANNEL_I_O_STORAGE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F_CH_STK_SEL_OP_CODE_STAR_1414_STAR =>
		MS_F_CH_STK_SEL_OP_CODE_STAR_1414_STAR,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_F_CH_FILE_ADDRESS_TRF =>
		MS_F_CH_FILE_ADDRESS_TRF,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_F_CH_RESET_1 =>
		XX_MS_F_CH_RESET_1,
	PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD =>
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_F_CH_WRITE_LATCH_STAR_1414_STAR =>
		PS_F_CH_WRITE_LATCH_STAR_1414_STAR,
	PS_W_OR_X_SYMBOL_OP_MODIFIER =>
		PS_W_OR_X_SYMBOL_OP_MODIFIER,
	PS_I_RING_12_TIME_STAR_1311_STAR =>
		PS_I_RING_12_TIME_STAR_1311_STAR,
	MS_INPUT_MODE_F_CH =>
		MS_INPUT_MODE_F_CH,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	MS_F_CH_INPUT_MODE_STAR_1301_STAR =>
		MS_F_CH_INPUT_MODE_STAR_1301_STAR,
	MC_INPUT_OP_TO_1405_STAR_F_CH =>
		MC_INPUT_OP_TO_1405_STAR_F_CH,
	MC_INPUT_OP_TO_1301_STAR_F_CH =>
		MC_INPUT_OP_TO_1301_STAR_F_CH,
	MS_F_CH_INPUT_MODE =>
		MS_F_CH_INPUT_MODE,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	MC_OUTPUT_OP_TO_1405_STAR_F_CH =>
		MC_OUTPUT_OP_TO_1405_STAR_F_CH,
	MC_OUTPUT_OP_TO_1301_STAR_F_CH =>
		MC_OUTPUT_OP_TO_1301_STAR_F_CH,
	MS_F_CH_INPUT_MODE_STAR_1311_STAR =>
		MS_F_CH_INPUT_MODE_STAR_1311_STAR,
	LAMP_15A1E15 =>
		LAMP_15A1E15,
	LAMP_15A1F15 =>
		LAMP_15A1F15
	);

Page_15_63_02_1: ENTITY ALD_15_63_02_1_F_CHANNEL_M_L_STORAGE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_SELECT_7_BIT_UNIT =>
		PS_F_CH_SELECT_7_BIT_UNIT,
	MS_F_CH_RESET_1 =>
		XX_MS_F_CH_RESET_1,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_UNIT_CTRL_OR_MOVE_OP_CODE =>
		PS_UNIT_CTRL_OR_MOVE_OP_CODE,
	MS_F_SET_MOVE_MODE_LATCH_STAR_1414_STAR =>
		MS_F_SET_MOVE_MODE_LATCH_STAR_1414_STAR,
	PS_BRANCH_ON_STATUS_CH_2 =>
		PS_BRANCH_ON_STATUS_CH_2,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_I_O_INTLK_RESET_CONDITION =>
		PS_I_O_INTLK_RESET_CONDITION,
	PS_I_O_LOAD_OP_CODE =>
		PS_I_O_LOAD_OP_CODE,
	PS_F_CH_WORD_SEPARATOR_MODE =>
		PS_F_CH_WORD_SEPARATOR_MODE,
	PS_F_CH_MOVE_MODE =>
		PS_F_CH_MOVE_MODE,
	MS_F_CH_LOAD_MODE =>
		MS_F_CH_LOAD_MODE,
	PS_F_CH_LOAD_MODE =>
		PS_F_CH_LOAD_MODE,
	PS_F_CH_INTERLOCK =>
		XX_PS_F_CH_INTERLOCK,
	MC_LOAD_MODE_TO_1301_STAR_F_CH =>
		MC_LOAD_MODE_TO_1301_STAR_F_CH,
	MC_LOAD_MODE_TO_1405_STAR_F_CH =>
		MC_LOAD_MODE_TO_1405_STAR_F_CH,
	LAMP_15A1A15 =>
		LAMP_15A1A15
	);

Page_15_63_03_1: ENTITY ALD_15_63_03_1_F_CH_REGISTER_TRANSFER_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MC_TAPE_WRITE_STROBE =>
		MC_TAPE_WRITE_STROBE,
	PS_F_CH_SELECT_TAPE =>
		PS_F_CH_SELECT_TAPE,
	MC_TAPE_READ_STROBE =>
		MC_TAPE_READ_STROBE,
	MC_1301_STROBE_F_CH =>
		MC_1301_STROBE_F_CH,
	MS_F_CH_SELECT_UNIT_F =>
		MS_F_CH_SELECT_UNIT_F,
	PS_F_CH_INPUT_MODE =>
		XX_PS_F_CH_INPUT_MODE,
	MC_SET_FCH_STROB_TR_E_FR_FEATS =>
		MC_SET_FCH_STROB_TR_E_FR_FEATS,
	TW_SET_FCH_STROB_TR_E_FR_FEATS =>
		TW_SET_FCH_STROB_TR_E_FR_FEATS,
	MC_1405_STROBE_F_CH =>
		MC_1405_STROBE_F_CH,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	MS_F_CH_RESET_1 =>
		XX_MS_F_CH_RESET_1,
	PS_F2_REG_FULL =>
		PS_F2_REG_FULL,
	PS_RESET_F2_FULL_LATCH =>
		PS_RESET_F2_FULL_LATCH,
	MS_F1_REG_FULL =>
		MS_F1_REG_FULL,
	PS_2ND_CLOCK_PULSE_CLAMPED_A =>
		PS_2ND_CLOCK_PULSE_CLAMPED_A,
	MS_F_CH_STROBE_TRIGGER =>
		MS_F_CH_STROBE_TRIGGER,
	PS_F_CH_STROBE_TRIGGER =>
		PS_F_CH_STROBE_TRIGGER,
	MS_F_CH_CLOCKED_STROBE_OUTPUT =>
		MS_F_CH_CLOCKED_STROBE_OUTPUT,
	MS_F_CH_CLOCKED_STROBE_INPUT =>
		MS_F_CH_CLOCKED_STROBE_INPUT
	);

Page_15_63_04_1: ENTITY ALD_15_63_04_1_F_CH_REGISTER_TRANSFER_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_2ND_ADDR_TRF =>
		XX_PS_F_CH_2ND_ADDR_TRF,
	PS_B_CH_GROUP_MARK_DOT_WM =>
		PS_B_CH_GROUP_MARK_DOT_WM,
	PS_X_SYMBOL_OP_MOD_GATED =>
		PS_X_SYMBOL_OP_MOD_GATED,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	PS_F_CH_OUTPUT_MODE =>
		XX_PS_F_CH_OUTPUT_MODE,
	PS_EARLY_LAST_GATE_I_O =>
		PS_EARLY_LAST_GATE_I_O,
	PS_GATE_SET_F1_REG_STAR_1414_STAR =>
		PS_GATE_SET_F1_REG_STAR_1414_STAR,
	MS_F_CH_CLOCKED_STROBE_INPUT =>
		MS_F_CH_CLOCKED_STROBE_INPUT,
	MS_F_CH_1ST_CHAR_2ND_ADDR =>
		MS_F_CH_1ST_CHAR_2ND_ADDR,
	PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,
	PS_UNITS_OR_BODY_LATCH =>
		PS_UNITS_OR_BODY_LATCH,
	PS_2ND_CLOCK_PULSE_CLAMPED_A =>
		PS_2ND_CLOCK_PULSE_CLAMPED_A,
	MS_F_CH_RESET_1 =>
		XX_MS_F_CH_RESET_1,
	PS_B_CH_NOT_GROUP_MARK_WM =>
		PS_B_CH_NOT_GROUP_MARK_WM,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_F2_REG_FULL =>
		MS_F2_REG_FULL,
	PS_F1_REG_FULL =>
		PS_F1_REG_FULL,
	PS_1ST_CLOCK_PULSE_CLAMPED_A =>
		PS_1ST_CLOCK_PULSE_CLAMPED_A,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	MS_SET_F1_REG =>
		MS_SET_F1_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_SET_F2_REG =>
		MS_SET_F2_REG
	);

Page_15_63_05_1: ENTITY ALD_15_63_05_1_F_CH_REGISTER_TRANSFER_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN =>
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN,
	PS_LOGIC_GATE_EARLY_F =>
		PS_LOGIC_GATE_EARLY_F,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	PS_GATE_RESET_F2_FULL_STAR_1414_STAR =>
		PS_GATE_RESET_F2_FULL_STAR_1414_STAR,
	MS_F_CH_CLOCKED_STROBE_OUTPUT =>
		MS_F_CH_CLOCKED_STROBE_OUTPUT,
	PS_INPUT_CYCLE_DOT_LOAD =>
		PS_INPUT_CYCLE_DOT_LOAD,
	PS_INPUT_CYCLE_NOT_LAST_INPUT =>
		PS_INPUT_CYCLE_NOT_LAST_INPUT,
	PS_F_CYCLE =>
		XX_PS_F_CYCLE,
	MS_F_CH_RESET =>
		XX_MS_F_CH_RESET,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_SET_F2_REG =>
		MS_SET_F2_REG,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	PS_EARLY_LAST_GATE_I_O =>
		PS_EARLY_LAST_GATE_I_O,
	PS_2ND_CLOCK_PULSE_CLAMPED_A =>
		PS_2ND_CLOCK_PULSE_CLAMPED_A,
	PS_RESET_F2_FULL_LATCH =>
		PS_RESET_F2_FULL_LATCH,
	MS_RESET_F2_FULL_LATCH =>
		MS_RESET_F2_FULL_LATCH,
	PS_1ST_CLOCK_PULSE_CLAMPED_A =>
		PS_1ST_CLOCK_PULSE_CLAMPED_A,
	PS_SET_F2_REG_DELAYED =>
		PS_SET_F2_REG_DELAYED
	);

Page_15_70_01_1: ENTITY ALD_15_70_01_1_F_CH_INPUT_SWITCHING_1_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_1_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(0),
	PS_F1_INPUT_1_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(0),
	PS_F1_INPUT_1_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(0),
	MC_F_CH_1301_TO_CPU_1_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(0),
	MC_F_CH_1405_TO_CPU_1_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(0),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_1_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(0),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_1_BIT =>
		PS_F1_INPUT_1_BIT,
	MS_F1_INPUT_1_BIT =>
		MS_F1_INPUT_1_BIT
	);

Page_15_70_02_1: ENTITY ALD_15_70_02_1_F_CH_INPUT_SWITCHING_2_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_2_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(1),
	PS_F1_INPUT_2_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(1),
	PS_F1_INPUT_2_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(1),
	MC_F_CH_1301_TO_CPU_2_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(1),
	MC_F_CH_1405_TO_CPU_2_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(1),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_2_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(1),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_2_BIT =>
		PS_F1_INPUT_2_BIT,
	MS_F1_INPUT_2_BIT =>
		MS_F1_INPUT_2_BIT
	);

Page_15_70_03_1: ENTITY ALD_15_70_03_1_F_CH_INPUT_SWITCHING_4_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_4_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(2),
	PS_F1_INPUT_4_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(2),
	PS_F1_INPUT_4_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(2),
	MC_F_CH_1301_TO_CPU_4_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(2),
	MC_F_CH_1405_TO_CPU_4_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(2),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_4_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(2),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_4_BIT =>
		PS_F1_INPUT_4_BIT,
	MS_F1_INPUT_4_BIT =>
		MS_F1_INPUT_4_BIT
	);

Page_15_70_04_1: ENTITY ALD_15_70_04_1_F_CH_INPUT_SWITCHING_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_8_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(3),
	PS_F1_INPUT_8_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(3),
	PS_F1_INPUT_8_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(3),
	MC_F_CH_1301_TO_CPU_8_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(3),
	MC_F_CH_1405_TO_CPU_8_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(3),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_8_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(3),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_8_BIT =>
		PS_F1_INPUT_8_BIT,
	MS_F1_INPUT_8_BIT =>
		MS_F1_INPUT_8_BIT
	);

Page_15_70_05_1: ENTITY ALD_15_70_05_1_F_CH_INPUT_SWITCHING_A_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_A_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(4),
	PS_F1_INPUT_A_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(4),
	PS_F1_INPUT_A_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(4),
	MC_F_CH_1301_TO_CPU_A_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(4),
	MC_F_CH_1405_TO_CPU_A_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(4),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_A_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(4),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_A_BIT =>
		PS_F1_INPUT_A_BIT,
	MS_F1_INPUT_A_BIT =>
		MS_F1_INPUT_A_BIT
	);

Page_15_70_06_1: ENTITY ALD_15_70_06_1_F_CH_INPUT_SWITCHING_B_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_B_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(5),
	PS_F1_INPUT_B_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(5),
	PS_F1_INPUT_B_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(5),
	MC_F_CH_1301_TO_CPU_B_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(5),
	MC_F_CH_1405_TO_CPU_B_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(5),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	MC_F_CH_TAU_TO_CPU_B_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(5),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F1_INPUT_B_BIT =>
		PS_F1_INPUT_B_BIT,
	MS_F1_INPUT_B_BIT =>
		MS_F1_INPUT_B_BIT
	);

Page_15_70_07_1: ENTITY ALD_15_70_07_1_F_CH_INPUT_SWITCHING_C_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_SELECT_UNIT_U =>
		PS_F_CH_SELECT_UNIT_U,
	MC_F_CH_TAU_TO_CPU_C_BIT =>
		MC_F_CH_TAU_TO_CPU_BUS(7),
	MS_TAPE_TO_F_CH =>
		MS_TAPE_TO_F_CH,
	PS_F_CH_SELECT_UNIT_B =>
		PS_F_CH_SELECT_UNIT_B,
	PS_F1_INPUT_C_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(7),
	PS_F1_INPUT_C_BIT_STAR_1414_STAR =>
		PS_F1_INPUT_STAR_1414_STAR_BUS(7),
	PS_F1_INPUT_C_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(7),
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	MC_F_CH_1301_TO_CPU_C_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(7),
	MC_F_CH_1405_TO_CPU_C_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(7),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	PS_F1_INPUT_C_BIT =>
		PS_F1_INPUT_C_BIT,
	MS_F1_INPUT_C_BIT =>
		MS_F1_INPUT_C_BIT
	);

Page_15_70_08_1: ENTITY ALD_15_70_08_1_F_CH_INPUT_SWITCHING_WM_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_WM_BIT,
	PS_ASSEMBLY_TO_F_CH =>
		PS_ASSEMBLY_TO_F_CH,
	PS_F1_INPUT_WM_BIT_STAR_SIF =>
		PS_F1_INPUT_STAR_SIF_BUS(6),
	PS_F1_INPUT_WM_BIT_STAR_1412_19 =>
		PS_F1_INPUT_STAR_1412_19_BUS(6),
	MC_F_CH_1301_TO_CPU_WM_BIT =>
		MC_F_CH_1301_TO_CPU_BUS(6),
	MC_F_CH_1405_TO_CPU_WM_BIT =>
		MC_F_CH_1405_TO_CPU_BUS(6),
	MS_FILE_TO_F_CH =>
		MS_FILE_TO_F_CH,
	PS_F1_INPUT_WM_BIT =>
		PS_F1_INPUT_WM_BIT,
	MS_F1_INPUT_WM_BIT =>
		MS_F1_INPUT_WM_BIT
	);

Page_15_70_21_1: ENTITY ALD_15_70_21_1_F_CH_REGISTERS_1_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_1_BIT =>
		MS_F1_INPUT_1_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_1_BIT =>
		PS_F1_INPUT_1_BIT,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_COPY_F1_BCD_TO_F2_REG =>
		PS_COPY_F1_BCD_TO_F2_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_F2_REG_1_BIT =>
		XX_MS_F2_REG_1_BIT,
	PS_F2_REG_1_BIT =>
		XX_PS_F2_REG_1_BIT
	);

Page_15_70_22_1: ENTITY ALD_15_70_22_1_F_CH_REGISTERS_2_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_2_BIT =>
		MS_F1_INPUT_2_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_2_BIT =>
		PS_F1_INPUT_2_BIT,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_COPY_F1_BCD_TO_F2_REG =>
		PS_COPY_F1_BCD_TO_F2_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_F2_REG_2_BIT =>
		XX_MS_F2_REG_2_BIT,
	PS_F2_REG_2_BIT =>
		XX_PS_F2_REG_2_BIT
	);

Page_15_70_23_1: ENTITY ALD_15_70_23_1_F_CH_REGISTERS_4_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_4_BIT =>
		MS_F1_INPUT_4_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_4_BIT =>
		PS_F1_INPUT_4_BIT,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_COPY_F1_BCD_TO_F2_REG =>
		PS_COPY_F1_BCD_TO_F2_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_F2_REG_4_BIT =>
		XX_MS_F2_REG_4_BIT,
	PS_F2_REG_4_BIT =>
		XX_PS_F2_REG_4_BIT
	);

Page_15_70_24_1: ENTITY ALD_15_70_24_1_F_CH_REGISTERS_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_8_BIT =>
		MS_F1_INPUT_8_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_8_BIT =>
		PS_F1_INPUT_8_BIT,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_COPY_F1_BCD_TO_F2_REG =>
		PS_COPY_F1_BCD_TO_F2_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_F2_REG_8_BIT =>
		XX_MS_F2_REG_8_BIT,
	PS_F2_REG_8_BIT =>
		XX_PS_F2_REG_8_BIT
	);

Page_15_70_25_1: ENTITY ALD_15_70_25_1_F_CH_REGISTERS_A_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_A_BIT =>
		MS_F1_INPUT_A_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_A_BIT =>
		PS_F1_INPUT_A_BIT,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_COPY_F1_BCD_TO_F2_REG =>
		PS_COPY_F1_BCD_TO_F2_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_F2_REG_A_BIT =>
		XX_MS_F2_REG_A_BIT,
	PS_F2_REG_A_BIT =>
		XX_PS_F2_REG_A_BIT
	);

Page_15_70_26_1: ENTITY ALD_15_70_26_1_F_CH_REGISTERS_B_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_B_BIT =>
		MS_F1_INPUT_B_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_B_BIT =>
		PS_F1_INPUT_B_BIT,
	PS_COPY_F1_BCD_TO_F2_REG =>
		PS_COPY_F1_BCD_TO_F2_REG,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	MS_F2_REG_B_BIT =>
		XX_MS_F2_REG_B_BIT,
	PS_F2_REG_B_BIT =>
		XX_PS_F2_REG_B_BIT
	);

Page_15_70_27_1: ENTITY ALD_15_70_27_1_F_CH_REGISTERS_C_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_C_BIT =>
		MS_F1_INPUT_C_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_C_BIT =>
		PS_F1_INPUT_C_BIT,
	PS_COPY_F1_WM_DOT_C_BIT =>
		PS_COPY_F1_WM_DOT_C_BIT,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	PS_COPY_INV_F1_WM_DOT_C_BIT =>
		PS_COPY_INV_F1_WM_DOT_C_BIT,
	MS_F2_REG_C_BIT =>
		XX_MS_F2_REG_C_BIT,
	PS_F2_REG_C_BIT =>
		XX_PS_F2_REG_C_BIT
	);

Page_15_70_28_1: ENTITY ALD_15_70_28_1_F_CH_REGISTERS_WM_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F1_INPUT_WM_BIT =>
		MS_F1_INPUT_WM_BIT,
	PS_SET_F1_REG =>
		XX_PS_SET_F1_REG,
	PS_F1_INPUT_WM_BIT =>
		PS_F1_INPUT_WM_BIT,
	PS_COPY_F1_WM_DOT_C_BIT =>
		PS_COPY_F1_WM_DOT_C_BIT,
	PS_SET_F2_REG =>
		XX_PS_SET_F2_REG,
	PS_COPY_INV_F1_WM_DOT_C_BIT =>
		PS_COPY_INV_F1_WM_DOT_C_BIT,
	MS_SET_F2_WORD_SEPARATOR =>
		MS_SET_F2_WORD_SEPARATOR,
	PS_F1_REG_NOT_WM_BIT =>
		PS_F1_REG_NOT_WM_BIT,
	PS_F1_REG_WM_BIT =>
		PS_F1_REG_WM_BIT,
	PS_F2_REG_WM_BIT =>
		XX_PS_F2_REG_WM_BIT,
	MS_F2_REG_WM_BIT =>
		XX_MS_F2_REG_WM_BIT
	);

Page_15_70_31_1: ENTITY ALD_15_70_31_1_F_CH_LINE_DRIVERS_4_2_AND_1_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F2_REG_4_BIT =>
		XX_MS_F2_REG_4_BIT,
	MS_F2_REG_2_BIT =>
		XX_MS_F2_REG_2_BIT,
	MS_F2_REG_1_BIT =>
		XX_MS_F2_REG_1_BIT,
	MC_CPU_TO_F_CH_TAU_4_BIT =>
		XX_MC_CPU_TO_F_CH_TAU_4_BIT,
	MC_CPU_TO_F_CH_1301_4_BIT =>
		XX_MC_CPU_TO_F_CH_1301_4_BIT,
	MC_CPU_TO_F_CH_1405_4_BIT =>
		XX_MC_CPU_TO_F_CH_1405_4_BIT,
	MC_CPU_TO_F_CH_TAU_2_BIT =>
		XX_MC_CPU_TO_F_CH_TAU_2_BIT,
	MC_CPU_TO_F_CH_1301_2_BIT =>
		XX_MC_CPU_TO_F_CH_1301_2_BIT,
	MC_CPU_TO_F_CH_1405_2_BIT =>
		XX_MC_CPU_TO_F_CH_1405_2_BIT,
	MC_CPU_TO_F_CH_TAU_1_BIT =>
		XX_MC_CPU_TO_F_CH_TAU_1_BIT,
	MC_CPU_TO_F_CH_1301_1_BIT =>
		XX_MC_CPU_TO_F_CH_1301_1_BIT,
	MC_CPU_TO_F_CH_1405_1_BIT =>
		XX_MC_CPU_TO_F_CH_1405_1_BIT
	);

Page_15_70_32_1: ENTITY ALD_15_70_32_1_F_CH_LINE_DRIVERS_B_A_AND_8_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_F2_REG_B_BIT =>
		XX_MS_F2_REG_B_BIT,
	MS_F2_REG_A_BIT =>
		XX_MS_F2_REG_A_BIT,
	MS_F2_REG_8_BIT =>
		XX_MS_F2_REG_8_BIT,
	MC_CPU_TO_F_CH_TAU_B_BIT =>
		XX_MC_CPU_TO_F_CH_TAU_B_BIT,
	MC_CPU_TO_F_CH_1301_B_BIT =>
		XX_MC_CPU_TO_F_CH_1301_B_BIT,
	MC_CPU_TO_F_CH_1405_B_BIT =>
		XX_MC_CPU_TO_F_CH_1405_B_BIT,
	MC_CPU_TO_F_CH_TAU_A_BIT =>
		XX_MC_CPU_TO_F_CH_TAU_A_BIT,
	MC_CPU_TO_F_CH_1301_A_BIT =>
		XX_MC_CPU_TO_F_CH_1301_A_BIT,
	MC_CPU_TO_F_CH_1405_A_BIT =>
		XX_MC_CPU_TO_F_CH_1405_A_BIT,
	MC_CPU_TO_F_CH_TAU_8_BIT =>
		XX_MC_CPU_TO_F_CH_TAU_8_BIT,
	MC_CPU_TO_F_CH_1301_8_BIT =>
		XX_MC_CPU_TO_F_CH_1301_8_BIT,
	MC_CPU_TO_F_CH_1405_8_BIT =>
		XX_MC_CPU_TO_F_CH_1405_8_BIT
	);

Page_15_70_33_1: ENTITY ALD_15_70_33_1_F_CH_LINE_DRIVERS_C_AND_WM_BITS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_F_CH_SELECT_UNIT_U =>
		PS_F_CH_SELECT_UNIT_U,
	PS_F2_REG_C_BIT =>
		XX_PS_F2_REG_C_BIT,
	MS_F2_REG_C_BIT =>
		XX_MS_F2_REG_C_BIT,
	PS_F_CH_SELECT_UNIT_B =>
		PS_F_CH_SELECT_UNIT_B,
	MS_F2_REG_WM_BIT =>
		XX_MS_F2_REG_WM_BIT,
	MC_CPU_TO_F_CH_TAU_C_BIT =>
		XX_MC_CPU_TO_F_CH_TAU_C_BIT,
	TW_CPU_TO_F_CH_TAU_C_BIT =>
		TW_CPU_TO_F_CH_TAU_C_BIT,
	MC_CPU_TO_F_CH_1301_C_BIT =>
		XX_MC_CPU_TO_F_CH_1301_C_BIT,
	MC_CPU_TO_F_CH_1405_C_BIT =>
		XX_MC_CPU_TO_F_CH_1405_C_BIT,
	MC_CPU_TO_F_CH_1301_WM_BIT =>
		XX_MC_CPU_TO_F_CH_1301_WM_BIT,
	MC_CPU_TO_F_CH_1405_WM_BIT =>
		XX_MC_CPU_TO_F_CH_1405_WM_BIT
	);

Page_16_11_01_1: ENTITY ALD_16_11_01_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_1_BIT =>
		PB_A_CH_NOT_1_BIT,
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_1_BIT =>
		PB_A_CH_1_BIT,
	MS_A_CH_INSERT_PLUS_ZERO =>
		MS_A_CH_INSERT_PLUS_ZERO,
	MS_A_CH_INSERT_PLUS_NINE =>
		MS_A_CH_INSERT_PLUS_NINE,
	MB_ADD_AB0 =>
		MB_ADD_AB0,
	PB_A_CH_INSERT_PLUS_ZERO =>
		PB_A_CH_INSERT_PLUS_ZERO,
	MB_ADD_AB1 =>
		MB_ADD_AB1,
	PB_A_CH_INSERT_PLUS_NINE =>
		PB_A_CH_INSERT_PLUS_NINE
	);

Page_16_11_02_1: ENTITY ALD_16_11_02_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_8_BIT,
	PB_A_CH_NOT_2_BIT =>
		PB_A_CH_NOT_2_BIT,
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_4_BIT,
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_8_BIT =>
		PB_A_CH_8_BIT,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_1_BIT =>
		PB_A_CH_NOT_1_BIT,
	PB_A_CH_2_BIT =>
		PB_A_CH_2_BIT,
	PB_A_CH_INSERT_PLUS_ZERO =>
		PB_A_CH_INSERT_PLUS_ZERO,
	MB_ADD_AQ0 =>
		MB_ADD_AQ0
	);

Page_16_11_03_1: ENTITY ALD_16_11_03_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_8_BIT,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_4_BIT,
	PB_A_CH_1_BIT =>
		PB_A_CH_1_BIT,
	PB_A_CH_2_BIT =>
		PB_A_CH_2_BIT,
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_4_BIT =>
		PB_A_CH_4_BIT,
	MB_ADD_AQ2 =>
		MB_ADD_AQ2
	);

Page_16_11_04_1: ENTITY ALD_16_11_04_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_4_BIT =>
		PB_A_CH_4_BIT,
	PB_A_CH_NOT_2_BIT =>
		PB_A_CH_NOT_2_BIT,
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	MB_ADD_AQ4 =>
		MB_ADD_AQ4
	);

Page_16_11_05_1: ENTITY ALD_16_11_05_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_A_CH_1_BIT =>
		PB_A_CH_1_BIT,
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_4_BIT,
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_8_BIT,
	PB_A_CH_2_BIT =>
		PB_A_CH_2_BIT,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_4_BIT =>
		PB_A_CH_4_BIT,
	MB_ADD_AQ6 =>
		MB_ADD_AQ6
	);

Page_16_11_06_1: ENTITY ALD_16_11_06_1_A_CH_INPUT_TRANS_FOR_ADDER_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PB_A_CH_NOT_2_BIT =>
		PB_A_CH_NOT_2_BIT,
	PB_A_CH_8_BIT =>
		PB_A_CH_8_BIT,
	PB_A_CH_NOT_8_BIT =>
		PB_A_CH_NOT_8_BIT,
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PB_A_CH_2_BIT =>
		PB_A_CH_2_BIT,
	PB_A_CH_NOT_4_BIT =>
		PB_A_CH_NOT_4_BIT,
	PB_A_CH_NOT_1_BIT =>
		PB_A_CH_NOT_1_BIT,
	PB_A_CH_INSERT_PLUS_NINE =>
		PB_A_CH_INSERT_PLUS_NINE,
	MB_ADD_AQ8 =>
		MB_ADD_AQ8
	);

Page_16_12_01_1: ENTITY ALD_16_12_01_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_TRUE_ADD_B =>
		MS_TRUE_ADD_B,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_1_BIT,
	PS_COMP_ADD_B =>
		PS_COMP_ADD_B,
	PB_B_CH_1_BIT =>
		PB_B_CH_1_BIT,
	MS_B_CH_INSERT_PLUS_ZERO =>
		MS_B_CH_INSERT_PLUS_ZERO,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	MB_ADD_BB0 =>
		MB_ADD_BB0,
	PB_B_CH_INSERT_PLUS_ZERO =>
		PB_B_CH_INSERT_PLUS_ZERO,
	MB_ADD_BB1 =>
		MB_ADD_BB1
	);

Page_16_12_02_1: ENTITY ALD_16_12_02_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_8_BIT,
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_2_BIT,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_4_BIT,
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_8_BIT =>
		PB_B_CH_8_BIT,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_1_BIT,
	PB_B_CH_2_BIT =>
		PB_B_CH_2_BIT,
	PB_B_CH_INSERT_PLUS_ZERO =>
		PB_B_CH_INSERT_PLUS_ZERO,
	MB_ADD_BQ0 =>
		MB_ADD_BQ0
	);

Page_16_12_03_1: ENTITY ALD_16_12_03_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_8_BIT,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_4_BIT,
	PB_B_CH_1_BIT =>
		PB_B_CH_1_BIT,
	PB_B_CH_2_BIT =>
		PB_B_CH_2_BIT,
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_4_BIT =>
		PB_B_CH_4_BIT,
	MB_ADD_BQ2 =>
		MB_ADD_BQ2
	);

Page_16_12_04_1: ENTITY ALD_16_12_04_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_4_BIT =>
		PB_B_CH_4_BIT,
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_2_BIT,
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4
	);

Page_16_12_05_1: ENTITY ALD_16_12_05_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_1_BIT =>
		PB_B_CH_1_BIT,
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_4_BIT,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_8_BIT,
	PB_B_CH_2_BIT =>
		PB_B_CH_2_BIT,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_4_BIT =>
		PB_B_CH_4_BIT,
	MB_ADD_BQ6 =>
		MB_ADD_BQ6
	);

Page_16_12_06_1: ENTITY ALD_16_12_06_1_B_CH_INPUT_TRANSLATOR_FOR_ADD_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_TRUE_ADD_B =>
		PB_TRUE_ADD_B,
	PB_B_CH_NOT_2_BIT =>
		PB_B_CH_NOT_2_BIT,
	PB_B_CH_8_BIT =>
		PB_B_CH_8_BIT,
	PB_B_CH_NOT_8_BIT =>
		PB_B_CH_NOT_8_BIT,
	PB_COMP_ADD_B =>
		PB_COMP_ADD_B,
	PB_B_CH_NOT_4_BIT =>
		PB_B_CH_NOT_4_BIT,
	PB_B_CH_2_BIT =>
		PB_B_CH_2_BIT,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_1_BIT,
	MB_ADD_BQ8 =>
		MB_ADD_BQ8
	);

Page_16_13_01_1: ENTITY ALD_16_13_01_1_ADD_MATRIX_BINARY_CARRY_IN_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADD_AB0 =>
		MB_ADD_AB0,
	MB_ADD_BB0 =>
		MB_ADD_BB0,
	MB_NO_CARRY_LATCH =>
		MB_NO_CARRY_LATCH,
	MB_ADD_BB1 =>
		MB_ADD_BB1,
	MB_ADD_AB1 =>
		MB_ADD_AB1,
	MB_CARRY_LATCH =>
		MB_CARRY_LATCH,
	PB_AB0_DOT_BB0_DOT_NC =>
		PB_AB0_DOT_BB0_DOT_NC,
	PB_AB0_DOT_BB1_DOT_C =>
		PB_AB0_DOT_BB1_DOT_C,
	PB_AB1_DOT_BB0_DOT_C =>
		PB_AB1_DOT_BB0_DOT_C,
	PB_AB1_DOT_BB1_DOT_NC =>
		PB_AB1_DOT_BB1_DOT_NC,
	PB_AB0_DOT_BB1_DOT_NC =>
		PB_AB0_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB0_DOT_NC =>
		PB_AB1_DOT_BB0_DOT_NC,
	PB_AB0_DOT_BB0_DOT_C =>
		PB_AB0_DOT_BB0_DOT_C,
	PB_AB1_DOT_BB1_DOT_C =>
		PB_AB1_DOT_BB1_DOT_C
	);

Page_16_13_02_1: ENTITY ALD_16_13_02_1_ADDER_MARIX_Q0_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADD_AQ0 =>
		MB_ADD_AQ0,
	MB_ADD_BQ0 =>
		MB_ADD_BQ0,
	MB_ADD_AQ2 =>
		MB_ADD_AQ2,
	MB_ADD_BQ8 =>
		MB_ADD_BQ8,
	MB_ADD_AQ4 =>
		MB_ADD_AQ4,
	MB_ADD_BQ6 =>
		MB_ADD_BQ6,
	MB_ADD_AQ6 =>
		MB_ADD_AQ6,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4,
	MB_ADD_AQ8 =>
		MB_ADD_AQ8,
	MB_ADD_BQ2 =>
		MB_ADD_BQ2,
	PB_ADD_AQ0_DOT_BQ0 =>
		PB_ADD_AQ0_DOT_BQ0,
	PB_ADD_BQ0 =>
		PB_ADD_BQ0,
	PB_ADD_AQ2_DOT_BQ8 =>
		PB_ADD_AQ2_DOT_BQ8,
	MB_ADDER_MX_Q0 =>
		MB_ADDER_MX_Q0,
	PB_ADD_AQ4_DOT_BQ6 =>
		PB_ADD_AQ4_DOT_BQ6,
	PB_ADD_BQ4 =>
		PB_ADD_BQ4,
	PB_ADD_AQ6_DOT_BQ4 =>
		PB_ADD_AQ6_DOT_BQ4,
	PB_ADD_AQ8_DOT_BQ2 =>
		PB_ADD_AQ8_DOT_BQ2
	);

Page_16_13_03_1: ENTITY ALD_16_13_03_1_ADDER_MATRIX_Q2_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADD_AQ0 =>
		MB_ADD_AQ0,
	MB_ADD_BQ2 =>
		MB_ADD_BQ2,
	MB_ADD_AQ2 =>
		MB_ADD_AQ2,
	MB_ADD_BQ0 =>
		MB_ADD_BQ0,
	MB_ADD_AQ4 =>
		MB_ADD_AQ4,
	MB_ADD_BQ8 =>
		MB_ADD_BQ8,
	MB_ADD_AQ6 =>
		MB_ADD_AQ6,
	MB_ADD_BQ6 =>
		MB_ADD_BQ6,
	MB_ADD_AQ8 =>
		MB_ADD_AQ8,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4,
	PB_ADD_AQ0_DOT_BQ2 =>
		PB_ADD_AQ0_DOT_BQ2,
	PB_ADD_AQ2_DOT_BQ0 =>
		PB_ADD_AQ2_DOT_BQ0,
	MB_ADDER_MX_Q2 =>
		MB_ADDER_MX_Q2,
	PB_ADD_AQ4_DOT_BQ8 =>
		PB_ADD_AQ4_DOT_BQ8,
	PB_ADD_AQ6_DOT_BQ6 =>
		PB_ADD_AQ6_DOT_BQ6,
	PB_ADD_AQ8_DOT_BQ4 =>
		PB_ADD_AQ8_DOT_BQ4
	);

Page_16_13_04_1: ENTITY ALD_16_13_04_1_ADDER_MATRIX_Q4_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADD_AQ0 =>
		MB_ADD_AQ0,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4,
	MB_ADD_AQ2 =>
		MB_ADD_AQ2,
	MB_ADD_BQ2 =>
		MB_ADD_BQ2,
	MB_ADD_AQ4 =>
		MB_ADD_AQ4,
	MB_ADD_BQ0 =>
		MB_ADD_BQ0,
	MB_ADD_AQ6 =>
		MB_ADD_AQ6,
	MB_ADD_BQ8 =>
		MB_ADD_BQ8,
	MB_ADD_AQ8 =>
		MB_ADD_AQ8,
	MB_ADD_BQ6 =>
		MB_ADD_BQ6,
	PB_ADD_AQ0_DOT_BQ4 =>
		PB_ADD_AQ0_DOT_BQ4,
	PB_ADD_AQ2_DOT_BQ2 =>
		PB_ADD_AQ2_DOT_BQ2,
	MB_ADDER_MX_Q4 =>
		MB_ADDER_MX_Q4,
	PB_ADD_AQ4_DOT_BQ0 =>
		PB_ADD_AQ4_DOT_BQ0,
	PB_ADD_AQ6_DOT_BQ8 =>
		PB_ADD_AQ6_DOT_BQ8,
	PB_ADD_BQ8 =>
		PB_ADD_BQ8,
	PB_ADD_AQ8_DOT_BQ6 =>
		PB_ADD_AQ8_DOT_BQ6
	);

Page_16_13_05_1: ENTITY ALD_16_13_05_1_ADDER_MATRIX_Q6_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADD_AQ0 =>
		MB_ADD_AQ0,
	MB_ADD_BQ6 =>
		MB_ADD_BQ6,
	MB_ADD_AQ2 =>
		MB_ADD_AQ2,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4,
	MB_ADD_AQ4 =>
		MB_ADD_AQ4,
	MB_ADD_BQ2 =>
		MB_ADD_BQ2,
	MB_ADD_AQ6 =>
		MB_ADD_AQ6,
	MB_ADD_BQ0 =>
		MB_ADD_BQ0,
	MB_ADD_AQ8 =>
		MB_ADD_AQ8,
	MB_ADD_BQ8 =>
		MB_ADD_BQ8,
	PB_ADD_AQ0_DOT_BQ6 =>
		PB_ADD_AQ0_DOT_BQ6,
	PB_ADD_AQ2_DOT_BQ4 =>
		PB_ADD_AQ2_DOT_BQ4,
	MB_ADDER_MX_Q6 =>
		MB_ADDER_MX_Q6,
	PB_ADD_AQ4_DOT_BQ2 =>
		PB_ADD_AQ4_DOT_BQ2,
	PB_ADD_AQ6_DOT_BQ0 =>
		PB_ADD_AQ6_DOT_BQ0,
	PB_ADD_AQ8_DOT_BQ8 =>
		PB_ADD_AQ8_DOT_BQ8
	);

Page_16_13_06_1: ENTITY ALD_16_13_06_1_ADDER_MATRIX_Q8_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADD_AQ0 =>
		MB_ADD_AQ0,
	MB_ADD_BQ8 =>
		MB_ADD_BQ8,
	MB_ADD_AQ2 =>
		MB_ADD_AQ2,
	MB_ADD_BQ6 =>
		MB_ADD_BQ6,
	MB_ADD_AQ4 =>
		MB_ADD_AQ4,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4,
	MB_ADD_AQ6 =>
		MB_ADD_AQ6,
	MB_ADD_BQ2 =>
		MB_ADD_BQ2,
	MB_ADD_AQ8 =>
		MB_ADD_AQ8,
	MB_ADD_BQ0 =>
		MB_ADD_BQ0,
	PS_ADDER_MX_Q8 =>
		PS_ADDER_MX_Q8,
	MB_ADDER_MX_Q8 =>
		MB_ADDER_MX_Q8
	);

Page_16_13_07_1: ENTITY ALD_16_13_07_1_ADD_MX_CARRY_NO_CARRY_OUT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_ADD_AQ0_DOT_BQ0 =>
		PB_ADD_AQ0_DOT_BQ0,
	PB_ADD_AQ0_DOT_BQ2 =>
		PB_ADD_AQ0_DOT_BQ2,
	PB_ADD_AQ2_DOT_BQ0 =>
		PB_ADD_AQ2_DOT_BQ0,
	PB_ADD_AQ0_DOT_BQ4 =>
		PB_ADD_AQ0_DOT_BQ4,
	PB_ADD_AQ2_DOT_BQ2 =>
		PB_ADD_AQ2_DOT_BQ2,
	PB_ADD_AQ4_DOT_BQ2 =>
		PB_ADD_AQ4_DOT_BQ2,
	PB_ADD_AQ6_DOT_BQ0 =>
		PB_ADD_AQ6_DOT_BQ0,
	PB_ADD_AQ2_DOT_BQ4 =>
		PB_ADD_AQ2_DOT_BQ4,
	PB_ADD_AQ0_DOT_BQ6 =>
		PB_ADD_AQ0_DOT_BQ6,
	PB_ADD_AQ8_DOT_BQ8 =>
		PB_ADD_AQ8_DOT_BQ8,
	PB_ADD_AQ8_DOT_BQ6 =>
		PB_ADD_AQ8_DOT_BQ6,
	PB_ADD_AQ6_DOT_BQ8 =>
		PB_ADD_AQ6_DOT_BQ8,
	PB_ADD_AQ8_DOT_BQ4 =>
		PB_ADD_AQ8_DOT_BQ4,
	PB_ADD_AQ6_DOT_BQ6 =>
		PB_ADD_AQ6_DOT_BQ6,
	PB_ADD_AQ4_DOT_BQ8 =>
		PB_ADD_AQ4_DOT_BQ8,
	PB_ADD_AQ8_DOT_BQ2 =>
		PB_ADD_AQ8_DOT_BQ2,
	PB_ADD_AQ6_DOT_BQ4 =>
		PB_ADD_AQ6_DOT_BQ4,
	PB_ADD_AQ4_DOT_BQ6 =>
		PB_ADD_AQ4_DOT_BQ6,
	PB_ADD_AQ2_DOT_BQ8 =>
		PB_ADD_AQ2_DOT_BQ8,
	PB_ADD_AQ4_DOT_BQ0 =>
		PB_ADD_AQ4_DOT_BQ0,
	MB_ADDER_MX_NO_CARRY_OUT =>
		MB_ADDER_MX_NO_CARRY_OUT,
	PS_ADDER_MX_NO_CARRY_OUT =>
		PS_ADDER_MX_NO_CARRY_OUT,
	MB_ADDER_MX_CARRY_OUT =>
		MB_ADDER_MX_CARRY_OUT,
	PS_ADDER_MX_CARRY_OUT =>
		PS_ADDER_MX_CARRY_OUT
	);

Page_16_14_01_1: ENTITY ALD_16_14_01_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_AB0_DOT_BB0_DOT_NC =>
		PB_AB0_DOT_BB0_DOT_NC,
	PB_AB1_DOT_BB1_DOT_C =>
		PB_AB1_DOT_BB1_DOT_C,
	PB_AB0_DOT_BB0_DOT_C =>
		PB_AB0_DOT_BB0_DOT_C,
	PB_AB0_DOT_BB1_DOT_NC =>
		PB_AB0_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB0_DOT_NC =>
		PB_AB1_DOT_BB0_DOT_NC,
	PB_AB0_DOT_BB1_DOT_C =>
		PB_AB0_DOT_BB1_DOT_C,
	PB_AB1_DOT_BB1_DOT_NC =>
		PB_AB1_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB0_DOT_C =>
		PB_AB1_DOT_BB0_DOT_C,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	PS_B3_SHIFT =>
		PS_B3_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	PS_B1_SHIFT =>
		PS_B1_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	PS_B2_SHIFT =>
		PS_B2_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT
	);

Page_16_14_02_1: ENTITY ALD_16_14_02_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_AB0_DOT_BB0_DOT_NC =>
		PB_AB0_DOT_BB0_DOT_NC,
	PB_AB0_DOT_BB1_DOT_C =>
		PB_AB0_DOT_BB1_DOT_C,
	PB_AB1_DOT_BB0_DOT_C =>
		PB_AB1_DOT_BB0_DOT_C,
	PB_AB1_DOT_BB1_DOT_NC =>
		PB_AB1_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB1_DOT_C =>
		PB_AB1_DOT_BB1_DOT_C,
	PB_AB0_DOT_BB0_DOT_C =>
		PB_AB0_DOT_BB0_DOT_C,
	PB_AB0_DOT_BB1_DOT_NC =>
		PB_AB0_DOT_BB1_DOT_NC,
	PB_AB1_DOT_BB0_DOT_NC =>
		PB_AB1_DOT_BB0_DOT_NC,
	PB_ADDER_OUT_NOT_1_BIT =>
		PB_ADDER_OUT_NOT_1_BIT,
	MB_ADDER_OUT_NOT_1_BIT =>
		MB_ADDER_OUT_NOT_1_BIT,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	PB_ADDER_OUT_1_BIT =>
		PB_ADDER_OUT_1_BIT,
	MB_ADDER_OUT_1_BIT =>
		MB_ADDER_OUT_1_BIT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT
	);

Page_16_14_03_1: ENTITY ALD_16_14_03_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADDER_MX_Q0 =>
		MB_ADDER_MX_Q0,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	MB_ADDER_OUT_NOT_1_BIT =>
		MB_ADDER_OUT_NOT_1_BIT,
	MB_ADDER_MX_Q2 =>
		MB_ADDER_MX_Q2,
	MB_ADDER_OUT_1_BIT =>
		MB_ADDER_OUT_1_BIT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	PB_Q0_DOT_ANY_SHIFT =>
		PB_Q0_DOT_ANY_SHIFT,
	PB_Q0_DOT_B0_SHIFT =>
		PB_Q0_DOT_B0_SHIFT,
	PB_Q0_DOT_B1_SHIFT =>
		PB_Q0_DOT_B1_SHIFT,
	PB_Q0_DOT_B2_SHIFT =>
		PB_Q0_DOT_B2_SHIFT,
	PB_Q0_DOT_B3_SHIFT =>
		PB_Q0_DOT_B3_SHIFT,
	PB_Q2_DOT_B0_OR_B2_SHIFT =>
		PB_Q2_DOT_B0_OR_B2_SHIFT,
	PB_Q2_DOT_B1_OR_B3_SHIFT =>
		PB_Q2_DOT_B1_OR_B3_SHIFT,
	PB_Q2_DOT_B0_OR_B1_SHIFT =>
		PB_Q2_DOT_B0_OR_B1_SHIFT,
	PB_Q2_DOT_B2_OR_B3_SHIFT =>
		PB_Q2_DOT_B2_OR_B3_SHIFT
	);

Page_16_14_04_1: ENTITY ALD_16_14_04_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADDER_MX_Q4 =>
		MB_ADDER_MX_Q4,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	PB_Q4_DOT_ANY_SHIFT =>
		PB_Q4_DOT_ANY_SHIFT,
	PB_Q4_DOT_B0_SHIFT =>
		PB_Q4_DOT_B0_SHIFT,
	PB_Q4_DOT_B1_SHIFT =>
		PB_Q4_DOT_B1_SHIFT,
	PB_Q4_DOT_B2_SHIFT =>
		PB_Q4_DOT_B2_SHIFT,
	PB_Q4_DOT_B3_SHIFT =>
		PB_Q4_DOT_B3_SHIFT
	);

Page_16_14_05_1: ENTITY ALD_16_14_05_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_ADDER_MX_Q6 =>
		MB_ADDER_MX_Q6,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	PB_Q6_DOT_B0_SHIFT =>
		PB_Q6_DOT_B0_SHIFT,
	PB_Q6_DOT_B1_SHIFT =>
		PB_Q6_DOT_B1_SHIFT,
	PB_Q6_DOT_B2_SHIFT =>
		PB_Q6_DOT_B2_SHIFT,
	PB_Q6_DOT_B3_SHIFT =>
		PB_Q6_DOT_B3_SHIFT,
	PB_Q6_DOT_B0_OR_B1_SHIFT =>
		PB_Q6_DOT_B0_OR_B1_SHIFT,
	PB_Q6_DOT_B2_OR_B3_SHIFT =>
		PB_Q6_DOT_B2_OR_B3_SHIFT
	);

Page_16_14_06_1: ENTITY ALD_16_14_06_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT,
	MB_ADDER_MX_NO_CARRY_OUT =>
		MB_ADDER_MX_NO_CARRY_OUT,
	MB_ADDER_MX_Q8 =>
		MB_ADDER_MX_Q8,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	MB_ADDER_MX_CARRY_OUT =>
		MB_ADDER_MX_CARRY_OUT,
	PB_Q8_DOT_B0_SHIFT =>
		PB_Q8_DOT_B0_SHIFT,
	PB_Q8_DOT_B1_SHIFT =>
		PB_Q8_DOT_B1_SHIFT,
	PB_Q8_DOT_B2_SHIFT =>
		PB_Q8_DOT_B2_SHIFT,
	PB_Q8_DOT_B3_SHIFT =>
		PB_Q8_DOT_B3_SHIFT,
	PS_ADDER_NO_CARRY =>
		PS_ADDER_NO_CARRY,
	PB_ADDER_NO_CARRY =>
		PB_ADDER_NO_CARRY,
	PB_Q8_DOT_B0_OR_B1_SHIFT =>
		PB_Q8_DOT_B0_OR_B1_SHIFT,
	PS_ADDER_CARRY =>
		PS_ADDER_CARRY,
	PB_ADDER_CARRY =>
		PB_ADDER_CARRY,
	PB_Q8_DOT_B2_OR_B3_SHIFT =>
		PB_Q8_DOT_B2_OR_B3_SHIFT,
	LAMP_15A1C11 =>
		LAMP_15A1C11
	);

Page_16_14_07_1: ENTITY ALD_16_14_07_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_Q0_DOT_B1_SHIFT =>
		PB_Q0_DOT_B1_SHIFT,
	PB_Q2_DOT_B2_OR_B3_SHIFT =>
		PB_Q2_DOT_B2_OR_B3_SHIFT,
	PB_Q4_DOT_B0_SHIFT =>
		PB_Q4_DOT_B0_SHIFT,
	PB_Q4_DOT_B1_SHIFT =>
		PB_Q4_DOT_B1_SHIFT,
	PB_Q6_DOT_B2_OR_B3_SHIFT =>
		PB_Q6_DOT_B2_OR_B3_SHIFT,
	PB_Q8_DOT_B3_SHIFT =>
		PB_Q8_DOT_B3_SHIFT,
	PB_Q8_DOT_B0_OR_B1_SHIFT =>
		PB_Q8_DOT_B0_OR_B1_SHIFT,
	PB_Q0_DOT_B0_SHIFT =>
		PB_Q0_DOT_B0_SHIFT,
	PB_Q0_DOT_B2_SHIFT =>
		PB_Q0_DOT_B2_SHIFT,
	PB_Q0_DOT_B3_SHIFT =>
		PB_Q0_DOT_B3_SHIFT,
	PB_Q2_DOT_B0_OR_B1_SHIFT =>
		PB_Q2_DOT_B0_OR_B1_SHIFT,
	PB_Q4_DOT_B2_SHIFT =>
		PB_Q4_DOT_B2_SHIFT,
	PB_Q4_DOT_B3_SHIFT =>
		PB_Q4_DOT_B3_SHIFT,
	PB_Q6_DOT_B0_OR_B1_SHIFT =>
		PB_Q6_DOT_B0_OR_B1_SHIFT,
	PB_Q8_DOT_B2_SHIFT =>
		PB_Q8_DOT_B2_SHIFT,
	PB_ADDER_OUT_NOT_2_BIT =>
		PB_ADDER_OUT_NOT_2_BIT,
	PB_ADDER_OUT_2_BIT =>
		PB_ADDER_OUT_2_BIT
	);

Page_16_14_08_1: ENTITY ALD_16_14_08_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_Q0_DOT_ANY_SHIFT =>
		PB_Q0_DOT_ANY_SHIFT,
	PB_Q2_DOT_B0_OR_B1_SHIFT =>
		PB_Q2_DOT_B0_OR_B1_SHIFT,
	PB_Q6_DOT_B2_OR_B3_SHIFT =>
		PB_Q6_DOT_B2_OR_B3_SHIFT,
	PB_Q8_DOT_B0_SHIFT =>
		PB_Q8_DOT_B0_SHIFT,
	PB_Q8_DOT_B1_SHIFT =>
		PB_Q8_DOT_B1_SHIFT,
	PB_Q8_DOT_B2_OR_B3_SHIFT =>
		PB_Q8_DOT_B2_OR_B3_SHIFT,
	PB_Q2_DOT_B2_OR_B3_SHIFT =>
		PB_Q2_DOT_B2_OR_B3_SHIFT,
	PB_Q4_DOT_ANY_SHIFT =>
		PB_Q4_DOT_ANY_SHIFT,
	PB_Q6_DOT_B0_OR_B1_SHIFT =>
		PB_Q6_DOT_B0_OR_B1_SHIFT,
	PB_ADDER_OUT_NOT_4_BIT =>
		PB_ADDER_OUT_NOT_4_BIT,
	PB_ADDER_OUT_4_BIT =>
		PB_ADDER_OUT_4_BIT
	);

Page_16_14_09_1: ENTITY ALD_16_14_09_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_Q0_DOT_B2_SHIFT =>
		PB_Q0_DOT_B2_SHIFT,
	PB_Q0_DOT_B1_SHIFT =>
		PB_Q0_DOT_B1_SHIFT,
	PB_Q2_DOT_B0_OR_B1_SHIFT =>
		PB_Q2_DOT_B0_OR_B1_SHIFT,
	PB_Q2_DOT_B2_OR_B3_SHIFT =>
		PB_Q2_DOT_B2_OR_B3_SHIFT,
	PB_Q0_DOT_B3_SHIFT =>
		PB_Q0_DOT_B3_SHIFT,
	PB_Q4_DOT_ANY_SHIFT =>
		PB_Q4_DOT_ANY_SHIFT,
	PB_Q6_DOT_B0_OR_B1_SHIFT =>
		PB_Q6_DOT_B0_OR_B1_SHIFT,
	PB_Q8_DOT_B3_SHIFT =>
		PB_Q8_DOT_B3_SHIFT,
	PB_Q0_DOT_B0_SHIFT =>
		PB_Q0_DOT_B0_SHIFT,
	PB_Q6_DOT_B2_OR_B3_SHIFT =>
		PB_Q6_DOT_B2_OR_B3_SHIFT,
	PB_Q8_DOT_B2_SHIFT =>
		PB_Q8_DOT_B2_SHIFT,
	PB_Q8_DOT_B0_OR_B1_SHIFT =>
		PB_Q8_DOT_B0_OR_B1_SHIFT,
	PB_ADDER_OUT_NOT_8_BIT =>
		PB_ADDER_OUT_NOT_8_BIT,
	PB_ADDER_OUT_8_BIT =>
		PB_ADDER_OUT_8_BIT
	);

Page_16_14_10_1: ENTITY ALD_16_14_10_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_Q0_DOT_B1_SHIFT =>
		PB_Q0_DOT_B1_SHIFT,
	PB_Q0_DOT_B2_SHIFT =>
		PB_Q0_DOT_B2_SHIFT,
	PB_Q2_DOT_B0_OR_B2_SHIFT =>
		PB_Q2_DOT_B0_OR_B2_SHIFT,
	PB_Q4_DOT_B0_SHIFT =>
		PB_Q4_DOT_B0_SHIFT,
	PB_Q4_DOT_B3_SHIFT =>
		PB_Q4_DOT_B3_SHIFT,
	PB_Q6_DOT_B1_SHIFT =>
		PB_Q6_DOT_B1_SHIFT,
	PB_Q6_DOT_B2_SHIFT =>
		PB_Q6_DOT_B2_SHIFT,
	PB_Q8_DOT_B0_SHIFT =>
		PB_Q8_DOT_B0_SHIFT,
	PB_Q8_DOT_B3_SHIFT =>
		PB_Q8_DOT_B3_SHIFT,
	PB_Q0_DOT_B0_SHIFT =>
		PB_Q0_DOT_B0_SHIFT,
	PB_Q2_DOT_B1_OR_B3_SHIFT =>
		PB_Q2_DOT_B1_OR_B3_SHIFT,
	PB_Q0_DOT_B3_SHIFT =>
		PB_Q0_DOT_B3_SHIFT,
	PB_Q4_DOT_B1_SHIFT =>
		PB_Q4_DOT_B1_SHIFT,
	PB_Q4_DOT_B2_SHIFT =>
		PB_Q4_DOT_B2_SHIFT,
	PB_Q6_DOT_B0_SHIFT =>
		PB_Q6_DOT_B0_SHIFT,
	PB_Q6_DOT_B3_SHIFT =>
		PB_Q6_DOT_B3_SHIFT,
	PB_Q8_DOT_B1_SHIFT =>
		PB_Q8_DOT_B1_SHIFT,
	PB_Q8_DOT_B2_SHIFT =>
		PB_Q8_DOT_B2_SHIFT,
	PB_ADDER_OUT_NOT_C_BIT =>
		PB_ADDER_OUT_NOT_C_BIT,
	PB_ADDER_OUT_C_BIT =>
		PB_ADDER_OUT_C_BIT
	);

Page_16_14_11_1: ENTITY ALD_16_14_11_1_0_BALANCE_INDICAT_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE =>
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B,
	MS_B_CH_INSERT_PLUS_ZERO =>
		MS_B_CH_INSERT_PLUS_ZERO,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_1_BIT,
	PS_NOT_ZR_BAL_LATCH =>
		PS_NOT_ZR_BAL_LATCH,
	MS_NOT_ZR_BAL_LATCH =>
		MS_NOT_ZR_BAL_LATCH
	);

Page_16_14_12_1: ENTITY ALD_16_14_12_1_0_BALANCE_INDICAT_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE =>
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B,
	MS_B_CH_INSERT_PLUS_ZERO =>
		MS_B_CH_INSERT_PLUS_ZERO,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_1_BIT,
	MS_ZR_BAL_LATCH =>
		MS_ZR_BAL_LATCH,
	PS_ZR_BAL_LATCH =>
		PS_ZR_BAL_LATCH,
	LAMP_15A1K12 =>
		LAMP_15A1K12
	);

Page_16_16_01_1: ENTITY ALD_16_16_01_1_SIGN_CONT_CHAN_SIGNS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_A_BIT =>
		PB_B_CH_NOT_A_BIT,
	PB_B_CH_A_BIT =>
		PB_B_CH_A_BIT,
	PB_B_CH_B_BIT =>
		PB_B_CH_B_BIT,
	PB_A_CH_NOT_A_BIT =>
		PB_A_CH_NOT_A_BIT,
	PB_A_CH_A_BIT =>
		PB_A_CH_A_BIT,
	PB_A_CH_B_BIT =>
		PB_A_CH_B_BIT,
	PB_B_CH_MINUS =>
		PB_B_CH_MINUS,
	PS_B_CH_PLUS =>
		PS_B_CH_PLUS,
	PS_B_CH_MINUS =>
		PS_B_CH_MINUS,
	PB_B_CH_PLUS =>
		PB_B_CH_PLUS,
	PB_A_CH_MINUS =>
		PB_A_CH_MINUS,
	PS_A_CH_MINUS =>
		PS_A_CH_MINUS,
	PS_A_CH_PLUS =>
		PS_A_CH_PLUS,
	PB_A_CH_PLUS =>
		PB_A_CH_PLUS
	);

Page_16_16_04_1: ENTITY ALD_16_16_04_1_SIGN_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	MS_1401_MINUS_SIGN =>
		MS_1401_MINUS_SIGN,
	PS_B_CH_MINUS =>
		PS_B_CH_MINUS,
	PS_A_CH_MINUS =>
		PS_A_CH_MINUS,
	PS_B_CH_PLUS =>
		PS_B_CH_PLUS,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MB_MPLY_DOT_MQ_DOT_B_DOT_1 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_1,
	MS_DIV_DOT_U_DOT_B_DOT_BB_DOT_T =>
		MS_DIV_DOT_U_DOT_B_DOT_BB_DOT_T,
	PS_A_CH_PLUS =>
		PS_A_CH_PLUS,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_E_OR_Z_OP_CODES =>
		PS_E_OR_Z_OP_CODES,
	MS_1401_PLUS_SIGN =>
		MS_1401_PLUS_SIGN,
	PS_MINUS_SIGN_LATCH =>
		PS_MINUS_SIGN_LATCH,
	PS_PLUS_SIGN_LATCH =>
		PS_PLUS_SIGN_LATCH
	);

Page_16_16_06_1: ENTITY ALD_16_16_06_1_SIGN_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_MINUS =>
		PB_B_CH_MINUS,
	PB_USE_B_CH_SIGN =>
		PB_USE_B_CH_SIGN,
	PB_B_CH_PLUS =>
		PB_B_CH_PLUS,
	PB_USE_INV_B_CH_SIGN =>
		PB_USE_INV_B_CH_SIGN,
	MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED =>
		MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED,
	PS_A_CH_MINUS =>
		PS_A_CH_MINUS,
	PS_USE_A_CH_SIGN =>
		PS_USE_A_CH_SIGN,
	PS_A_CH_PLUS =>
		PS_A_CH_PLUS,
	PS_USE_INV_A_CH_SIGN =>
		PS_USE_INV_A_CH_SIGN,
	PS_MINUS_SIGN_LATCH =>
		PS_MINUS_SIGN_LATCH,
	PS_USE_SIGN_LATCH =>
		PS_USE_SIGN_LATCH,
	MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED =>
		MB_B_CH_MIN_OR_INV_PLUS_SIGN_GATED,
	MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED =>
		MB_B_MN_OR_IN_PL_OR_PL_OR_INV_MN_GATED,
	MS_A_CH_MINUS_SIGN_GATED =>
		MS_A_CH_MINUS_SIGN_GATED,
	MS_A_CH_INV_PLUS_SIGN_GATED =>
		MS_A_CH_INV_PLUS_SIGN_GATED,
	MS_MINUS_SIGN_GATED =>
		MS_MINUS_SIGN_GATED
	);

Page_16_16_07_1: ENTITY ALD_16_16_07_1_SIGN_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_PLUS =>
		PB_B_CH_PLUS,
	PB_USE_B_CH_SIGN =>
		PB_USE_B_CH_SIGN,
	PB_B_CH_MINUS =>
		PB_B_CH_MINUS,
	PB_USE_INV_B_CH_SIGN =>
		PB_USE_INV_B_CH_SIGN,
	PS_A_CH_PLUS =>
		PS_A_CH_PLUS,
	PS_USE_A_CH_SIGN =>
		PS_USE_A_CH_SIGN,
	PS_A_CH_MINUS =>
		PS_A_CH_MINUS,
	PS_USE_INV_A_CH_SIGN =>
		PS_USE_INV_A_CH_SIGN,
	PS_PLUS_SIGN_LATCH =>
		PS_PLUS_SIGN_LATCH,
	PS_USE_SIGN_LATCH =>
		PS_USE_SIGN_LATCH,
	MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED =>
		MB_B_CH_PLU_OR_INV_MIN_SIGN_GATED,
	MS_A_CH_PLUS_SIGN_GATED =>
		MS_A_CH_PLUS_SIGN_GATED,
	MS_A_CH_INV_MINUS_SIGN_GTD =>
		MS_A_CH_INV_MINUS_SIGN_GTD,
	MS_PLUS_SIGN_LATCH_GATED =>
		MS_PLUS_SIGN_LATCH_GATED
	);

Page_16_17_01_1: ENTITY ALD_16_17_01_1_ADD_ZONES_GROUPING_A_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1,
	MS_A_CH_PLUS_SIGN_GATED =>
		MS_A_CH_PLUS_SIGN_GATED,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,
	MS_MINUS_SIGN_GATED =>
		MS_MINUS_SIGN_GATED,
	MS_A_CH_INV_PLUS_SIGN_GATED =>
		MS_A_CH_INV_PLUS_SIGN_GATED,
	MS_A_CH_MINUS_SIGN_GATED =>
		MS_A_CH_MINUS_SIGN_GATED,
	PS_ASM_CH_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_A_BIT_STAR_ADDER_ZONES,
	PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES
	);

Page_16_17_02_1: ENTITY ALD_16_17_02_1_ADD_ZONES_GROUPING_B_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2,
	MS_A_CH_MINUS_SIGN_GATED =>
		MS_A_CH_MINUS_SIGN_GATED,
	MS_A_CH_INV_PLUS_SIGN_GATED =>
		MS_A_CH_INV_PLUS_SIGN_GATED,
	MS_MINUS_SIGN_GATED =>
		MS_MINUS_SIGN_GATED,
	MS_A_CH_PLUS_SIGN_GATED =>
		MS_A_CH_PLUS_SIGN_GATED,
	MS_A_CH_INV_MINUS_SIGN_GTD =>
		MS_A_CH_INV_MINUS_SIGN_GTD,
	MS_PLUS_SIGN_LATCH_GATED =>
		MS_PLUS_SIGN_LATCH_GATED,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2,
	PS_ASM_CH_B_BIT_STAR_ADDER_ZONES =>
		PS_ASM_CH_B_BIT_STAR_ADDER_ZONES,
	PS_ADDER_ZONES_NOT_B_BIT =>
		PS_ADDER_ZONES_NOT_B_BIT
	);

Page_16_17_03_1: ENTITY ALD_16_17_03_1_ADD_ZONES_GROUPING_C_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_1,
	MS_ZONE_ADDER_A_DOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_B_DOT_C_2,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,
	MS_A_CH_PLUS_SIGN_GATED =>
		MS_A_CH_PLUS_SIGN_GATED,
	MS_A_CH_INV_MINUS_SIGN_GTD =>
		MS_A_CH_INV_MINUS_SIGN_GTD,
	MS_PLUS_SIGN_LATCH_GATED =>
		MS_PLUS_SIGN_LATCH_GATED,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,
	MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2 =>
		MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2,
	MS_A_CH_MINUS_SIGN_GATED =>
		MS_A_CH_MINUS_SIGN_GATED,
	MS_A_CH_INV_PLUS_SIGN_GATED =>
		MS_A_CH_INV_PLUS_SIGN_GATED,
	MS_MINUS_SIGN_GATED =>
		MS_MINUS_SIGN_GATED,
	PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN =>
		PS_ASM_CH_ZONE_C_BIT_STAR_ADDER_ZN,
	PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN =>
		PS_ASM_CH_NOT_ZN_C_BIT_STAR_ADD_ZN
	);

Page_16_20_02_1: ENTITY ALD_16_20_02_1_ADD_SUBT_RST_ADD_RESET_SUBT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_BODY_OR_EXTENSION =>
		PS_BODY_OR_EXTENSION,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	PS_RESET_TYPE_OP_CODES =>
		PS_RESET_TYPE_OP_CODES,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	PS_RESET_ADD_OP_CODE =>
		PS_RESET_ADD_OP_CODE,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_RESET_SUBT_OP_CODE =>
		PS_RESET_SUBT_OP_CODE,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	MS_B_CH_INSERT_PLUS_ZERO =>
		MS_B_CH_INSERT_PLUS_ZERO,
	MS_RA_OR_RS_DOT_1_DOT_B_DOT_X_OR_Y =>
		MS_RA_OR_RS_DOT_1_DOT_B_DOT_X_OR_Y,
	MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW =>
		MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW,
	MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE =>
		MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE,
	MS_RA_DOT_U_DOT_B =>
		MS_RA_DOT_U_DOT_B,
	MS_RS_DOT_U_DOT_B =>
		MS_RS_DOT_U_DOT_B,
	MS_RA_OR_RS_DOT_B_DOT_NOT_1401 =>
		MS_RA_OR_RS_DOT_B_DOT_NOT_1401
	);

Page_16_20_03_1: ENTITY ALD_16_20_03_1_ADD_SUBT_RESET_AND_SUB_CTRLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADD_TYPE_OP_CODES =>
		PS_ADD_TYPE_OP_CODES,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PB_A_CH_NOT_WM_BIT =>
		PB_A_CH_NOT_WM_BIT,
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_WM_BIT,
	PB_A_CH_WM_BIT =>
		PB_A_CH_WM_BIT,
	PS_TRUE_LATCH =>
		PS_TRUE_LATCH,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_UNITS_OR_BODY_LATCH =>
		PS_UNITS_OR_BODY_LATCH,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_RESET_TYPE_OP_CODES =>
		PS_RESET_TYPE_OP_CODES,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW,
	MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW,
	MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW,
	MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_T_DOT_X =>
		MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_T_DOT_X,
	MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_U_OR_Y =>
		MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_U_OR_Y,
	MS_RA_OR_RS_DOT_B_DOT_U_OR_Y_DOT_1401 =>
		MS_RA_OR_RS_DOT_B_DOT_U_OR_Y_DOT_1401,
	MS_RA_OR_RS_DOT_B_DOT_X_DOT_1401 =>
		MS_RA_OR_RS_DOT_B_DOT_X_DOT_1401
	);

Page_16_20_04_1: ENTITY ALD_16_20_04_1_ADD_OR_SUBTRACT_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADD_OR_SUBT_OP_CODES =>
		PS_ADD_OR_SUBT_OP_CODES,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_TRUE_LATCH =>
		PS_TRUE_LATCH,
	PB_ADDER_NO_CARRY =>
		PB_ADDER_NO_CARRY,
	PB_ADDER_CARRY =>
		PB_ADDER_CARRY,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_BODY_OR_EXTENSION =>
		PS_BODY_OR_EXTENSION,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_A_OR_S_DOT_B_CYCLE =>
		PS_A_OR_S_DOT_B_CYCLE,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC,
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC,
	MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_U_DOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_U_DOT_1401,
	MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_Y_OR_X_DOT_1401
	);

Page_16_20_05_1: ENTITY ALD_16_20_05_1_ADD_OR_SUBTRACT_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_COMPLEMENT_LATCH =>
		PS_COMPLEMENT_LATCH,
	PB_ADDER_NO_CARRY =>
		PB_ADDER_NO_CARRY,
	PB_ADDER_CARRY =>
		PB_ADDER_CARRY,
	PS_A_OR_S_DOT_B_CYCLE =>
		PS_A_OR_S_DOT_B_CYCLE,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_BODY_OR_EXTENSION =>
		PS_BODY_OR_EXTENSION,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_WM_BIT,
	PB_COMPLEMENT_LATCH =>
		PB_COMPLEMENT_LATCH,
	PB_1401_MODE =>
		PB_1401_MODE,
	MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,
	MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC,
	MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401,
	MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_X =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_X,
	MS_A_OR_S_DOT_B_DOT_Y_OR_X =>
		MS_A_OR_S_DOT_B_DOT_Y_OR_X,
	MS_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_NOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_NOT_1401,
	MB_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_S_OR_NOT_BW_DOT_1401 =>
		MB_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_S_OR_NOT_BW_DOT_1401
	);

Page_16_20_06_1: ENTITY ALD_16_20_06_1_ADD_OR_SUBTRACT_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_OR_S_DOT_B_CYCLE =>
		PS_A_OR_S_DOT_B_CYCLE,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_WM_BIT,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	MS_A_OR_S_DOT_B_DOT_3 =>
		MS_A_OR_S_DOT_B_DOT_3,
	MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW =>
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW,
	MB_A_OR_S_DOT_B_DOT_3_DOT_BW =>
		MB_A_OR_S_DOT_B_DOT_3_DOT_BW,
	MS_A_OR_S_DOT_B_DOT_3_DOT_U =>
		MS_A_OR_S_DOT_B_DOT_3_DOT_U,
	MS_A_OR_S_DOT_B_DOT_U_DOT_1_DOT_NOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_U_DOT_1_DOT_NOT_1401
	);

Page_16_20_10_1: ENTITY ALD_16_20_10_1_B_CHAN_TRUE_COMPLEMENT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADD_OR_SUBT_OP_CODES =>
		PS_ADD_OR_SUBT_OP_CODES,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_1ST_OR_3RD_SCAN =>
		PS_1ST_OR_3RD_SCAN,
	MS_CMP_OP_CODES_DOT_1ST_SCAN =>
		MS_CMP_OP_CODES_DOT_1ST_SCAN,
	MS_X_CYCLE_CTRL =>
		MS_X_CYCLE_CTRL,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	MB_START_1401_INDEX =>
		MB_START_1401_INDEX,
	MB_START_TRUE_INDEX =>
		MB_START_TRUE_INDEX,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	MB_START_COMPL_INDEX =>
		MB_START_COMPL_INDEX,
	MS_TRUE_ADD_B =>
		MS_TRUE_ADD_B,
	PS_COMP_ADD_B =>
		PS_COMP_ADD_B,
	LAMP_15A1F11 =>
		LAMP_15A1F11
	);

Page_16_20_11_1: ENTITY ALD_16_20_11_1_ADD_A_CH_0_9_T_OR_C_INSERT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_T_DOT_X =>
		MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_T_DOT_X,
	MS_A_OR_S_DOT_B_DOT_3 =>
		MS_A_OR_S_DOT_B_DOT_3,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_COMPLEMENT_LATCH =>
		PS_COMPLEMENT_LATCH,
	PS_TRUE_LATCH =>
		PS_TRUE_LATCH,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_MQ_LATCH =>
		PS_MQ_LATCH,
	MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_X =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_X,
	MS_MPLY_DOT_U_OR_Y_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_DOT_B,
	MS_DIV_DOT_U_OR_Y_DOT_B =>
		MS_DIV_DOT_U_OR_Y_DOT_B,
	MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_U_OR_Y =>
		MS_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_U_OR_Y,
	MS_A_CH_INSERT_PLUS_ZERO =>
		MS_A_CH_INSERT_PLUS_ZERO,
	MS_A_CH_INSERT_PLUS_NINE =>
		MS_A_CH_INSERT_PLUS_NINE,
	PS_ADDER_A_CH_USE_T_OR_C =>
		PS_ADDER_A_CH_USE_T_OR_C
	);

Page_16_20_12_1: ENTITY ALD_16_20_12_1_EARLY_CARRY_TRUE_COMP_CTRLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_E_1 =>
		MS_LOGIC_GATE_E_1,
	PB_B_CH_PLUS =>
		PB_B_CH_PLUS,
	PB_A_CH_PLUS =>
		PB_A_CH_PLUS,
	PB_B_CH_MINUS =>
		PB_B_CH_MINUS,
	PB_A_CH_MINUS =>
		PB_A_CH_MINUS,
	PS_ADD_OP_CODE =>
		PS_ADD_OP_CODE,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_SUBT_OP_CODE =>
		PS_SUBT_OP_CODE,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_2_TIME =>
		PS_A_RING_2_TIME,
	MB_START_TRUE_ADD_1 =>
		MB_START_TRUE_ADD_1,
	MB_START_TRUE_ADD_2 =>
		MB_START_TRUE_ADD_2,
	MB_START_COMPL_ADD_1 =>
		MB_START_COMPL_ADD_1,
	MB_START_COMPL_ADD_2 =>
		MB_START_COMPL_ADD_2,
	PB_1401_MODE =>
		PB_1401_MODE,
	MB_START_COMPL_INDEX =>
		MB_START_COMPL_INDEX,
	MB_START_TRUE_INDEX =>
		MB_START_TRUE_INDEX,
	MB_START_1401_INDEX =>
		MB_START_1401_INDEX
	);

Page_16_20_13_1: ENTITY ALD_16_20_13_1_TRUE_ADD_COMPLEMENT_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE =>
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE,
	MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE =>
		MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE,
	MS_LB_OP_DOT_LIROC =>
		MS_LB_OP_DOT_LIROC,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B0 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0,
	MS_A_CYCLE =>
		MS_A_CYCLE,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN,
	MS_RA_OR_RS_DOT_B_DOT_NOT_1401 =>
		MS_RA_OR_RS_DOT_B_DOT_NOT_1401,
	MB_DIV_DOT_X_DOT_B =>
		MB_DIV_DOT_X_DOT_B,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9,
	MS_DIV_DOT_LAST_INSN_RO_CYCLE =>
		MS_DIV_DOT_LAST_INSN_RO_CYCLE,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B,
	MS_MPLY_DOT_1_OR_N_OR_3_DOT_D =>
		MS_MPLY_DOT_1_OR_N_OR_3_DOT_D,
	MS_DIV_DOT_U_OR_Y_DOT_B =>
		MS_DIV_DOT_U_OR_Y_DOT_B,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	MS_DIV_DOT_MQ_DOT_B =>
		MS_DIV_DOT_MQ_DOT_B,
	PS_SET_TRUE =>
		PS_SET_TRUE,
	PS_REGEN_TRUE =>
		PS_REGEN_TRUE,
	PS_SET_COMPL_CTRL_LATCH =>
		PS_SET_COMPL_CTRL_LATCH,
	PS_REGEN_COMPL =>
		PS_REGEN_COMPL
	);

Page_16_20_14_1: ENTITY ALD_16_20_14_1_TRUE_AND_COMP_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_START_TRUE_ADD_1 =>
		MB_START_TRUE_ADD_1,
	MB_START_TRUE_ADD_2 =>
		MB_START_TRUE_ADD_2,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_SET_TRUE =>
		PS_SET_TRUE,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_REGEN_TRUE =>
		PS_REGEN_TRUE,
	MS_LB_OP_DOT_1ST_OR_3RD_SCAN =>
		MS_LB_OP_DOT_1ST_OR_3RD_SCAN,
	PS_ADDER_A_CH_USE_T_OR_C =>
		PS_ADDER_A_CH_USE_T_OR_C,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	PB_TRUE_ADD_A =>
		PB_TRUE_ADD_A,
	PS_TRUE_LATCH =>
		PS_TRUE_LATCH,
	PS_TRUE_LATCH_1 =>
		PS_TRUE_LATCH_1
	);

Page_16_20_15_1: ENTITY ALD_16_20_15_1_TRUE_AND_COMP_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_START_COMPL_ADD_1 =>
		MB_START_COMPL_ADD_1,
	MB_START_COMPL_ADD_2 =>
		MB_START_COMPL_ADD_2,
	PS_SET_COMPL_CTRL_LATCH =>
		PS_SET_COMPL_CTRL_LATCH,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_REGEN_COMPL =>
		PS_REGEN_COMPL,
	PS_COMPARE_TYPE_OP_CODES =>
		PS_COMPARE_TYPE_OP_CODES,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_ADDER_A_CH_USE_T_OR_C =>
		PS_ADDER_A_CH_USE_T_OR_C,
	PB_COMPLEMENT_LATCH =>
		PB_COMPLEMENT_LATCH,
	PB_COMP_ADD_A =>
		PB_COMP_ADD_A,
	PS_COMPLEMENT_LATCH =>
		PS_COMPLEMENT_LATCH,
	MS_CMP_OP_CODES_DOT_1ST_SCAN =>
		MS_CMP_OP_CODES_DOT_1ST_SCAN,
	MB_COMPLEMENT_LATCH =>
		MB_COMPLEMENT_LATCH,
	LAMP_15A1E11 =>
		LAMP_15A1E11
	);

Page_16_20_20_1: ENTITY ALD_16_20_20_1_ADDER_CARRY_LATCH_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_DOT_X_DOT_B_DOT_T =>
		MS_MPLY_DOT_X_DOT_B_DOT_T,
	MS_MPLY_DOT_D_DOT_T =>
		MS_MPLY_DOT_D_DOT_T,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B0 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0,
	MS_LB_OP_DOT_LIROC =>
		MS_LB_OP_DOT_LIROC,
	MS_MPLY_DOT_X_DOT_B_DOT_S =>
		MS_MPLY_DOT_X_DOT_B_DOT_S,
	MS_MPLY_DOT_D_DOT_S =>
		MS_MPLY_DOT_D_DOT_S,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8,
	MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE =>
		MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE,
	MS_DIV_DOT_LAST_INSN_RO_CYCLE =>
		MS_DIV_DOT_LAST_INSN_RO_CYCLE,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9,
	PS_ADDER_CARRY =>
		PS_ADDER_CARRY,
	PS_ADDER_NO_CARRY =>
		PS_ADDER_NO_CARRY,
	MS_MPLY_DOT_U_OR_Y_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_DOT_B,
	MS_DIV_DOT_U_OR_Y_DOT_B =>
		MS_DIV_DOT_U_OR_Y_DOT_B,
	MB_DIV_DOT_X_DOT_B =>
		MB_DIV_DOT_X_DOT_B,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN,
	MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW,
	PS_SET_NO_CARRY =>
		PS_SET_NO_CARRY,
	PS_SET_CARRY_LATCH =>
		PS_SET_CARRY_LATCH
	);

Page_16_20_21_1: ENTITY ALD_16_20_21_1_ADDER_CARRY_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_CARRY_LATCH =>
		PS_SET_CARRY_LATCH,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_CMP_OP_CODES_DOT_1ST_SCAN =>
		MS_CMP_OP_CODES_DOT_1ST_SCAN,
	MB_START_COMPL_INDEX =>
		MB_START_COMPL_INDEX,
	MB_START_COMPL_ADD_1 =>
		MB_START_COMPL_ADD_1,
	MB_START_COMPL_ADD_2 =>
		MB_START_COMPL_ADD_2,
	MB_CARRY_LATCH =>
		MB_CARRY_LATCH,
	LAMP_15A1A11 =>
		LAMP_15A1A11
	);

Page_16_20_22_1: ENTITY ALD_16_20_22_1_ADDER_NO_CARRY_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CYCLE =>
		PS_A_CYCLE,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	PS_SET_NO_CARRY =>
		PS_SET_NO_CARRY,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MB_START_1401_INDEX =>
		MB_START_1401_INDEX,
	MB_START_TRUE_INDEX =>
		MB_START_TRUE_INDEX,
	MB_START_TRUE_ADD_1 =>
		MB_START_TRUE_ADD_1,
	MB_START_TRUE_ADD_2 =>
		MB_START_TRUE_ADD_2,
	MB_NO_CARRY_LATCH =>
		MB_NO_CARRY_LATCH
	);

Page_16_30_01_1: ENTITY ALD_16_30_01_1_UNITS_AND_BODY_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LAST_INSN_RO_CYCLE =>
		MS_LAST_INSN_RO_CYCLE,
	MS_MPLY_DOT_N_DOT_D =>
		MS_MPLY_DOT_N_DOT_D,
	MS_MPLY_DOT_3_DOT_D_DOT_MDL =>
		MS_MPLY_DOT_3_DOT_D_DOT_MDL,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MB_1401_MPLY_EARLY_END =>
		MB_1401_MPLY_EARLY_END,
	MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,
	MS_TLU_SET_A_CYCLE_CTRL_B =>
		MS_TLU_SET_A_CYCLE_CTRL_B,
	MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY =>
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
	MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW =>
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
	MS_EDIT_SET_A_CYCLE_CTRL =>
		MS_EDIT_SET_A_CYCLE_CTRL,
	MS_SET_A_CYCLE_CTRL_ON_Z_OP =>
		MS_SET_A_CYCLE_CTRL_ON_Z_OP,
	MS_CMP_MODE_SET_A_CYCLE_CTRL_A =>
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
	MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW,
	MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN =>
		MS_FILE_OP_DOT_D_CY_DOT_2ND_SCAN,
	MS_STORE_AR_SET_C_CYCLE_CTRL_B =>
		MS_STORE_AR_SET_C_CYCLE_CTRL_B,
	MS_FILE_OP_TAKE_2ND_SCAN_CYCLE =>
		MS_FILE_OP_TAKE_2ND_SCAN_CYCLE,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	PS_SET_UNITS_CTRL_LATCH =>
		PS_SET_UNITS_CTRL_LATCH,
	PS_SET_BODY_CTRL_LATCH =>
		PS_SET_BODY_CTRL_LATCH,
	PS_RGEN_UNITS_DOT_BODY_CTRL =>
		PS_RGEN_UNITS_DOT_BODY_CTRL
	);

Page_16_30_02_1: ENTITY ALD_16_30_02_1_UNITS_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_UNITS_CTRL_LATCH =>
		PS_SET_UNITS_CTRL_LATCH,
	PS_RGEN_UNITS_DOT_BODY_CTRL =>
		PS_RGEN_UNITS_DOT_BODY_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_UNITS_CTRL_LATCH =>
		MS_UNITS_CTRL_LATCH,
	PS_UNITS_CTRL_LATCH =>
		PS_UNITS_CTRL_LATCH,
	MS_UNITS_LATCH =>
		MS_UNITS_LATCH,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	LAMP_15A1G08 =>
		LAMP_15A1G08
	);

Page_16_30_04_1: ENTITY ALD_16_30_04_1_BODY_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_BODY_CTRL_LATCH =>
		PS_SET_BODY_CTRL_LATCH,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_RGEN_UNITS_DOT_BODY_CTRL =>
		PS_RGEN_UNITS_DOT_BODY_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_BODY_CTRL_LATCH =>
		MS_BODY_CTRL_LATCH,
	PS_BODY_CTRL_LATCH =>
		PS_BODY_CTRL_LATCH,
	MS_BODY_LATCH =>
		MS_BODY_LATCH,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	LAMP_15A1H08 =>
		LAMP_15A1H08
	);

Page_16_30_05_1: ENTITY ALD_16_30_05_1_EXTENSION_AND_MQ_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3,
	MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW =>
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW,
	MS_EDIT_SET_B_CYCLE_CTRL_A =>
		MS_EDIT_SET_B_CYCLE_CTRL_A,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW,
	MS_TLU_SET_B_CYCLE_CTRL =>
		MS_TLU_SET_B_CYCLE_CTRL,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C,
	MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW =>
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW,
	MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL =>
		MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL,
	MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL =>
		MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,
	MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL =>
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL,
	MS_EDIT_SET_B_CYCLE_CTRL_B =>
		MS_EDIT_SET_B_CYCLE_CTRL_B,
	MS_EDIT_SET_B_CYCLE_CTRL_D =>
		MS_EDIT_SET_B_CYCLE_CTRL_D,
	MS_EDIT_SET_B_CYCLE_CTRL_G =>
		MS_EDIT_SET_B_CYCLE_CTRL_G,
	MS_FILE_OP_TAKE_EXTENSION_CYCLE =>
		MS_FILE_OP_TAKE_EXTENSION_CYCLE,
	MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH =>
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH,
	MS_STD_A_CYCLE_OPS_DOT_A_CYCLE =>
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	PS_RGEN_EXTN_CTRL_STAR_STERLING =>
		PS_RGEN_EXTN_CTRL_STAR_STERLING,
	MS_EDIT_SET_B_CYCLE_CTRL_E =>
		MS_EDIT_SET_B_CYCLE_CTRL_E,
	MS_EDIT_SET_B_CYCLE_CTRL_F =>
		MS_EDIT_SET_B_CYCLE_CTRL_F,
	PS_SET_EXTN_CTRL_LATCH =>
		PS_SET_EXTN_CTRL_LATCH,
	PS_SET_MQ_CTRL =>
		PS_SET_MQ_CTRL,
	PS_RGEN_EXT_CTRL =>
		PS_RGEN_EXT_CTRL
	);

Page_16_30_06_1: ENTITY ALD_16_30_06_1_EXTENSION_LATCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_EXTN_CTRL_LATCH =>
		PS_SET_EXTN_CTRL_LATCH,
	PS_RGEN_EXT_CTRL =>
		PS_RGEN_EXT_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_EXTENSION_CTRL_LATCH =>
		MS_EXTENSION_CTRL_LATCH,
	MS_EXTENSION_LATCH =>
		MS_EXTENSION_LATCH,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	LAMP_15A1J08 =>
		LAMP_15A1J08
	);

Page_16_30_07_1: ENTITY ALD_16_30_07_1_MQ_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NEXT_TO_LAST_LOGIC_GATE =>
		PS_NEXT_TO_LAST_LOGIC_GATE,
	PS_SET_MQ_CTRL =>
		PS_SET_MQ_CTRL,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	MS_MQ_CTRL_LATCH =>
		MS_MQ_CTRL_LATCH,
	MS_MQ_LATCH =>
		MS_MQ_LATCH,
	PS_MQ_LATCH =>
		PS_MQ_LATCH,
	LAMP_15A1K08 =>
		LAMP_15A1K08
	);

Page_16_30_08_1: ENTITY ALD_16_30_08_1_MISC_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_EXTENSION_LATCH =>
		MS_EXTENSION_LATCH,
	MS_UNITS_LATCH =>
		MS_UNITS_LATCH,
	MS_BODY_LATCH =>
		MS_BODY_LATCH,
	PS_UNITS_OR_BODY_OR_EXT =>
		PS_UNITS_OR_BODY_OR_EXT,
	PS_BODY_OR_EXTENSION =>
		PS_BODY_OR_EXTENSION,
	PS_UNITS_OR_BODY_LATCH =>
		PS_UNITS_OR_BODY_LATCH
	);

Page_16_40_01_1: ENTITY ALD_16_40_01_1_ASS_ZONE_CONTROLS_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3 =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3,
	MS_DIV_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_DIV_DOT_U_OR_Y_OR_X_DOT_B,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MS_DIV_DOT_MQ_DOT_B_DOT_NOT_MDL =>
		MS_DIV_DOT_MQ_DOT_B_DOT_NOT_MDL,
	MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_U_DOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_U_DOT_1401,
	MS_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_NOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_Y_OR_X_DOT_NOT_1401,
	MS_A_OR_S_DOT_B_DOT_U_DOT_1_DOT_NOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_U_DOT_1_DOT_NOT_1401,
	PS_B_CH_MINUS =>
		PS_B_CH_MINUS,
	PS_A_CH_MINUS =>
		PS_A_CH_MINUS,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_B_CH_PLUS =>
		PS_B_CH_PLUS,
	MS_DIV_DOT_LAST_INSN_RO_CYCLE =>
		MS_DIV_DOT_LAST_INSN_RO_CYCLE,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_DIV_OP_CODE =>
		PS_DIV_OP_CODE,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1,
	MS_MPLY_DOT_MQ_DOT_B =>
		MS_MPLY_DOT_MQ_DOT_B,
	MS_RA_OR_RS_DOT_1_DOT_B_DOT_X_OR_Y =>
		MS_RA_OR_RS_DOT_1_DOT_B_DOT_X_OR_Y,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_MPLY_DIV_LAST_LATCH =>
		PS_MPLY_DIV_LAST_LATCH,
	PS_USE_B_CH_ZONES_STAR_ARITH =>
		PS_USE_B_CH_ZONES_STAR_ARITH,
	MS_1401_MINUS_SIGN =>
		MS_1401_MINUS_SIGN,
	MS_1401_PLUS_SIGN =>
		MS_1401_PLUS_SIGN,
	MS_1401_DIV_EARLY_END =>
		MS_1401_DIV_EARLY_END,
	PS_USE_NO_ZONES_STAR_ARITH =>
		PS_USE_NO_ZONES_STAR_ARITH
	);

Page_16_40_02_1: ENTITY ALD_16_40_02_1_ADDER_NUMERIC_CONT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3 =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8,
	MS_DIV_DOT_B =>
		MS_DIV_DOT_B,
	MS_A_OR_S_DOT_B_CYCLE =>
		MS_A_OR_S_DOT_B_CYCLE,
	MS_RA_OR_RS_DOT_B_DOT_NOT_1401 =>
		MS_RA_OR_RS_DOT_B_DOT_NOT_1401,
	MS_X_CYCLE_DOT_NOT_CR_DISABLE =>
		MS_X_CYCLE_DOT_NOT_CR_DISABLE,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1,
	MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D =>
		MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL,
	MS_RA_OR_RS_DOT_B_DOT_X_DOT_1401 =>
		MS_RA_OR_RS_DOT_B_DOT_X_DOT_1401,
	PB_USE_ADDER_NU_1 =>
		PB_USE_ADDER_NU_1,
	MB_USE_B_CH_NU_STAR_ARITH =>
		MB_USE_B_CH_NU_STAR_ARITH,
	MB_ASSEMBLY_CH_NU_ZERO_INSERT =>
		MB_ASSEMBLY_CH_NU_ZERO_INSERT
	);

Page_16_40_03_1: ENTITY ALD_16_40_03_1_ASSEMBLY_ZONE_CONT_SIGNS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RA_DOT_U_DOT_B =>
		MS_RA_DOT_U_DOT_B,
	MS_RS_DOT_U_DOT_B =>
		MS_RS_DOT_U_DOT_B,
	MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401 =>
		MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401,
	MS_A_OR_S_DOT_B_DOT_3_DOT_U =>
		MS_A_OR_S_DOT_B_DOT_3_DOT_U,
	MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D =>
		MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D,
	MS_DIV_DOT_MQ_DOT_B_DOT_MDL =>
		MS_DIV_DOT_MQ_DOT_B_DOT_MDL,
	PS_USE_A_CH_SIGN =>
		PS_USE_A_CH_SIGN,
	PS_USE_INV_A_CH_SIGN =>
		PS_USE_INV_A_CH_SIGN,
	PB_USE_B_CH_SIGN =>
		PB_USE_B_CH_SIGN,
	PB_USE_INV_B_CH_SIGN =>
		PB_USE_INV_B_CH_SIGN,
	PS_USE_SIGN_LATCH =>
		PS_USE_SIGN_LATCH
	);

Page_16_41_01_1: ENTITY ALD_16_41_01_1_ADDRESS_REGISTER_CTRLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_MPLY_OR_DIV_OP_CODES =>
		PS_MPLY_OR_DIV_OP_CODES,
	PS_BODY_CTRL_LATCH =>
		PS_BODY_CTRL_LATCH,
	PS_A_CYCLE_CTRL =>
		PS_A_CYCLE_CTRL,
	MS_EXTENSION_CTRL_LATCH =>
		MS_EXTENSION_CTRL_LATCH,
	MS_BODY_CTRL_LATCH =>
		MS_BODY_CTRL_LATCH,
	MS_MQ_CTRL_LATCH =>
		MS_MQ_CTRL_LATCH,
	PS_UNITS_CTRL_LATCH =>
		PS_UNITS_CTRL_LATCH,
	MS_TABLE_SEARCH_A_CYCLE_U_CTRL =>
		MS_TABLE_SEARCH_A_CYCLE_U_CTRL,
	PS_B_CYCLE_CTRL =>
		PS_B_CYCLE_CTRL,
	PS_ARITH_TYPE_OP_CODES =>
		PS_ARITH_TYPE_OP_CODES,
	PS_C_CYCLE_CTRL =>
		PS_C_CYCLE_CTRL,
	PS_NO_SCAN_CTRL =>
		PS_NO_SCAN_CTRL,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	PS_D_AR_RO_CTRL_STAR_FILE_CTRL =>
		PS_D_AR_RO_CTRL_STAR_FILE_CTRL,
	PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL =>
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	MS_A_AR_RO_CTRL_STAR_ARITH =>
		MS_A_AR_RO_CTRL_STAR_ARITH,
	MS_B_AR_RO_CTRL_STAR_ARITH =>
		MS_B_AR_RO_CTRL_STAR_ARITH,
	PS_C_AR_RO_CTRL_STAR_ARITH =>
		PS_C_AR_RO_CTRL_STAR_ARITH,
	MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL =>
		MS_MPLY_DOT_NO_SCAN_CTRL_DOT_C_CY_CTRL,
	PS_D_AR_RO_CTRL_STAR_ARITH =>
		PS_D_AR_RO_CTRL_STAR_ARITH
	);

Page_16_41_02_1: ENTITY ALD_16_41_02_1_ADDRESS_REGISTER_CTRLS_FOR_FILE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_FILE_OP =>
		PS_FILE_OP,
	PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL =>
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN_CTRL,
	PS_D_CYCLE_CTRL =>
		PS_D_CYCLE_CTRL,
	PS_D_AR_RO_CTRL_STAR_FILE_CTRL =>
		PS_D_AR_RO_CTRL_STAR_FILE_CTRL
	);

Page_16_42_01_1: ENTITY ALD_16_42_01_1_A_AND_B_CYCLE_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_DOT_N_DOT_D =>
		MS_MPLY_DOT_N_DOT_D,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
	MS_MPLY_DOT_3_DOT_D_DOT_MDL =>
		MS_MPLY_DOT_3_DOT_D_DOT_MDL,
	MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH =>
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS,
	MB_1401_MPLY_EARLY_END =>
		MB_1401_MPLY_EARLY_END,
	MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW =>
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,
	MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C,
	MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,
	MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,
	MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW =>
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3,
	MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL =>
		MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL,
	MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL =>
		MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL,
	MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW =>
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW,
	MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL =>
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL,
	MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY =>
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY,
	PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR,
	PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR =>
		PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR
	);

Page_16_42_02_1: ENTITY ALD_16_42_02_1_D_AND_I_CYCLE_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW,
	MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL =>
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL,
	MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW,
	MS_MPLY_DOT_X_DOT_B_DOT_MDL =>
		MS_MPLY_DOT_X_DOT_B_DOT_MDL,
	MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC,
	MS_DIV_DOT_MQ_DOT_B_DOT_T =>
		MS_DIV_DOT_MQ_DOT_B_DOT_T,
	MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW =>
		MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW,
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_NOT_RC,
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC,
	MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_RC,
	MB_A_OR_S_DOT_B_DOT_3_DOT_BW =>
		MB_A_OR_S_DOT_B_DOT_3_DOT_BW,
	MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_NO_ZONE_CAR =>
		MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_NO_ZONE_CAR,
	MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_3RD_SCAN_DOT_UNITS,
	MS_MPLY_DOT_2_DOT_D =>
		MS_MPLY_DOT_2_DOT_D,
	PS_SET_D_CYCLE_CTRL_STAR_ARITH =>
		PS_SET_D_CYCLE_CTRL_STAR_ARITH,
	PS_LAST_EXECUTE_CYCLE_STAR_ARITH =>
		PS_LAST_EXECUTE_CYCLE_STAR_ARITH
	);

Page_16_42_04_1: ENTITY ALD_16_42_04_1_CYCLE_LENGTH_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_1401_COND_TEST_OP_CODE =>
		PS_1401_COND_TEST_OP_CODE,
	PS_I_RING_9_TIME =>
		XX_PS_I_RING_9_TIME,
	MS_A_OR_S_DOT_B_DOT_3_DOT_U =>
		MS_A_OR_S_DOT_B_DOT_3_DOT_U,
	MS_A_OR_S_DOT_B_DOT_Y_OR_X =>
		MS_A_OR_S_DOT_B_DOT_Y_OR_X,
	MS_MPLY_DOT_N_OR_1_OR_2_DOT_D =>
		MS_MPLY_DOT_N_OR_1_OR_2_DOT_D,
	PS_A_OR_S_DOT_B_CYCLE =>
		PS_A_OR_S_DOT_B_CYCLE,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	MS_1401_COND_TEST_DOT_I9 =>
		MS_1401_COND_TEST_DOT_I9,
	PS_STOP_AT_F_STAR_ARITH =>
		PS_STOP_AT_F_STAR_ARITH,
	PS_STOP_AT_G_STAR_ARITH =>
		PS_STOP_AT_G_STAR_ARITH
	);

Page_16_43_01_1: ENTITY ALD_16_43_01_1_1ST_2ND_3RD_SCAN_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
	MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1 =>
		MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1,
	MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW =>
		MB_RA_OR_RS_OR_A_OR_S_DOT_B_DOT_NOT_BW,
	MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS =>
		MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS,
	MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH =>
		MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH,
	MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW,
	MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL =>
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL,
	MS_FILE_OP_TAKE_2ND_SCAN_CYCLE =>
		MS_FILE_OP_TAKE_2ND_SCAN_CYCLE,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW,
	MS_MPLY_DOT_1_OR_N_OR_3_DOT_D =>
		MS_MPLY_DOT_1_OR_N_OR_3_DOT_D,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,
	MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL =>
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL,
	MS_DIV_DOT_U_OR_Y_DOT_B =>
		MS_DIV_DOT_U_OR_Y_DOT_B,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,
	MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MS_MPLY_DOT_U_OR_Y_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_DOT_B,
	MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL =>
		MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S,
	MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW =>
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW,
	PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH =>
		PS_REGEN_1ST_SCAN_CTRL_STAR_ARITH,
	PS_SET_2ND_SCAN_CTRL_STAR_ARITH =>
		PS_SET_2ND_SCAN_CTRL_STAR_ARITH,
	PS_SET_3RD_SCAN_CTRL_STAR_ARITH =>
		PS_SET_3RD_SCAN_CTRL_STAR_ARITH,
	PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH =>
		PS_RGEN_3RD_SCAN_CTRL_STAR_ARITH
	);

Page_16_45_01_1: ENTITY ALD_16_45_01_1_DIVIDE_OVERFLOW_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_SET_NO_DIV_OVERFLOW =>
		MS_SET_NO_DIV_OVERFLOW,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	MS_RESET_DIV_OVERFLOW =>
		MS_RESET_DIV_OVERFLOW,
	PS_NOT_DIV_OVERFLOW =>
		PS_NOT_DIV_OVERFLOW,
	PS_DIV_OVERFLOW =>
		PS_DIV_OVERFLOW,
	LAMP_15A1H12 =>
		LAMP_15A1H12
	);

Page_16_45_02_1: ENTITY ALD_16_45_02_1_ARITH_OVERFLOW_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_SET_NO_OVERFLOW =>
		MS_SET_NO_OVERFLOW,
	MS_1401_DIVIDE_OVERFLOW =>
		MS_1401_DIVIDE_OVERFLOW,
	MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC =>
		MB_A_OR_S_DOT_B_DOT_1_DOT_T_DOT_BW_DOT_RC,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_RESET_OVERFLOW =>
		MS_RESET_OVERFLOW,
	PS_NO_OVERFLOW =>
		PS_NO_OVERFLOW,
	PS_OVERFLOW =>
		PS_OVERFLOW,
	LAMP_15A1F12 =>
		LAMP_15A1F12
	);

Page_16_50_01_1: ENTITY ALD_16_50_01_1_MPLY_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_UNITS_OR_BODY_LATCH =>
		PS_UNITS_OR_BODY_LATCH,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_UNITS_OR_BODY_OR_EXT =>
		PS_UNITS_OR_BODY_OR_EXT,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_C_CYCLE_1 =>
		PS_C_CYCLE_1,
	MS_MPLY_DOT_U_OR_Y_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_DOT_B,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_1,
	MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3 =>
		MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1 =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_1,
	MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3 =>
		MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B_DOT_3,
	MS_MPLY_DOT_N_DOT_C =>
		MS_MPLY_DOT_N_DOT_C
	);

Page_16_50_02_1: ENTITY ALD_16_50_02_1_MPLY_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	PS_NOT_MPLY_DIV_LAST_LATCH =>
		PS_NOT_MPLY_DIV_LAST_LATCH,
	PS_MPLY_DIV_LAST_LATCH =>
		PS_MPLY_DIV_LAST_LATCH,
	PS_TRUE_LATCH =>
		PS_TRUE_LATCH,
	PS_COMPLEMENT_LATCH =>
		PS_COMPLEMENT_LATCH,
	MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1 =>
		MS_MPLY_DOT_X_DOT_B_DOT_REGEN_1,
	MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL =>
		MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL,
	MS_MPLY_DOT_X_DOT_B_DOT_MDL =>
		MS_MPLY_DOT_X_DOT_B_DOT_MDL,
	MS_MPLY_DOT_X_DOT_B_DOT_T =>
		MS_MPLY_DOT_X_DOT_B_DOT_T,
	MS_MPLY_DOT_X_DOT_B_DOT_S =>
		MS_MPLY_DOT_X_DOT_B_DOT_S
	);

Page_16_50_03_1: ENTITY ALD_16_50_03_1_MPLY_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN =>
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_1ST_OR_NO_OR_3RD_SCAN =>
		PS_1ST_OR_NO_OR_3RD_SCAN,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	PS_MPLY_DIV_LAST_LATCH =>
		PS_MPLY_DIV_LAST_LATCH,
	PS_1ST_OR_3RD_SCAN =>
		PS_1ST_OR_3RD_SCAN,
	PS_NOT_MPLY_DIV_LAST_LATCH =>
		PS_NOT_MPLY_DIV_LAST_LATCH,
	PB_B_CH_0 =>
		PB_B_CH_0,
	PS_1401_MODE_1 =>
		PS_1401_MODE_1,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PS_TRUE_LATCH_1 =>
		PS_TRUE_LATCH_1,
	PS_COMPLEMENT_LATCH =>
		PS_COMPLEMENT_LATCH,
	PS_NO_OR_1ST_OR_2ND_SCAN =>
		PS_NO_OR_1ST_OR_2ND_SCAN,
	MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D =>
		MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D,
	MS_MPLY_DOT_N_DOT_D =>
		MS_MPLY_DOT_N_DOT_D,
	MS_MPLY_DOT_1_OR_N_OR_3_DOT_D =>
		MS_MPLY_DOT_1_OR_N_OR_3_DOT_D,
	MS_MPLY_DOT_2_DOT_D =>
		MS_MPLY_DOT_2_DOT_D,
	MS_MPLY_DOT_3_DOT_D =>
		MS_MPLY_DOT_3_DOT_D,
	MS_MPLY_DOT_3_DOT_D_DOT_MDL =>
		MS_MPLY_DOT_3_DOT_D_DOT_MDL,
	MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL =>
		MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL,
	MS_MPLY_DOT_D_DOT_T =>
		MS_MPLY_DOT_D_DOT_T,
	MS_MPLY_DOT_D_DOT_S =>
		MS_MPLY_DOT_D_DOT_S,
	MS_MPLY_DOT_N_OR_1_OR_2_DOT_D =>
		MS_MPLY_DOT_N_OR_1_OR_2_DOT_D
	);

Page_16_50_04_1: ENTITY ALD_16_50_04_1_MPLY_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	PS_MQ_LATCH =>
		PS_MQ_LATCH,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_TRUE_LATCH_1 =>
		PS_TRUE_LATCH_1,
	PB_B_CH_9 =>
		PB_B_CH_9,
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_WM_BIT,
	PB_B_CH_0 =>
		PB_B_CH_0,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PB_B_CH_1_4 =>
		PB_B_CH_1_4,
	PB_B_CH_5_8 =>
		PB_B_CH_5_8,
	PB_B_CH_1_9 =>
		PB_B_CH_1_9,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	MS_MPLY_DOT_MQ_DOT_B =>
		MS_MPLY_DOT_MQ_DOT_B,
	MB_MPLY_DOT_MQ_DOT_B1_CYCLE =>
		MB_MPLY_DOT_MQ_DOT_B1_CYCLE,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B0 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B0_DOT_STAR,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9_DOT_STAR,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B0_DOT_NOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_3_DOT_T_DOT_B0_DOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B1_4,
	MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_1_DOT_B0_DOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B5_8,
	PB_1ST_SCAN =>
		PB_1ST_SCAN,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9,
	PS_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9 =>
		PS_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_1_DOT_B1_9,
	MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9
	);

Page_16_50_05_1: ENTITY ALD_16_50_05_1_MPLY_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_WM_BIT =>
		PB_B_CH_NOT_WM_BIT,
	MB_COMPLEMENT_LATCH =>
		MB_COMPLEMENT_LATCH,
	MB_MPLY_DOT_MQ_DOT_B1_CYCLE =>
		MB_MPLY_DOT_MQ_DOT_B1_CYCLE,
	PB_B_CH_9 =>
		PB_B_CH_9,
	PB_B_CH_1_4 =>
		PB_B_CH_1_4,
	PB_B_CH_0_8 =>
		PB_B_CH_0_8,
	MS_ZR_BAL_LATCH =>
		MS_ZR_BAL_LATCH,
	PB_B_CH_8_BIT =>
		PB_B_CH_8_BIT,
	PB_B_CH_WM_BIT =>
		PB_B_CH_WM_BIT,
	PB_B_CH_2_BIT =>
		PB_B_CH_2_BIT,
	PB_B_CH_5_8 =>
		PB_B_CH_5_8,
	MS_NOT_ZR_BAL_LATCH =>
		MS_NOT_ZR_BAL_LATCH,
	PS_MPLY_OP_CODE =>
		PS_MPLY_OP_CODE,
	PS_1ST_OR_3RD_SCAN =>
		PS_1ST_OR_3RD_SCAN,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PB_1ST_SCAN =>
		PB_1ST_SCAN,
	PB_1401_MODE =>
		PB_1401_MODE,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B1_4,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B5_8,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_ZERO_BAL,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4,
	MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_ZERO_BAL,
	MB_MPLY_DOT_MQ_DOT_B_DOT_1 =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_1,
	MB_1401_MPLY_EARLY_END =>
		MB_1401_MPLY_EARLY_END,
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE =>
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE
	);

Page_16_60_01_1: ENTITY ALD_16_60_01_1_DIV_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LAST_INSN_RO_CYCLE_2 =>
		XX_PS_LAST_INSN_RO_CYCLE_2,
	PS_DIV_OP_CODE =>
		PS_DIV_OP_CODE,
	PS_UNITS_OR_BODY_OR_EXT =>
		PS_UNITS_OR_BODY_OR_EXT,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_UNITS_OR_BODY_LATCH =>
		PS_UNITS_OR_BODY_LATCH,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PS_MQ_LATCH =>
		PS_MQ_LATCH,
	PB_ADDER_NO_CARRY =>
		PB_ADDER_NO_CARRY,
	PB_ADDER_CARRY =>
		PB_ADDER_CARRY,
	PB_COMPLEMENT_LATCH =>
		PB_COMPLEMENT_LATCH,
	PS_MPLY_DIV_LAST_LATCH =>
		PS_MPLY_DIV_LAST_LATCH,
	PB_1401_MODE =>
		PB_1401_MODE,
	PS_NOT_MPLY_DIV_LAST_LATCH =>
		PS_NOT_MPLY_DIV_LAST_LATCH,
	MS_DIV_DOT_LAST_INSN_RO_CYCLE =>
		MS_DIV_DOT_LAST_INSN_RO_CYCLE,
	MS_DIV_DOT_U_OR_Y_DOT_B =>
		MS_DIV_DOT_U_OR_Y_DOT_B,
	MS_DIV_DOT_U_OR_Y_OR_X_DOT_B =>
		MS_DIV_DOT_U_OR_Y_OR_X_DOT_B,
	MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW =>
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,
	MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW =>
		MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW,
	MS_DIV_DOT_MQ_DOT_B =>
		MS_DIV_DOT_MQ_DOT_B,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,
	MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_RC,
	PS_DIV_DOT_MQ_DOT_B =>
		PS_DIV_DOT_MQ_DOT_B,
	MS_DIV_DOT_MQ_DOT_B_DOT_MDL =>
		MS_DIV_DOT_MQ_DOT_B_DOT_MDL,
	MS_1401_DIVIDE_OVERFLOW =>
		MS_1401_DIVIDE_OVERFLOW,
	MS_DIV_DOT_MQ_DOT_B_DOT_NOT_MDL =>
		MS_DIV_DOT_MQ_DOT_B_DOT_NOT_MDL
	);

Page_16_60_02_1: ENTITY ALD_16_60_02_1_DIV_CONTROLS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PB_ADDER_CARRY =>
		PB_ADDER_CARRY,
	PB_ADDER_NO_CARRY =>
		PB_ADDER_NO_CARRY,
	PB_COMPLEMENT_LATCH =>
		PB_COMPLEMENT_LATCH,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_NOT_MPLY_DIV_LAST_LATCH =>
		PS_NOT_MPLY_DIV_LAST_LATCH,
	PS_MPLY_DIV_LAST_LATCH =>
		PS_MPLY_DIV_LAST_LATCH,
	PS_TRUE_LATCH_1 =>
		PS_TRUE_LATCH_1,
	PS_DIV_OP_CODE =>
		PS_DIV_OP_CODE,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_DIV_DOT_MQ_DOT_B =>
		PS_DIV_DOT_MQ_DOT_B,
	MB_DIV_DOT_X_DOT_B =>
		MB_DIV_DOT_X_DOT_B,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,
	MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC =>
		MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,
	MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL =>
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_NOT_MDL,
	MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL =>
		MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL,
	MS_DIV_DOT_2_DOT_D =>
		MS_DIV_DOT_2_DOT_D,
	MS_DIV_DOT_B =>
		MS_DIV_DOT_B,
	MS_DIV_DOT_MQ_DOT_B_DOT_T =>
		MS_DIV_DOT_MQ_DOT_B_DOT_T
	);

Page_16_61_01_1: ENTITY ALD_16_61_01_1_MPLY_DIGIT_RECOGNITION_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PB_B_CH_NOT_1_BIT =>
		PB_B_CH_NOT_1_BIT,
	PB_ADD_BQ0 =>
		PB_ADD_BQ0,
	MB_ADD_BQ2 =>
		MB_ADD_BQ2,
	PB_B_CH_1_BIT =>
		PB_B_CH_1_BIT,
	MB_ADD_BQ6 =>
		MB_ADD_BQ6,
	PB_ADD_BQ4 =>
		PB_ADD_BQ4,
	PB_ADD_BQ8 =>
		PB_ADD_BQ8,
	MB_ADD_BQ4 =>
		MB_ADD_BQ4,
	PB_B_CH_0 =>
		PB_B_CH_0,
	PB_B_CH_0_8 =>
		PB_B_CH_0_8,
	PB_B_CH_1_4 =>
		PB_B_CH_1_4,
	PB_B_CH_5_8 =>
		PB_B_CH_5_8,
	PB_B_CH_1_9 =>
		PB_B_CH_1_9,
	PB_B_CH_9 =>
		PB_B_CH_9
	);

Page_16_62_01_1: ENTITY ALD_16_62_01_1_MPLY_DIV_LAST_LATCH_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	MB_1401_MPLY_EARLY_END =>
		MB_1401_MPLY_EARLY_END,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_DIV_OP_CODE =>
		PS_DIV_OP_CODE,
	MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW =>
		MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_TRUE_LATCH =>
		PS_TRUE_LATCH,
	MS_PROGRAM_RESET_5 =>
		MS_PROGRAM_RESET_5,
	MS_1401_DIV_EARLY_END =>
		MS_1401_DIV_EARLY_END,
	PS_LAST_LOGIC_GATE_2 =>
		PS_LAST_LOGIC_GATE_2,
	MS_DIV_DOT_LAST_INSN_RO_CYCLE =>
		MS_DIV_DOT_LAST_INSN_RO_CYCLE,
	MS_MPLY_DOT_LAST_INSN_RO_CYCLE =>
		MS_MPLY_DOT_LAST_INSN_RO_CYCLE,
	MS_DIV_DOT_U_DOT_B_DOT_BB_DOT_T =>
		MS_DIV_DOT_U_DOT_B_DOT_BB_DOT_T,
	PS_MPLY_DIV_LAST_LATCH =>
		PS_MPLY_DIV_LAST_LATCH,
	PS_NOT_MPLY_DIV_LAST_LATCH =>
		PS_NOT_MPLY_DIV_LAST_LATCH
	);

Page_17_11_01_1: ENTITY ALD_17_11_01_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_NOT_ASTERISK =>
		PS_NOT_ASTERISK,
	PS_NOT_DOLLAR_SIGN =>
		PS_NOT_DOLLAR_SIGN
	);

Page_17_11_02_1: ENTITY ALD_17_11_02_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_NOT_SIG_DIGIT =>
		PS_NOT_SIG_DIGIT,
	PS_NOT_COMMA =>
		PS_NOT_COMMA,
	PS_NOT_MINUS_SYMBOL =>
		PS_NOT_MINUS_SYMBOL,
	PS_NOT_DECIMAL =>
		PS_NOT_DECIMAL,
	MS_NOT_DECIMAL =>
		MS_NOT_DECIMAL
	);

Page_17_11_03_1: ENTITY ALD_17_11_03_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_NOT_BLANK =>
		PS_NOT_BLANK,
	PS_NOT_C_CHAR =>
		PS_NOT_C_CHAR,
	PS_NOT_R_CHAR =>
		PS_NOT_R_CHAR,
	PS_NOT_SPACE =>
		PS_NOT_SPACE
	);

Page_17_11_04_1: ENTITY ALD_17_11_04_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	PS_B_CH_B_AND_A_BIT =>
		PS_B_CH_B_AND_A_BIT,
	PS_B_CH_NOT_8_AND_1_BIT =>
		PS_B_CH_NOT_8_AND_1_BIT,
	PS_B_CH_NOT_4_AND_2_BIT =>
		PS_B_CH_NOT_4_AND_2_BIT,
	PS_B_CH_8_AND_1_BIT =>
		PS_B_CH_8_AND_1_BIT,
	PS_B_CH_B_AND_NOT_A_BIT =>
		PS_B_CH_B_AND_NOT_A_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_Z_OP_DOT_B_CYCLE =>
		PS_Z_OP_DOT_B_CYCLE,
	MS_Z_OP_DOT_B_CYCLE =>
		MS_Z_OP_DOT_B_CYCLE,
	PS_E_OR_Z_OP_DOT_B_CYCLE =>
		PS_E_OR_Z_OP_DOT_B_CYCLE,
	PS_E_OP_DOT_B_CYCLE_1 =>
		PS_E_OP_DOT_B_CYCLE_1,
	PS_E_OP_DOT_B_CYCLE_2 =>
		PS_E_OP_DOT_B_CYCLE_2,
	PS_C_OR_R_OR_MINUS =>
		PS_C_OR_R_OR_MINUS,
	MS_MINUS_SIGN =>
		MS_MINUS_SIGN
	);

Page_17_11_05_1: ENTITY ALD_17_11_05_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_NOT_BLANK =>
		PS_NOT_BLANK,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_B_CH_B_AND_A_BIT =>
		PS_B_CH_B_AND_A_BIT,
	PS_B_CH_NOT_B_AND_NOT_A_BIT =>
		PS_B_CH_NOT_B_AND_NOT_A_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_B_CH_8_AND_1_BIT =>
		PS_B_CH_8_AND_1_BIT,
	PS_B_CH_NOT_4_AND_2_BIT =>
		PS_B_CH_NOT_4_AND_2_BIT,
	PS_B_CH_8_AND_NOT_1_BIT =>
		PS_B_CH_8_AND_NOT_1_BIT,
	PS_B_CH_NOT_B_AND_A_BIT =>
		PS_B_CH_NOT_B_AND_A_BIT,
	MS_NUMERIC_1_THRU_7 =>
		MS_NUMERIC_1_THRU_7,
	MS_NU_8_OR_9_CHAR =>
		MS_NU_8_OR_9_CHAR,
	MS_DECIMAL =>
		MS_DECIMAL,
	MS_BLANK =>
		MS_BLANK,
	MS_CONTROL_ZERO =>
		MS_CONTROL_ZERO,
	MS_COMMA =>
		MS_COMMA
	);

Page_17_11_06_1: ENTITY ALD_17_11_06_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_ZERO =>
		MS_CONTROL_ZERO,
	MS_BLANK =>
		MS_BLANK,
	MS_COMMA =>
		MS_COMMA,
	MS_NU_8_OR_9_CHAR =>
		MS_NU_8_OR_9_CHAR,
	MS_MINUS_SIGN =>
		MS_MINUS_SIGN,
	MS_NUMERIC_1_THRU_7 =>
		MS_NUMERIC_1_THRU_7,
	MS_DECIMAL =>
		MS_DECIMAL,
	PS_BLANK =>
		PS_BLANK,
	PS_BLANK_OR_ZERO =>
		PS_BLANK_OR_ZERO,
	PS_CONTROL_ZERO =>
		PS_CONTROL_ZERO,
	PS_COMMA =>
		PS_COMMA,
	PS_BLANK_0_OR_COMMA =>
		PS_BLANK_0_OR_COMMA,
	PS_0_OR_DECIMAL =>
		PS_0_OR_DECIMAL,
	PS_BLK_0_PUNCT_OR_SIG_DIGIT =>
		PS_BLK_0_PUNCT_OR_SIG_DIGIT,
	MS_SIG_DIGIT =>
		MS_SIG_DIGIT,
	PS_SIG_DIGIT =>
		PS_SIG_DIGIT,
	PS_DECIMAL =>
		PS_DECIMAL
	);

Page_17_11_07_1: ENTITY ALD_17_11_07_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_8_AND_NOT_1_BIT =>
		PS_B_CH_8_AND_NOT_1_BIT,
	PS_B_CH_4_AND_NOT_2_BIT =>
		PS_B_CH_4_AND_NOT_2_BIT,
	PS_B_CH_B_AND_NOT_A_BIT =>
		PS_B_CH_B_AND_NOT_A_BIT,
	PS_B_CH_8_AND_1_BIT =>
		PS_B_CH_8_AND_1_BIT,
	PS_B_CH_NOT_4_AND_2_BIT =>
		PS_B_CH_NOT_4_AND_2_BIT,
	PS_E_OP_DOT_B_CYCLE_1 =>
		PS_E_OP_DOT_B_CYCLE_1,
	PS_B_CH_B_AND_A_BIT =>
		PS_B_CH_B_AND_A_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_ASTERISK =>
		PS_ASTERISK,
	PS_ASTERISK_OR_DOLLAR_SIGN =>
		PS_ASTERISK_OR_DOLLAR_SIGN,
	PS_DOLLAR_SIGN =>
		PS_DOLLAR_SIGN,
	MS_SPACE =>
		MS_SPACE
	);

Page_17_12_01_1: ENTITY ALD_17_12_01_1_EDIT_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_LAST_INSN_RO_CYCLE =>
		PS_LAST_INSN_RO_CYCLE,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_SIG_DIGIT =>
		PS_SIG_DIGIT,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_E_OP_DOT_B_CYCLE_1 =>
		PS_E_OP_DOT_B_CYCLE_1,
	PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION,
	PS_BLK_0_PUNCT_OR_SIG_DIGIT =>
		PS_BLK_0_PUNCT_OR_SIG_DIGIT,
	MS_A_CYCLE =>
		MS_A_CYCLE,
	MS_3RD_SCAN =>
		MS_3RD_SCAN,
	MS_NOT_0_SUPPRESS =>
		MS_NOT_0_SUPPRESS,
	PS_NOT_0_SUPPRESS =>
		PS_NOT_0_SUPPRESS,
	MS_LAST_INSN_RO_AND_LOGIC_GATE =>
		MS_LAST_INSN_RO_AND_LOGIC_GATE
	);

Page_17_12_02_1: ENTITY ALD_17_12_02_1_EDIT_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_LAST_INSN_RO_AND_LOGIC_GATE =>
		MS_LAST_INSN_RO_AND_LOGIC_GATE,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_E_OP_DOT_B_CYCLE_1 =>
		PS_E_OP_DOT_B_CYCLE_1,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_NOT_ASTERISK =>
		PS_NOT_ASTERISK,
	PS_NOT_DOLLAR_SIGN =>
		PS_NOT_DOLLAR_SIGN,
	MS_A_CYCLE =>
		MS_A_CYCLE,
	MS_UNITS_LATCH =>
		MS_UNITS_LATCH,
	MS_EXTENSION_LATCH =>
		MS_EXTENSION_LATCH,
	MS_2ND_SCAN =>
		MS_2ND_SCAN,
	MS_3RD_SCAN =>
		MS_3RD_SCAN,
	MS_Z_OP_DOT_B_CYCLE =>
		MS_Z_OP_DOT_B_CYCLE,
	MS_NOT_0_SUPPRESS =>
		MS_NOT_0_SUPPRESS,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	MS_NOT_ASTERISK_FILL_OR_FL_DOL =>
		MS_NOT_ASTERISK_FILL_OR_FL_DOL,
	PS_NOT_ASTERISK_FILL_OR_FL_DOL =>
		PS_NOT_ASTERISK_FILL_OR_FL_DOL
	);

Page_17_12_03_1: ENTITY ALD_17_12_03_1_EDIT_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	MS_LOGIC_GATE_B_1 =>
		XX_MS_LOGIC_GATE_B_1,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_WM_BIT,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_E_OR_Z_OP_DOT_B_CYCLE =>
		PS_E_OR_Z_OP_DOT_B_CYCLE,
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_NOT_BLANK =>
		PS_NOT_BLANK,
	PS_NOT_DECIMAL_CONTROL =>
		PS_NOT_DECIMAL_CONTROL,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_NOT_COMMA =>
		PS_NOT_COMMA,
	PS_NOT_MINUS_SYMBOL =>
		PS_NOT_MINUS_SYMBOL,
	PS_NOT_DECIMAL =>
		PS_NOT_DECIMAL,
	PS_NOT_SIG_DIGIT =>
		PS_NOT_SIG_DIGIT,
	MS_1ST_SCAN =>
		MS_1ST_SCAN,
	MS_MQ_LATCH =>
		MS_MQ_LATCH,
	MS_3RD_SCAN =>
		MS_3RD_SCAN,
	PS_0_SUPPRESS =>
		PS_0_SUPPRESS,
	MS_0_SUPPRESS =>
		MS_0_SUPPRESS
	);

Page_17_12_04_1: ENTITY ALD_17_12_04_1_EDIT_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_NOT_DECIMAL =>
		MS_NOT_DECIMAL,
	MS_NOT_0_SUPPRESS =>
		MS_NOT_0_SUPPRESS,
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	MS_LAST_INSN_RO_AND_LOGIC_GATE =>
		MS_LAST_INSN_RO_AND_LOGIC_GATE,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_DECIMAL =>
		PS_DECIMAL,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_0_SUPPRESS =>
		PS_0_SUPPRESS,
	PS_NOT_DECIMAL_CONTROL =>
		PS_NOT_DECIMAL_CONTROL,
	MS_DECIMAL_CONTROL =>
		MS_DECIMAL_CONTROL,
	PS_DECIMAL_CONTROL =>
		PS_DECIMAL_CONTROL
	);

Page_17_12_05_1: ENTITY ALD_17_12_05_1_EDIT_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASTERISK =>
		PS_ASTERISK,
	PS_LAST_LOGIC_GATE_1 =>
		PS_LAST_LOGIC_GATE_1,
	PS_0_SUPPRESS =>
		PS_0_SUPPRESS,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_NOT_ASTERISK_FILL_OR_FL_DOL =>
		PS_NOT_ASTERISK_FILL_OR_FL_DOL,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_DOLLAR_SIGN =>
		PS_DOLLAR_SIGN,
	PS_E_OP_DOT_B_CYCLE_2 =>
		PS_E_OP_DOT_B_CYCLE_2,
	MS_ASTERISK_FILL =>
		MS_ASTERISK_FILL,
	PS_ASTERISK_FILL =>
		PS_ASTERISK_FILL,
	PS_FLOAT_DOLLAR_SIGN =>
		PS_FLOAT_DOLLAR_SIGN,
	MS_FLOAT_DOLLAR_SIGN =>
		MS_FLOAT_DOLLAR_SIGN
	);

Page_17_13_01_1: ENTITY ALD_17_13_01_1_EDIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_WORD_MARK_OP_CODE =>
		PS_SET_WORD_MARK_OP_CODE,
	PS_A_OR_B_CYCLE =>
		PS_A_OR_B_CYCLE,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_CONTROL_ZERO =>
		PS_CONTROL_ZERO,
	PS_NOT_0_SUPPRESS =>
		PS_NOT_0_SUPPRESS,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_Z_OP_DOT_B_CYCLE =>
		PS_Z_OP_DOT_B_CYCLE,
	PS_E_OP_DOT_B_CYCLE_1 =>
		PS_E_OP_DOT_B_CYCLE_1,
	PS_ASTERISK_OR_DOLLAR_SIGN =>
		PS_ASTERISK_OR_DOLLAR_SIGN,
	PS_BLANK_OR_ZERO =>
		PS_BLANK_OR_ZERO,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_SET_WM =>
		PS_SET_WM,
	PS_USE_NO_ZONES_STAR_EDIT =>
		PS_USE_NO_ZONES_STAR_EDIT,
	PS_EDIT_USE_A_CH_NU =>
		PS_EDIT_USE_A_CH_NU,
	PS_USE_A_CH_ZONES_STAR_EDIT =>
		PS_USE_A_CH_ZONES_STAR_EDIT
	);

Page_17_13_02_1: ENTITY ALD_17_13_02_1_EDIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PLUS_SIGN_LATCH =>
		PS_PLUS_SIGN_LATCH,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_C_OR_R_OR_MINUS =>
		PS_C_OR_R_OR_MINUS,
	MS_UNITS_LATCH =>
		MS_UNITS_LATCH,
	MS_EXTENSION_LATCH =>
		MS_EXTENSION_LATCH,
	PS_MINUS_SIGN_LATCH =>
		PS_MINUS_SIGN_LATCH,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_NOT_BLANK =>
		PS_NOT_BLANK,
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_E_OP_DOT_B_CYCLE_1 =>
		PS_E_OP_DOT_B_CYCLE_1,
	PS_NOT_C_CHAR =>
		PS_NOT_C_CHAR,
	PS_NOT_R_CHAR =>
		PS_NOT_R_CHAR,
	PS_NOT_MINUS_SYMBOL =>
		PS_NOT_MINUS_SYMBOL,
	PS_NOT_SPACE =>
		PS_NOT_SPACE,
	MS_BLANKED_CREDIT_SYMBOL =>
		MS_BLANKED_CREDIT_SYMBOL,
	PS_CREDIT_OR_NOT_U_CTRL_CHAR =>
		PS_CREDIT_OR_NOT_U_CTRL_CHAR
	);

Page_17_13_03_1: ENTITY ALD_17_13_03_1_EDIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_BODY_LATCH =>
		PS_BODY_LATCH,
	PS_NOT_ASTERISK =>
		PS_NOT_ASTERISK,
	PS_E_OP_DOT_B_CYCLE_2 =>
		PS_E_OP_DOT_B_CYCLE_2,
	PS_NOT_DOLLAR_SIGN =>
		PS_NOT_DOLLAR_SIGN,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_NOT_BLANK =>
		PS_NOT_BLANK,
	PS_NOT_SPACE =>
		PS_NOT_SPACE,
	PS_CREDIT_OR_NOT_U_CTRL_CHAR =>
		PS_CREDIT_OR_NOT_U_CTRL_CHAR,
	PS_2ND_SCAN_SIG_CHAR =>
		PS_2ND_SCAN_SIG_CHAR,
	PS_NOT_C_CHAR =>
		PS_NOT_C_CHAR,
	PS_NOT_R_CHAR =>
		PS_NOT_R_CHAR,
	PS_NOT_MINUS_SYMBOL =>
		PS_NOT_MINUS_SYMBOL,
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_E_OR_Z_OP_DOT_B_CYCLE =>
		PS_E_OR_Z_OP_DOT_B_CYCLE,
	PS_NOT_COMMA =>
		PS_NOT_COMMA,
	PS_NOT_DECIMAL =>
		PS_NOT_DECIMAL,
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	PS_BLANK =>
		PS_BLANK,
	PS_NOT_ASTERISK_FILL_OR_FL_DOL =>
		PS_NOT_ASTERISK_FILL_OR_FL_DOL,
	MS_STORE_B_CH_CHARACTER =>
		MS_STORE_B_CH_CHARACTER
	);

Page_17_13_04_1: ENTITY ALD_17_13_04_1_EDIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NOT_0_SUPPRESS =>
		PS_NOT_0_SUPPRESS,
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	PS_NOT_BLANK =>
		PS_NOT_BLANK,
	MS_NOT_0_SUPPRESS =>
		MS_NOT_0_SUPPRESS,
	MS_DECIMAL_CONTROL =>
		MS_DECIMAL_CONTROL,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION,
	PS_0_SUPPRESS =>
		PS_0_SUPPRESS,
	PS_NOT_DECIMAL_CONTROL =>
		PS_NOT_DECIMAL_CONTROL,
	PS_BLANK_0_OR_COMMA =>
		PS_BLANK_0_OR_COMMA,
	MS_FLOAT_DOLLAR_SIGN =>
		MS_FLOAT_DOLLAR_SIGN,
	MS_NOT_ASTERISK_FILL_OR_FL_DOL =>
		MS_NOT_ASTERISK_FILL_OR_FL_DOL,
	PS_2ND_SCAN_SIG_CHAR =>
		PS_2ND_SCAN_SIG_CHAR,
	MS_BLANKED_0_OR_COMMA =>
		MS_BLANKED_0_OR_COMMA,
	PS_NOT_ASTERISK_FILL =>
		PS_NOT_ASTERISK_FILL
	);

Page_17_13_05_1: ENTITY ALD_17_13_05_1_EDIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION,
	PS_NOT_DECIMAL_CONTROL =>
		PS_NOT_DECIMAL_CONTROL,
	PS_BLANK_0_OR_COMMA =>
		PS_BLANK_0_OR_COMMA,
	PS_ASTERISK_FILL =>
		PS_ASTERISK_FILL,
	PS_0_OR_DECIMAL =>
		PS_0_OR_DECIMAL,
	PS_BLANK =>
		PS_BLANK,
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	MS_BLANKED_0_OR_COMMA =>
		MS_BLANKED_0_OR_COMMA,
	MS_BLANKED_CREDIT_SYMBOL =>
		MS_BLANKED_CREDIT_SYMBOL,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_COMMA =>
		PS_COMMA,
	PS_E_OP_DOT_B_CY_DOT_1ST_SCAN =>
		PS_E_OP_DOT_B_CY_DOT_1ST_SCAN,
	MS_SPACE =>
		MS_SPACE,
	PS_0_SUPPRESS =>
		PS_0_SUPPRESS,
	PS_NOT_ASTERISK_FILL =>
		PS_NOT_ASTERISK_FILL,
	MS_WRITE_EDIT_ASTERISK =>
		MS_WRITE_EDIT_ASTERISK,
	MS_WRITE_EDIT_BLANK =>
		MS_WRITE_EDIT_BLANK
	);

Page_17_13_06_1: ENTITY ALD_17_13_06_1_EDIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_BLANK =>
		PS_BLANK,
	PS_FLOAT_DOLLAR_SIGN =>
		PS_FLOAT_DOLLAR_SIGN,
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	PS_E_OP_DOT_B_CYCLE_2 =>
		PS_E_OP_DOT_B_CYCLE_2,
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_E_OR_Z_OP_DOT_B_CYCLE =>
		PS_E_OR_Z_OP_DOT_B_CYCLE,
	PS_0_SUPPRESS =>
		PS_0_SUPPRESS,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	MS_SET_DOLLAR_SIGN_STAR_EDIT =>
		MS_SET_DOLLAR_SIGN_STAR_EDIT,
	MS_SET_DOLLAR_SIGN =>
		MS_SET_DOLLAR_SIGN,
	PS_USE_NO_WM_STAR_EDIT =>
		PS_USE_NO_WM_STAR_EDIT
	);

Page_17_13_07_1: ENTITY ALD_17_13_07_1_EDIT_CONTROL_LINES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STORE_B_CH_CHARACTER =>
		MS_STORE_B_CH_CHARACTER,
	MS_WRITE_EDIT_BLANK =>
		MS_WRITE_EDIT_BLANK,
	MS_WRITE_EDIT_ASTERISK =>
		MS_WRITE_EDIT_ASTERISK,
	MS_FLOAT_DOLLAR_SIGN =>
		MS_FLOAT_DOLLAR_SIGN,
	PS_NOT_SIG_DIGIT =>
		PS_NOT_SIG_DIGIT,
	PS_0_SUPPRESS =>
		PS_0_SUPPRESS,
	PS_DECIMAL_CONTROL =>
		PS_DECIMAL_CONTROL,
	MS_ASTERISK_FILL =>
		MS_ASTERISK_FILL,
	MS_NOT_ASTERISK_FILL_OR_FL_DOL =>
		MS_NOT_ASTERISK_FILL_OR_FL_DOL,
	PS_NOT_DECIMAL_CONTROL =>
		PS_NOT_DECIMAL_CONTROL,
	MS_SIG_DIGIT =>
		MS_SIG_DIGIT,
	MS_NOT_0_SUPPRESS =>
		MS_NOT_0_SUPPRESS,
	PS_WRITE_B_CHAR_OR_SPEC_CHAR =>
		PS_WRITE_B_CHAR_OR_SPEC_CHAR,
	PS_3RD_SCAN_CONDITIONS =>
		PS_3RD_SCAN_CONDITIONS,
	PS_LAST_EXECUTE_CONDITIONS =>
		PS_LAST_EXECUTE_CONDITIONS
	);

Page_17_13_08_1: ENTITY ALD_17_13_08_1_EDIT_CONTROL_LINES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_NOT_0_SUPPRESS =>
		PS_NOT_0_SUPPRESS,
	PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION,
	PS_LAST_EXECUTE_CONDITIONS =>
		PS_LAST_EXECUTE_CONDITIONS,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_E_OP_DOT_B_CY_DOT_1ST_SCAN =>
		PS_E_OP_DOT_B_CY_DOT_1ST_SCAN,
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	PS_DECIMAL =>
		PS_DECIMAL,
	PS_DECIMAL_CONTROL =>
		PS_DECIMAL_CONTROL,
	MS_0_SUPPRESS =>
		MS_0_SUPPRESS,
	MS_CONTROL_ZERO =>
		MS_CONTROL_ZERO,
	PS_LAST_EXECUTE_CYCLE_STAR_EDIT =>
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT,
	MS_EDIT_SET_B_CYCLE_CTRL_B =>
		MS_EDIT_SET_B_CYCLE_CTRL_B
	);

Page_17_13_09_1: ENTITY ALD_17_13_09_1_EDIT_CONTROL_LINES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_WRITE_B_CHAR_OR_SPEC_CHAR =>
		PS_WRITE_B_CHAR_OR_SPEC_CHAR,
	PS_1ST_OR_2ND_SCAN =>
		PS_1ST_OR_2ND_SCAN,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_3RD_SCAN_CONDITIONS =>
		PS_3RD_SCAN_CONDITIONS,
	PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION,
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	PS_NOT_DECIMAL_CONTROL =>
		PS_NOT_DECIMAL_CONTROL,
	PS_DECIMAL =>
		PS_DECIMAL,
	PS_NOT_DECIMAL =>
		PS_NOT_DECIMAL,
	MS_EDIT_SET_B_CYCLE_CTRL_C =>
		MS_EDIT_SET_B_CYCLE_CTRL_C,
	MS_EDIT_SET_B_CYCLE_CTRL_D =>
		MS_EDIT_SET_B_CYCLE_CTRL_D,
	MS_EDIT_SET_B_CYCLE_CTRL_E =>
		MS_EDIT_SET_B_CYCLE_CTRL_E,
	MS_EDIT_SET_B_CYCLE_CTRL_F =>
		MS_EDIT_SET_B_CYCLE_CTRL_F
	);

Page_17_13_15_1: ENTITY ALD_17_13_15_1_EDIT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_MQ_LATCH =>
		PS_MQ_LATCH,
	PS_2ND_SCAN =>
		PS_2ND_SCAN,
	PS_E_OR_Z_OP_DOT_B_CYCLE =>
		PS_E_OR_Z_OP_DOT_B_CYCLE,
	PS_EXTENSION_LATCH =>
		PS_EXTENSION_LATCH,
	PS_3RD_SCAN =>
		PS_3RD_SCAN,
	PS_E_OP_DOT_B_CYCLE_2 =>
		PS_E_OP_DOT_B_CYCLE_2,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	MS_EDIT_SKID_CYCLE =>
		MS_EDIT_SKID_CYCLE,
	PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION,
	PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION =>
		MS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION,
	PS_E_OP_DOT_B_CY_DOT_1ST_SCAN =>
		PS_E_OP_DOT_B_CY_DOT_1ST_SCAN
	);

Page_17_14_01_1: ENTITY ALD_17_14_01_1_HI_EQUAL_LO_COMPARE_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_CMP_MODE_B_CYCLE =>
		PS_CMP_MODE_B_CYCLE,
	PS_PULL_OFF_CMP_HI_STAR_1311_SCAN =>
		PS_PULL_OFF_CMP_HI_STAR_1311_SCAN,
	MS_SET_HIGH_CY =>
		MS_SET_HIGH_CY,
	MS_CMP_HIGH =>
		MS_CMP_HIGH,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	MS_CMP_EQUAL =>
		MS_CMP_EQUAL,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_CMP_HIGH =>
		PS_CMP_HIGH,
	PS_SET_HIGH_CY =>
		PS_SET_HIGH_CY,
	MS_UNITS_LATCH =>
		MS_UNITS_LATCH,
	MS_BODY_LATCH =>
		MS_BODY_LATCH,
	PS_HIGH =>
		PS_HIGH,
	MS_EQUAL_LOW_LATCHES_RESET =>
		MS_EQUAL_LOW_LATCHES_RESET,
	MS_HIGH =>
		MS_HIGH,
	MS_1401_DOT_C_OP_DOT_I_RING_4_TIME =>
		MS_1401_DOT_C_OP_DOT_I_RING_4_TIME,
	PS_EQUAL_LOW_LATCHES_SET =>
		PS_EQUAL_LOW_LATCHES_SET,
	PS_UNITS_OR_BODY_LATCHES =>
		PS_UNITS_OR_BODY_LATCHES,
	LAMP_15A1A12 =>
		LAMP_15A1A12
	);

Page_17_14_02_1: ENTITY ALD_17_14_02_1_HI_EQUAL_LO_COMPARE_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_EQUAL_LOW_LATCHES_RESET =>
		MS_EQUAL_LOW_LATCHES_RESET,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_PULL_OFF_CMP_LO_STAR_1311_SCAN =>
		PS_PULL_OFF_CMP_LO_STAR_1311_SCAN,
	PS_SET_HIGH_CY =>
		PS_SET_HIGH_CY,
	MS_1401_DOT_C_OP_DOT_I_RING_4_TIME =>
		MS_1401_DOT_C_OP_DOT_I_RING_4_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_CMP_LOW =>
		MS_CMP_LOW,
	PS_EQUAL_LOW_LATCHES_SET =>
		PS_EQUAL_LOW_LATCHES_SET,
	MS_CMP_EQUAL =>
		MS_CMP_EQUAL,
	PS_CMP_LOW =>
		PS_CMP_LOW,
	MS_SET_HIGH_CY =>
		MS_SET_HIGH_CY,
	PS_LOW =>
		PS_LOW,
	MS_LOW =>
		MS_LOW,
	LAMP_15A1E12 =>
		LAMP_15A1E12
	);

Page_17_14_03_1: ENTITY ALD_17_14_03_1_HI_EQUAL_LO_COMPARE_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_COMPUTER_RESET_1 =>
		XX_MS_COMPUTER_RESET_1,
	PS_SET_HIGH_CY =>
		PS_SET_HIGH_CY,
	MS_EQUAL_LOW_LATCHES_RESET =>
		MS_EQUAL_LOW_LATCHES_RESET,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_CMP_EQUAL =>
		MS_CMP_EQUAL,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_EQUAL_LOW_LATCHES_SET =>
		PS_EQUAL_LOW_LATCHES_SET,
	PS_CMP_EQUAL =>
		PS_CMP_EQUAL,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_SET_HIGH_CY =>
		MS_SET_HIGH_CY,
	PS_UNITS_LATCH =>
		PS_UNITS_LATCH,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	PS_I_RING_4_TIME =>
		XX_PS_I_RING_4_TIME,
	PS_EQUAL =>
		PS_EQUAL,
	MS_EQUAL =>
		MS_EQUAL,
	LAMP_15A1C12 =>
		LAMP_15A1C12
	);

Page_17_15_01_1: ENTITY ALD_17_15_01_1_COMPARE_MATRIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_NOT_8_BIT =>
		XX_PS_A_CH_NOT_8_BIT,
	PS_A_CH_NOT_4_BIT =>
		XX_PS_A_CH_NOT_4_BIT,
	PS_A_CH_NOT_2_BIT =>
		XX_PS_A_CH_NOT_2_BIT,
	PS_A_CH_NOT_1_BIT =>
		XX_PS_A_CH_NOT_1_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	PS_A_CH_4_BIT =>
		PS_A_CH_4_BIT,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_A_CH_1_BIT =>
		PS_A_CH_1_BIT,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	PS_A_CH_NOT_A_BIT =>
		XX_PS_A_CH_NOT_A_BIT,
	PS_NO_NU_A_CH =>
		PS_NO_NU_A_CH,
	PS_SPL_CHAR_A_CH =>
		PS_SPL_CHAR_A_CH,
	PS_ALPH_A_CH =>
		PS_ALPH_A_CH
	);

Page_17_15_02_1: ENTITY ALD_17_15_02_1_COMPARE_MATRIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_NO_NU_B_CH =>
		PS_NO_NU_B_CH,
	PS_SPL_CHAR_B_CH =>
		PS_SPL_CHAR_B_CH,
	PS_ALPH_B_CH =>
		PS_ALPH_B_CH
	);

Page_17_15_03_1: ENTITY ALD_17_15_03_1_COMPARE_MATRIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ALPH_B_CH =>
		PS_ALPH_B_CH,
	PS_SPL_CHAR_B_CH =>
		PS_SPL_CHAR_B_CH,
	PS_NO_NU_B_CH =>
		PS_NO_NU_B_CH,
	PS_ALPH_A_CH =>
		PS_ALPH_A_CH,
	PS_NO_NU_A_CH =>
		PS_NO_NU_A_CH,
	PS_SPL_CHAR_A_CH =>
		PS_SPL_CHAR_A_CH,
	MS_ALPH_NO_NU =>
		MS_ALPH_NO_NU,
	MS_ALPH_SPL_CHAR =>
		MS_ALPH_SPL_CHAR,
	PS_ALPH_OR_SPL_CHAR =>
		PS_ALPH_OR_SPL_CHAR,
	MS_SPL_CHAR_ALPH =>
		MS_SPL_CHAR_ALPH,
	PS_SPL_CHAR_OR_NO_NU =>
		PS_SPL_CHAR_OR_NO_NU,
	MS_NO_NU_ALPH =>
		MS_NO_NU_ALPH,
	PS_SPL_CHAR_NO_NU =>
		PS_SPL_CHAR_NO_NU,
	PS_NO_NUMERICS =>
		PS_NO_NUMERICS,
	PS_NO_NU_SPL_CHAR =>
		PS_NO_NU_SPL_CHAR
	);

Page_17_15_04_1: ENTITY ALD_17_15_04_1_COMPARE_MATRIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PS_A_CH_NOT_A_BIT =>
		XX_PS_A_CH_NOT_A_BIT,
	PS_HI_ZONE =>
		PS_HI_ZONE,
	PS_CMP_ZONE_EQUAL =>
		PS_CMP_ZONE_EQUAL,
	MS_CMP_ZONE_UNEQUAL =>
		MS_CMP_ZONE_UNEQUAL,
	PS_LOW_ZONE =>
		PS_LOW_ZONE,
	PS_ZONES =>
		PS_ZONES,
	PS_NO_ZONES =>
		PS_NO_ZONES
	);

Page_17_15_05_1: ENTITY ALD_17_15_05_1_COMPARE_MATRIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ADDER_MX_CARRY_OUT =>
		PS_ADDER_MX_CARRY_OUT,
	PS_B3_SHIFT =>
		PS_B3_SHIFT,
	PS_B2_SHIFT =>
		PS_B2_SHIFT,
	PS_ADDER_MX_Q8 =>
		PS_ADDER_MX_Q8,
	PS_ALPH_OR_SPL_CHAR =>
		PS_ALPH_OR_SPL_CHAR,
	PS_CMP_ZONE_EQUAL =>
		PS_CMP_ZONE_EQUAL,
	PS_B1_SHIFT =>
		PS_B1_SHIFT,
	PS_ADDER_MX_NO_CARRY_OUT =>
		PS_ADDER_MX_NO_CARRY_OUT,
	MS_HIGH_ADDER_CARRY =>
		MS_HIGH_ADDER_CARRY,
	MS_ADDER_HIGH =>
		MS_ADDER_HIGH,
	MS_ADDER_EQUAL =>
		MS_ADDER_EQUAL,
	MS_ADDER_LOW =>
		MS_ADDER_LOW,
	MS_LOW_ADDER_NO_CARRY =>
		MS_LOW_ADDER_NO_CARRY
	);

Page_17_15_06_1: ENTITY ALD_17_15_06_1_COMPARE_MATRIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ALPH_OR_SPL_CHAR =>
		PS_ALPH_OR_SPL_CHAR,
	MS_ALPH_NO_NU =>
		MS_ALPH_NO_NU,
	MS_ALPH_SPL_CHAR =>
		MS_ALPH_SPL_CHAR,
	PS_SIMULATE_CMP_HI_STAR_1311_SCAN =>
		PS_SIMULATE_CMP_HI_STAR_1311_SCAN,
	PS_SPL_CHAR_NO_NU =>
		PS_SPL_CHAR_NO_NU,
	PS_NO_ZONES =>
		PS_NO_ZONES,
	PS_LOW_ZONE =>
		PS_LOW_ZONE,
	PS_HI_ZONE =>
		PS_HI_ZONE,
	PS_NO_NU_SPL_CHAR =>
		PS_NO_NU_SPL_CHAR,
	PS_CMP_ZONE_EQUAL =>
		PS_CMP_ZONE_EQUAL,
	MS_HIGH_ADDER_CARRY =>
		MS_HIGH_ADDER_CARRY,
	MS_ADDER_HIGH =>
		MS_ADDER_HIGH,
	PS_NO_NUMERICS =>
		PS_NO_NUMERICS,
	PS_ZONES =>
		PS_ZONES,
	PS_SPL_CHAR_OR_NO_NU =>
		PS_SPL_CHAR_OR_NO_NU,
	MS_ADDER_EQUAL =>
		MS_ADDER_EQUAL,
	PS_SIMULATE_CMP_EQ_STAR_1311_SCAN =>
		PS_SIMULATE_CMP_EQ_STAR_1311_SCAN,
	PS_CMP_HIGH =>
		PS_CMP_HIGH,
	MS_CMP_HIGH =>
		MS_CMP_HIGH,
	PS_CMP_EQUAL =>
		PS_CMP_EQUAL,
	MS_CMP_EQUAL =>
		MS_CMP_EQUAL
	);

Page_17_15_07_1: ENTITY ALD_17_15_07_1_COMPARE_MATRIX
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOW_ZONE =>
		PS_LOW_ZONE,
	PS_ALPH_OR_SPL_CHAR =>
		PS_ALPH_OR_SPL_CHAR,
	MS_SPL_CHAR_ALPH =>
		MS_SPL_CHAR_ALPH,
	MS_NO_NU_ALPH =>
		MS_NO_NU_ALPH,
	PS_SIMULATE_CMP_LO_STAR_1311_SCAN =>
		PS_SIMULATE_CMP_LO_STAR_1311_SCAN,
	PS_SPL_CHAR_NO_NU =>
		PS_SPL_CHAR_NO_NU,
	PS_CMP_ZONE_EQUAL =>
		PS_CMP_ZONE_EQUAL,
	PS_HI_ZONE =>
		PS_HI_ZONE,
	PS_NO_NUMERICS =>
		PS_NO_NUMERICS,
	PS_ZONES =>
		PS_ZONES,
	PS_NO_ZONES =>
		PS_NO_ZONES,
	PS_NO_NU_SPL_CHAR =>
		PS_NO_NU_SPL_CHAR,
	MS_ADDER_LOW =>
		MS_ADDER_LOW,
	MS_LOW_ADDER_NO_CARRY =>
		MS_LOW_ADDER_NO_CARRY,
	PS_SPL_CHAR_OR_NO_NU =>
		PS_SPL_CHAR_OR_NO_NU,
	PS_CMP_LOW =>
		PS_CMP_LOW,
	MS_CMP_LOW =>
		MS_CMP_LOW
	);

Page_17_18_01_1: ENTITY ALD_17_18_01_1_COMPARE_TABLE_LOOK_UP_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_COMPARE_OP_CODE =>
		PS_COMPARE_OP_CODE,
	PS_CHAR_TEST_BRANCH_OP_CODE =>
		PS_CHAR_TEST_BRANCH_OP_CODE,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_TABLE_SEARCH_OP_CODE =>
		PS_TABLE_SEARCH_OP_CODE,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_CMP_MODE_B_CYCLE_STAR_1311 =>
		PS_CMP_MODE_B_CYCLE_STAR_1311,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_HIGH =>
		PS_HIGH,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_EQUAL =>
		PS_EQUAL,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_LOW =>
		PS_LOW,
	PS_SET_HIGH_CY =>
		PS_SET_HIGH_CY,
	MS_SET_HIGH_CY =>
		MS_SET_HIGH_CY,
	PS_LAST_EXECUTE_CYCLE_STAR_TLU =>
		PS_LAST_EXECUTE_CYCLE_STAR_TLU,
	PS_CMP_MODE_B_CYCLE =>
		PS_CMP_MODE_B_CYCLE,
	MS_CMP_MODE_SET_A_CYCLE_CTRL_A =>
		MS_CMP_MODE_SET_A_CYCLE_CTRL_A,
	PS_TLU_B_CYCLE =>
		PS_TLU_B_CYCLE
	);

Page_17_18_02_1: ENTITY ALD_17_18_02_1_COMPARE_TABLE_LOOK_UP_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_HIGH =>
		PS_HIGH,
	PS_OP_MOD_REG_NOT_4_BIT =>
		XX_PS_OP_MOD_REG_NOT_4_BIT,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_EQUAL =>
		PS_EQUAL,
	PS_OP_MOD_REG_NOT_2_BIT =>
		XX_PS_OP_MOD_REG_NOT_2_BIT,
	PS_TLU_B_CYCLE =>
		PS_TLU_B_CYCLE,
	PS_LOW =>
		PS_LOW,
	PS_OP_MOD_REG_NOT_1_BIT =>
		XX_PS_OP_MOD_REG_NOT_1_BIT,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	MS_EXTENSION_LATCH =>
		MS_EXTENSION_LATCH,
	PS_UNITS_OR_BODY_LATCHES =>
		PS_UNITS_OR_BODY_LATCHES,
	MS_TLU_SET_B_CYCLE_CTRL =>
		MS_TLU_SET_B_CYCLE_CTRL,
	MS_TLU_SET_A_CYCLE_CTRL_B =>
		MS_TLU_SET_A_CYCLE_CTRL_B,
	MS_STOP_AT_F_TLU =>
		MS_STOP_AT_F_TLU,
	MS_STOP_AT_J_TLU =>
		MS_STOP_AT_J_TLU
	);

Page_18_11_01_1: ENTITY ALD_18_11_01_1_CHANNEL_A_NUMERICS_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	PS_A_CH_1_BIT =>
		PS_A_CH_1_BIT,
	PS_A_CH_8_BIT =>
		PS_A_CH_8_BIT,
	PS_A_CH_NOT_1_BIT =>
		XX_PS_A_CH_NOT_1_BIT,
	PS_A_CH_NOT_8_BIT =>
		XX_PS_A_CH_NOT_8_BIT,
	PS_A_CH_2_BIT =>
		PS_A_CH_2_BIT,
	PS_A_CH_4_BIT =>
		PS_A_CH_4_BIT,
	PS_A_CH_NOT_2_BIT =>
		XX_PS_A_CH_NOT_2_BIT,
	PS_A_CH_NOT_4_BIT =>
		XX_PS_A_CH_NOT_4_BIT,
	PS_A_CH_VC_NUMERICS_ODD =>
		PS_A_CH_VC_NUMERICS_ODD,
	PS_A_CH_VC_NUMERICS_EVEN =>
		PS_A_CH_VC_NUMERICS_EVEN
	);

Page_18_11_02_1: ENTITY ALD_18_11_02_1_CHANNEL_A_ZONES_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_3RD_CHECK_TEST_SWITCH =>
		MV_3RD_CHECK_TEST_SWITCH,
	PS_A_CH_A_BIT =>
		PS_A_CH_A_BIT,
	PS_A_CH_NOT_A_BIT =>
		XX_PS_A_CH_NOT_A_BIT,
	PS_A_CH_NOT_B_BIT =>
		XX_PS_A_CH_NOT_B_BIT,
	PS_A_CH_B_BIT =>
		PS_A_CH_B_BIT,
	PS_A_CH_C_BIT =>
		PS_A_CH_C_BIT,
	PS_A_CH_NOT_C_BIT =>
		XX_PS_A_CH_NOT_C_BIT,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_A_CH_WM_BIT =>
		PS_A_CH_WM_BIT,
	PS_A_CH_VC_NOT_ZONE_C_BIT =>
		PS_A_CH_VC_NOT_ZONE_C_BIT,
	PS_A_CH_VC_NU_C_BIT =>
		PS_A_CH_VC_NU_C_BIT,
	PS_A_CH_VC_ZONE_C_BIT =>
		PS_A_CH_VC_ZONE_C_BIT,
	PS_A_CH_VC_NOT_NU_C_BIT =>
		PS_A_CH_VC_NOT_NU_C_BIT
	);

Page_18_11_03_1: ENTITY ALD_18_11_03_1_CHANNEL_A_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_CH_VC_NUMERICS_ODD =>
		PS_A_CH_VC_NUMERICS_ODD,
	PS_A_CH_VC_NOT_NU_C_BIT =>
		PS_A_CH_VC_NOT_NU_C_BIT,
	PS_A_CH_VC_NUMERICS_EVEN =>
		PS_A_CH_VC_NUMERICS_EVEN,
	PS_A_CH_VC_NU_C_BIT =>
		PS_A_CH_VC_NU_C_BIT,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_ASTERISK_A_CH_CHECK_CTRL =>
		MS_ASTERISK_A_CH_CHECK_CTRL,
	MS_ANY_LAST_INPUT_CYCLE =>
		MS_ANY_LAST_INPUT_CYCLE,
	MS_DISPLAY_OR_ALTER_ROUTINE =>
		MS_DISPLAY_OR_ALTER_ROUTINE,
	MS_INPUT_CYCLE_GRP_MK_WM_INSRT =>
		MS_INPUT_CYCLE_GRP_MK_WM_INSRT,
	MS_A_CH_VALID =>
		MS_A_CH_VALID,
	PS_A_CH_INVALID =>
		PS_A_CH_INVALID,
	MS_A_CHANNEL_VC_ERROR =>
		MS_A_CHANNEL_VC_ERROR,
	LAMP_11C8A12 =>
		LAMP_11C8A12,
	LAMP_15A1A19 =>
		LAMP_15A1A19
	);

Page_18_12_01_1: ENTITY ALD_18_12_01_1_CHANNEL_B_NUMERIC_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_1_BIT,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_8_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_2_BIT,
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_4_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_B_CH_8_AND_1_BIT =>
		PS_B_CH_8_AND_1_BIT,
	PS_B_CH_VC_NUMERICS_ODD =>
		PS_B_CH_VC_NUMERICS_ODD,
	PS_B_CH_8_AND_NOT_1_BIT =>
		PS_B_CH_8_AND_NOT_1_BIT,
	PS_B_CH_NOT_8_AND_1_BIT =>
		PS_B_CH_NOT_8_AND_1_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_B_CH_VC_NUMERICS_EVEN =>
		PS_B_CH_VC_NUMERICS_EVEN,
	PS_B_CH_4_AND_NOT_2_BIT =>
		PS_B_CH_4_AND_NOT_2_BIT,
	PS_B_CH_NOT_4_AND_2_BIT =>
		PS_B_CH_NOT_4_AND_2_BIT
	);

Page_18_12_02_1: ENTITY ALD_18_12_02_1_CHAN_B_ZONES_VALIDITY_CHECK_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	MV_3RD_CHECK_TEST_SWITCH =>
		MV_3RD_CHECK_TEST_SWITCH,
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_A_BIT,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_B_BIT,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_B_CH_C_BIT =>
		PS_B_CH_C_BIT,
	PS_B_CH_NOT_C_BIT =>
		PS_B_CH_NOT_C_BIT,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_B_CH_NOT_B_AND_NOT_A_BIT =>
		PS_B_CH_NOT_B_AND_NOT_A_BIT,
	PS_B_CH_VC_ZONE_C_BIT =>
		PS_B_CH_VC_ZONE_C_BIT,
	PS_B_CH_B_AND_A_BIT =>
		PS_B_CH_B_AND_A_BIT,
	PS_B_CH_B_AND_NOT_A_BIT =>
		PS_B_CH_B_AND_NOT_A_BIT,
	PS_B_CH_VC_NU_C_BIT =>
		PS_B_CH_VC_NU_C_BIT,
	PS_B_CH_VC_NOT_ZONE_C_BIT =>
		PS_B_CH_VC_NOT_ZONE_C_BIT,
	PS_B_CH_NOT_B_AND_A_BIT =>
		PS_B_CH_NOT_B_AND_A_BIT,
	PS_B_CH_VC_NOT_NU_C_BIT =>
		PS_B_CH_VC_NOT_NU_C_BIT
	);

Page_18_12_03_1: ENTITY ALD_18_12_03_1_CHANNEL_B_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_VC_NUMERICS_ODD =>
		PS_B_CH_VC_NUMERICS_ODD,
	PS_B_CH_VC_NUMERICS_EVEN =>
		PS_B_CH_VC_NUMERICS_EVEN,
	PS_B_CH_VC_NOT_NU_C_BIT =>
		PS_B_CH_VC_NOT_NU_C_BIT,
	PS_B_CH_VC_NU_C_BIT =>
		PS_B_CH_VC_NU_C_BIT,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_STORAGE_SCAN_LOAD =>
		MS_STORAGE_SCAN_LOAD,
	MS_DISPLAY_OR_ALTER_ROUTINE =>
		MS_DISPLAY_OR_ALTER_ROUTINE,
	MS_B_CHANNEL_VC_ERROR =>
		MS_B_CHANNEL_VC_ERROR,
	LAMP_11C8A13 =>
		LAMP_11C8A13,
	LAMP_15A1C19 =>
		LAMP_15A1C19
	);

Page_18_13_01_1: ENTITY ALD_18_13_01_1_ASSEMBLY_CHANNEL_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	MS_ASSEMBLY_CH_1_BIT =>
		MS_ASSEMBLY_CH_1_BIT,
	MS_ASSEMBLY_CH_8_BIT =>
		MS_ASSEMBLY_CH_8_BIT,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	MS_ASSEMBLY_CH_NOT_1_BIT =>
		MS_ASSEMBLY_CH_NOT_1_BIT,
	MS_ASSEMBLY_CH_NOT_8_BIT =>
		MS_ASSEMBLY_CH_NOT_8_BIT,
	MS_ASSEMBLY_CH_2_BIT =>
		MS_ASSEMBLY_CH_2_BIT,
	MS_ASSEMBLY_CH_4_BIT =>
		MS_ASSEMBLY_CH_4_BIT,
	MS_ASSEMBLY_CH_NOT_4_BIT =>
		MS_ASSEMBLY_CH_NOT_4_BIT,
	MS_ASSEMBLY_CH_NOT_2_BIT =>
		MS_ASSEMBLY_CH_NOT_2_BIT,
	PS_ASSEMBLY_CH_NUMERICS_ODD =>
		PS_ASSEMBLY_CH_NUMERICS_ODD,
	PS_ASSEMBLY_CH_NUMERICS_EVEN =>
		PS_ASSEMBLY_CH_NUMERICS_EVEN
	);

Page_18_13_02_1: ENTITY ALD_18_13_02_1_ASSEMBLY_CHANNEL_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_3RD_CHECK_TEST_SWITCH =>
		MV_3RD_CHECK_TEST_SWITCH,
	MS_ASSEMBLY_CH_A_BIT =>
		MS_ASSEMBLY_CH_A_BIT,
	MS_ASSEMBLY_CH_B_BIT =>
		MS_ASSEMBLY_CH_B_BIT,
	MS_ASSEMBLY_CH_NOT_B_BIT =>
		MS_ASSEMBLY_CH_NOT_B_BIT,
	MS_ASSEMBLY_CH_NOT_A_BIT =>
		MS_ASSEMBLY_CH_NOT_A_BIT,
	MS_ASSEMBLY_CH_C_CHAR_BIT =>
		MS_ASSEMBLY_CH_C_CHAR_BIT,
	MS_ASSEMBLY_CH_WM_BIT =>
		MS_ASSEMBLY_CH_WM_BIT,
	MS_ASSEMBLY_CH_NOT_C_CHAR_BIT =>
		MS_ASSEMBLY_CH_NOT_C_CHAR_BIT,
	MS_ASSEMBLY_CH_NOT_WM_BIT =>
		MS_ASSEMBLY_CH_NOT_WM_BIT,
	PS_ASSEMBLY_CH_ZONES_ODD =>
		PS_ASSEMBLY_CH_ZONES_ODD,
	PS_ASSEMBLY_CH_ZONES_EVEN =>
		PS_ASSEMBLY_CH_ZONES_EVEN
	);

Page_18_13_03_1: ENTITY ALD_18_13_03_1_ASSEMBLY_CHANNEL_VALIDITY_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_DISPLAY_OR_ALTER_ROUTINE =>
		MS_DISPLAY_OR_ALTER_ROUTINE,
	PS_ASSEMBLY_CH_NUMERICS_ODD =>
		PS_ASSEMBLY_CH_NUMERICS_ODD,
	PS_ASSEMBLY_CH_NUMERICS_EVEN =>
		PS_ASSEMBLY_CH_NUMERICS_EVEN,
	PS_ASSEMBLY_CH_ZONES_ODD =>
		PS_ASSEMBLY_CH_ZONES_ODD,
	PS_ASSEMBLY_CH_ZONES_EVEN =>
		PS_ASSEMBLY_CH_ZONES_EVEN,
	MS_ASSEMBLY_CH_ERROR =>
		MS_ASSEMBLY_CH_ERROR,
	LAMP_15A1B19 =>
		LAMP_15A1B19,
	LAMP_11C8A10 =>
		LAMP_11C8A10
	);

Page_18_14_01_1: ENTITY ALD_18_14_01_1_A_CH_SWITCHING_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_GATE_F2_DATA_REG_TO_A_CH =>
		PS_GATE_F2_DATA_REG_TO_A_CH,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	PS_GATE_E2_DATA_REG_TO_A_CH =>
		PS_GATE_E2_DATA_REG_TO_A_CH,
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	PS_GATE_OP_MOD_REG_TO_A_CH =>
		PS_GATE_OP_MOD_REG_TO_A_CH,
	MV_3RD_CHECK_TEST_SWITCH =>
		MV_3RD_CHECK_TEST_SWITCH,
	PS_GATE_A_DATA_REG_TO_A_CH =>
		PS_GATE_A_DATA_REG_TO_A_CH,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_A_CHARACTER_SELECT_ERROR =>
		MS_A_CHARACTER_SELECT_ERROR,
	LAMP_15A1H20 =>
		LAMP_15A1H20
	);

Page_18_14_02_1: ENTITY ALD_18_14_02_1_ADDRESS_EXIT_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_AR_CH_VC_GROUP_ONE =>
		PS_AR_CH_VC_GROUP_ONE,
	MV_3RD_CHECK_TEST_SWITCH =>
		MV_3RD_CHECK_TEST_SWITCH,
	PS_AR_CH_VC_GROUP_TWO =>
		PS_AR_CH_VC_GROUP_TWO,
	MS_START_RESET =>
		MS_START_RESET,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_ADDRESS_EXIT_ERROR =>
		MS_ADDRESS_EXIT_ERROR,
	MS_ADDRESS_EXIT_SAMPLE =>
		MS_ADDRESS_EXIT_SAMPLE,
	LAMP_15A1H19 =>
		LAMP_15A1H19
	);

Page_18_14_03_1: ENTITY ALD_18_14_03_1_ADDRESS_CH_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_ADDR_CH_VC_GROUP_ONE =>
		PS_ADDR_CH_VC_GROUP_ONE,
	PS_ADDR_CH_VC_GROUP_TWO =>
		PS_ADDR_CH_VC_GROUP_TWO,
	MV_3RD_CHECK_TEST_SWITCH =>
		MV_3RD_CHECK_TEST_SWITCH,
	PS_1401_MODE =>
		XX_PS_1401_MODE,
	PS_LOGIC_GATE_A_1 =>
		PS_LOGIC_GATE_A_1,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_START_RESET =>
		MS_START_RESET,
	MS_ADDRESS_CH_ERROR =>
		MS_ADDRESS_CH_ERROR,
	LAMP_15A1F19 =>
		LAMP_15A1F19,
	LAMP_11C8A07 =>
		LAMP_11C8A07
	);

Page_18_14_04_1: ENTITY ALD_18_14_04_1_OP_REGISTER_SET_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_2ND_TRIGGER_CHECK =>
		MS_2ND_TRIGGER_CHECK,
	PS_SET_OP_REG =>
		PS_SET_OP_REG,
	MS_BLANK =>
		MS_BLANK,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_1ST_TRIGGER_CHECK =>
		MS_1ST_TRIGGER_CHECK,
	MS_CHECK_OP_REG_SET =>
		MS_CHECK_OP_REG_SET,
	MS_OP_REG_SET_ERROR =>
		MS_OP_REG_SET_ERROR,
	LAMP_15A1E20 =>
		LAMP_15A1E20
	);

Page_18_14_05_1: ENTITY ALD_18_14_05_1_OP_MODIFIER_SET_CHECK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_2ND_TRIGGER_CHECK =>
		MS_2ND_TRIGGER_CHECK,
	PS_SET_OP_MOD_REG =>
		PS_SET_OP_MOD_REG,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	MS_1ST_TRIGGER_CHECK =>
		MS_1ST_TRIGGER_CHECK,
	MS_CHECK_OP_MOD_SET =>
		MS_CHECK_OP_MOD_SET,
	MS_OP_MOD_REG_SET_ERROR =>
		MS_OP_MOD_REG_SET_ERROR,
	LAMP_15A1F20 =>
		LAMP_15A1F20
	);

Page_18_14_06_1: ENTITY ALD_18_14_06_1_A_AND_B_REG_SET_CHECKS_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_2ND_OR_3RD_CHECK_TEST =>
		PS_2ND_OR_3RD_CHECK_TEST,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_B_DATA_REG_RESET =>
		PS_B_DATA_REG_RESET,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_ADDRESS_EXIT_SAMPLE =>
		MS_ADDRESS_EXIT_SAMPLE,
	MS_1ST_TRIGGER_CHECK =>
		MS_1ST_TRIGGER_CHECK,
	MS_LOGIC_GATE_T =>
		MS_LOGIC_GATE_T,
	MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST =>
		MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST,
	MS_B_REG_RESET_ERROR =>
		MS_B_REG_RESET_ERROR,
	LAMP_15A1C20 =>
		LAMP_15A1C20
	);

Page_18_14_07_1: ENTITY ALD_18_14_07_1_A_AND_B_REGISTERS_SET_CHECKS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1ST_TRIGGER_CHECK =>
		MS_1ST_TRIGGER_CHECK,
	PS_SW_B_CH_TO_A_REG =>
		PS_SW_B_CH_TO_A_REG,
	MS_PROGRAM_RESET_3 =>
		MS_PROGRAM_RESET_3,
	PS_SW_AR_EXIT_CH_TO_A_REG =>
		PS_SW_AR_EXIT_CH_TO_A_REG,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_RESET_A_DATA_REG =>
		MS_RESET_A_DATA_REG,
	MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST =>
		MS_LOG_GT_E_DOT_2ND_OR_3RD_CHK_TEST,
	MS_A_REG_SET_ERROR =>
		MS_A_REG_SET_ERROR,
	LAMP_15A1V01 =>
		LAMP_15A1V01
	);

Page_18_14_08_1: ENTITY ALD_18_14_08_1_1_MASTER_ERROR_CONTROL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_LAST_LOGIC_GATE_1 =>
		MS_LAST_LOGIC_GATE_1,
	MS_LOGIC_GATE_W =>
		MS_LOGIC_GATE_W,
	PS_2ND_CLOCK_PULSE_CLAMPED =>
		PS_2ND_CLOCK_PULSE_CLAMPED,
	MS_START_RESET =>
		MS_START_RESET,
	MS_LOGIC_GATE_K =>
		MS_LOGIC_GATE_K,
	MS_1401_CARD_PR_SAMPLE_B =>
		MS_1401_CARD_PR_SAMPLE_B,
	MS_1401_CARD_PR_ERR_SAMPLE =>
		MS_1401_CARD_PR_ERR_SAMPLE,
	MS_I_O_INTERLOCK_CHECK =>
		MS_I_O_INTERLOCK_CHECK,
	MS_INSTRUCTION_CHECK =>
		MS_INSTRUCTION_CHECK,
	MS_RBC_INLK_CHECK =>
		MS_RBC_INLK_CHECK,
	MS_A_CHANNEL_VC_ERROR =>
		MS_A_CHANNEL_VC_ERROR,
	MS_B_CHANNEL_VC_ERROR =>
		MS_B_CHANNEL_VC_ERROR,
	MS_ASSEMBLY_CH_ERROR =>
		MS_ASSEMBLY_CH_ERROR,
	MS_A_REG_SET_ERROR =>
		MS_A_REG_SET_ERROR,
	MS_B_REG_RESET_ERROR =>
		MS_B_REG_RESET_ERROR,
	MS_OP_REG_SET_ERROR =>
		MS_OP_REG_SET_ERROR,
	PS_1ST_CLOCK_PULSE_1 =>
		XX_PS_1ST_CLOCK_PULSE_1,
	MS_B_CHAR_SEL_ERROR =>
		MS_B_CHAR_SEL_ERROR,
	MS_ADDRESS_EXIT_ERROR =>
		MS_ADDRESS_EXIT_ERROR,
	MS_ADDRESS_CH_ERROR =>
		MS_ADDRESS_CH_ERROR,
	MS_1401_PUNCH_PRINT_ERROR =>
		MS_1401_PUNCH_PRINT_ERROR,
	MS_ADDRESS_CHECK =>
		MS_ADDRESS_CHECK,
	MS_1401_CARD_PRINT_ERROR =>
		MS_1401_CARD_PRINT_ERROR,
	MS_A_CHARACTER_SELECT_ERROR =>
		MS_A_CHARACTER_SELECT_ERROR,
	MS_OP_MOD_REG_SET_ERROR =>
		MS_OP_MOD_REG_SET_ERROR,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	MS_MASTER_ERROR_STAR_AUTS_STAR =>
		MS_MASTER_ERROR_STAR_AUTS_STAR,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_MASTER_ERROR =>
		XX_PS_MASTER_ERROR
	);

Page_18_14_09_1: ENTITY ALD_18_14_09_1_OP_AND_OP_MOD_REG_SET_CHK_DEV
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_1_TIME =>
		XX_PS_I_RING_1_TIME,
	PS_2_CHAR_ONLY_OP_CODES =>
		PS_2_CHAR_ONLY_OP_CODES,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_1_ADDR_PLUS_MOD_OP_CODES =>
		PS_1_ADDR_PLUS_MOD_OP_CODES,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_A_CH_NOT_WM_BIT =>
		XX_PS_A_CH_NOT_WM_BIT,
	PS_I_RING_11_TIME =>
		XX_PS_I_RING_11_TIME,
	PS_2_ADDR_PLUS_MOD_OP_CODES =>
		PS_2_ADDR_PLUS_MOD_OP_CODES,
	MS_1401_DOT_I_CYCLE =>
		MS_1401_DOT_I_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	MS_I_RING_OP_TIME =>
		MS_I_RING_OP_TIME,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_B_CH_WM_BIT_2 =>
		PS_B_CH_WM_BIT_2,
	PS_OP_OR_OP_MOD_POSITION =>
		PS_OP_OR_OP_MOD_POSITION,
	MS_CHECK_OP_MOD_SET =>
		MS_CHECK_OP_MOD_SET,
	MS_CHECK_OP_REG_SET =>
		MS_CHECK_OP_REG_SET
	);

Page_18_14_10_1: ENTITY ALD_18_14_10_1_CHECK_TEST_SWITCHES_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	M36_VOLTS_ON_CONSOLE =>
		M36_VOLTS_ON_CONSOLE,
	PS_LOGIC_GATE_B_1 =>
		PS_LOGIC_GATE_B_1,
	SWITCH_MOM_1ST_TST_SW_PL1 =>
		SWITCH_MOM_1ST_TST_SW_PL1,
	SWITCH_MOM_2ND_TST_SW_PL1 =>
		SWITCH_MOM_2ND_TST_SW_PL1,
	SWITCH_MOM_3RD_TST_SW_PL1 =>
		SWITCH_MOM_3RD_TST_SW_PL1,
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	MS_ANY_CHECK_TEST =>
		MS_ANY_CHECK_TEST,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	MS_1ST_TRIGGER_CHECK =>
		MS_1ST_TRIGGER_CHECK,
	MV_3RD_CHECK_TEST_SWITCH =>
		MV_3RD_CHECK_TEST_SWITCH,
	MS_2ND_TRIGGER_CHECK =>
		MS_2ND_TRIGGER_CHECK,
	PS_2ND_OR_3RD_CHECK_TEST =>
		PS_2ND_OR_3RD_CHECK_TEST
	);

Page_18_14_11_1: ENTITY ALD_18_14_11_1_MISC_ERRORS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_1401_MODE =>
		XX_MS_1401_MODE,
	PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME =>
		PS_I_RING_1_OR_2_OR_5_OR_6_OR_10_TIME,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	MS_START_RESET =>
		MS_START_RESET,
	PS_ASSEMBLY_CH_A_OR_B_BITS =>
		PS_ASSEMBLY_CH_A_OR_B_BITS,
	MS_OP_MOD_CHAR_TIME_STAR_ARS =>
		MS_OP_MOD_CHAR_TIME_STAR_ARS,
	PS_M_OR_L_OP_CODES =>
		XX_PS_M_OR_L_OP_CODES,
	PS_B_OR_E_OR_F_CYCLE =>
		PS_B_OR_E_OR_F_CYCLE,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_WRAP_AROUND_CONDITIONS =>
		PS_WRAP_AROUND_CONDITIONS,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_CLEAR_OP_CODE =>
		PS_CLEAR_OP_CODE,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_E_CH_2_CHAR_ONLY_OP_CODES =>
		PS_E_CH_2_CHAR_ONLY_OP_CODES,
	PS_INTERLOCK_F_CH_STAR_1414_STAR =>
		PS_INTERLOCK_F_CH_STAR_1414_STAR,
	PS_PERCENT_OR_COML_AT =>
		PS_PERCENT_OR_COML_AT,
	PS_E_CH_INTERLOCK =>
		PS_E_CH_INTERLOCK,
	PS_I_RING_3_TIME =>
		XX_PS_I_RING_3_TIME,
	PS_ERROR_SAMPLE =>
		PS_ERROR_SAMPLE,
	PS_F_CH_INTERLOCK =>
		XX_PS_F_CH_INTERLOCK,
	PS_LOZENGE_OR_ASTERISK =>
		XX_PS_LOZENGE_OR_ASTERISK,
	MS_DISPLAY_OR_ALTER =>
		MS_DISPLAY_OR_ALTER,
	PS_INSTRUCTION_CHECK_GATE =>
		PS_INSTRUCTION_CHECK_GATE,
	MS_ADDRESS_CHECK =>
		MS_ADDRESS_CHECK,
	MS_I_O_INTERLOCK_CHECK =>
		MS_I_O_INTERLOCK_CHECK,
	MS_INSTRUCTION_CHECK =>
		MS_INSTRUCTION_CHECK,
	LAMP_15A1B15 =>
		LAMP_15A1B15,
	LAMP_15A1W01 =>
		LAMP_15A1W01,
	LAMP_15A1W04 =>
		LAMP_15A1W04
	);

Page_19_10_01_1: ENTITY ALD_19_10_01_1_INTERRUPT_MANUAL_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	M36_VOLTS =>
		M36_VOLTS,
	MC_READER_BUSY =>
		MC_READER_BUSY,
	MC_READER_BUSY_JRJ =>
		MC_READER_BUSY_JRJ,
	PS_1403_PRINT_BUFFER_BUSY =>
		PS_1403_PRINT_BUFFER_BUSY,
	MC_PUNCH_BUSY =>
		MC_PUNCH_BUSY,
	MC_PUNCH_BUSY_JRJ =>
		MC_PUNCH_BUSY_JRJ,
	MC_PAPER_TAPE_READER_BUSY =>
		MC_PAPER_TAPE_READER_BUSY,
	MC_PAPER_TAPE_READY_BUSY_JRJ =>
		MC_PAPER_TAPE_READY_BUSY_JRJ,
	MC_I_O_CLOCK_080_090_TIME =>
		MC_I_O_CLOCK_080_090_TIME,
	MC_I_O_CLOCK_080_090_TIME_JRJ =>
		MC_I_O_CLOCK_080_090_TIME_JRJ,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	SWITCH_ALT_PRIORITY_PL1 =>
		SWITCH_ALT_PRIORITY_PL1,
	SWITCH_ALT_PRIORITY_PL2 =>
		SWITCH_ALT_PRIORITY_PL2,
	SWITCH_ROT_I_O_UNIT_DK1 =>
		SWITCH_ROT_I_O_UNIT_DK1,
	PS_PRIORITY_SW_ON =>
		PS_PRIORITY_SW_ON,
	MS_SEL_I_O_FINISH_PULSE =>
		MS_SEL_I_O_FINISH_PULSE,
	LAMP_15A2K03 =>
		LAMP_15A2K03,
	LAMP_15A2K05 =>
		LAMP_15A2K05
	);

Page_19_10_02_1: ENTITY ALD_19_10_02_1_1_INTERRUPT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_NOT_PERCENT_TYPE_OP_CODES =>
		PS_NOT_PERCENT_TYPE_OP_CODES,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	MS_NORMAL_MODE =>
		MS_NORMAL_MODE,
	MS_INQUIRY_INTR_COND =>
		MS_INQUIRY_INTR_COND,
	MS_SEL_I_O_UNIT_INTR_COND =>
		MS_SEL_I_O_UNIT_INTR_COND,
	MS_E_CH_SEEK_INTR_COND =>
		MS_E_CH_SEEK_INTR_COND,
	MS_F_CH_SEEK_INTR_COND =>
		MS_F_CH_SEEK_INTR_COND,
	MS_E_CH_OVRLP_INTR_COND =>
		MS_E_CH_OVRLP_INTR_COND,
	MS_F_CH_OVRLP_INTR_COND =>
		MS_F_CH_OVRLP_INTR_COND,
	MS_OUTQUIRY_INTR_COND =>
		MS_OUTQUIRY_INTR_COND,
	PS_INTERRUPT_REQUEST_STAR_SIF =>
		PS_INTERRUPT_REQUEST_STAR_SIF,
	PS_INTERRUPT_REQUEST_JRJ =>
		PS_INTERRUPT_REQUEST_JRJ,
	PS_INTERRUPT_REQUEST_STAR_1414_STAR =>
		PS_INTERRUPT_REQUEST_STAR_1414_STAR,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_START_INTERRUPT =>
		PS_START_INTERRUPT,
	MS_I_OP_DOT_I_CYCLE_DOT_C =>
		XX_MS_I_OP_DOT_I_CYCLE_DOT_C,
	MS_PROGRAM_SET_BRANCH_CTRL =>
		MS_PROGRAM_SET_BRANCH_CTRL,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	PS_NOT_INTR_START =>
		PS_NOT_INTR_START,
	PS_INTERRUPT_REQ_STAR_AUTS_STAR =>
		PS_INTERRUPT_REQ_STAR_AUTS_STAR,
	PS_INTERRUPT_REQUEST =>
		PS_INTERRUPT_REQUEST,
	PS_INTERRUPT_BRANCH =>
		PS_INTERRUPT_BRANCH
	);

Page_19_10_03_1: ENTITY ALD_19_10_03_1_INTERRUPT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_6_TIME =>
		XX_PS_I_RING_6_TIME,
	PS_NOT_PERCENT_TYPE_OP_CODES =>
		PS_NOT_PERCENT_TYPE_OP_CODES,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_INTERRUPT_REQUEST =>
		PS_INTERRUPT_REQUEST,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	PS_PRIORITY_ALERT_MODE =>
		PS_PRIORITY_ALERT_MODE,
	PS_B_CH_NOT_WM_BIT =>
		PS_B_CH_NOT_WM_BIT,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	PS_INTERRUPT_BRANCH =>
		PS_INTERRUPT_BRANCH,
	PS_INT_OUTQUIRY_REQUEST =>
		PS_INT_OUTQUIRY_REQUEST,
	PS_I_OP_DOT_I_CYCLE_DOT_E =>
		XX_PS_I_OP_DOT_I_CYCLE_DOT_E,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	MS_I_OP_DOT_I_CYCLE_DOT_C =>
		XX_MS_I_OP_DOT_I_CYCLE_DOT_C,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_NO_SCAN_1 =>
		PS_NO_SCAN_1,
	PS_INTERRUPT_TEST_OP_CODE =>
		XX_PS_INTERRUPT_TEST_OP_CODE,
	MS_START_INTERRUPT =>
		MS_START_INTERRUPT,
	PS_START_INTERRUPT =>
		PS_START_INTERRUPT,
	MS_SET_I_RING_INTERRUPT =>
		MS_SET_I_RING_INTERRUPT,
	MS_OUTQUIRY_INTR_COND =>
		MS_OUTQUIRY_INTR_COND,
	PS_OUTQUIRY_INTR_COND =>
		PS_OUTQUIRY_INTR_COND,
	PS_Y_OP_DOT_TEST_RESET =>
		XX_PS_Y_OP_DOT_TEST_RESET
	);

Page_19_10_04_1: ENTITY ALD_19_10_04_1_INTERRUPT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_INTERRUPT_BRANCH =>
		PS_INTERRUPT_BRANCH,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_CONTROL_REG_DISABLE =>
		MS_CONTROL_REG_DISABLE,
	MS_INTERRUPT_TEST_OP_CODE =>
		XX_MS_INTERRUPT_TEST_OP_CODE,
	MS_INTERRUPT_DOT_B_CYCLE =>
		MS_INTERRUPT_DOT_B_CYCLE,
	PS_INTERRUPT_TEST_OP_CODE =>
		XX_PS_INTERRUPT_TEST_OP_CODE,
	PS_INTERRUPT_TEST_OP_CODE_1 =>
		PS_INTERRUPT_TEST_OP_CODE_1
	);

Page_19_10_05_1: ENTITY ALD_19_10_05_1_INTERRUPT_CONDITION_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_ANY_INQUIRY_REQUEST =>
		PS_ANY_INQUIRY_REQUEST,
	PS_I_OP_DOT_I_CYCLE_DOT_E =>
		XX_PS_I_OP_DOT_I_CYCLE_DOT_E,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	PS_BRANCH_ON_STATUS_CH_1 =>
		PS_BRANCH_ON_STATUS_CH_1,
	MS_E_CH_OVLP_IN_PROCESS =>
		MS_E_CH_OVLP_IN_PROCESS,
	PS_I_RING_5_TIME =>
		XX_PS_I_RING_5_TIME,
	PS_BRANCH_ON_STATUS_CH_2 =>
		PS_BRANCH_ON_STATUS_CH_2,
	MS_F_CH_OVLP_IN_PROCESS =>
		MS_F_CH_OVLP_IN_PROCESS,
	MS_I_OP_DOT_I_CYCLE_DOT_C =>
		XX_MS_I_OP_DOT_I_CYCLE_DOT_C,
	MS_INQUIRY_INTR_COND =>
		MS_INQUIRY_INTR_COND,
	PS_INQUIRY_INTR_COND =>
		PS_INQUIRY_INTR_COND,
	MS_E_CH_OVRLP_INTR_COND =>
		MS_E_CH_OVRLP_INTR_COND,
	PS_E_CH_OVRLP_INTR_COND =>
		PS_E_CH_OVRLP_INTR_COND,
	MS_F_CH_OVRLP_INTR_COND =>
		MS_F_CH_OVRLP_INTR_COND,
	PS_F_CH_OVRLP_INTR_COND =>
		PS_F_CH_OVRLP_INTR_COND
	);

Page_19_10_06_1: ENTITY ALD_19_10_06_1_I_O_UNIT_INTERRUPT_COND_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_Y_OP_DOT_TEST_RESET =>
		XX_PS_Y_OP_DOT_TEST_RESET,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_I_OP_DOT_I_CYCLE_DOT_E =>
		XX_PS_I_OP_DOT_I_CYCLE_DOT_E,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	MS_SEL_I_O_FINISH_PULSE =>
		MS_SEL_I_O_FINISH_PULSE,
	PS_CONS_CLOCK_3_POS_1 =>
		XX_PS_CONS_CLOCK_3_POS_1,
	PS_PRIORITY_SW_ON =>
		PS_PRIORITY_SW_ON,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	MS_SEL_I_O_UNIT_INTR_COND =>
		MS_SEL_I_O_UNIT_INTR_COND,
	PS_SEL_I_O_UNIT_INTR_COND =>
		PS_SEL_I_O_UNIT_INTR_COND
	);

Page_19_10_07_1: ENTITY ALD_19_10_07_1_INTERRUPT_MODE_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_INTERRUPT_BRANCH =>
		PS_INTERRUPT_BRANCH,
	PS_X_SYMBOL_OP_MODIFIER =>
		PS_X_SYMBOL_OP_MODIFIER,
	PS_Y_OP_DOT_TEST_RESET =>
		XX_PS_Y_OP_DOT_TEST_RESET,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_B_CYCLE_1 =>
		PS_B_CYCLE_1,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	PS_NO_SCAN_1 =>
		PS_NO_SCAN_1,
	PS_INTERRUPT_TEST_OP_CODE =>
		XX_PS_INTERRUPT_TEST_OP_CODE,
	PS_E_SYMBOL_OP_MODIFIER =>
		XX_PS_E_SYMBOL_OP_MODIFIER,
	PS_PRIORITY_ALERT_MODE =>
		PS_PRIORITY_ALERT_MODE,
	MS_NORMAL_MODE =>
		MS_NORMAL_MODE,
	LAMP_15A1K22 =>
		LAMP_15A1K22
	);

Page_19_10_08_1: ENTITY ALD_19_10_08_1_1_INTERRUPT_CONDITION_LATCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	MS_I_OP_DOT_I_CYCLE_DOT_C =>
		XX_MS_I_OP_DOT_I_CYCLE_DOT_C,
	MC_ANY_SEEK_COMP_STAR_E_CH_1405 =>
		MC_ANY_SEEK_COMP_STAR_E_CH_1405,
	MC_ANY_SEEK_COMP_STAR_E_CH_1301 =>
		MC_ANY_SEEK_COMP_STAR_E_CH_1301,
	MS_PROGRAM_RESET_6 =>
		XX_MS_PROGRAM_RESET_6,
	MC_ANY_SEEK_COMP_STAR_F_CH_1301 =>
		MC_ANY_SEEK_COMP_STAR_F_CH_1301,
	MC_ANY_SEEK_COMP_STAR_F_CH_1405 =>
		MC_ANY_SEEK_COMP_STAR_F_CH_1405,
	MS_F_CH_IN_PROCESS =>
		MS_F_CH_IN_PROCESS,
	PS_I_RING_OP_TIME =>
		XX_PS_I_RING_OP_TIME,
	PS_I_CYCLE_1 =>
		XX_PS_I_CYCLE_1,
	PS_LOGIC_GATE_E_1 =>
		XX_PS_LOGIC_GATE_E_1,
	PS_I_OP_DOT_I_CYCLE_DOT_E_STAR_AUTS_STAR =>
		PS_I_OP_DOT_I_CYCLE_DOT_E_STAR_AUTS_STAR,
	MS_E_CH_SEEK_INTR_COND =>
		MS_E_CH_SEEK_INTR_COND,
	PS_E_CH_SEEK_INTR_COND =>
		PS_E_CH_SEEK_INTR_COND,
	MS_F_CH_SEEK_INTR_COND =>
		MS_F_CH_SEEK_INTR_COND,
	PS_F_CH_SEEK_INTR_COND =>
		PS_F_CH_SEEK_INTR_COND,
	PS_I_OP_DOT_I_CYCLE_DOT_E =>
		XX_PS_I_OP_DOT_I_CYCLE_DOT_E
	);

Page_19_10_09_1: ENTITY ALD_19_10_09_1_TEST_OP_BR_NO_BR_CONDITION
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_X_SYMBOL_OP_MODIFIER =>
		PS_X_SYMBOL_OP_MODIFIER,
	PS_OUTQUIRY_INTR_COND =>
		PS_OUTQUIRY_INTR_COND,
	PS_N_SYMBOL_OP_MODIFIER =>
		PS_N_SYMBOL_OP_MODIFIER,
	PS_2ND_CND_A_BRANCH_STAR_SIF =>
		PS_2ND_CND_A_BRANCH_STAR_SIF,
	PS_2ND_CND_A_BRANCH_STAR_SIF_JRJ =>
		PS_2ND_CND_A_BRANCH_STAR_SIF_JRJ,
	PS_2ND_CND_A_BRANCH_STAR_1414_STAR =>
		PS_2ND_CND_A_BRANCH_STAR_1414_STAR,
	PS_E_SYMBOL_OP_MODIFIER =>
		XX_PS_E_SYMBOL_OP_MODIFIER,
	MS_INQUIRY_INTR_COND =>
		MS_INQUIRY_INTR_COND,
	PS_INQUIRY_INTR_COND =>
		PS_INQUIRY_INTR_COND,
	PS_Q_SYMBOL_OP_MODIFIER =>
		PS_Q_SYMBOL_OP_MODIFIER,
	MS_SEL_I_O_UNIT_INTR_COND =>
		MS_SEL_I_O_UNIT_INTR_COND,
	PS_SEL_I_O_UNIT_INTR_COND =>
		PS_SEL_I_O_UNIT_INTR_COND,
	PS_INTERRUPT_TEST_OP_CODE_1 =>
		PS_INTERRUPT_TEST_OP_CODE_1,
	PS_U_SYMBOL_OP_MODIFIER =>
		PS_U_SYMBOL_OP_MODIFIER,
	MS_E_CH_OVRLP_INTR_COND =>
		MS_E_CH_OVRLP_INTR_COND,
	PS_NO_BRANCH_CND_INTER_STAR_SIF =>
		PS_NO_BRANCH_CND_INTER_STAR_SIF,
	PS_NO_BRANCH_CND_INTER_STAR_SIF_JRJ =>
		PS_NO_BRANCH_CND_INTER_STAR_SIF_JRJ,
	PS_NO_BRANCH_CND_INTER_STAR_1414_STAR =>
		PS_NO_BRANCH_CND_INTER_STAR_1414_STAR,
	PS_LAST_INSN_RO_CYCLE_1 =>
		PS_LAST_INSN_RO_CYCLE_1,
	MS_F_CH_OVRLP_INTR_COND =>
		MS_F_CH_OVRLP_INTR_COND,
	PS_E_CH_OVRLP_INTR_COND =>
		PS_E_CH_OVRLP_INTR_COND,
	PS_ONE_SYMBOL_OP_MODIFIER =>
		XX_PS_ONE_SYMBOL_OP_MODIFIER,
	MS_OUTQUIRY_INTR_COND =>
		MS_OUTQUIRY_INTR_COND,
	PS_F_CH_OVRLP_INTR_COND =>
		PS_F_CH_OVRLP_INTR_COND,
	PS_TWO_SYMBOL_OP_MODIFIER =>
		XX_PS_TWO_SYMBOL_OP_MODIFIER,
	MS_E_CH_SEEK_INTR_COND =>
		MS_E_CH_SEEK_INTR_COND,
	PS_S_SYMBOL_OP_MODIFIER =>
		XX_PS_S_SYMBOL_OP_MODIFIER,
	PS_E_CH_SEEK_INTR_COND =>
		PS_E_CH_SEEK_INTR_COND,
	MS_F_CH_SEEK_INTR_COND =>
		MS_F_CH_SEEK_INTR_COND,
	PS_T_SYMBOL_OP_MODIFIER =>
		PS_T_SYMBOL_OP_MODIFIER,
	PS_F_CH_SEEK_INTR_COND =>
		PS_F_CH_SEEK_INTR_COND,
	PS_2ND_CND_A_BRANCH_STAR_INTR =>
		PS_2ND_CND_A_BRANCH_STAR_INTR,
	MS_NO_BRANCH_CND_INTERRUPT =>
		MS_NO_BRANCH_CND_INTERRUPT
	);

Page_31_10_01_1: ENTITY ALD_31_10_01_1_X_LSMS_DRVR_ECDR_1_5_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP8B =>
		XX_MY_MEM_AR_UP8B,
	MY_MEM_AR_UP4B =>
		XX_MY_MEM_AR_UP4B,
	MY_MEM_AR_NOT_UP8B =>
		XX_MY_MEM_AR_NOT_UP8B,
	MY_MEM_AR_NOT_UP4B =>
		XX_MY_MEM_AR_NOT_UP4B,
	MY_X_WR_1 =>
		XX_MY_X_WR_1,
	MY_MEM_AR_UP2B =>
		XX_MY_MEM_AR_UP2B,
	MY_MEM_AR_UP1B =>
		XX_MY_MEM_AR_UP1B,
	MY_MEM_AR_NOT_UP2B =>
		XX_MY_MEM_AR_NOT_UP2B,
	MY_X_RD_1 =>
		XX_MY_X_RD_1,
	MY_MEM_AR_NOT_UP1B =>
		XX_MY_MEM_AR_NOT_UP1B,
	MY_MEM_AR_UP0B =>
		XX_MY_MEM_AR_UP0B,
	MY_MEM_AR_NOT_UP0B =>
		XX_MY_MEM_AR_NOT_UP0B,
	PY_X_LSMS_DRVR_1 =>
		PY_X_LSMS_DRVR_1,
	PY_X_LSMS_DRVR_2 =>
		PY_X_LSMS_DRVR_2,
	PY_X_LSMS_DRVR_3 =>
		PY_X_LSMS_DRVR_3,
	PY_X_LSMS_DRVR_4 =>
		PY_X_LSMS_DRVR_4,
	PY_X_LSMS_DRVR_5 =>
		PY_X_LSMS_DRVR_5
	);

Page_31_10_02_1: ENTITY ALD_31_10_02_1_X_LSMS_DRVR_ECDR_6_8
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP2B =>
		XX_MY_MEM_AR_UP2B,
	MY_X_RD_1 =>
		XX_MY_X_RD_1,
	MY_MEM_AR_UP1B =>
		XX_MY_MEM_AR_UP1B,
	MY_MEM_AR_NOT_UP1B =>
		XX_MY_MEM_AR_NOT_UP1B,
	MY_MEM_AR_NOT_UP2B =>
		XX_MY_MEM_AR_NOT_UP2B,
	MY_X_WR_1 =>
		XX_MY_X_WR_1,
	MY_MEM_AR_UP0B =>
		XX_MY_MEM_AR_UP0B,
	MY_MEM_AR_NOT_UP0B =>
		XX_MY_MEM_AR_NOT_UP0B,
	PY_X_LSMS_DRVR_6 =>
		PY_X_LSMS_DRVR_6,
	PY_X_LSMS_DRVR_7 =>
		PY_X_LSMS_DRVR_7,
	PY_X_LSMS_DRVR_8 =>
		PY_X_LSMS_DRVR_8
	);

Page_31_10_03_1: ENTITY ALD_31_10_03_1_X_LSMS_DRVR_ECDR_9_11
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP4B =>
		XX_MY_MEM_AR_UP4B,
	MY_X_RD_2 =>
		MY_X_RD_2,
	MY_MEM_AR_UP0B =>
		XX_MY_MEM_AR_UP0B,
	MY_MEM_AR_NOT_UP0B =>
		XX_MY_MEM_AR_NOT_UP0B,
	MY_MEM_AR_NOT_UP4B =>
		XX_MY_MEM_AR_NOT_UP4B,
	MY_X_WR_2 =>
		MY_X_WR_2,
	MY_MEM_AR_NOT_UP1B =>
		XX_MY_MEM_AR_NOT_UP1B,
	MY_MEM_AR_UP1B =>
		XX_MY_MEM_AR_UP1B,
	MY_MEM_AR_NOT_UP2B =>
		XX_MY_MEM_AR_NOT_UP2B,
	MY_MEM_AR_UP2B =>
		XX_MY_MEM_AR_UP2B,
	PY_X_LSMS_DRVR_9 =>
		PY_X_LSMS_DRVR_9,
	PY_X_LSMS_DRVR_10 =>
		PY_X_LSMS_DRVR_10,
	PY_X_LSMS_DRVR_11 =>
		PY_X_LSMS_DRVR_11
	);

Page_31_10_04_1: ENTITY ALD_31_10_04_1_X_LSMS_DRVR_ECDR_12_15
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_UP0B =>
		XX_MY_MEM_AR_UP0B,
	MY_MEM_AR_UP2B =>
		XX_MY_MEM_AR_UP2B,
	MY_MEM_AR_NOT_UP2B =>
		XX_MY_MEM_AR_NOT_UP2B,
	MY_MEM_AR_NOT_UP0B =>
		XX_MY_MEM_AR_NOT_UP0B,
	MY_MEM_AR_UP8B =>
		XX_MY_MEM_AR_UP8B,
	MY_MEM_AR_NOT_UP8B =>
		XX_MY_MEM_AR_NOT_UP8B,
	MY_X_RD_2 =>
		MY_X_RD_2,
	MY_MEM_AR_UP1B =>
		XX_MY_MEM_AR_UP1B,
	MY_MEM_AR_UP4B =>
		XX_MY_MEM_AR_UP4B,
	MY_MEM_AR_NOT_UP4B =>
		XX_MY_MEM_AR_NOT_UP4B,
	MY_MEM_AR_NOT_UP1B =>
		XX_MY_MEM_AR_NOT_UP1B,
	MY_X_WR_2 =>
		MY_X_WR_2,
	PY_X_LSMS_DRVR_14 =>
		PY_X_LSMS_DRVR_14,
	PY_X_LSMS_DRVR_12 =>
		PY_X_LSMS_DRVR_12,
	PY_X_RD_2 =>
		PY_X_RD_2,
	PY_X_LSMS_DRVR_15 =>
		PY_X_LSMS_DRVR_15,
	PY_X_LSMS_DRVR_13 =>
		PY_X_LSMS_DRVR_13
	);

Page_31_11_01_1: ENTITY ALD_31_11_01_1_X_LSMS_DRVRS_1_TO_8
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_X_LSMS_DRVR_1 =>
		PY_X_LSMS_DRVR_1,
	PY_X_LSMS_DRVR_2 =>
		PY_X_LSMS_DRVR_2,
	PY_X_LSMS_DRVR_3 =>
		PY_X_LSMS_DRVR_3,
	PY_X_LSMS_DRVR_4 =>
		PY_X_LSMS_DRVR_4,
	PY_X_LSMS_DRVR_5 =>
		PY_X_LSMS_DRVR_5,
	PY_X_LSMS_DRVR_6 =>
		PY_X_LSMS_DRVR_6,
	PY_X_LSMS_DRVR_7 =>
		PY_X_LSMS_DRVR_7,
	PY_X_LSMS_DRVR_8 =>
		PY_X_LSMS_DRVR_8,
	PV_X_LSMS_DRV_1_IN =>
		XX_PV_X_LSMS_DRV_1_IN,
	PV_X_LSMS_DRV_2_IN =>
		XX_PV_X_LSMS_DRV_2_IN,
	PV_X_LSMS_DRV_3_IN =>
		XX_PV_X_LSMS_DRV_3_IN,
	PV_X_LSMS_DRV_4_IN =>
		XX_PV_X_LSMS_DRV_4_IN,
	PV_X_LSMS_DRV_5_IN =>
		XX_PV_X_LSMS_DRV_5_IN,
	PV_X_LSMS_DRV_6_IN =>
		XX_PV_X_LSMS_DRV_6_IN,
	PV_X_LSMS_DRV_7_IN =>
		XX_PV_X_LSMS_DRV_7_IN,
	PV_X_LSMS_DRV_8_IN =>
		XX_PV_X_LSMS_DRV_8_IN
	);

Page_31_11_02_1: ENTITY ALD_31_11_02_1_X_LSMS_DRVRS_9_TO_16
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_X_LSMS_DRVR_9 =>
		PY_X_LSMS_DRVR_9,
	PY_X_LSMS_DRVR_10 =>
		PY_X_LSMS_DRVR_10,
	PY_X_LSMS_DRVR_11 =>
		PY_X_LSMS_DRVR_11,
	PY_X_LSMS_DRVR_12 =>
		PY_X_LSMS_DRVR_12,
	PY_X_LSMS_DRVR_13 =>
		PY_X_LSMS_DRVR_13,
	PY_X_LSMS_DRVR_14 =>
		PY_X_LSMS_DRVR_14,
	PY_X_LSMS_DRVR_15 =>
		PY_X_LSMS_DRVR_15,
	PY_X_RD_2 =>
		PY_X_RD_2,
	PV_X_LSMS_DRV_9_IN =>
		XX_PV_X_LSMS_DRV_9_IN,
	PV_X_LSMS_DRV_10_IN =>
		XX_PV_X_LSMS_DRV_10_IN,
	PV_X_LSMS_DRV_11_IN =>
		XX_PV_X_LSMS_DRV_11_IN,
	PV_X_LSMS_DRV_12_IN =>
		XX_PV_X_LSMS_DRV_12_IN,
	PV_X_LSMS_DRV_13_IN =>
		XX_PV_X_LSMS_DRV_13_IN,
	PV_X_LSMS_DRV_14_IN =>
		XX_PV_X_LSMS_DRV_14_IN,
	PV_X_LSMS_DRV_15_IN =>
		XX_PV_X_LSMS_DRV_15_IN,
	PV_X_LSMS_DRV_16_IN =>
		XX_PV_X_LSMS_DRV_16_IN
	);

Page_32_10_02_1: ENTITY ALD_32_10_02_1_ENCODING_X_PWR_GATES_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_NOT_TP0B =>
		XX_MY_MEM_AR_NOT_TP0B,
	MY_MEM_AR_NOT_TP2B =>
		XX_MY_MEM_AR_NOT_TP2B,
	MY_MEM_AR_NOT_TP8B =>
		XX_MY_MEM_AR_NOT_TP8B,
	MY_MEM_AR_TP0B =>
		XX_MY_MEM_AR_TP0B,
	MY_MEM_AR_TP1B =>
		XX_MY_MEM_AR_TP1B,
	MY_MEM_AR_NOT_TP1B =>
		XX_MY_MEM_AR_NOT_TP1B,
	MY_MEM_AR_TP2B =>
		XX_MY_MEM_AR_TP2B,
	MY_MEM_AR_NOT_TP4B =>
		XX_MY_MEM_AR_NOT_TP4B,
	MY_MEM_AR_TP8B =>
		XX_MY_MEM_AR_TP8B,
	MY_MEM_AR_TP4B =>
		XX_MY_MEM_AR_TP4B,
	PY_X_LSMS_GATE_SEL_00_09 =>
		PY_X_LSMS_GATE_SEL_00_09,
	PY_X_LSMS_GATE_SEL_10_19 =>
		PY_X_LSMS_GATE_SEL_10_19,
	PY_X_LSMS_GATE_SEL_20_29 =>
		PY_X_LSMS_GATE_SEL_20_29,
	MY_MEM_AR_NOT_TP0B_JRJ =>
		MY_MEM_AR_NOT_TP0B_JRJ,
	PY_X_LSMS_GATE_SEL_30_39 =>
		PY_X_LSMS_GATE_SEL_30_39,
	MY_MEM_AR_NOT_TP1B_JRJ =>
		MY_MEM_AR_NOT_TP1B_JRJ,
	PY_X_LSMS_GATE_SEL_90_99 =>
		PY_X_LSMS_GATE_SEL_90_99,
	PY_X_LSMS_GATE_SEL_40_49 =>
		PY_X_LSMS_GATE_SEL_40_49,
	PY_X_LSMS_GATE_SEL_50_59 =>
		PY_X_LSMS_GATE_SEL_50_59,
	MY_MEM_AR_NOT_TP2B_JRJ =>
		MY_MEM_AR_NOT_TP2B_JRJ,
	PY_X_LSMS_GATE_SEL_60_69 =>
		PY_X_LSMS_GATE_SEL_60_69,
	MY_MEM_AR_NOT_TP8B_JRJ =>
		MY_MEM_AR_NOT_TP8B_JRJ,
	PY_X_LSMS_GATE_SEL_70_79 =>
		PY_X_LSMS_GATE_SEL_70_79,
	MY_MEM_AR_NOT_TP4B_JRJ =>
		MY_MEM_AR_NOT_TP4B_JRJ,
	PY_X_LSMS_GATE_SEL_80_89 =>
		PY_X_LSMS_GATE_SEL_80_89
	);

Page_32_11_01_1: ENTITY ALD_32_11_01_1_X_LSMS_GATES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_X_LSMS_GATE_SEL_10_19 =>
		PY_X_LSMS_GATE_SEL_10_19,
	PY_X_LSMS_GATE_SEL_00_09 =>
		PY_X_LSMS_GATE_SEL_00_09,
	PY_X_LSMS_GATE_SEL_30_39 =>
		PY_X_LSMS_GATE_SEL_30_39,
	PY_X_LSMS_GATE_SEL_20_29 =>
		PY_X_LSMS_GATE_SEL_20_29,
	PY_X_LSMS_GATE_SEL_50_59 =>
		PY_X_LSMS_GATE_SEL_50_59,
	PY_X_LSMS_GATE_SEL_40_49 =>
		PY_X_LSMS_GATE_SEL_40_49,
	PY_X_LSMS_GATE_SEL_70_79 =>
		PY_X_LSMS_GATE_SEL_70_79,
	PY_X_LSMS_GATE_SEL_60_69 =>
		PY_X_LSMS_GATE_SEL_60_69,
	PY_X_LSMS_GATE_SEL_80_89 =>
		PY_X_LSMS_GATE_SEL_80_89,
	PY_X_LSMS_GATE_SEL_90_99 =>
		PY_X_LSMS_GATE_SEL_90_99,
	MV_GATE_X_LSMS_YY00_09_A =>
		MV_GATE_X_LSMS_YY00_09_A,
	MV_GATE_X_LSMS_YY00_09_B =>
		MV_GATE_X_LSMS_YY00_09_B,
	MV_GATE_X_LSMS_YY10_19_A =>
		MV_GATE_X_LSMS_YY10_19_A,
	MV_GATE_X_LSMS_YY10_19_B =>
		MV_GATE_X_LSMS_YY10_19_B,
	MV_GATE_X_LSMS_YY20_29_A =>
		MV_GATE_X_LSMS_YY20_29_A,
	MV_GATE_X_LSMS_YY20_29_B =>
		MV_GATE_X_LSMS_YY20_29_B,
	MV_GATE_X_LSMS_YY30_39_A =>
		MV_GATE_X_LSMS_YY30_39_A,
	MV_GATE_X_LSMS_YY30_39_B =>
		MV_GATE_X_LSMS_YY30_39_B,
	MV_GATE_X_LSMS_YY40_49_A =>
		MV_GATE_X_LSMS_YY40_49_A,
	MV_GATE_X_LSMS_YY40_49_B =>
		MV_GATE_X_LSMS_YY40_49_B,
	MV_GATE_X_LSMS_YY50_59_A =>
		MV_GATE_X_LSMS_YY50_59_A,
	MV_GATE_X_LSMS_YY50_59_B =>
		MV_GATE_X_LSMS_YY50_59_B,
	MV_GATE_X_LSMS_YY60_60_A =>
		MV_GATE_X_LSMS_YY60_60_A,
	MV_GATE_X_LSMS_YY60_69_B =>
		MV_GATE_X_LSMS_YY60_69_B,
	MV_GATE_X_LSMS_YY70_79_A =>
		MV_GATE_X_LSMS_YY70_79_A,
	MV_GATE_X_LSMS_YY70_79_B =>
		MV_GATE_X_LSMS_YY70_79_B,
	MV_GATE_X_LSMS_YY80_89_A =>
		MV_GATE_X_LSMS_YY80_89_A,
	MV_GATE_X_LSMS_YY80_89_B =>
		MV_GATE_X_LSMS_YY80_89_B,
	MV_GATE_X_LSMS_YY90_99_A =>
		MV_GATE_X_LSMS_YY90_99_A,
	MV_GATE_X_LSMS_YY90_99_B =>
		MV_GATE_X_LSMS_YY90_99_B
	);

Page_33_10_01_1: ENTITY ALD_33_10_01_1_Y_LSMS_DRVR_ECDR_1_5_FEATURE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_HP8B =>
		XX_MY_MEM_AR_HP8B,
	MY_MEM_AR_HP4B =>
		XX_MY_MEM_AR_HP4B,
	MY_MEM_AR_NOT_HP8B =>
		XX_MY_MEM_AR_NOT_HP8B,
	MY_MEM_AR_NOT_HP4B =>
		XX_MY_MEM_AR_NOT_HP4B,
	MY_Y_WR_1 =>
		MY_Y_WR_1,
	MY_MEM_AR_HP2B =>
		XX_MY_MEM_AR_HP2B,
	MY_Y_RD_1 =>
		MY_Y_RD_1,
	MY_MEM_AR_HP1B =>
		XX_MY_MEM_AR_HP1B,
	MY_MEM_AR_NOT_HP2B =>
		XX_MY_MEM_AR_NOT_HP2B,
	MY_MEM_AR_NOT_HP1B =>
		XX_MY_MEM_AR_NOT_HP1B,
	MY_MEM_AR_HP0B =>
		XX_MY_MEM_AR_HP0B,
	MY_MEM_AR_NOT_HP0B =>
		XX_MY_MEM_AR_NOT_HP0B,
	MY_MEM_AR_NOT_HP8B_Z =>
		MY_MEM_AR_NOT_HP8B_Z,
	PY_Y_LSMS_DRVR_1 =>
		PY_Y_LSMS_DRVR_1,
	MY_MEM_AR_NOT_HP4B_Z =>
		MY_MEM_AR_NOT_HP4B_Z,
	PY_Y_LSMS_DRVR_2 =>
		PY_Y_LSMS_DRVR_2,
	PY_Y_LSMS_DRVR_3 =>
		PY_Y_LSMS_DRVR_3,
	MY_MEM_AR_NOT_HP2B_Z =>
		MY_MEM_AR_NOT_HP2B_Z,
	PY_Y_LSMS_DRVR_4 =>
		PY_Y_LSMS_DRVR_4,
	MY_MEM_AR_NOT_HP1B_Z =>
		MY_MEM_AR_NOT_HP1B_Z,
	PY_Y_LSMS_DRVR_5 =>
		PY_Y_LSMS_DRVR_5,
	MY_MEM_AR_NOT_HP0B_Z =>
		MY_MEM_AR_NOT_HP0B_Z
	);

Page_33_10_02_1: ENTITY ALD_33_10_02_1_Y_LSMS_DRVR_ECDR_4_8
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_HP2B =>
		XX_MY_MEM_AR_HP2B,
	MY_Y_RD_1 =>
		MY_Y_RD_1,
	MY_MEM_AR_HP1B =>
		XX_MY_MEM_AR_HP1B,
	MY_Y_WR_1 =>
		MY_Y_WR_1,
	MY_MEM_AR_NOT_HP2B =>
		XX_MY_MEM_AR_NOT_HP2B,
	MY_MEM_AR_NOT_HP1B =>
		XX_MY_MEM_AR_NOT_HP1B,
	MY_MEM_AR_HP0B =>
		XX_MY_MEM_AR_HP0B,
	MY_MEM_AR_NOT_HP0B =>
		XX_MY_MEM_AR_NOT_HP0B,
	PY_Y_LSMS_DRVR_6 =>
		PY_Y_LSMS_DRVR_6,
	PY_Y_LSMS_DRVR_7 =>
		PY_Y_LSMS_DRVR_7,
	PY_Y_LSMS_DRVR_8 =>
		PY_Y_LSMS_DRVR_8
	);

Page_33_10_03_1: ENTITY ALD_33_10_03_1_Y_LSMS_DRVR_ECDR_9_11
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_HP4B =>
		XX_MY_MEM_AR_HP4B,
	MY_Y_RD_2 =>
		MY_Y_RD_2,
	MY_MEM_AR_HP0B =>
		XX_MY_MEM_AR_HP0B,
	MY_MEM_AR_NOT_HP0B =>
		XX_MY_MEM_AR_NOT_HP0B,
	MY_MEM_AR_NOT_HP4B =>
		XX_MY_MEM_AR_NOT_HP4B,
	MY_Y_WR_2 =>
		MY_Y_WR_2,
	MY_MEM_AR_HP1B =>
		XX_MY_MEM_AR_HP1B,
	MY_MEM_AR_NOT_HP1B =>
		XX_MY_MEM_AR_NOT_HP1B,
	MY_MEM_AR_HP2B =>
		XX_MY_MEM_AR_HP2B,
	MY_MEM_AR_NOT_HP2B =>
		XX_MY_MEM_AR_NOT_HP2B,
	PY_Y_LSMS_DRVR_9 =>
		PY_Y_LSMS_DRVR_9,
	PY_Y_LSMS_DRVR_10 =>
		PY_Y_LSMS_DRVR_10,
	PY_Y_LSMS_DRVR_11 =>
		PY_Y_LSMS_DRVR_11
	);

Page_33_10_04_1: ENTITY ALD_33_10_04_1_Y_LSMS_DRVR_ECDR_12_15
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_HP0B =>
		XX_MY_MEM_AR_HP0B,
	MY_MEM_AR_HP2B =>
		XX_MY_MEM_AR_HP2B,
	MY_MEM_AR_NOT_HP0B =>
		XX_MY_MEM_AR_NOT_HP0B,
	MY_MEM_AR_NOT_HP2B =>
		XX_MY_MEM_AR_NOT_HP2B,
	MY_MEM_AR_HP8B =>
		XX_MY_MEM_AR_HP8B,
	MY_Y_WR_2 =>
		MY_Y_WR_2,
	MY_MEM_AR_NOT_HP8B =>
		XX_MY_MEM_AR_NOT_HP8B,
	MY_Y_RD_2 =>
		MY_Y_RD_2,
	MY_MEM_AR_HP1B =>
		XX_MY_MEM_AR_HP1B,
	MY_MEM_AR_HP4B =>
		XX_MY_MEM_AR_HP4B,
	MY_MEM_AR_NOT_HP1B =>
		XX_MY_MEM_AR_NOT_HP1B,
	MY_MEM_AR_NOT_HP4B =>
		XX_MY_MEM_AR_NOT_HP4B,
	PY_Y_LSMS_DRVR_14 =>
		PY_Y_LSMS_DRVR_14,
	PY_Y_LSMS_DRVR_12 =>
		PY_Y_LSMS_DRVR_12,
	PY_Y_RD_2 =>
		PY_Y_RD_2,
	PY_Y_LSMS_DRVR_15 =>
		PY_Y_LSMS_DRVR_15,
	PY_Y_LSMS_DRVR_13 =>
		PY_Y_LSMS_DRVR_13
	);

Page_33_11_01_1: ENTITY ALD_33_11_01_1_Y_LSMS_DRVRS_1_8
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Y_LSMS_DRVR_1 =>
		PY_Y_LSMS_DRVR_1,
	PY_Y_LSMS_DRVR_2 =>
		PY_Y_LSMS_DRVR_2,
	PY_Y_LSMS_DRVR_3 =>
		PY_Y_LSMS_DRVR_3,
	PY_Y_LSMS_DRVR_4 =>
		PY_Y_LSMS_DRVR_4,
	PY_Y_LSMS_DRVR_5 =>
		PY_Y_LSMS_DRVR_5,
	PY_Y_LSMS_DRVR_6 =>
		PY_Y_LSMS_DRVR_6,
	PY_Y_LSMS_DRVR_7 =>
		PY_Y_LSMS_DRVR_7,
	PY_Y_LSMS_DRVR_8 =>
		PY_Y_LSMS_DRVR_8,
	PV_Y_LSMS_DRV_1_IN =>
		XX_PV_Y_LSMS_DRV_1_IN,
	PV_Y_LSMS_DRV_2_IN =>
		XX_PV_Y_LSMS_DRV_2_IN,
	PV_Y_LSMS_DRV_3_IN =>
		XX_PV_Y_LSMS_DRV_3_IN,
	PV_Y_LSMS_DRV_4_IN =>
		XX_PV_Y_LSMS_DRV_4_IN,
	PV_Y_LSMS_DRV_5_IN =>
		XX_PV_Y_LSMS_DRV_5_IN,
	PV_Y_LSMS_DRV_6_IN =>
		XX_PV_Y_LSMS_DRV_6_IN,
	PV_Y_LSMS_DRV_7_IN =>
		XX_PV_Y_LSMS_DRV_7_IN,
	PV_Y_LSMS_DRV_8_IN =>
		XX_PV_Y_LSMS_DRV_8_IN
	);

Page_33_11_02_1: ENTITY ALD_33_11_02_1_Y_LSMS_DRVRS_9_16
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Y_LSMS_DRVR_9 =>
		PY_Y_LSMS_DRVR_9,
	PY_Y_LSMS_DRVR_10 =>
		PY_Y_LSMS_DRVR_10,
	PY_Y_LSMS_DRVR_11 =>
		PY_Y_LSMS_DRVR_11,
	PY_Y_LSMS_DRVR_12 =>
		PY_Y_LSMS_DRVR_12,
	PY_Y_LSMS_DRVR_13 =>
		PY_Y_LSMS_DRVR_13,
	PY_Y_LSMS_DRVR_14 =>
		PY_Y_LSMS_DRVR_14,
	PY_Y_LSMS_DRVR_15 =>
		PY_Y_LSMS_DRVR_15,
	PY_Y_RD_2 =>
		PY_Y_RD_2,
	PV_Y_LSMS_DRV_9_IN =>
		XX_PV_Y_LSMS_DRV_9_IN,
	PV_Y_LSMS_DRV_10_IN =>
		XX_PV_Y_LSMS_DRV_10_IN,
	PV_Y_LSMS_DRV_11_IN =>
		XX_PV_Y_LSMS_DRV_11_IN,
	PV_Y_LSMS_DRV_12_IN =>
		XX_PV_Y_LSMS_DRV_12_IN,
	PV_Y_LSMS_DRV_13_IN =>
		XX_PV_Y_LSMS_DRV_13_IN,
	PV_Y_LSMS_DRV_14_IN =>
		XX_PV_Y_LSMS_DRV_14_IN,
	PV_Y_LSMS_DRV_15_IN =>
		XX_PV_Y_LSMS_DRV_15_IN,
	PV_Y_LSMS_DRV_16_IN =>
		XX_PV_Y_LSMS_DRV_16_IN
	);

Page_34_10_03_1: ENTITY ALD_34_10_03_1_ENCODING_Y_PWR_GATES_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_THP1B =>
		XX_MY_MEM_AR_THP1B,
	MY_MEM_AR_NOT_THP2B =>
		XX_MY_MEM_AR_NOT_THP2B,
	MY_MEM_AR_NOT_THP8B =>
		XX_MY_MEM_AR_NOT_THP8B,
	MY_MEM_AR_NOT_THP0B =>
		XX_MY_MEM_AR_NOT_THP0B,
	MY_MEM_AR_NOT_THP1B =>
		XX_MY_MEM_AR_NOT_THP1B,
	MY_MEM_AR_NOT_THP4B =>
		XX_MY_MEM_AR_NOT_THP4B,
	MY_MEM_AR_THP2B =>
		XX_MY_MEM_AR_THP2B,
	MY_MEM_AR_THP8B =>
		XX_MY_MEM_AR_THP8B,
	MY_MEM_AR_THP0B =>
		XX_MY_MEM_AR_THP0B,
	MY_MEM_AR_THP4B =>
		XX_MY_MEM_AR_THP4B,
	PY_Y_LSMS_GATE_SEL_0K_1K =>
		PY_Y_LSMS_GATE_SEL_0K_1K,
	PY_Y_LSMS_GATE_SEL_1K_2K =>
		PY_Y_LSMS_GATE_SEL_1K_2K,
	PY_Y_LSMS_GATE_SEL_2K_3K =>
		PY_Y_LSMS_GATE_SEL_2K_3K,
	PY_Y_LSMS_GATE_SEL_3K_4K =>
		PY_Y_LSMS_GATE_SEL_3K_4K,
	PY_Y_LSMS_GATE_SEL_9K_10K =>
		PY_Y_LSMS_GATE_SEL_9K_10K,
	PY_Y_LSMS_GATE_SEL_4K_5K =>
		PY_Y_LSMS_GATE_SEL_4K_5K,
	PY_Y_LSMS_GATE_SEL_5K_6K =>
		PY_Y_LSMS_GATE_SEL_5K_6K,
	PY_Y_LSMS_GATE_SEL_6K_7K =>
		PY_Y_LSMS_GATE_SEL_6K_7K,
	PY_Y_LSMS_GATE_SEL_7K_8K =>
		PY_Y_LSMS_GATE_SEL_7K_8K,
	PY_Y_LSMS_GATE_SEL_8K_9K =>
		PY_Y_LSMS_GATE_SEL_8K_9K
	);

Page_34_11_01_1: ENTITY ALD_34_11_01_1_Y_LSMS_GATES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Y_LSMS_GATE_SEL_1K_2K =>
		PY_Y_LSMS_GATE_SEL_1K_2K,
	PY_Y_LSMS_GATE_SEL_0K_1K =>
		PY_Y_LSMS_GATE_SEL_0K_1K,
	PY_Y_LSMS_GATE_SEL_3K_4K =>
		PY_Y_LSMS_GATE_SEL_3K_4K,
	PY_Y_LSMS_GATE_SEL_2K_3K =>
		PY_Y_LSMS_GATE_SEL_2K_3K,
	PY_Y_LSMS_GATE_SEL_5K_6K =>
		PY_Y_LSMS_GATE_SEL_5K_6K,
	PY_Y_LSMS_GATE_SEL_4K_5K =>
		PY_Y_LSMS_GATE_SEL_4K_5K,
	PY_Y_LSMS_GATE_SEL_6K_7K =>
		PY_Y_LSMS_GATE_SEL_6K_7K,
	PY_Y_LSMS_GATE_SEL_7K_8K =>
		PY_Y_LSMS_GATE_SEL_7K_8K,
	PY_Y_LSMS_GATE_SEL_9K_10K =>
		PY_Y_LSMS_GATE_SEL_9K_10K,
	PY_Y_LSMS_GATE_SEL_8K_9K =>
		PY_Y_LSMS_GATE_SEL_8K_9K,
	MY_GATE_Y_LSMS_00_09XX_A =>
		MY_GATE_Y_LSMS_00_09XX_A,
	MY_GATE_Y_LSMS_00_09XX_B =>
		MY_GATE_Y_LSMS_00_09XX_B,
	MY_GATE_Y_LSMS_10_19XX_A =>
		MY_GATE_Y_LSMS_10_19XX_A,
	MY_GATE_Y_LSMS_10_19XX_B =>
		MY_GATE_Y_LSMS_10_19XX_B,
	MY_GATE_Y_LSMS_20_29XX_A =>
		MY_GATE_Y_LSMS_20_29XX_A,
	MY_GATE_Y_LSMS_20_29XX_B =>
		MY_GATE_Y_LSMS_20_29XX_B,
	MY_GATE_Y_LSMS_30_39XX_A =>
		MY_GATE_Y_LSMS_30_39XX_A,
	MY_GATE_Y_LSMS_30_39XX_B =>
		MY_GATE_Y_LSMS_30_39XX_B,
	MY_GATE_Y_LSMS_40_49XX_A =>
		MY_GATE_Y_LSMS_40_49XX_A,
	MY_GATE_Y_LSMS_40_49XX_B =>
		MY_GATE_Y_LSMS_40_49XX_B,
	MY_GATE_Y_LSMS_50_59XX_A =>
		MY_GATE_Y_LSMS_50_59XX_A,
	MY_GATE_Y_LSMS_50_59XX_B =>
		MY_GATE_Y_LSMS_50_59XX_B,
	MY_GATE_Y_LSMS_60_69XX_A =>
		MY_GATE_Y_LSMS_60_69XX_A,
	MY_GATE_Y_LSMS_60_69XX_B =>
		MY_GATE_Y_LSMS_60_69XX_B,
	MY_GATE_Y_LSMS_70_79XX_A =>
		MY_GATE_Y_LSMS_70_79XX_A,
	MY_GATE_Y_LSMS_70_79XX_B =>
		MY_GATE_Y_LSMS_70_79XX_B,
	MY_GATE_Y_LSMS_80_89XX_A =>
		MY_GATE_Y_LSMS_80_89XX_A,
	MY_GATE_Y_LSMS_80_89XX_B =>
		MY_GATE_Y_LSMS_80_89XX_B,
	MY_GATE_Y_LSMS_90_99XX_A =>
		MY_GATE_Y_LSMS_90_99XX_A,
	MY_GATE_Y_LSMS_90_99XX_B =>
		MY_GATE_Y_LSMS_90_99XX_B
	);

Page_35_10_01_1: ENTITY ALD_35_10_01_1_CHARACTER_SELECTION_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_TTHP2B =>
		XX_MY_MEM_AR_TTHP2B,
	MY_MEM_AR_THP2B =>
		XX_MY_MEM_AR_THP2B,
	MY_MEM_AR_NOT_THP4B =>
		XX_MY_MEM_AR_NOT_THP4B,
	MY_MEM_AR_TTHP8B =>
		XX_MY_MEM_AR_TTHP8B,
	MY_MEM_AR_THP0B =>
		XX_MY_MEM_AR_THP0B,
	MY_MEM_AR_NOT_THP8B =>
		XX_MY_MEM_AR_NOT_THP8B,
	MY_MEM_AR_TTHP0B =>
		XX_MY_MEM_AR_TTHP0B,
	MY_MEM_AR_NOT_THP0B =>
		XX_MY_MEM_AR_NOT_THP0B,
	MY_MEM_AR_THP4B =>
		XX_MY_MEM_AR_THP4B,
	MY_MEM_AR_TTHP1B =>
		XX_MY_MEM_AR_TTHP1B,
	MY_MEM_AR_NOT_THP2B =>
		XX_MY_MEM_AR_NOT_THP2B,
	MY_MEM_AR_THP8B =>
		XX_MY_MEM_AR_THP8B,
	MY_RO_CHR_0 =>
		MY_RO_CHR_0,
	MY_RO_CHR_1 =>
		MY_RO_CHR_1,
	MY_RO_CHR_2 =>
		MY_RO_CHR_2,
	MY_RO_CHR_3 =>
		MY_RO_CHR_3
	);

Page_35_10_02_1: ENTITY ALD_35_10_02_1_CHAR_REGEN_OR_LOAD_SEL_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_RO_CHR_0 =>
		MY_RO_CHR_0,
	MY_RO_CHR_1 =>
		MY_RO_CHR_1,
	MY_LOAD_MEMORY =>
		MY_LOAD_MEMORY,
	MY_REGEN_MEMORY =>
		MY_REGEN_MEMORY,
	MY_RO_CHR_2 =>
		MY_RO_CHR_2,
	MY_RO_CHR_3 =>
		MY_RO_CHR_3,
	PY_LD_CHR_0 =>
		PY_LD_CHR_0,
	MY_LD_CHR_0 =>
		MY_LD_CHR_0,
	MY_REGEN_CHR_0 =>
		MY_REGEN_CHR_0,
	PY_SEL_CHR_0 =>
		PY_SEL_CHR_0,
	PY_LD_CHR_1 =>
		PY_LD_CHR_1,
	MY_LD_CHR_1 =>
		MY_LD_CHR_1,
	MY_REGEN_CHR_1 =>
		MY_REGEN_CHR_1,
	PY_SEL_CHR_1 =>
		PY_SEL_CHR_1,
	PY_LD_CHR_2 =>
		PY_LD_CHR_2,
	MY_LD_CHR_2 =>
		MY_LD_CHR_2,
	MY_REGEN_CHR_2 =>
		MY_REGEN_CHR_2,
	PY_SEL_CHR_2 =>
		PY_SEL_CHR_2,
	PY_LD_CHR_3 =>
		PY_LD_CHR_3,
	MY_LD_CHR_3 =>
		MY_LD_CHR_3,
	MY_REGEN_CHR_3 =>
		MY_REGEN_CHR_3,
	PY_SEL_CHR_3 =>
		PY_SEL_CHR_3
	);

Page_35_10_03_1: ENTITY ALD_35_10_03_1_CHAR_GATING_CHECK_CKTS_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_SEL_CHR_0 =>
		PY_SEL_CHR_0,
	PY_LD_CHR_0 =>
		PY_LD_CHR_0,
	PY_SEL_CHR_1 =>
		PY_SEL_CHR_1,
	PY_LD_CHR_2 =>
		PY_LD_CHR_2,
	PY_SEL_CHR_3 =>
		PY_SEL_CHR_3,
	PY_SEL_CHR_2 =>
		PY_SEL_CHR_2,
	PY_LD_CHR_1 =>
		PY_LD_CHR_1,
	PY_LD_CHR_3 =>
		PY_LD_CHR_3,
	PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR,
	PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR,
	PY_CHAR_SEL_ERROR_CHK_1 =>
		PY_CHAR_SEL_ERROR_CHK_1,
	PY_CHAR_SEL_ERROR_CHK_2 =>
		PY_CHAR_SEL_ERROR_CHK_2
	);

Page_35_10_04_1: ENTITY ALD_35_10_04_1_INH_DVR_GATING_FEATURE_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_MEM_AR_THP8B =>
		XX_MY_MEM_AR_THP8B,
	MY_MEM_AR_THP2B =>
		XX_MY_MEM_AR_THP2B,
	MY_MEM_AR_THP4B =>
		XX_MY_MEM_AR_THP4B,
	MY_MEM_AR_THP0B =>
		XX_MY_MEM_AR_THP0B,
	MY_Z_PULSE =>
		MY_Z_PULSE,
	MY_MEM_AR_NOT_THP4B =>
		XX_MY_MEM_AR_NOT_THP4B,
	MY_MEM_AR_NOT_THP8B =>
		XX_MY_MEM_AR_NOT_THP8B,
	PY_Z_GATE_FOR_5_9TH_A =>
		PY_Z_GATE_FOR_5_9TH_A,
	PY_Z_GATE_FOR_5_9TH_B =>
		PY_Z_GATE_FOR_5_9TH_B,
	PY_Z_GATE_FOR_0_4TH_A =>
		PY_Z_GATE_FOR_0_4TH_A,
	PY_Z_GATE_FOR_0_4TH_B =>
		PY_Z_GATE_FOR_0_4TH_B
	);

Page_36_10_01_1: ENTITY ALD_36_10_01_1_MEM_SENSE_AMPS_CHAR_0
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_0_1_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(0),
	PV_SENSE_CHAR_0_1_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(0),
	PV_SENSE_CHAR_0_1_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(0),
	PV_SENSE_CHAR_0_1_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(0),
	PV_SENSE_CHAR_0_2_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(1),
	PV_SENSE_CHAR_0_2_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(1),
	PV_SENSE_CHAR_0_2_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(1),
	PV_SENSE_CHAR_0_2_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(1),
	PV_SENSE_CHAR_0_4_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(2),
	PV_SENSE_CHAR_0_4_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(2),
	PV_SENSE_CHAR_0_4_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(2),
	PV_SENSE_CHAR_0_4_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(2),
	PV_SENSE_CHAR_0_8_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(3),
	PV_SENSE_CHAR_0_8_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(3),
	PV_SENSE_CHAR_0_8_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(3),
	PV_SENSE_CHAR_0_8_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(3),
	PV_SENSE_CHAR_0_A_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(4),
	PV_SENSE_CHAR_0_A_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(4),
	PV_SENSE_CHAR_0_A_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(4),
	PV_SENSE_CHAR_0_A_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(4),
	PV_SENSE_CHAR_0_B_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(5),
	PV_SENSE_CHAR_0_B_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(5),
	PV_SENSE_CHAR_0_B_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(5),
	PV_SENSE_CHAR_0_B_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(5),
	PV_SENSE_CHAR_0_C_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(7),
	PV_SENSE_CHAR_0_C_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(7),
	PV_SENSE_CHAR_0_C_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(7),
	PV_SENSE_CHAR_0_C_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(7),
	PV_SENSE_CHAR_0_WM_BIT_B1 =>
		PV_SENSE_CHAR_0_B1_BUS(6),
	PV_SENSE_CHAR_0_WM_BIT_B2 =>
		PV_SENSE_CHAR_0_B2_BUS(6),
	PV_SENSE_CHAR_0_WM_BIT_D1 =>
		PV_SENSE_CHAR_0_D1_BUS(6),
	PV_SENSE_CHAR_0_WM_BIT_D2 =>
		PV_SENSE_CHAR_0_D2_BUS(6),
	PY_SENSE_STROBE_1 =>
		PY_SENSE_STROBE_1,
	MY_SA_CHAR_0_1_BIT =>
		MY_SA_CHAR_0_1_BIT,
	MY_SA_CHAR_0_2_BIT =>
		MY_SA_CHAR_0_2_BIT,
	MY_SA_CHAR_0_4_BIT =>
		MY_SA_CHAR_0_4_BIT,
	MY_SA_CHAR_0_8_BIT =>
		MY_SA_CHAR_0_8_BIT,
	MY_SA_CHAR_0_A_BIT =>
		MY_SA_CHAR_0_A_BIT,
	MY_SA_CHAR_0_B_BIT =>
		MY_SA_CHAR_0_B_BIT,
	MY_SA_CHAR_0_C_BIT =>
		MY_SA_CHAR_0_C_BIT,
	MY_SA_CHAR_0_WM_BIT =>
		MY_SA_CHAR_0_WM_BIT
	);

Page_36_10_02_1: ENTITY ALD_36_10_02_1_MEM_SENSE_AMPS_CHAR_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_1_1_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(0),
	PV_SENSE_CHAR_1_1_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(0),
	PV_SENSE_CHAR_1_1_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(0),
	PV_SENSE_CHAR_1_1_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(0),
	PV_SENSE_CHAR_1_2_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(1),
	PV_SENSE_CHAR_1_2_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(1),
	PV_SENSE_CHAR_1_2_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(1),
	PV_SENSE_CHAR_1_2_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(1),
	PV_SENSE_CHAR_1_4_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(2),
	PV_SENSE_CHAR_1_4_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(2),
	PV_SENSE_CHAR_1_4_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(2),
	PV_SENSE_CHAR_1_4_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(2),
	PV_SENSE_CHAR_1_8_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(3),
	PV_SENSE_CHAR_1_8_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(3),
	PV_SENSE_CHAR_1_8_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(3),
	PV_SENSE_CHAR_1_8_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(3),
	PV_SENSE_CHAR_1_A_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(4),
	PV_SENSE_CHAR_1_A_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(4),
	PV_SENSE_CHAR_1_A_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(4),
	PV_SENSE_CHAR_1_A_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(4),
	PV_SENSE_CHAR_1_B_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(5),
	PV_SENSE_CHAR_1_B_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(5),
	PV_SENSE_CHAR_1_B_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(5),
	PV_SENSE_CHAR_1_B_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(5),
	PV_SENSE_CHAR_1_C_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(7),
	PV_SENSE_CHAR_1_C_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(7),
	PV_SENSE_CHAR_1_C_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(7),
	PV_SENSE_CHAR_1_C_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(7),
	PV_SENSE_CHAR_1_WM_BIT_B1 =>
		PV_SENSE_CHAR_1_B1_BUS(6),
	PV_SENSE_CHAR_1_WM_BIT_B2 =>
		PV_SENSE_CHAR_1_B2_BUS(6),
	PV_SENSE_CHAR_1_WM_BIT_D1 =>
		PV_SENSE_CHAR_1_D1_BUS(6),
	PV_SENSE_CHAR_1_WM_BIT_D2 =>
		PV_SENSE_CHAR_1_D2_BUS(6),
	PY_SENSE_STROBE_1 =>
		PY_SENSE_STROBE_1,
	MY_SA_CHAR_1_1_BIT =>
		MY_SA_CHAR_1_1_BIT,
	MY_SA_CHAR_1_2_BIT =>
		MY_SA_CHAR_1_2_BIT,
	MY_SA_CHAR_1_4_BIT =>
		MY_SA_CHAR_1_4_BIT,
	MY_SA_CHAR_1_8_BIT =>
		MY_SA_CHAR_1_8_BIT,
	MY_SA_CHAR_1_A_BIT =>
		MY_SA_CHAR_1_A_BIT,
	MY_SA_CHAR_1_B_BIT =>
		MY_SA_CHAR_1_B_BIT,
	MY_SA_CHAR_1_C_BIT =>
		MY_SA_CHAR_1_C_BIT,
	MY_SA_CHAR_1_WM_BIT =>
		MY_SA_CHAR_1_WM_BIT
	);

Page_36_10_03_1: ENTITY ALD_36_10_03_1_MEM_SENSE_AMPS_CHAR_2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_2_1_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(0),
	PV_SENSE_CHAR_2_1_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(0),
	PV_SENSE_CHAR_2_1_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(0),
	PV_SENSE_CHAR_2_1_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(0),
	PV_SENSE_CHAR_2_2_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(1),
	PV_SENSE_CHAR_2_2_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(1),
	PV_SENSE_CHAR_2_2_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(1),
	PV_SENSE_CHAR_2_2_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(1),
	PV_SENSE_CHAR_2_4_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(2),
	PV_SENSE_CHAR_2_4_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(2),
	PV_SENSE_CHAR_2_4_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(2),
	PV_SENSE_CHAR_2_4_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(2),
	PV_SENSE_CHAR_2_8_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(3),
	PV_SENSE_CHAR_2_8_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(3),
	PV_SENSE_CHAR_2_8_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(3),
	PV_SENSE_CHAR_2_8_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(3),
	PV_SENSE_CHAR_2_A_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(4),
	PV_SENSE_CHAR_2_A_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(4),
	PV_SENSE_CHAR_2_A_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(4),
	PV_SENSE_CHAR_2_A_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(4),
	PV_SENSE_CHAR_2_B_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(5),
	PV_SENSE_CHAR_2_B_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(5),
	PV_SENSE_CHAR_2_B_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(5),
	PV_SENSE_CHAR_2_B_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(5),
	PV_SENSE_CHAR_2_C_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(7),
	PV_SENSE_CHAR_2_C_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(7),
	PV_SENSE_CHAR_2_C_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(7),
	PV_SENSE_CHAR_2_C_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(7),
	PV_SENSE_CHAR_2_WM_BIT_B1 =>
		PV_SENSE_CHAR_2_B1_BUS(6),
	PV_SENSE_CHAR_2_WM_BIT_B2 =>
		PV_SENSE_CHAR_2_B2_BUS(6),
	PV_SENSE_CHAR_2_WM_BIT_D1 =>
		PV_SENSE_CHAR_2_D1_BUS(6),
	PV_SENSE_CHAR_2_WM_BIT_D2 =>
		PV_SENSE_CHAR_2_D2_BUS(6),
	PY_SENSE_STROBE_2 =>
		PY_SENSE_STROBE_2,
	MY_SA_CHAR_2_1_BIT =>
		MY_SA_CHAR_2_1_BIT,
	MY_SA_CHAR_2_2_BIT =>
		MY_SA_CHAR_2_2_BIT,
	MY_SA_CHAR_2_4_BIT =>
		MY_SA_CHAR_2_4_BIT,
	MY_SA_CHAR_2_8_BIT =>
		MY_SA_CHAR_2_8_BIT,
	MY_SA_CHAR_2_A_BIT =>
		MY_SA_CHAR_2_A_BIT,
	MY_SA_CHAR_2_B_BIT =>
		MY_SA_CHAR_2_B_BIT,
	MY_SA_CHAR_2_C_BIT =>
		MY_SA_CHAR_2_C_BIT,
	MY_SA_CHAR_2_WM_BIT =>
		MY_SA_CHAR_2_WM_BIT
	);

Page_36_10_04_1: ENTITY ALD_36_10_04_1_MEM_SENSE_AMS_CHAR_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PV_SENSE_CHAR_3_1_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(0),
	PV_SENSE_CHAR_3_1_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(0),
	PV_SENSE_CHAR_3_1_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(0),
	PV_SENSE_CHAR_3_1_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(0),
	PV_SENSE_CHAR_3_2_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(1),
	PV_SENSE_CHAR_3_2_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(1),
	PV_SENSE_CHAR_3_2_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(1),
	PV_SENSE_CHAR_3_2_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(1),
	PV_SENSE_CHAR_3_4_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(2),
	PV_SENSE_CHAR_3_4_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(2),
	PV_SENSE_CHAR_3_4_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(2),
	PV_SENSE_CHAR_3_4_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(2),
	PV_SENSE_CHAR_3_8_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(3),
	PV_SENSE_CHAR_3_8_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(3),
	PV_SENSE_CHAR_3_8_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(3),
	PV_SENSE_CHAR_3_8_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(3),
	PV_SENSE_CHAR_3_A_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(4),
	PV_SENSE_CHAR_3_A_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(4),
	PV_SENSE_CHAR_3_A_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(4),
	PV_SENSE_CHAR_3_A_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(4),
	PV_SENSE_CHAR_3_B_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(5),
	PV_SENSE_CHAR_3_B_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(5),
	PV_SENSE_CHAR_3_B_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(5),
	PV_SENSE_CHAR_3_B_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(5),
	PV_SENSE_CHAR_3_C_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(7),
	PV_SENSE_CHAR_3_C_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(7),
	PV_SENSE_CHAR_3_C_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(7),
	PV_SENSE_CHAR_3_C_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(7),
	PV_SENSE_CHAR_3_WM_BIT_B1 =>
		PV_SENSE_CHAR_3_B1_BUS(6),
	PV_SENSE_CHAR_3_WM_BIT_B2 =>
		PV_SENSE_CHAR_3_B2_BUS(6),
	PV_SENSE_CHAR_3_WM_BIT_D2 =>
		PV_SENSE_CHAR_3_D2_BUS(6),
	PV_SENSE_CHAR_3_WM_BIT_D1 =>
		PV_SENSE_CHAR_3_D1_BUS(6),
	PY_SENSE_STROBE_2 =>
		PY_SENSE_STROBE_2,
	MY_SA_CHAR_3_1_BIT =>
		MY_SA_CHAR_3_1_BIT,
	MY_SA_CHAR_3_2_BIT =>
		MY_SA_CHAR_3_2_BIT,
	MY_SA_CHAR_3_4_BIT =>
		MY_SA_CHAR_3_4_BIT,
	MY_SA_CHAR_3_8_BIT =>
		MY_SA_CHAR_3_8_BIT,
	MY_SA_CHAR_3_A_BIT =>
		MY_SA_CHAR_3_A_BIT,
	MY_SA_CHAR_3_B_BIT =>
		MY_SA_CHAR_3_B_BIT,
	MY_SA_CHAR_3_C_BIT =>
		MY_SA_CHAR_3_C_BIT,
	MY_SA_CHAR_3_WM_BIT =>
		MY_SA_CHAR_3_WM_BIT
	);

Page_36_11_01_1: ENTITY ALD_36_11_01_1_B_DATA_REG_CHAR_0
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_0_1_BIT =>
		MY_SA_CHAR_0_1_BIT,
	MY_SA_CHAR_0_2_BIT =>
		MY_SA_CHAR_0_2_BIT,
	MY_SA_CHAR_0_4_BIT =>
		MY_SA_CHAR_0_4_BIT,
	MY_SA_CHAR_0_8_BIT =>
		MY_SA_CHAR_0_8_BIT,
	MY_REGEN_CHR_0 =>
		MY_REGEN_CHR_0,
	PY_B_DATA_REG_RESET_1 =>
		PY_B_DATA_REG_RESET_1,
	MY_RO_CHR_0 =>
		MY_RO_CHR_0,
	MY_SA_CHAR_0_A_BIT =>
		MY_SA_CHAR_0_A_BIT,
	MY_SA_CHAR_0_B_BIT =>
		MY_SA_CHAR_0_B_BIT,
	MY_SA_CHAR_0_C_BIT =>
		MY_SA_CHAR_0_C_BIT,
	MY_SA_CHAR_0_WM_BIT =>
		MY_SA_CHAR_0_WM_BIT,
	PS_B_DATA_REG_1_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_1_BIT =>
		MY_INH_CHAR_0_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_2_BIT =>
		MY_INH_CHAR_0_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_4_BIT =>
		MY_INH_CHAR_0_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_8_BIT =>
		MY_INH_CHAR_0_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_A_BIT =>
		MY_INH_CHAR_0_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_B_BIT =>
		MY_INH_CHAR_0_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_C_BIT =>
		MY_INH_CHAR_0_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_0_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_0_STAR,
	MY_INH_CHAR_0_WM_BIT =>
		MY_INH_CHAR_0_WM_BIT
	);

Page_36_11_02_1: ENTITY ALD_36_11_02_1_B_DATA_REG_CHAR_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_1_1_BIT =>
		MY_SA_CHAR_1_1_BIT,
	MY_SA_CHAR_1_2_BIT =>
		MY_SA_CHAR_1_2_BIT,
	MY_SA_CHAR_1_4_BIT =>
		MY_SA_CHAR_1_4_BIT,
	PY_B_DATA_REG_RESET_2 =>
		PY_B_DATA_REG_RESET_2,
	MY_SA_CHAR_1_8_BIT =>
		MY_SA_CHAR_1_8_BIT,
	MY_REGEN_CHR_1 =>
		MY_REGEN_CHR_1,
	MY_RO_CHR_1 =>
		MY_RO_CHR_1,
	MY_SA_CHAR_1_A_BIT =>
		MY_SA_CHAR_1_A_BIT,
	MY_SA_CHAR_1_B_BIT =>
		MY_SA_CHAR_1_B_BIT,
	MY_SA_CHAR_1_C_BIT =>
		MY_SA_CHAR_1_C_BIT,
	MY_SA_CHAR_1_WM_BIT =>
		MY_SA_CHAR_1_WM_BIT,
	PS_B_DATA_REG_1_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_1_BIT =>
		MY_INH_CHAR_1_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_2_BIT =>
		MY_INH_CHAR_1_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_4_BIT =>
		MY_INH_CHAR_1_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_8_BIT =>
		MY_INH_CHAR_1_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_A_BIT =>
		MY_INH_CHAR_1_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_B_BIT =>
		MY_INH_CHAR_1_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_C_BIT =>
		MY_INH_CHAR_1_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_1_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_1_STAR,
	MY_INH_CHAR_1_WM_BIT =>
		MY_INH_CHAR_1_WM_BIT
	);

Page_36_11_03_1: ENTITY ALD_36_11_03_1_B_DATA_REG_CHAR_2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_2_1_BIT =>
		MY_SA_CHAR_2_1_BIT,
	MY_SA_CHAR_2_2_BIT =>
		MY_SA_CHAR_2_2_BIT,
	MY_REGEN_CHR_2 =>
		MY_REGEN_CHR_2,
	MY_SA_CHAR_2_4_BIT =>
		MY_SA_CHAR_2_4_BIT,
	MY_RO_CHR_2 =>
		MY_RO_CHR_2,
	MY_SA_CHAR_2_8_BIT =>
		MY_SA_CHAR_2_8_BIT,
	PY_B_DATA_REG_RESET_3 =>
		PY_B_DATA_REG_RESET_3,
	MY_SA_CHAR_2_A_BIT =>
		MY_SA_CHAR_2_A_BIT,
	MY_SA_CHAR_2_B_BIT =>
		MY_SA_CHAR_2_B_BIT,
	MY_SA_CHAR_2_C_BIT =>
		MY_SA_CHAR_2_C_BIT,
	MY_SA_CHAR_2_WM_BIT =>
		MY_SA_CHAR_2_WM_BIT,
	PS_B_DATA_REG_1_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_1_BIT =>
		MY_INH_CHAR_2_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_2_BIT =>
		MY_INH_CHAR_2_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_4_BIT =>
		MY_INH_CHAR_2_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_8_BIT =>
		MY_INH_CHAR_2_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_A_BIT =>
		MY_INH_CHAR_2_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_B_BIT =>
		MY_INH_CHAR_2_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_C_BIT =>
		MY_INH_CHAR_2_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_2_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_2_STAR,
	MY_INH_CHAR_2_WM_BIT =>
		MY_INH_CHAR_2_WM_BIT
	);

Page_36_11_04_1: ENTITY ALD_36_11_04_1_B_DATA_REG_CHAR_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_SA_CHAR_3_1_BIT =>
		MY_SA_CHAR_3_1_BIT,
	PY_B_DATA_REG_RESET_4 =>
		PY_B_DATA_REG_RESET_4,
	MY_SA_CHAR_3_2_BIT =>
		MY_SA_CHAR_3_2_BIT,
	MY_REGEN_CHR_3 =>
		MY_REGEN_CHR_3,
	MY_SA_CHAR_3_4_BIT =>
		MY_SA_CHAR_3_4_BIT,
	MY_RO_CHR_3 =>
		MY_RO_CHR_3,
	MY_SA_CHAR_3_8_BIT =>
		MY_SA_CHAR_3_8_BIT,
	MY_SA_CHAR_3_A_BIT =>
		MY_SA_CHAR_3_A_BIT,
	MY_SA_CHAR_3_B_BIT =>
		MY_SA_CHAR_3_B_BIT,
	MY_SA_CHAR_3_C_BIT =>
		MY_SA_CHAR_3_C_BIT,
	MY_SA_CHAR_3_WM_BIT =>
		MY_SA_CHAR_3_WM_BIT,
	PS_B_DATA_REG_1_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_1_BIT =>
		MY_INH_CHAR_3_1_BIT,
	PS_B_DATA_REG_2_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_2_BIT =>
		MY_INH_CHAR_3_2_BIT,
	PS_B_DATA_REG_4_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_4_BIT =>
		MY_INH_CHAR_3_4_BIT,
	PS_B_DATA_REG_8_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_8_BIT =>
		MY_INH_CHAR_3_8_BIT,
	PS_B_DATA_REG_A_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_A_BIT =>
		MY_INH_CHAR_3_A_BIT,
	PS_B_DATA_REG_B_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_B_BIT =>
		MY_INH_CHAR_3_B_BIT,
	PS_B_DATA_REG_C_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_C_BIT =>
		MY_INH_CHAR_3_C_BIT,
	PS_B_DATA_REG_WM_BIT_STAR_3_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_3_STAR,
	MY_INH_CHAR_3_WM_BIT =>
		MY_INH_CHAR_3_WM_BIT
	);

Page_37_09_03_1: ENTITY ALD_37_09_03_1_INH_GATING_DRIVE_CHAR_0_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Z_GATE_FOR_0_4TH_A =>
		PY_Z_GATE_FOR_0_4TH_A,
	PY_Z_GATE_FOR_5_9TH_A =>
		PY_Z_GATE_FOR_5_9TH_A,
	MY_Z_GATE_FOR_5_9TH_1 =>
		MY_Z_GATE_FOR_5_9TH_1,
	MY_Z_GATE_FOR_0_4TH_1 =>
		MY_Z_GATE_FOR_0_4TH_1,
	MY_Z_GATE_FOR_5_9TH_2 =>
		MY_Z_GATE_FOR_5_9TH_2,
	MY_Z_GATE_FOR_0_4TH_2 =>
		MY_Z_GATE_FOR_0_4TH_2,
	MY_Z_GATE_FOR_5_9TH_3 =>
		MY_Z_GATE_FOR_5_9TH_3,
	MY_Z_GATE_FOR_0_4TH_3 =>
		MY_Z_GATE_FOR_0_4TH_3,
	MY_Z_GATE_FOR_5_9TH_4 =>
		MY_Z_GATE_FOR_5_9TH_4,
	MY_Z_GATE_FOR_0_4TH_4 =>
		MY_Z_GATE_FOR_0_4TH_4,
	MY_Z_GATE_FOR_5_9TH_5 =>
		MY_Z_GATE_FOR_5_9TH_5,
	MY_Z_GATE_FOR_0_4TH_5 =>
		MY_Z_GATE_FOR_0_4TH_5,
	MY_Z_GATE_FOR_5_9TH_6 =>
		MY_Z_GATE_FOR_5_9TH_6,
	MY_Z_GATE_FOR_0_4TH_6 =>
		MY_Z_GATE_FOR_0_4TH_6,
	MY_Z_GATE_FOR_5_9TH_7 =>
		MY_Z_GATE_FOR_5_9TH_7,
	MY_Z_GATE_FOR_0_4TH_7 =>
		MY_Z_GATE_FOR_0_4TH_7,
	MY_Z_GATE_FOR_5_9TH_8 =>
		MY_Z_GATE_FOR_5_9TH_8,
	MY_Z_GATE_FOR_0_4TH_8 =>
		MY_Z_GATE_FOR_0_4TH_8
	);

Page_37_09_04_1: ENTITY ALD_37_09_04_1_INH_GATING_DRIVE_CHAR_2_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Z_GATE_FOR_0_4TH_B =>
		PY_Z_GATE_FOR_0_4TH_B,
	PY_Z_GATE_FOR_5_9TH_B =>
		PY_Z_GATE_FOR_5_9TH_B,
	MY_Z_GATE_FOR_5_9TH_9 =>
		MY_Z_GATE_FOR_5_9TH_9,
	MY_Z_GATE_FOR_0_4TH_9 =>
		MY_Z_GATE_FOR_0_4TH_9,
	MY_Z_GATE_FOR_5_9TH_10 =>
		MY_Z_GATE_FOR_5_9TH_10,
	MY_Z_GATE_FOR_0_4TH_10 =>
		MY_Z_GATE_FOR_0_4TH_10,
	MY_Z_GATE_FOR_5_9TH_11 =>
		MY_Z_GATE_FOR_5_9TH_11,
	MY_Z_GATE_FOR_0_4TH_11 =>
		MY_Z_GATE_FOR_0_4TH_11,
	MY_Z_GATE_FOR_5_9TH_12 =>
		MY_Z_GATE_FOR_5_9TH_12,
	MY_Z_GATE_FOR_0_4TH_12 =>
		MY_Z_GATE_FOR_0_4TH_12,
	MY_Z_GATE_FOR_5_9TH_13 =>
		MY_Z_GATE_FOR_5_9TH_13,
	MY_Z_GATE_FOR_0_4TH_13 =>
		MY_Z_GATE_FOR_0_4TH_13,
	MY_Z_GATE_FOR_5_9TH_14 =>
		MY_Z_GATE_FOR_5_9TH_14,
	MY_Z_GATE_FOR_0_4TH_14 =>
		MY_Z_GATE_FOR_0_4TH_14,
	MY_Z_GATE_FOR_5_9TH_15 =>
		MY_Z_GATE_FOR_5_9TH_15,
	MY_Z_GATE_FOR_0_4TH_15 =>
		MY_Z_GATE_FOR_0_4TH_15,
	MY_Z_GATE_FOR_5_9TH_16 =>
		MY_Z_GATE_FOR_5_9TH_16,
	MY_Z_GATE_FOR_0_4TH_16 =>
		MY_Z_GATE_FOR_0_4TH_16
	);

Page_37_10_01_1: ENTITY ALD_37_10_01_1_INFO_INPUT_GATING_CHAR_0
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		XX_MY_ASSEMBLY_CH_1_BIT,
	MY_LD_CHR_0 =>
		MY_LD_CHR_0,
	MY_ASSEMBLY_CH_2_BIT =>
		XX_MY_ASSEMBLY_CH_2_BIT,
	MY_INH_CHAR_0_2_BIT =>
		MY_INH_CHAR_0_2_BIT,
	MY_ASSEMBLY_CH_4_BIT =>
		XX_MY_ASSEMBLY_CH_4_BIT,
	MY_INH_CHAR_0_4_BIT =>
		MY_INH_CHAR_0_4_BIT,
	MY_ASSEMBLY_CH_8_BIT =>
		XX_MY_ASSEMBLY_CH_8_BIT,
	MY_INH_CHAR_0_8_BIT =>
		MY_INH_CHAR_0_8_BIT,
	MY_ASSEMBLY_CH_A_BIT =>
		XX_MY_ASSEMBLY_CH_A_BIT,
	MY_INH_CHAR_0_A_BIT =>
		MY_INH_CHAR_0_A_BIT,
	MY_ASSEMBLY_CH_B_BIT =>
		XX_MY_ASSEMBLY_CH_B_BIT,
	MY_INH_CHAR_0_B_BIT =>
		MY_INH_CHAR_0_B_BIT,
	MY_ASSEMBLY_CH_C_BIT =>
		XX_MY_ASSEMBLY_CH_C_BIT,
	MY_INH_CHAR_0_C_BIT =>
		MY_INH_CHAR_0_C_BIT,
	MY_ASSEMBLY_CH_WM_BIT =>
		XX_MY_ASSEMBLY_CH_WM_BIT,
	MY_INH_CHAR_0_WM_BIT =>
		MY_INH_CHAR_0_WM_BIT,
	MY_INH_CHAR_0_1_BIT =>
		MY_INH_CHAR_0_1_BIT,
	MY_INH_CHAR_0_1_BIT_D =>
		MY_INH_CHAR_0_1_BIT_D,
	MY_INH_CHAR_0_2_BIT_D =>
		MY_INH_CHAR_0_2_BIT_D,
	MY_INH_CHAR_0_4_BIT_D =>
		MY_INH_CHAR_0_4_BIT_D,
	MY_INH_CHAR_0_8_BIT_D =>
		MY_INH_CHAR_0_8_BIT_D,
	MY_INH_CHAR_0_A_BIT_D =>
		MY_INH_CHAR_0_A_BIT_D,
	MY_INH_CHAR_0_B_BIT_D =>
		MY_INH_CHAR_0_B_BIT_D,
	MY_INH_CHAR_0_C_BIT_D =>
		MY_INH_CHAR_0_C_BIT_D,
	MY_INH_CHAR_0_WM_BIT_D =>
		MY_INH_CHAR_0_WM_BIT_D
	);

Page_37_10_02_1: ENTITY ALD_37_10_02_1_INFO_INPUT_GATING_CHAR_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		XX_MY_ASSEMBLY_CH_1_BIT,
	MY_LD_CHR_1 =>
		MY_LD_CHR_1,
	MY_INH_CHAR_1_1_BIT =>
		MY_INH_CHAR_1_1_BIT,
	MY_ASSEMBLY_CH_2_BIT =>
		XX_MY_ASSEMBLY_CH_2_BIT,
	MY_INH_CHAR_1_2_BIT =>
		MY_INH_CHAR_1_2_BIT,
	MY_ASSEMBLY_CH_4_BIT =>
		XX_MY_ASSEMBLY_CH_4_BIT,
	MY_INH_CHAR_1_4_BIT =>
		MY_INH_CHAR_1_4_BIT,
	MY_ASSEMBLY_CH_8_BIT =>
		XX_MY_ASSEMBLY_CH_8_BIT,
	MY_INH_CHAR_1_8_BIT =>
		MY_INH_CHAR_1_8_BIT,
	MY_ASSEMBLY_CH_A_BIT =>
		XX_MY_ASSEMBLY_CH_A_BIT,
	MY_INH_CHAR_1_A_BIT =>
		MY_INH_CHAR_1_A_BIT,
	MY_ASSEMBLY_CH_B_BIT =>
		XX_MY_ASSEMBLY_CH_B_BIT,
	MY_INH_CHAR_1_B_BIT =>
		MY_INH_CHAR_1_B_BIT,
	MY_ASSEMBLY_CH_C_BIT =>
		XX_MY_ASSEMBLY_CH_C_BIT,
	MY_INH_CHAR_1_C_BIT =>
		MY_INH_CHAR_1_C_BIT,
	MY_ASSEMBLY_CH_WM_BIT =>
		XX_MY_ASSEMBLY_CH_WM_BIT,
	MY_INH_CHAR_1_WM_BIT =>
		MY_INH_CHAR_1_WM_BIT,
	MY_INH_CHAR_1_1_BIT_D =>
		MY_INH_CHAR_1_1_BIT_D,
	MY_INH_CHAR_1_2_BIT_D =>
		MY_INH_CHAR_1_2_BIT_D,
	MY_INH_CHAR_1_4_BIT_D =>
		MY_INH_CHAR_1_4_BIT_D,
	MY_INH_CHAR_1_8_BIT_D =>
		MY_INH_CHAR_1_8_BIT_D,
	MY_INH_CHAR_1_A_BIT_D =>
		MY_INH_CHAR_1_A_BIT_D,
	MY_INH_CHAR_1_B_BIT_D =>
		MY_INH_CHAR_1_B_BIT_D,
	MY_INH_CHAR_1_C_BIT_D =>
		MY_INH_CHAR_1_C_BIT_D,
	MY_INH_CHAR_1_WM_BIT_D =>
		MY_INH_CHAR_1_WM_BIT_D
	);

Page_37_10_03_1: ENTITY ALD_37_10_03_1_INFO_INPUT_GATING_CHAR_2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		XX_MY_ASSEMBLY_CH_1_BIT,
	MY_LD_CHR_2 =>
		MY_LD_CHR_2,
	MY_INH_CHAR_2_1_BIT =>
		MY_INH_CHAR_2_1_BIT,
	MY_ASSEMBLY_CH_2_BIT =>
		XX_MY_ASSEMBLY_CH_2_BIT,
	MY_INH_CHAR_2_2_BIT =>
		MY_INH_CHAR_2_2_BIT,
	MY_ASSEMBLY_CH_4_BIT =>
		XX_MY_ASSEMBLY_CH_4_BIT,
	MY_INH_CHAR_2_4_BIT =>
		MY_INH_CHAR_2_4_BIT,
	MY_ASSEMBLY_CH_8_BIT =>
		XX_MY_ASSEMBLY_CH_8_BIT,
	MY_INH_CHAR_2_8_BIT =>
		MY_INH_CHAR_2_8_BIT,
	MY_ASSEMBLY_CH_A_BIT =>
		XX_MY_ASSEMBLY_CH_A_BIT,
	MY_INH_CHAR_2_A_BIT =>
		MY_INH_CHAR_2_A_BIT,
	MY_ASSEMBLY_CH_B_BIT =>
		XX_MY_ASSEMBLY_CH_B_BIT,
	MY_INH_CHAR_2_B_BIT =>
		MY_INH_CHAR_2_B_BIT,
	MY_ASSEMBLY_CH_C_BIT =>
		XX_MY_ASSEMBLY_CH_C_BIT,
	MY_INH_CHAR_2_C_BIT =>
		MY_INH_CHAR_2_C_BIT,
	MY_ASSEMBLY_CH_WM_BIT =>
		XX_MY_ASSEMBLY_CH_WM_BIT,
	MY_INH_CHAR_2_WM_BIT =>
		MY_INH_CHAR_2_WM_BIT,
	MY_INH_CHAR_2_1_BIT_D =>
		MY_INH_CHAR_2_1_BIT_D,
	MY_INH_CHAR_2_2_BIT_D =>
		MY_INH_CHAR_2_2_BIT_D,
	MY_INH_CHAR_2_4_BIT_D =>
		MY_INH_CHAR_2_4_BIT_D,
	MY_INH_CHAR_2_8_BIT_D =>
		MY_INH_CHAR_2_8_BIT_D,
	MY_INH_CHAR_2_A_BIT_D =>
		MY_INH_CHAR_2_A_BIT_D,
	MY_INH_CHAR_2_B_BIT_D =>
		MY_INH_CHAR_2_B_BIT_D,
	MY_INH_CHAR_2_C_BIT_D =>
		MY_INH_CHAR_2_C_BIT_D,
	MY_INH_CHAR_2_WM_BIT_D =>
		MY_INH_CHAR_2_WM_BIT_D
	);

Page_37_10_04_1: ENTITY ALD_37_10_04_1_INFO_INPUT_GATING_CHAR_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		XX_MY_ASSEMBLY_CH_1_BIT,
	MY_LD_CHR_3 =>
		MY_LD_CHR_3,
	MY_INH_CHAR_3_1_BIT =>
		MY_INH_CHAR_3_1_BIT,
	MY_ASSEMBLY_CH_2_BIT =>
		XX_MY_ASSEMBLY_CH_2_BIT,
	MY_INH_CHAR_3_2_BIT =>
		MY_INH_CHAR_3_2_BIT,
	MY_ASSEMBLY_CH_4_BIT =>
		XX_MY_ASSEMBLY_CH_4_BIT,
	MY_INH_CHAR_3_4_BIT =>
		MY_INH_CHAR_3_4_BIT,
	MY_ASSEMBLY_CH_8_BIT =>
		XX_MY_ASSEMBLY_CH_8_BIT,
	MY_INH_CHAR_3_8_BIT =>
		MY_INH_CHAR_3_8_BIT,
	MY_ASSEMBLY_CH_A_BIT =>
		XX_MY_ASSEMBLY_CH_A_BIT,
	MY_INH_CHAR_3_A_BIT =>
		MY_INH_CHAR_3_A_BIT,
	MY_ASSEMBLY_CH_B_BIT =>
		XX_MY_ASSEMBLY_CH_B_BIT,
	MY_INH_CHAR_3_B_BIT =>
		MY_INH_CHAR_3_B_BIT,
	MY_ASSEMBLY_CH_C_BIT =>
		XX_MY_ASSEMBLY_CH_C_BIT,
	MY_INH_CHAR_3_C_BIT =>
		MY_INH_CHAR_3_C_BIT,
	MY_ASSEMBLY_CH_WM_BIT =>
		XX_MY_ASSEMBLY_CH_WM_BIT,
	MY_INH_CHAR_3_WM_BIT =>
		MY_INH_CHAR_3_WM_BIT,
	MY_INH_CHAR_3_1_BIT_D =>
		MY_INH_CHAR_3_1_BIT_D,
	MY_INH_CHAR_3_2_BIT_D =>
		MY_INH_CHAR_3_2_BIT_D,
	MY_INH_CHAR_3_4_BIT_D =>
		MY_INH_CHAR_3_4_BIT_D,
	MY_INH_CHAR_3_8_BIT_D =>
		MY_INH_CHAR_3_8_BIT_D,
	MY_INH_CHAR_3_A_BIT_D =>
		MY_INH_CHAR_3_A_BIT_D,
	MY_INH_CHAR_3_B_BIT_D =>
		MY_INH_CHAR_3_B_BIT_D,
	MY_INH_CHAR_3_C_BIT_D =>
		MY_INH_CHAR_3_C_BIT_D,
	MY_INH_CHAR_3_WM_BIT_D =>
		MY_INH_CHAR_3_WM_BIT_D
	);

Page_37_11_01_1: ENTITY ALD_37_11_01_1_MEM_INH_DVRS_CHAR_0
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_INH_CHAR_0_1_BIT_D =>
		MY_INH_CHAR_0_1_BIT_D,
	MY_Z_GATE_FOR_5_9TH_5 =>
		MY_Z_GATE_FOR_5_9TH_5,
	MY_Z_GATE_FOR_0_4TH_1 =>
		MY_Z_GATE_FOR_0_4TH_1,
	MY_INH_CHAR_0_2_BIT_D =>
		MY_INH_CHAR_0_2_BIT_D,
	MY_INH_CHAR_0_4_BIT_D =>
		MY_INH_CHAR_0_4_BIT_D,
	MY_INH_CHAR_0_8_BIT_D =>
		MY_INH_CHAR_0_8_BIT_D,
	MY_Z_GATE_FOR_5_9TH_6 =>
		MY_Z_GATE_FOR_5_9TH_6,
	MY_INH_CHAR_0_A_BIT_D =>
		MY_INH_CHAR_0_A_BIT_D,
	MY_Z_GATE_FOR_0_4TH_2 =>
		MY_Z_GATE_FOR_0_4TH_2,
	MY_INH_CHAR_0_B_BIT_D =>
		MY_INH_CHAR_0_B_BIT_D,
	MY_Z_GATE_FOR_5_9TH_7 =>
		MY_Z_GATE_FOR_5_9TH_7,
	MY_Z_GATE_FOR_0_4TH_3 =>
		MY_Z_GATE_FOR_0_4TH_3,
	MY_INH_CHAR_0_C_BIT_D =>
		MY_INH_CHAR_0_C_BIT_D,
	MY_Z_GATE_FOR_5_9TH_8 =>
		MY_Z_GATE_FOR_5_9TH_8,
	MY_Z_GATE_FOR_0_4TH_4 =>
		MY_Z_GATE_FOR_0_4TH_4,
	MY_INH_CHAR_0_WM_BIT_D =>
		MY_INH_CHAR_0_WM_BIT_D,
	MV_INH_CHAR_0_1_BIT_D1 =>
		XX_MV_INH_CHAR_0_1_BIT_D1,
	MV_INH_CHAR_0_1_BIT_B1 =>
		XX_MV_INH_CHAR_0_1_BIT_B1,
	MV_INH_CHAR_0_2_BIT_D1 =>
		XX_MV_INH_CHAR_0_2_BIT_D1,
	MV_INH_CHAR_0_2_BIT_B1 =>
		XX_MV_INH_CHAR_0_2_BIT_B1,
	MV_INH_CHAR_0_4_BIT_D1 =>
		XX_MV_INH_CHAR_0_4_BIT_D1,
	MV_INH_CHAR_0_4_BIT_B1 =>
		XX_MV_INH_CHAR_0_4_BIT_B1,
	MV_INH_CHAR_0_8_BIT_D1 =>
		XX_MV_INH_CHAR_0_8_BIT_D1,
	MV_INH_CHAR_0_8_BIT_B1 =>
		XX_MV_INH_CHAR_0_8_BIT_B1,
	MV_INH_CHAR_0_A_BIT_D1 =>
		XX_MV_INH_CHAR_0_A_BIT_D1,
	MV_INH_CHAR_0_A_BIT_B1 =>
		XX_MV_INH_CHAR_0_A_BIT_B1,
	MV_INH_CHAR_0_B_BIT_D1 =>
		XX_MV_INH_CHAR_0_B_BIT_D1,
	MV_INH_CHAR_0_B_BIT_B1 =>
		XX_MV_INH_CHAR_0_B_BIT_B1,
	MV_INH_CHAR_0_C_BIT_D1 =>
		XX_MV_INH_CHAR_0_C_BIT_D1,
	MV_INH_CHAR_0_C_BIT_B1 =>
		XX_MV_INH_CHAR_0_C_BIT_B1,
	MV_INH_CHAR_0_WM_BIT_D1 =>
		XX_MV_INH_CHAR_0_WM_BIT_D1,
	MV_INH_CHAR_0_WM_BIT_B1 =>
		XX_MV_INH_CHAR_0_WM_BIT_B1
	);

Page_37_11_02_1: ENTITY ALD_37_11_02_1_MEM_INH_DVRS_CHAR_1
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_INH_CHAR_1_1_BIT_D =>
		MY_INH_CHAR_1_1_BIT_D,
	MY_Z_GATE_FOR_5_9TH_1 =>
		MY_Z_GATE_FOR_5_9TH_1,
	MY_Z_GATE_FOR_0_4TH_5 =>
		MY_Z_GATE_FOR_0_4TH_5,
	MY_INH_CHAR_1_2_BIT_D =>
		MY_INH_CHAR_1_2_BIT_D,
	MY_INH_CHAR_1_4_BIT_D =>
		MY_INH_CHAR_1_4_BIT_D,
	MY_Z_GATE_FOR_5_9TH_2 =>
		MY_Z_GATE_FOR_5_9TH_2,
	MY_Z_GATE_FOR_0_4TH_6 =>
		MY_Z_GATE_FOR_0_4TH_6,
	MY_INH_CHAR_1_8_BIT_D =>
		MY_INH_CHAR_1_8_BIT_D,
	MY_INH_CHAR_1_A_BIT_D =>
		MY_INH_CHAR_1_A_BIT_D,
	MY_Z_GATE_FOR_5_9TH_3 =>
		MY_Z_GATE_FOR_5_9TH_3,
	MY_INH_CHAR_1_B_BIT_D =>
		MY_INH_CHAR_1_B_BIT_D,
	MY_Z_GATE_FOR_0_4TH_7 =>
		MY_Z_GATE_FOR_0_4TH_7,
	MY_Z_GATE_FOR_0_4TH_8 =>
		MY_Z_GATE_FOR_0_4TH_8,
	MY_INH_CHAR_1_C_BIT_D =>
		MY_INH_CHAR_1_C_BIT_D,
	MY_Z_GATE_FOR_5_9TH_4 =>
		MY_Z_GATE_FOR_5_9TH_4,
	MY_INH_CHAR_1_WM_BIT_D =>
		MY_INH_CHAR_1_WM_BIT_D,
	MV_INH_CHAR_1_1_BIT_D1 =>
		XX_MV_INH_CHAR_1_1_BIT_D1,
	MV_INH_CHAR_1_1_BIT_B1 =>
		XX_MV_INH_CHAR_1_1_BIT_B1,
	MV_INH_CHAR_1_2_BIT_D1 =>
		XX_MV_INH_CHAR_1_2_BIT_D1,
	MV_INH_CHAR_1_2_BIT_B1 =>
		XX_MV_INH_CHAR_1_2_BIT_B1,
	MV_INH_CHAR_1_4_BIT_D1 =>
		XX_MV_INH_CHAR_1_4_BIT_D1,
	MV_INH_CHAR_1_4_BIT_B1 =>
		XX_MV_INH_CHAR_1_4_BIT_B1,
	MV_INH_CHAR_1_8_BIT_D1 =>
		XX_MV_INH_CHAR_1_8_BIT_D1,
	MV_INH_CHAR_1_8_BIT_B1 =>
		XX_MV_INH_CHAR_1_8_BIT_B1,
	MV_INH_CHAR_1_A_BIT_D1 =>
		XX_MV_INH_CHAR_1_A_BIT_D1,
	MV_INH_CHAR_1_A_BIT_B1 =>
		XX_MV_INH_CHAR_1_A_BIT_B1,
	MV_INH_CHAR_1_B_BIT_D1 =>
		XX_MV_INH_CHAR_1_B_BIT_D1,
	MV_INH_CHAR_1_B_BIT_B1 =>
		XX_MV_INH_CHAR_1_B_BIT_B1,
	MV_INH_CHAR_1_C_BIT_D1 =>
		XX_MV_INH_CHAR_1_C_BIT_D1,
	MV_INH_CHAR_1_C_BIT_B1 =>
		XX_MV_INH_CHAR_1_C_BIT_B1,
	MV_INH_CHAR_1_WM_BIT_D1 =>
		XX_MV_INH_CHAR_1_WM_BIT_D1,
	MV_INH_CHAR_1_WM_BIT_B1 =>
		XX_MV_INH_CHAR_1_WM_BIT_B1
	);

Page_37_11_03_1: ENTITY ALD_37_11_03_1_MEM_INH_DVRS_CHAR_2
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_INH_CHAR_2_1_BIT_D =>
		MY_INH_CHAR_2_1_BIT_D,
	MY_Z_GATE_FOR_5_9TH_9 =>
		MY_Z_GATE_FOR_5_9TH_9,
	MY_Z_GATE_FOR_0_4TH_9 =>
		MY_Z_GATE_FOR_0_4TH_9,
	MY_INH_CHAR_2_2_BIT_D =>
		MY_INH_CHAR_2_2_BIT_D,
	MY_INH_CHAR_2_4_BIT_D =>
		MY_INH_CHAR_2_4_BIT_D,
	MY_Z_GATE_FOR_5_9TH_10 =>
		MY_Z_GATE_FOR_5_9TH_10,
	MY_INH_CHAR_2_8_BIT_D =>
		MY_INH_CHAR_2_8_BIT_D,
	MY_INH_CHAR_2_A_BIT_D =>
		MY_INH_CHAR_2_A_BIT_D,
	MY_Z_GATE_FOR_0_4TH_10 =>
		MY_Z_GATE_FOR_0_4TH_10,
	MY_Z_GATE_FOR_5_9TH_11 =>
		MY_Z_GATE_FOR_5_9TH_11,
	MY_INH_CHAR_2_B_BIT_D =>
		MY_INH_CHAR_2_B_BIT_D,
	MY_INH_CHAR_2_C_BIT_D =>
		MY_INH_CHAR_2_C_BIT_D,
	MY_Z_GATE_FOR_5_9TH_12 =>
		MY_Z_GATE_FOR_5_9TH_12,
	MY_Z_GATE_FOR_0_4TH_12 =>
		MY_Z_GATE_FOR_0_4TH_12,
	MY_INH_CHAR_2_WM_BIT_D =>
		MY_INH_CHAR_2_WM_BIT_D,
	MY_Z_GATE_FOR_0_4TH_11 =>
		MY_Z_GATE_FOR_0_4TH_11,
	MV_INH_CHAR_2_1_BIT_D1 =>
		XX_MV_INH_CHAR_2_1_BIT_D1,
	MV_INH_CHAR_2_1_BIT_B1 =>
		XX_MV_INH_CHAR_2_1_BIT_B1,
	MV_INH_CHAR_2_2_BIT_D1 =>
		XX_MV_INH_CHAR_2_2_BIT_D1,
	MV_INH_CHAR_2_2_BIT_B1 =>
		XX_MV_INH_CHAR_2_2_BIT_B1,
	MV_INH_CHAR_2_4_BIT_D1 =>
		XX_MV_INH_CHAR_2_4_BIT_D1,
	MV_INH_CHAR_2_4_BIT_B1 =>
		XX_MV_INH_CHAR_2_4_BIT_B1,
	MV_INH_CHAR_2_8_BIT_D1 =>
		XX_MV_INH_CHAR_2_8_BIT_D1,
	MV_INH_CHAR_2_8_BIT_B1 =>
		XX_MV_INH_CHAR_2_8_BIT_B1,
	MV_INH_CHAR_2_A_BIT_D1 =>
		XX_MV_INH_CHAR_2_A_BIT_D1,
	MV_INH_CHAR_2_A_BIT_B1 =>
		XX_MV_INH_CHAR_2_A_BIT_B1,
	MV_INH_CHAR_2_B_BIT_D1 =>
		XX_MV_INH_CHAR_2_B_BIT_D1,
	MV_INH_CHAR_2_B_BIT_B1 =>
		XX_MV_INH_CHAR_2_B_BIT_B1,
	MV_INH_CHAR_2_C_BIT_D1 =>
		XX_MV_INH_CHAR_2_C_BIT_D1,
	MV_INH_CHAR_2_C_BIT_B1 =>
		XX_MV_INH_CHAR_2_C_BIT_B1,
	MV_INH_CHAR_2_WM_BIT_D1 =>
		XX_MV_INH_CHAR_2_WM_BIT_D1,
	MV_INH_CHAR_2_WM_BIT_B1 =>
		XX_MV_INH_CHAR_2_WM_BIT_B1
	);

Page_37_11_04_1: ENTITY ALD_37_11_04_1_MEM_INH_DVRS_CHAR_3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_INH_CHAR_3_1_BIT_D =>
		MY_INH_CHAR_3_1_BIT_D,
	MY_Z_GATE_FOR_5_9TH_13 =>
		MY_Z_GATE_FOR_5_9TH_13,
	MY_INH_CHAR_3_2_BIT_D =>
		MY_INH_CHAR_3_2_BIT_D,
	MY_Z_GATE_FOR_0_4TH_13 =>
		MY_Z_GATE_FOR_0_4TH_13,
	MY_INH_CHAR_3_4_BIT_D =>
		MY_INH_CHAR_3_4_BIT_D,
	MY_Z_GATE_FOR_5_9TH_14 =>
		MY_Z_GATE_FOR_5_9TH_14,
	MY_Z_GATE_FOR_0_4TH_14 =>
		MY_Z_GATE_FOR_0_4TH_14,
	MY_INH_CHAR_3_8_BIT_D =>
		MY_INH_CHAR_3_8_BIT_D,
	MY_INH_CHAR_3_A_BIT_D =>
		MY_INH_CHAR_3_A_BIT_D,
	MY_Z_GATE_FOR_5_9TH_15 =>
		MY_Z_GATE_FOR_5_9TH_15,
	MY_INH_CHAR_3_B_BIT_D =>
		MY_INH_CHAR_3_B_BIT_D,
	MY_Z_GATE_FOR_0_4TH_15 =>
		MY_Z_GATE_FOR_0_4TH_15,
	MY_INH_CHAR_3_C_BIT_D =>
		MY_INH_CHAR_3_C_BIT_D,
	MY_Z_GATE_FOR_0_4TH_16 =>
		MY_Z_GATE_FOR_0_4TH_16,
	MY_INH_CHAR_3_WM_BIT_D =>
		MY_INH_CHAR_3_WM_BIT_D,
	MY_Z_GATE_FOR_5_9TH_16 =>
		MY_Z_GATE_FOR_5_9TH_16,
	MV_INH_CHAR_3_1_BIT_D1 =>
		XX_MV_INH_CHAR_3_1_BIT_D1,
	MV_INH_CHAR_3_1_BIT_B1 =>
		XX_MV_INH_CHAR_3_1_BIT_B1,
	MV_INH_CHAR_3_2_BIT_D1 =>
		XX_MV_INH_CHAR_3_2_BIT_D1,
	MV_INH_CHAR_3_2_BIT_B1 =>
		XX_MV_INH_CHAR_3_2_BIT_B1,
	MV_INH_CHAR_3_4_BIT_D1 =>
		XX_MV_INH_CHAR_3_4_BIT_D1,
	MV_INH_CHAR_3_4_BIT_B1 =>
		XX_MV_INH_CHAR_3_4_BIT_B1,
	MV_INH_CHAR_3_8_BIT_D1 =>
		XX_MV_INH_CHAR_3_8_BIT_D1,
	MV_INH_CHAR_3_8_BIT_B1 =>
		XX_MV_INH_CHAR_3_8_BIT_B1,
	MV_INH_CHAR_3_A_BIT_D1 =>
		XX_MV_INH_CHAR_3_A_BIT_D1,
	MV_INH_CHAR_3_A_BIT_B1 =>
		XX_MV_INH_CHAR_3_A_BIT_B1,
	MV_INH_CHAR_3_B_BIT_D1 =>
		XX_MV_INH_CHAR_3_B_BIT_D1,
	MV_INH_CHAR_3_B_BIT_B1 =>
		XX_MV_INH_CHAR_3_B_BIT_B1,
	MV_INH_CHAR_3_C_BIT_D1 =>
		XX_MV_INH_CHAR_3_C_BIT_D1,
	MV_INH_CHAR_3_C_BIT_B1 =>
		XX_MV_INH_CHAR_3_C_BIT_B1,
	MV_INH_CHAR_3_WM_BIT_D1 =>
		XX_MV_INH_CHAR_3_WM_BIT_D1,
	MV_INH_CHAR_3_WM_BIT_B1 =>
		XX_MV_INH_CHAR_3_WM_BIT_B1
	);

Page_39_10_01_1: ENTITY ALD_39_10_01_1_MEMORY_CLK_READ_CYCLE_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_START_MEM_CLOCK_M =>
		MY_START_MEM_CLOCK_M,
	MY_READ_CALL_M =>
		MY_READ_CALL_M,
	MS_COMPUTER_RESET_2 =>
		XX_MS_COMPUTER_RESET_2,
	MY_MEM_AR_TTHP4B =>
		XX_MY_MEM_AR_TTHP4B,
	PY_B_DATA_REG_RESET_1 =>
		PY_B_DATA_REG_RESET_1,
	MY_B_DATA_REG_RESET =>
		MY_B_DATA_REG_RESET,
	PY_B_DATA_REG_RESET_2 =>
		PY_B_DATA_REG_RESET_2,
	PY_B_DATA_REG_RESET_3 =>
		PY_B_DATA_REG_RESET_3,
	PY_START_READ =>
		PY_START_READ,
	MY_Y_RD_1 =>
		MY_Y_RD_1,
	PY_B_DATA_REG_RESET_4 =>
		PY_B_DATA_REG_RESET_4,
	MY_Y_RD_2 =>
		MY_Y_RD_2,
	MY_X_RD_1 =>
		XX_MY_X_RD_1,
	MY_X_RD_2 =>
		MY_X_RD_2,
	MY_X_RD_CND_CLK =>
		MY_X_RD_CND_CLK
	);

Page_39_10_02_1: ENTITY ALD_39_10_02_1_MEMORY_CLK_WRITE_CYCLE_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_COMPUTER_RESET_2 =>
		XX_MS_COMPUTER_RESET_2,
	MY_START_MEM_CLOCK =>
		MY_START_MEM_CLOCK,
	MY_WRITE_CALL_M =>
		MY_WRITE_CALL_M,
	MY_MEM_AR_TTHP4B =>
		XX_MY_MEM_AR_TTHP4B,
	MY_MEM_AR_NOT_TTHP4B =>
		XX_MY_MEM_AR_NOT_TTHP4B,
	MY_Z_PULSE =>
		MY_Z_PULSE,
	MY_Y_WR_1 =>
		MY_Y_WR_1,
	MY_Y_WR_2 =>
		MY_Y_WR_2,
	MY_X_WR_1 =>
		XX_MY_X_WR_1,
	PY_START_WRITE =>
		PY_START_WRITE,
	MY_X_WR_2 =>
		MY_X_WR_2
	);

Page_39_10_03_1: ENTITY ALD_39_10_03_1_MEMORY_CLOCK_STROBE_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_X_RD_CND_CLK =>
		MY_X_RD_CND_CLK,
	M6_V =>
		M6_V,
	MS_COMPUTER_RESET_2 =>
		XX_MS_COMPUTER_RESET_2,
	PY_SENSE_STROBE_1 =>
		PY_SENSE_STROBE_1,
	PY_SENSE_STROBE_2 =>
		PY_SENSE_STROBE_2
	);

Page_39_50_40_1: ENTITY ALD_39_50_40_1_ASSEMBLY_CH_POWERING_TO_2ND_MEM
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_ASSEMBLY_CH_1_BIT =>
		XX_MY_ASSEMBLY_CH_1_BIT,
	MY_ASSEMBLY_CH_2_BIT =>
		XX_MY_ASSEMBLY_CH_2_BIT,
	MY_ASSEMBLY_CH_4_BIT =>
		XX_MY_ASSEMBLY_CH_4_BIT,
	MY_ASSEMBLY_CH_8_BIT =>
		XX_MY_ASSEMBLY_CH_8_BIT,
	MY_ASSEMBLY_CH_A_BIT =>
		XX_MY_ASSEMBLY_CH_A_BIT,
	MY_ASSEMBLY_CH_B_BIT =>
		XX_MY_ASSEMBLY_CH_B_BIT,
	MY_ASSEMBLY_CH_C_BIT =>
		XX_MY_ASSEMBLY_CH_C_BIT,
	MY_ASSEMBLY_CH_WM_BIT =>
		XX_MY_ASSEMBLY_CH_WM_BIT,
	MY_ASSEMBLY_CH_1_BIT_Z =>
		XX_MY_ASSEMBLY_CH_1_BIT_Z,
	MY_ASSEMBLY_CH_2_BIT_Z =>
		XX_MY_ASSEMBLY_CH_2_BIT_Z,
	MY_ASSEMBLY_CH_4_BIT_Z =>
		XX_MY_ASSEMBLY_CH_4_BIT_Z,
	MY_ASSEMBLY_CH_8_BIT_Z =>
		XX_MY_ASSEMBLY_CH_8_BIT_Z,
	MY_ASSEMBLY_CH_A_BIT_Z =>
		XX_MY_ASSEMBLY_CH_A_BIT_Z,
	MY_ASSEMBLY_CH_B_BIT_Z =>
		XX_MY_ASSEMBLY_CH_B_BIT_Z,
	MY_ASSEMBLY_CH_C_BIT_Z =>
		XX_MY_ASSEMBLY_CH_C_BIT_Z,
	MY_ASSEMBLY_CH_WM_BIT_Z =>
		XX_MY_ASSEMBLY_CH_WM_BIT_Z
	);

Page_39_50_45_1: ENTITY ALD_39_50_45_1_MISC_POWERING_FOR_MEM_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MY_LOAD_MEMORY =>
		MY_LOAD_MEMORY,
	MY_REGEN_MEMORY =>
		MY_REGEN_MEMORY,
	PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR,
	PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR,
	MY_READ_CALL =>
		MY_READ_CALL,
	MY_WRITE_CALL =>
		MY_WRITE_CALL,
	MS_COMPUTER_RESET_2 =>
		XX_MS_COMPUTER_RESET_2,
	MY_START_MEM_CLOCK =>
		MY_START_MEM_CLOCK,
	MY_LOAD_MEMORY_Z =>
		MY_LOAD_MEMORY_Z,
	MY_REGEN_MEMORY_Z =>
		MY_REGEN_MEMORY_Z,
	PY_1ST_CHECK_TEST_Z =>
		PY_1ST_CHECK_TEST_Z,
	PY_2ND_CHECK_TEST_Z =>
		PY_2ND_CHECK_TEST_Z,
	MY_READ_CALL_M =>
		MY_READ_CALL_M,
	MY_WRITE_CALL_M =>
		MY_WRITE_CALL_M,
	PY_COMPUTER_RESET =>
		PY_COMPUTER_RESET,
	MY_START_MEM_CLOCK_M =>
		MY_START_MEM_CLOCK_M
	);

Page_39_50_60_1: ENTITY ALD_39_50_60_1_B_DATA_REG_FROM_2ND_MEM_TO_CPU
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_DATA_REG_1_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(0),
	PS_B_DATA_REG_1_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(0),
	PS_B_DATA_REG_1_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(0),
	PS_B_DATA_REG_1_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(0),
	PS_B_DATA_REG_2_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(1),
	PS_B_DATA_REG_2_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(1),
	PS_B_DATA_REG_2_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(1),
	PS_B_DATA_REG_2_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(1),
	PS_B_DATA_REG_4_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(2),
	PS_B_DATA_REG_4_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(2),
	PS_B_DATA_REG_4_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(2),
	PS_B_DATA_REG_4_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(2),
	PS_B_DATA_REG_8_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(3),
	PS_B_DATA_REG_8_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(3),
	PS_B_DATA_REG_8_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(3),
	PS_B_DATA_REG_8_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(3),
	PS_B_DATA_REG_A_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(4),
	PS_B_DATA_REG_A_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(4),
	PS_B_DATA_REG_A_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(4),
	PS_B_DATA_REG_A_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(4),
	PS_B_DATA_REG_B_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(5),
	PS_B_DATA_REG_B_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(5),
	PS_B_DATA_REG_B_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(5),
	PS_B_DATA_REG_B_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(5),
	PS_B_DATA_REG_C_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(7),
	PS_B_DATA_REG_C_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(7),
	PS_B_DATA_REG_C_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(7),
	PS_B_DATA_REG_C_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(7),
	PS_B_DATA_REG_WM_BIT_STAR_0_STAR_Z =>
		PS_B_DATA_REG_STAR_0_STAR_Z_BUS(6),
	PS_B_DATA_REG_WM_BIT_STAR_1_STAR_Z =>
		PS_B_DATA_REG_STAR_1_STAR_Z_BUS(6),
	PS_B_DATA_REG_WM_BIT_STAR_2_STAR_Z =>
		PS_B_DATA_REG_STAR_2_STAR_Z_BUS(6),
	PS_B_DATA_REG_WM_BIT_STAR_3_STAR_Z =>
		PS_B_DATA_REG_STAR_3_STAR_Z_BUS(6),
	PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_1_BIT_STAR_FROM_M2_STAR,
	PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_2_BIT_STAR_FROM_M2_STAR,
	PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_4_BIT_STAR_FROM_M2_STAR,
	PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_8_BIT_STAR_FROM_M2_STAR,
	PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_A_BIT_STAR_FROM_M2_STAR,
	PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_B_BIT_STAR_FROM_M2_STAR,
	PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_C_BIT_STAR_FROM_M2_STAR,
	PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR =>
		PS_B_DATA_REG_WM_BIT_STAR_FROM_M2_STAR
	);

Page_39_50_70_1: ENTITY ALD_39_50_70_1_CHAR_SEL_ERR_GATE_AND_B_RESET_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_CHAR_SEL_ERROR_CHK_1 =>
		PY_CHAR_SEL_ERROR_CHK_1,
	MY_CHAR_SEL_ERROR_CHK_1_STAR_2_STAR =>
		MY_CHAR_SEL_ERROR_CHK_1_STAR_2_STAR,
	PY_CHAR_SEL_ERROR_CHK_2 =>
		PY_CHAR_SEL_ERROR_CHK_2,
	MY_CHAR_SEL_ERROR_CHK_2_STAR_2_STAR =>
		MY_CHAR_SEL_ERROR_CHK_2_STAR_2_STAR,
	MY_MEM_AR_TTHP4B =>
		XX_MY_MEM_AR_TTHP4B,
	MY_MEM_AR_NOT_TTHP4B =>
		XX_MY_MEM_AR_NOT_TTHP4B,
	PY_B_DATA_REG_RESET_1 =>
		PY_B_DATA_REG_RESET_1,
	PS_CHAR_SEL_ERROR_CHK_1 =>
		PS_CHAR_SEL_ERROR_CHK_1,
	PS_CHAR_SEL_ERROR_CHK_2 =>
		PS_CHAR_SEL_ERROR_CHK_2,
	PS_B_DATA_REG_RESET =>
		PS_B_DATA_REG_RESET
	);

Page_40_10_01_1: ENTITY ALD_40_10_01_1_CONSOLE_MODE_SWITCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	CONS_36V =>
		CONS_36V,
	SWITCH_ROT_MODE_SW_DK =>
		SWITCH_ROT_MODE_SW_DK,
	SWITCH_ROT_MODE_SW_DK1 =>
		SWITCH_ROT_MODE_SW_DK1,
	MV_CONS_MODE_SW_I_E_CYCLE_MODE =>
		MV_CONS_MODE_SW_I_E_CYCLE_MODE,
	MV_CONS_MODE_SW_ADDR_SET_MODE =>
		MV_CONS_MODE_SW_ADDR_SET_MODE,
	MV_CONS_MODE_SW_CE_MODE =>
		MV_CONS_MODE_SW_CE_MODE,
	MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ =>
		MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ,
	MV_CONS_MODE_SW_RUN_MODE =>
		MV_CONS_MODE_SW_RUN_MODE,
	MV_CONSOLE_MODE_SW_STOP_POS =>
		MV_CONSOLE_MODE_SW_STOP_POS,
	MV_CONS_MODE_SW_DISPLAY_MODE =>
		MV_CONS_MODE_SW_DISPLAY_MODE,
	MV_CONS_MODE_SW_ALTER_MODE =>
		MV_CONS_MODE_SW_ALTER_MODE
	);

Page_40_10_02_1: ENTITY ALD_40_10_02_1_CONSOLE_TAPE_DENSITY_SWITCHES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	SWITCH_TOG_CH_1 =>
		SWITCH_TOG_CH_1,
	SWITCH_TOG_CH_2 =>
		SWITCH_TOG_CH_2,
	PS_DENSITY_SW_556_OR_200_CH_1 =>
		PS_DENSITY_SW_556_OR_200_CH_1,
	PS_DENSITY_SW_800_OR_556_CH_1 =>
		PS_DENSITY_SW_800_OR_556_CH_1,
	PS_DENSITY_SW_556_OR_200_CH_2 =>
		PS_DENSITY_SW_556_OR_200_CH_2,
	PS_DENSITY_SW_800_OR_556_CH_2 =>
		PS_DENSITY_SW_800_OR_556_CH_2
	);

Page_40_10_03_1: ENTITY ALD_40_10_03_1_1_OFF_NORMAL_IND_STORAGE_SCAN_S
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_36_VOLTS =>
		MV_36_VOLTS,
	MV_CONS_MODE_SW_CE_MODE =>
		MV_CONS_MODE_SW_CE_MODE,
	MV_CONS_MODE_SW_ADDR_SET_MODE =>
		MV_CONS_MODE_SW_ADDR_SET_MODE,
	SWITCH_TOG_AUTO_START_PL1 =>
		SWITCH_TOG_AUTO_START_PL1,
	SWITCH_ROT_ADDR_ENTRY_DK1 =>
		SWITCH_ROT_ADDR_ENTRY_DK1,
	SWITCH_TOG_WR_INHIBIT_PL1 =>
		SWITCH_TOG_WR_INHIBIT_PL1,
	SWITCH_ROT_STOR_SCAN_DK1 =>
		SWITCH_ROT_STOR_SCAN_DK1,
	SWITCH_ROT_CYCLE_CTRL_DK1 =>
		SWITCH_ROT_CYCLE_CTRL_DK1,
	SWITCH_ROT_ADDR_ENTRY_DKA =>
		SWITCH_ROT_ADDR_ENTRY_DKA,
	SWITCH_ROT_CHECK_CTRL_DK1 =>
		SWITCH_ROT_CHECK_CTRL_DK1,
	SWITCH_TOG_INHIBIT_PO_PL1 =>
		SWITCH_TOG_INHIBIT_PO_PL1,
	SWITCH_ROT_STOR_SCAN_DK4 =>
		SWITCH_ROT_STOR_SCAN_DK4,
	SWITCH_TOG_ASTERISK_PL1 =>
		SWITCH_TOG_ASTERISK_PL1,
	SWITCH_ROT_STOR_SCAN_DK3 =>
		SWITCH_ROT_STOR_SCAN_DK3,
	SWITCH_ROT_ADDR_ENTRY_DK2 =>
		SWITCH_ROT_ADDR_ENTRY_DK2,
	MC_DISK_WRITE_NORMAL_STAR_F_CH =>
		MC_DISK_WRITE_NORMAL_STAR_F_CH,
	MC_DISK_WRITE_NORMAL_STAR_E_CH =>
		MC_DISK_WRITE_NORMAL_STAR_E_CH,
	MV_STORAGE_SCAN_MODE_1 =>
		MV_STORAGE_SCAN_MODE_1,
	MV_STORAGE_SCAN_MODE_2 =>
		MV_STORAGE_SCAN_MODE_2,
	MV_CONS_CE_POUND_PRINT =>
		MV_CONS_CE_POUND_PRINT,
	LAMP_15A1K21 =>
		LAMP_15A1K21
	);

Page_41_10_01_1: ENTITY ALD_41_10_01_1_CONSOLE_CYCLE_START
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_STOPPED_AT_CYCLE_END =>
		PS_STOPPED_AT_CYCLE_END,
	PS_CONSOLE_HOME_POSITION =>
		PS_CONSOLE_HOME_POSITION,
	PS_START_KEY_2 =>
		PS_START_KEY_2,
	MS_CONS_CYCLE_START_RESET =>
		MS_CONS_CYCLE_START_RESET,
	MV_CONS_MODE_SW_DISPLAY_MODE =>
		MV_CONS_MODE_SW_DISPLAY_MODE,
	MV_STORAGE_SCAN_MODE_1 =>
		MV_STORAGE_SCAN_MODE_1,
	PS_CONS_CLOCK_3_POS =>
		PS_CONS_CLOCK_3_POS,
	PS_STOPPED_AT_LAST_EXEC_CYCLE =>
		PS_STOPPED_AT_LAST_EXEC_CYCLE,
	MV_CONS_ADDRESS_ENTRY_NORMAL_2 =>
		MV_CONS_ADDRESS_ENTRY_NORMAL_2,
	MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ =>
		MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ,
	MS_CONS_CYCLE_START_CND =>
		MS_CONS_CYCLE_START_CND,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	MS_PROGRAM_SET_BRANCH_CTRL =>
		MS_PROGRAM_SET_BRANCH_CTRL,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_CONSOLE_CYCLE_START =>
		MS_CONSOLE_CYCLE_START,
	PS_CONSOLE_CYCLE_START =>
		PS_CONSOLE_CYCLE_START,
	MS_CONSOLE_ROUTINE_START =>
		MS_CONSOLE_ROUTINE_START,
	PS_CONSOLE_ROUTINE_START =>
		PS_CONSOLE_ROUTINE_START
	);

Page_41_10_02_1: ENTITY ALD_41_10_02_1_ADDRESS_SET_ROUTINE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MS_STOP_KEY_LATCH =>
		MS_STOP_KEY_LATCH,
	PS_CONS_MX_Y5_POS =>
		PS_CONS_MX_Y5_POS,
	PS_CONS_CLOCK_3_POS =>
		PS_CONS_CLOCK_3_POS,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONSOLE_ROUTINE_START =>
		MS_CONSOLE_ROUTINE_START,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	PS_CONS_MX_35_POS =>
		PS_CONS_MX_35_POS,
	MS_CONS_MX_Y6_POS =>
		MS_CONS_MX_Y6_POS,
	MS_UNGATED_ALTER_ROUTINE =>
		MS_UNGATED_ALTER_ROUTINE,
	PS_ADDR_SET_KEYBOARD_LOCK =>
		PS_ADDR_SET_KEYBOARD_LOCK,
	MS_ADDR_SET_KEYBOARD_LOCK =>
		MS_ADDR_SET_KEYBOARD_LOCK,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_ADDRESS_SET_ROUTINE =>
		PS_ADDRESS_SET_ROUTINE,
	MS_CONS_CYCLE_START_RESET =>
		MS_CONS_CYCLE_START_RESET,
	MS_CONS_CYCLE_START_CND =>
		MS_CONS_CYCLE_START_CND,
	MS_ADDRESS_SET_UNLOCK =>
		MS_ADDRESS_SET_UNLOCK,
	MS_DISPLAY_OR_ALTER_ROUTINE =>
		MS_DISPLAY_OR_ALTER_ROUTINE
	);

Page_41_10_03_1: ENTITY ALD_41_10_03_1_DISPLAY_AND_STORAGE_SCAN_ROUTINE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONS_MX_Y6_POS =>
		MS_CONS_MX_Y6_POS,
	MS_CONS_MX_31_POS =>
		MS_CONS_MX_31_POS,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	PS_CONS_PRINTER_NOT_BUSY =>
		PS_CONS_PRINTER_NOT_BUSY,
	PS_STOP_KEY_LATCH =>
		PS_STOP_KEY_LATCH,
	MV_CONS_MODE_SW_DISPLAY_MODE =>
		MV_CONS_MODE_SW_DISPLAY_MODE,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONSOLE_ROUTINE_START =>
		PS_CONSOLE_ROUTINE_START,
	PS_CLOCK_STOPPED =>
		XX_PS_CLOCK_STOPPED,
	MV_STORAGE_SCAN_MODE_1 =>
		MV_STORAGE_SCAN_MODE_1,
	MS_DISPLAY_OR_ALTER =>
		MS_DISPLAY_OR_ALTER,
	PS_DISPLAY_ROUTINE_1 =>
		PS_DISPLAY_ROUTINE_1,
	MS_RESET_DISPLAY_ROUTINE =>
		MS_RESET_DISPLAY_ROUTINE,
	PS_DISPLAY_ROUTINE_2 =>
		PS_DISPLAY_ROUTINE_2,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	PS_STORAGE_SCAN_ROUTINE =>
		PS_STORAGE_SCAN_ROUTINE,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	MY_WRAP_AROUND_MODE =>
		MY_WRAP_AROUND_MODE,
	MS_STORAGE_SCAN_MODE =>
		MS_STORAGE_SCAN_MODE
	);

Page_41_20_01_1: ENTITY ALD_41_20_01_1_CONSOLE_ALTER_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONS_PRINTER_END_OF_LINE =>
		MS_CONS_PRINTER_END_OF_LINE,
	PS_CLOCK_STOPPED =>
		XX_PS_CLOCK_STOPPED,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONSOLE_SET_START_CND =>
		MS_CONSOLE_SET_START_CND,
	PS_START_KEY_2 =>
		PS_START_KEY_2,
	PS_CONS_MX_32_OR_33_POS =>
		PS_CONS_MX_32_OR_33_POS,
	PS_MASTER_ERROR =>
		XX_PS_MASTER_ERROR,
	MV_CONS_MODE_SW_ALTER_MODE =>
		MV_CONS_MODE_SW_ALTER_MODE,
	PS_CONSOLE_HOME_POSITION =>
		PS_CONSOLE_HOME_POSITION,
	PS_CONS_MX_33_POS =>
		PS_CONS_MX_33_POS,
	MS_CONS_RESET_START_CONDITION =>
		MS_CONS_RESET_START_CONDITION,
	MS_LOGIC_GATE_D_1 =>
		XX_MS_LOGIC_GATE_D_1,
	MS_STOP_KEY_LATCH =>
		MS_STOP_KEY_LATCH,
	PS_CONS_PRINTER_END_OF_LINE =>
		PS_CONS_PRINTER_END_OF_LINE,
	PS_LOGIC_GATE_C_1 =>
		XX_PS_LOGIC_GATE_C_1,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	PS_DISPLAY_ROUTINE_2 =>
		PS_DISPLAY_ROUTINE_2,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	PS_WRAP_AROUND_CONDITIONS =>
		PS_WRAP_AROUND_CONDITIONS,
	MS_UNGATED_ALTER_ROUTINE =>
		MS_UNGATED_ALTER_ROUTINE,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	MS_CONS_ALTER_MX_GATE =>
		MS_CONS_ALTER_MX_GATE,
	MS_DISPLAY_END_OF_MEMORY =>
		MS_DISPLAY_END_OF_MEMORY
	);

Page_41_30_01_1: ENTITY ALD_41_30_01_1_CONSOLE_INQUIRY_REQUEST
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_RELEASE_OR_CANCEL =>
		PS_CONS_RELEASE_OR_CANCEL,
	MS_LAST_INSN_RO_CYCLE =>
		MS_LAST_INSN_RO_CYCLE,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MV_CONS_INQUIRY_REQUEST_KEY_STAR_NO =>
		MV_CONS_INQUIRY_REQUEST_KEY_STAR_NO,
	MS_CONS_INQUIRY_REQUEST =>
		MS_CONS_INQUIRY_REQUEST
	);

Page_41_30_02_1: ENTITY ALD_41_30_02_1_CONSOLE_INQUIRY_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_E_CH_SELECT_UNIT_T_DOT_INPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_INPUT,
	PS_E_CH_MOVE_MODE =>
		PS_E_CH_MOVE_MODE,
	PS_CONS_MX_32_POS =>
		PS_CONS_MX_32_POS,
	PS_CONSOLE_HOME_POSITION =>
		PS_CONSOLE_HOME_POSITION,
	MS_LAST_INSN_RO_CYCLE =>
		MS_LAST_INSN_RO_CYCLE,
	PV_CONS_INQUIRY_CANCEL_KEY_STAR_NC =>
		PV_CONS_INQUIRY_CANCEL_KEY_STAR_NC,
	MV_CONS_INQUIRY_RELEASE_KEY_STAR_NO =>
		MV_CONS_INQUIRY_RELEASE_KEY_STAR_NO,
	PS_CONSOLE_READ_OP =>
		PS_CONSOLE_READ_OP,
	MS_CONSOLE_READ_OP =>
		MS_CONSOLE_READ_OP,
	MS_CONS_MOVE_READ_OP =>
		MS_CONS_MOVE_READ_OP,
	MS_INQUIRY_KEYBOARD_UNLOCK =>
		MS_INQUIRY_KEYBOARD_UNLOCK,
	MS_CONS_CANCEL_KEY_RESET =>
		MS_CONS_CANCEL_KEY_RESET,
	MS_CONS_INQUIRY_MX_GATE =>
		MS_CONS_INQUIRY_MX_GATE,
	PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC =>
		PS_CONS_INQUIRY_CANCEL_KEY_STAR_NC,
	PS_CONS_RELEASE_OR_CANCEL =>
		PS_CONS_RELEASE_OR_CANCEL
	);

Page_41_40_01_1: ENTITY ALD_41_40_01_1_CONSOLE_PROGRAM_PRINT_OUT_CONTROL
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT =>
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT,
	PS_E_CH_IN_PROCESS =>
		XX_PS_E_CH_IN_PROCESS,
	PS_E_CH_MOVE_MODE =>
		PS_E_CH_MOVE_MODE,
	PS_CONSOLE_HOME_POSITION =>
		PS_CONSOLE_HOME_POSITION,
	MS_CONSOLE_WRITE_OP =>
		MS_CONSOLE_WRITE_OP,
	PS_CONSOLE_WRITE_OP =>
		PS_CONSOLE_WRITE_OP,
	PS_CONS_MOVE_WRITE_OP =>
		PS_CONS_MOVE_WRITE_OP,
	MS_CONS_PRG_PRT_OUT_MX_GATE =>
		MS_CONS_PRG_PRT_OUT_MX_GATE
	);

Page_41_50_01_1: ENTITY ALD_41_50_01_1_ADDRESS_REGISTER_DISPLAY_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_STOPPED_AT_CYCLE_END =>
		MS_STOPPED_AT_CYCLE_END,
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS =>
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
	MS_CE_ADDR_REG_READ_OUT =>
		MS_CE_ADDR_REG_READ_OUT,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONS_MX_X1_POS =>
		PS_CONS_MX_X1_POS,
	PS_CONS_MX_X2_POS =>
		PS_CONS_MX_X2_POS,
	PS_CONS_STOP_PRINT_LATCH =>
		PS_CONS_STOP_PRINT_LATCH,
	PS_CONS_MX_X3_POS =>
		PS_CONS_MX_X3_POS,
	MV_CE_ADDRESS_RO_ENABLE =>
		MV_CE_ADDRESS_RO_ENABLE,
	MS_CONSOLE_INHIBIT_AR_RO =>
		XX_MS_CONSOLE_INHIBIT_AR_RO,
	MS_CONSOLE_RO_IAR =>
		MS_CONSOLE_RO_IAR,
	MS_CONSOLE_RO_AAR =>
		MS_CONSOLE_RO_AAR,
	MS_CONSOLE_RO_BAR =>
		MS_CONSOLE_RO_BAR
	);

Page_42_10_01_1: ENTITY ALD_42_10_01_1_CONSOLE_ASSEMBLY_1_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ASSEMBLY_CH_1_BIT =>
		PS_ASSEMBLY_CH_1_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_AR_EXIT_CH_1_BIT =>
		PS_AR_EXIT_CH_1_BIT,
	PS_E_CH_U_SEL_REG_1_BIT =>
		XX_PS_E_CH_U_SEL_REG_1_BIT,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_OP_REG_1_BIT =>
		PS_OP_REG_1_BIT,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_E_CH_UNIT_NU_REG_1_BIT =>
		PS_E_CH_UNIT_NU_REG_1_BIT,
	PS_CONS_MX_27_POS =>
		PS_CONS_MX_27_POS,
	PS_OP_MOD_REG_1_BIT =>
		XX_PS_OP_MOD_REG_1_BIT,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	PS_F_CH_U_SEL_REG_1_BIT =>
		XX_PS_F_CH_U_SEL_REG_1_BIT,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	PS_A_DATA_REG_1_BIT =>
		PS_A_DATA_REG_1_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_F_CH_UNIT_NU_REG_1_BIT =>
		PS_F_CH_UNIT_NU_REG_1_BIT,
	PS_CONS_MX_29_POS =>
		PS_CONS_MX_29_POS,
	PS_B_CH_1_BIT =>
		PS_B_CH_1_BIT,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_E2_REG_1_BIT =>
		XX_PS_E2_REG_1_BIT,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_SPECIAL_CHAR_A_C_E_I =>
		MS_SPECIAL_CHAR_A_C_E_I,
	MS_SPECIAL_CHAR_R =>
		MS_SPECIAL_CHAR_R,
	MS_SPECIAL_CHAR_POUND =>
		MS_SPECIAL_CHAR_POUND,
	PS_CONSOLE_OUTPUT_1_BIT =>
		PS_CONSOLE_OUTPUT_1_BIT
	);

Page_42_10_02_1: ENTITY ALD_42_10_02_1_CONSOLE_ASSEMBLY_2_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_EXIT_CH_2_BIT =>
		PS_AR_EXIT_CH_2_BIT,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_OP_REG_2_BIT =>
		PS_OP_REG_2_BIT,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_E_CH_U_SEL_REG_2_BIT =>
		XX_PS_E_CH_U_SEL_REG_2_BIT,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_OP_MOD_REG_2_BIT =>
		XX_PS_OP_MOD_REG_2_BIT,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	PS_E_CH_UNIT_NU_REG_2_BIT =>
		PS_E_CH_UNIT_NU_REG_2_BIT,
	PS_CONS_MX_27_POS =>
		PS_CONS_MX_27_POS,
	PS_A_DATA_REG_2_BIT =>
		PS_A_DATA_REG_2_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_F_CH_U_SEL_REG_2_BIT =>
		XX_PS_F_CH_U_SEL_REG_2_BIT,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	PS_B_CH_2_BIT =>
		PS_B_CH_2_BIT,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_ASSEMBLY_CH_2_BIT =>
		PS_ASSEMBLY_CH_2_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	MS_SPECIAL_CHAR_S =>
		MS_SPECIAL_CHAR_S,
	PS_F_CH_UNIT_NU_REG_2_BIT =>
		PS_F_CH_UNIT_NU_REG_2_BIT,
	PS_CONS_MX_29_POS =>
		PS_CONS_MX_29_POS,
	PS_E2_REG_2_BIT =>
		XX_PS_E2_REG_2_BIT,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_SPECIAL_CHAR_C =>
		MS_SPECIAL_CHAR_C,
	MS_SPECIAL_CHAR_B =>
		MS_SPECIAL_CHAR_B,
	MS_SPECIAL_CHAR_POUND =>
		MS_SPECIAL_CHAR_POUND,
	PS_CONSOLE_OUTPUT_2_BIT =>
		PS_CONSOLE_OUTPUT_2_BIT
	);

Page_42_10_03_1: ENTITY ALD_42_10_03_1_CONSOLE_ASSEMBLY_4_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_OP_REG_4_BIT =>
		PS_OP_REG_4_BIT,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_E_CH_U_SEL_REG_4_BIT =>
		XX_PS_E_CH_U_SEL_REG_4_BIT,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_OP_MOD_REG_4_BIT =>
		XX_PS_OP_MOD_REG_4_BIT,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	PS_E_CH_UNIT_NU_REG_4_BIT =>
		PS_E_CH_UNIT_NU_REG_4_BIT,
	PS_CONS_MX_27_POS =>
		PS_CONS_MX_27_POS,
	PS_A_DATA_REG_4_BIT =>
		PS_A_DATA_REG_4_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_F_CH_U_SEL_REG_4_BIT =>
		XX_PS_F_CH_U_SEL_REG_4_BIT,
	PS_B_CH_4_BIT =>
		PS_B_CH_4_BIT,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	PS_ASSEMBLY_CH_4_BIT =>
		PS_ASSEMBLY_CH_4_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	PS_F_CH_UNIT_NU_REG_4_BIT =>
		PS_F_CH_UNIT_NU_REG_4_BIT,
	PS_CONS_MX_29_POS =>
		PS_CONS_MX_29_POS,
	PS_E2_REG_4_BIT =>
		XX_PS_E2_REG_4_BIT,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_SPECIAL_CHAR_E =>
		MS_SPECIAL_CHAR_E,
	MS_SPECIAL_CHAR_D =>
		MS_SPECIAL_CHAR_D,
	PS_CONSOLE_OUTPUT_4_BIT =>
		PS_CONSOLE_OUTPUT_4_BIT
	);

Page_42_10_04_1: ENTITY ALD_42_10_04_1_CONSOLE_ASSEMBLY_8_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_EXIT_CH_8_BIT =>
		PS_AR_EXIT_CH_8_BIT,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_OP_REG_8_BIT =>
		PS_OP_REG_8_BIT,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_E_CH_U_SEL_REG_8_BIT =>
		XX_PS_E_CH_U_SEL_REG_8_BIT,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_OP_MOD_REG_8_BIT =>
		XX_PS_OP_MOD_REG_8_BIT,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	PS_E_CH_UNIT_NU_REG_8_BIT =>
		PS_E_CH_UNIT_NU_REG_8_BIT,
	PS_CONS_MX_27_POS =>
		PS_CONS_MX_27_POS,
	PS_A_DATA_REG_8_BIT =>
		PS_A_DATA_REG_8_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_F_CH_U_SEL_REG_8_BIT =>
		XX_PS_F_CH_U_SEL_REG_8_BIT,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	PS_B_CH_8_BIT =>
		PS_B_CH_8_BIT,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_ASSEMBLY_CH_8_BIT =>
		PS_ASSEMBLY_CH_8_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	PS_F_CH_UNIT_NU_REG_8_BIT =>
		PS_F_CH_UNIT_NU_REG_8_BIT,
	PS_CONS_MX_29_POS =>
		PS_CONS_MX_29_POS,
	PS_E2_REG_8_BIT =>
		XX_PS_E2_REG_8_BIT,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_SPECIAL_CHAR_I =>
		MS_SPECIAL_CHAR_I,
	MS_SPECIAL_CHAR_R =>
		MS_SPECIAL_CHAR_R,
	MS_SPECIAL_CHAR_POUND =>
		MS_SPECIAL_CHAR_POUND,
	PS_CONSOLE_OUTPUT_8_BIT =>
		PS_CONSOLE_OUTPUT_8_BIT
	);

Page_42_10_05_1: ENTITY ALD_42_10_05_1_CONSOLE_ASSEMBLY_A_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_A_BIT =>
		PS_OP_REG_A_BIT,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_E_CH_U_SEL_REG_A_BIT =>
		XX_PS_E_CH_U_SEL_REG_A_BIT,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_OP_MOD_REG_A_BIT =>
		XX_PS_OP_MOD_REG_A_BIT,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	PS_B_CH_A_BIT =>
		PS_B_CH_A_BIT,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_A_DATA_REG_A_BIT =>
		PS_A_DATA_REG_A_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_ASSEMBLY_CH_A_BIT =>
		PS_ASSEMBLY_CH_A_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	PS_F_CH_U_SEL_REG_A_BIT =>
		XX_PS_F_CH_U_SEL_REG_A_BIT,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	MS_SPECIAL_CHAR_D =>
		MS_SPECIAL_CHAR_D,
	PS_E2_REG_A_BIT =>
		XX_PS_E2_REG_A_BIT,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_SPECIAL_CHAR_S =>
		MS_SPECIAL_CHAR_S,
	MS_SPECIAL_CHAR_A_C_E_I =>
		MS_SPECIAL_CHAR_A_C_E_I,
	MS_SPECIAL_CHAR_B =>
		MS_SPECIAL_CHAR_B,
	PS_AR_CH_VC_GROUP_TWO =>
		PS_AR_CH_VC_GROUP_TWO,
	PS_AR_CH_VC_GROUP_ONE =>
		PS_AR_CH_VC_GROUP_ONE,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_CONSOLE_OUTPUT_A_BIT =>
		PS_CONSOLE_OUTPUT_A_BIT
	);

Page_42_10_06_1: ENTITY ALD_42_10_06_1_CONSOLE_ASSEMBLY_B_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OP_REG_B_BIT =>
		PS_OP_REG_B_BIT,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_E_CH_U_SEL_REG_B_BIT =>
		XX_PS_E_CH_U_SEL_REG_B_BIT,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_OP_MOD_REG_B_BIT =>
		XX_PS_OP_MOD_REG_B_BIT,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	PS_B_CH_B_BIT =>
		PS_B_CH_B_BIT,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_A_DATA_REG_B_BIT =>
		PS_A_DATA_REG_B_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_ASSEMBLY_CH_B_BIT =>
		PS_ASSEMBLY_CH_B_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	PS_F_CH_U_SEL_REG_B_BIT =>
		XX_PS_F_CH_U_SEL_REG_B_BIT,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	MS_SPECIAL_CHAR_R =>
		MS_SPECIAL_CHAR_R,
	PS_E2_REG_B_BIT =>
		XX_PS_E2_REG_B_BIT,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_SPECIAL_CHAR_A_C_E_I =>
		MS_SPECIAL_CHAR_A_C_E_I,
	MS_SPECIAL_CHAR_B =>
		MS_SPECIAL_CHAR_B,
	MS_SPECIAL_CHAR_D =>
		MS_SPECIAL_CHAR_D,
	PS_CONSOLE_OUTPUT_B_BIT =>
		PS_CONSOLE_OUTPUT_B_BIT
	);

Page_42_10_07_1: ENTITY ALD_42_10_07_1_CONSOLE_ASSEMBLY_C_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_EXIT_CH_C_BIT =>
		PS_AR_EXIT_CH_C_BIT,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_OP_REG_C_BIT =>
		PS_OP_REG_C_BIT,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_E_CH_U_SEL_REG_C_BIT =>
		XX_PS_E_CH_U_SEL_REG_C_BIT,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_OP_MOD_REG_C_BIT =>
		XX_PS_OP_MOD_REG_C_BIT,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	PS_E_CH_UNIT_NU_REG_C_BIT =>
		PS_E_CH_UNIT_NU_REG_C_BIT,
	PS_CONS_MX_27_POS =>
		PS_CONS_MX_27_POS,
	PS_A_DATA_REG_C_BIT =>
		PS_A_DATA_REG_C_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_F_CH_U_SEL_REG_C_BIT =>
		XX_PS_F_CH_U_SEL_REG_C_BIT,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	PS_B_CH_C_BIT =>
		PS_B_CH_C_BIT,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_ASSEMBLY_CH_C_CHAR_BIT =>
		PS_ASSEMBLY_CH_C_CHAR_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	PS_F_CH_UNIT_NU_REG_C_BIT =>
		PS_F_CH_UNIT_NU_REG_C_BIT,
	PS_CONS_MX_29_POS =>
		PS_CONS_MX_29_POS,
	MS_SPECIAL_CHAR_E =>
		MS_SPECIAL_CHAR_E,
	PS_E2_REG_C_BIT =>
		XX_PS_E2_REG_C_BIT,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_SPECIAL_CHAR_S =>
		MS_SPECIAL_CHAR_S,
	MS_SPECIAL_CHAR_C =>
		MS_SPECIAL_CHAR_C,
	MS_SPECIAL_CHAR_I =>
		MS_SPECIAL_CHAR_I,
	PS_CONSOLE_OUTPUT_C_BIT =>
		PS_CONSOLE_OUTPUT_C_BIT
	);

Page_42_10_08_1: ENTITY ALD_42_10_08_1_CONSOLE_ASSEMBLY_WM_BIT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_A_DATA_REG_WM_BIT =>
		PS_A_DATA_REG_WM_BIT,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_ASSEMBLY_CH_WM_BIT =>
		PS_ASSEMBLY_CH_WM_BIT,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	PS_E2_REG_WM_BIT =>
		XX_PS_E2_REG_WM_BIT,
	PS_CONS_OUTPUT_WM_BIT =>
		PS_CONS_OUTPUT_WM_BIT
	);

Page_42_10_09_1: ENTITY ALD_42_10_09_1_CONSOLE_ASSEMBLY
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONSOLE_READ_OP =>
		MS_CONSOLE_READ_OP,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	PS_CONS_MX_32_OR_33_POS =>
		PS_CONS_MX_32_OR_33_POS,
	PS_DISPLAY_ROUTINE_2 =>
		PS_DISPLAY_ROUTINE_2,
	MS_CONS_MX_23_POS =>
		MS_CONS_MX_23_POS,
	PS_CONSOLE_WRITE_OP =>
		PS_CONSOLE_WRITE_OP,
	PS_CONS_MX_32_POS =>
		PS_CONS_MX_32_POS,
	MS_CONS_MX_X3_POS =>
		MS_CONS_MX_X3_POS,
	MS_CONS_MX_X2_POS =>
		MS_CONS_MX_X2_POS,
	MS_CONS_MX_X1_POS =>
		MS_CONS_MX_X1_POS,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	MS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		MS_GATE_CONSOLE_PRTR_TO_E1_IN,
	PS_CONS_B_DATA_CH_GATE =>
		PS_CONS_B_DATA_CH_GATE,
	PS_CONS_E2_REG_GATE =>
		PS_CONS_E2_REG_GATE,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	PS_CONS_ADDR_REG_EXIT_GATE =>
		PS_CONS_ADDR_REG_EXIT_GATE,
	PS_GATE_CONSOLE_PRTR_TO_E1_IN =>
		PS_GATE_CONSOLE_PRTR_TO_E1_IN
	);

Page_42_10_10_1: ENTITY ALD_42_10_10_1_CONSOLE_SPEC_CHARACTER_PRINTOUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	MV_CONS_ADDRESS_ENTRY_NORMAL_2 =>
		MV_CONS_ADDRESS_ENTRY_NORMAL_2,
	PS_CONS_CYCLE_STOP =>
		PS_CONS_CYCLE_STOP,
	PS_DISPLAY_ROUTINE_2 =>
		PS_DISPLAY_ROUTINE_2,
	MS_CONS_MX_30_POS =>
		MS_CONS_MX_30_POS,
	PS_CONS_ERROR_STOP =>
		PS_CONS_ERROR_STOP,
	MS_CONS_MX_35_POS =>
		MS_CONS_MX_35_POS,
	PS_CONSOLE_READ_OP =>
		PS_CONSOLE_READ_OP,
	PS_CONSOLE_WRITE_OP =>
		PS_CONSOLE_WRITE_OP,
	PS_CONS_NORMAL_STOP =>
		PS_CONS_NORMAL_STOP,
	PS_ADDRESS_SET_ROUTINE =>
		PS_ADDRESS_SET_ROUTINE,
	MV_CONS_CE_POUND_PRINT =>
		MV_CONS_CE_POUND_PRINT,
	MS_SPECIAL_CHAR_B =>
		MS_SPECIAL_CHAR_B,
	MS_SPECIAL_CHAR_C =>
		MS_SPECIAL_CHAR_C,
	MS_SPECIAL_CHAR_D =>
		MS_SPECIAL_CHAR_D,
	MS_SPECIAL_CHAR_E =>
		MS_SPECIAL_CHAR_E,
	MS_SPECIAL_CHAR_A_C_E_I =>
		MS_SPECIAL_CHAR_A_C_E_I,
	MS_SPECIAL_CHAR_I =>
		MS_SPECIAL_CHAR_I,
	MS_SPECIAL_CHAR_R =>
		MS_SPECIAL_CHAR_R,
	MS_SPECIAL_CHAR_S =>
		MS_SPECIAL_CHAR_S,
	MS_SPECIAL_CHAR_POUND =>
		MS_SPECIAL_CHAR_POUND
	);

Page_44_10_01_1: ENTITY ALD_44_10_01_1_CONSOLE_STOP_CONDITION_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONSOLE_HOME_POSITION =>
		PS_CONSOLE_HOME_POSITION,
	MS_CONS_START_STOP_PRINT_OUT =>
		MS_CONS_START_STOP_PRINT_OUT,
	PS_CLOCK_STOPPED =>
		XX_PS_CLOCK_STOPPED,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	CONS_36V =>
		CONS_36V,
	PS_2ND_CLOCK_PULSE_2 =>
		PS_2ND_CLOCK_PULSE_2,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MV_CONS_MODE_SW_ALTER_MODE =>
		MV_CONS_MODE_SW_ALTER_MODE,
	MS_CONS_STOP_PRINT_LATCH =>
		MS_CONS_STOP_PRINT_LATCH,
	SWITCH_TOG_INHIBIT_PO_PL2 =>
		SWITCH_TOG_INHIBIT_PO_PL2,
	SWITCH_MOM_STARTPRINT =>
		SWITCH_MOM_STARTPRINT,
	SWITCH_ROT_CYCLE_CTRL_DK2 =>
		SWITCH_ROT_CYCLE_CTRL_DK2,
	MS_CONSOLE_STOPPED =>
		MS_CONSOLE_STOPPED,
	MS_CONS_STOP_PRINT_OUT_COND =>
		MS_CONS_STOP_PRINT_OUT_COND,
	PS_CONSOLE_STOP_CONDITION_LATCH =>
		PS_CONSOLE_STOP_CONDITION_LATCH,
	PS_CONS_STOP_PRINT_COMP_COND =>
		PS_CONS_STOP_PRINT_COMP_COND,
	MV_START_PRINT_SWITCH =>
		MV_START_PRINT_SWITCH,
	MV_CONS_CYCLE_CTRL_LOGIC_STEP =>
		MV_CONS_CYCLE_CTRL_LOGIC_STEP,
	MV_CONS_CYCLE_CTRL_STOR_SCAN =>
		MV_CONS_CYCLE_CTRL_STOR_SCAN
	);

Page_44_10_02_1: ENTITY ALD_44_10_02_1_1_CONSOLE_STOP_PRINT_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONSOLE_STOP_CONDITION_LATCH =>
		PS_CONSOLE_STOP_CONDITION_LATCH,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONSOLE_STOPPED =>
		MS_CONSOLE_STOPPED,
	PS_CONSOLE_HOME_POSITION =>
		PS_CONSOLE_HOME_POSITION,
	PS_CONS_CLOCK_4_POS =>
		PS_CONS_CLOCK_4_POS,
	PS_CONS_STOP_CR_COMPLETE =>
		PS_CONS_STOP_CR_COMPLETE,
	PS_CONS_STOP_PRINT_COMP_COND =>
		PS_CONS_STOP_PRINT_COMP_COND,
	MS_CONS_STOP_PRINT_OUT_COND =>
		MS_CONS_STOP_PRINT_OUT_COND,
	MV_START_PRINT_SWITCH =>
		MV_START_PRINT_SWITCH,
	PS_CONS_MX_35_POS =>
		PS_CONS_MX_35_POS,
	PS_CONS_CLOCK_3_POS =>
		PS_CONS_CLOCK_3_POS,
	PS_MASTER_ERROR =>
		XX_PS_MASTER_ERROR,
	MV_CONS_CYCLE_CTRL_LOGIC_STEP =>
		MV_CONS_CYCLE_CTRL_LOGIC_STEP,
	MV_CONS_CYCLE_CTRL_STOR_SCAN =>
		MV_CONS_CYCLE_CTRL_STOR_SCAN,
	MV_CONS_MODE_SW_I_E_CYCLE_MODE =>
		MV_CONS_MODE_SW_I_E_CYCLE_MODE,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_CONS_STOP_PRINT_LATCH =>
		PS_CONS_STOP_PRINT_LATCH,
	MS_CONS_STOP_PRINT_MX_GATE =>
		MS_CONS_STOP_PRINT_MX_GATE,
	MS_CONS_STOP_PRINT_LATCH =>
		MS_CONS_STOP_PRINT_LATCH,
	PS_CONS_STOP_PRINT_COMPLETE =>
		PS_CONS_STOP_PRINT_COMPLETE,
	MS_CONS_STOP_RESET =>
		MS_CONS_STOP_RESET,
	MS_CONS_START_STOP_PRINT_OUT =>
		MS_CONS_START_STOP_PRINT_OUT,
	PS_CONS_ERROR_STOP =>
		PS_CONS_ERROR_STOP,
	PS_LOGIC_STEP_OR_IE_OR_STG_CY_STAR_AUTS_STAR =>
		PS_LOGIC_STEP_OR_IE_OR_STG_CY_STAR_AUTS_STAR,
	PS_CONS_CYCLE_STOP =>
		PS_CONS_CYCLE_STOP,
	PS_CONS_NORMAL_STOP =>
		PS_CONS_NORMAL_STOP
	);

Page_44_10_03_1: ENTITY ALD_44_10_03_1_STP_PRT_OUT_PRG_RST_CARR_RET
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_PROGRAM_RESET =>
		PS_PROGRAM_RESET,
	MV_ERROR_CTRL_RESET_DOT_RESTART =>
		MV_ERROR_CTRL_RESET_DOT_RESTART,
	PS_CONS_PRINTER_C2_CAM_NO =>
		PS_CONS_PRINTER_C2_CAM_NO,
	MS_CONS_STOP_RESET =>
		MS_CONS_STOP_RESET,
	PS_CONS_PRINTER_NOT_BUSY =>
		PS_CONS_PRINTER_NOT_BUSY,
	PS_CONS_STOP_PRINT_COMPLETE =>
		PS_CONS_STOP_PRINT_COMPLETE,
	PS_CONS_CHECK_STROBE =>
		PS_CONS_CHECK_STROBE,
	MS_CONSOLE_CHECK_STROBE_1 =>
		MS_CONSOLE_CHECK_STROBE_1,
	MS_STOP_PGM_RES_CARRIAGE_RETURN =>
		MS_STOP_PGM_RES_CARRIAGE_RETURN,
	PS_CONS_STOP_CR_COMPLETE =>
		PS_CONS_STOP_CR_COMPLETE
	);

Page_45_10_01_1: ENTITY ALD_45_10_01_1_CONSOLE_CLOCK
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_OSCILLATOR =>
		PS_OSCILLATOR,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	PS_CONS_CLOCK_3_POS =>
		PS_CONS_CLOCK_3_POS,
	PS_CONS_CLOCK_3_POS_1 =>
		XX_PS_CONS_CLOCK_3_POS_1,
	PS_CONS_CLOCK_4_POS =>
		PS_CONS_CLOCK_4_POS
	);

Page_45_20_01_1: ENTITY ALD_45_20_01_1_CONS_CYCLE_CTRL_MATRIX_DRIVE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONS_STOP_RESET =>
		MS_CONS_STOP_RESET,
	PS_MASTER_ERROR =>
		XX_PS_MASTER_ERROR,
	PS_CONS_STOP_CR_COMPLETE =>
		PS_CONS_STOP_CR_COMPLETE,
	PS_CONS_MX_Y6_POS =>
		PS_CONS_MX_Y6_POS,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	PS_CONS_PRINTER_NOT_BUSY =>
		PS_CONS_PRINTER_NOT_BUSY,
	PS_PRTR_LOCKED_CND_PROCEED =>
		PS_PRTR_LOCKED_CND_PROCEED,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	MS_CONSOLE_CHECK_STROBE_1 =>
		MS_CONSOLE_CHECK_STROBE_1,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	PS_CONS_CLOCK_4_POS =>
		PS_CONS_CLOCK_4_POS,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_D_CYCLE =>
		PS_D_CYCLE,
	PS_NO_SCAN =>
		PS_NO_SCAN,
	PS_LOGIC_GATE_D_1 =>
		XX_PS_LOGIC_GATE_D_1,
	MS_CONS_MX_Y_DC_RESET =>
		MS_CONS_MX_Y_DC_RESET,
	MS_CONS_MX_X_DC_RESET =>
		MS_CONS_MX_X_DC_RESET,
	PS_CONS_MX_X_DRIVE_1 =>
		PS_CONS_MX_X_DRIVE_1,
	PS_CONS_MX_X_DRIVE_2 =>
		PS_CONS_MX_X_DRIVE_2,
	PS_CONS_MX_Y_DRIVE_1 =>
		PS_CONS_MX_Y_DRIVE_1,
	PS_CONS_MX_Y_DRIVE_2 =>
		PS_CONS_MX_Y_DRIVE_2,
	PS_CONS_MX_ADDR_DRIVE =>
		PS_CONS_MX_ADDR_DRIVE
	);

Page_45_20_02_1: ENTITY ALD_45_20_02_1_CONS_CYCLE_CTRL_MATRIX_Y1_Y2_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_CONS_MX_X6_POS =>
		PS_CONS_MX_X6_POS,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	PS_CONS_MX_Y_DRIVE_1 =>
		PS_CONS_MX_Y_DRIVE_1,
	MS_CONS_MX_Y_DC_RESET =>
		MS_CONS_MX_Y_DC_RESET,
	PS_CONS_MX_ADDR_DRIVE =>
		PS_CONS_MX_ADDR_DRIVE,
	PS_CONS_MX_Y6_POS =>
		PS_CONS_MX_Y6_POS,
	MS_ADDRESS_SET_COMPLETE =>
		MS_ADDRESS_SET_COMPLETE,
	MS_DISPLAY_ADDR_COMPLETE =>
		MS_DISPLAY_ADDR_COMPLETE,
	PS_SET_CONS_MX_Y3_POS =>
		PS_SET_CONS_MX_Y3_POS,
	MS_CONS_MX_Y2_POS =>
		MS_CONS_MX_Y2_POS,
	PS_CONS_MX_Y2_POS =>
		PS_CONS_MX_Y2_POS,
	PS_RESET_CONS_MX_Y2_POS =>
		PS_RESET_CONS_MX_Y2_POS,
	MS_CONS_MX_Y1_POS =>
		MS_CONS_MX_Y1_POS,
	PS_CONS_MX_Y1_POS =>
		PS_CONS_MX_Y1_POS
	);

Page_45_20_03_1: ENTITY ALD_45_20_03_1_CONS_CYCLE_CTRL_MATRIX_Y3_Y4_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONS_MX_X6_POS =>
		MS_CONS_MX_X6_POS,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_ALTER_ROUTINE =>
		MS_ALTER_ROUTINE,
	MS_END_STOP_DATA =>
		MS_END_STOP_DATA,
	PS_CONS_MX_X6_POS =>
		PS_CONS_MX_X6_POS,
	PS_CONS_MX_ADDR_DRIVE =>
		PS_CONS_MX_ADDR_DRIVE,
	PS_CONS_MX_Y_DRIVE_1 =>
		PS_CONS_MX_Y_DRIVE_1,
	MS_CONS_MX_Y_DC_RESET =>
		MS_CONS_MX_Y_DC_RESET,
	MS_CONSOLE_READ_OP =>
		MS_CONSOLE_READ_OP,
	MS_CONSOLE_WRITE_OP =>
		MS_CONSOLE_WRITE_OP,
	PS_RESET_CONS_MX_Y2_POS =>
		PS_RESET_CONS_MX_Y2_POS,
	PS_CONS_MX_Y2_POS =>
		PS_CONS_MX_Y2_POS,
	PS_ADDRESS_SET_ROUTINE =>
		PS_ADDRESS_SET_ROUTINE,
	MS_CONS_MX_Y4_POS =>
		MS_CONS_MX_Y4_POS,
	PS_CONS_MX_Y4_POS =>
		PS_CONS_MX_Y4_POS,
	MS_CONSOLE_OP_COMPLETE =>
		MS_CONSOLE_OP_COMPLETE,
	PS_SET_CONS_MX_Y3_POS =>
		PS_SET_CONS_MX_Y3_POS,
	MS_CONS_MX_Y3_POS =>
		MS_CONS_MX_Y3_POS,
	PS_CONS_MX_Y3_POS =>
		PS_CONS_MX_Y3_POS
	);

Page_45_20_04_1: ENTITY ALD_45_20_04_1_CONS_CYCLE_CTRL_MATRIX_Y5_Y6_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONS_GATE_POS_30 =>
		MS_CONS_GATE_POS_30,
	PS_CONS_MX_Y_DRIVE_2 =>
		PS_CONS_MX_Y_DRIVE_2,
	MS_DISPLAY_ROUTINE =>
		MS_DISPLAY_ROUTINE,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	MS_CONS_MX_Y_DC_RESET =>
		MS_CONS_MX_Y_DC_RESET,
	PS_DISPLAY_ROUTINE_2 =>
		PS_DISPLAY_ROUTINE_2,
	PS_CONS_MX_Y4_POS =>
		PS_CONS_MX_Y4_POS,
	MS_CONSOLE_OP_COMPLETE =>
		MS_CONSOLE_OP_COMPLETE,
	PS_CONS_MX_ADDR_DRIVE =>
		PS_CONS_MX_ADDR_DRIVE,
	MS_CONSOLE_CYCLE_START =>
		MS_CONSOLE_CYCLE_START,
	MS_CONS_STOP_PRINT_MX_GATE =>
		MS_CONS_STOP_PRINT_MX_GATE,
	MS_CONS_MX_Y4_POS =>
		MS_CONS_MX_Y4_POS,
	PS_CONS_MX_X5_POS =>
		PS_CONS_MX_X5_POS,
	PS_CONS_STOP_PRINT_LATCH =>
		PS_CONS_STOP_PRINT_LATCH,
	MS_CONS_MX_Y6_POS =>
		MS_CONS_MX_Y6_POS,
	PS_CONS_MX_Y6_POS =>
		PS_CONS_MX_Y6_POS,
	MS_ADDRESS_SET_COMPLETE =>
		MS_ADDRESS_SET_COMPLETE,
	PS_CONS_ADDRESS_COMPLETE =>
		PS_CONS_ADDRESS_COMPLETE,
	MS_DISPLAY_ADDR_COMPLETE =>
		MS_DISPLAY_ADDR_COMPLETE,
	MS_CONS_MX_Y5_POS =>
		MS_CONS_MX_Y5_POS,
	PS_CONS_MX_Y5_POS =>
		PS_CONS_MX_Y5_POS,
	MS_END_STOP_DATA =>
		MS_END_STOP_DATA
	);

Page_45_20_05_1: ENTITY ALD_45_20_05_1_CONSOLE_CYCLE_CTRL_MATRIX_X1A_X3
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_X_DRIVE_2 =>
		PS_CONS_MX_X_DRIVE_2,
	MS_CONS_MX_X_DC_RESET =>
		MS_CONS_MX_X_DC_RESET,
	PS_CONS_STOP_PRINT_LATCH =>
		PS_CONS_STOP_PRINT_LATCH,
	PS_CONS_MX_X6_POS =>
		PS_CONS_MX_X6_POS,
	PS_ADDRESS_SET_ROUTINE =>
		PS_ADDRESS_SET_ROUTINE,
	PS_CONS_ADDRESS_COMPLETE =>
		PS_CONS_ADDRESS_COMPLETE,
	PS_CONS_MX_Y_DRIVE_2 =>
		PS_CONS_MX_Y_DRIVE_2,
	MS_CONS_MX_X3_POS =>
		MS_CONS_MX_X3_POS,
	PS_CONS_MX_X3_POS =>
		PS_CONS_MX_X3_POS,
	MS_CONS_MX_X2_POS =>
		MS_CONS_MX_X2_POS,
	PS_CONS_MX_X2_POS =>
		PS_CONS_MX_X2_POS,
	MS_CONS_MX_X1_POS =>
		MS_CONS_MX_X1_POS,
	PS_CONS_MX_X1_POS =>
		PS_CONS_MX_X1_POS,
	MS_CONS_MX_X1A_POS =>
		MS_CONS_MX_X1A_POS,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	LAMP_11C8A04 =>
		LAMP_11C8A04
	);

Page_45_20_06_1: ENTITY ALD_45_20_06_1_CONSOLE_CYCLE_CTRL_MATRIX_X4_X6
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_ADDRESS_SET_COMPLETE =>
		MS_ADDRESS_SET_COMPLETE,
	PS_CONS_MX_Y_DRIVE_2 =>
		PS_CONS_MX_Y_DRIVE_2,
	MS_END_STOP_DATA =>
		MS_END_STOP_DATA,
	PS_CONS_MX_X_DRIVE_1 =>
		PS_CONS_MX_X_DRIVE_1,
	MS_CONS_MX_X_DC_RESET =>
		MS_CONS_MX_X_DC_RESET,
	MS_DISPLAY_ADDR_COMPLETE =>
		MS_DISPLAY_ADDR_COMPLETE,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONS_MX_30_POS =>
		MS_CONS_MX_30_POS,
	PS_CONS_MX_X3_POS =>
		PS_CONS_MX_X3_POS,
	MS_CONS_ALTER_MX_GATE =>
		MS_CONS_ALTER_MX_GATE,
	MS_CONS_INQUIRY_MX_GATE =>
		MS_CONS_INQUIRY_MX_GATE,
	MS_CONS_PRG_PRT_OUT_MX_GATE =>
		MS_CONS_PRG_PRT_OUT_MX_GATE,
	PS_CONS_CLOCK_4_POS =>
		PS_CONS_CLOCK_4_POS,
	MS_CONS_MX_X6_POS =>
		MS_CONS_MX_X6_POS,
	PS_CONS_MX_X6_POS =>
		PS_CONS_MX_X6_POS,
	PS_CONS_MX_X5_POS =>
		PS_CONS_MX_X5_POS,
	MS_CONS_GATE_POS_30 =>
		MS_CONS_GATE_POS_30,
	PS_CONS_MX_X4_POS =>
		PS_CONS_MX_X4_POS
	);

Page_45_20_07_1: ENTITY ALD_45_20_07_1_CONSOLE_CYCLE_CTRL_MATRIX_OUTPUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_Y1_POS =>
		PS_CONS_MX_Y1_POS,
	PS_CONS_MX_Y2_POS =>
		PS_CONS_MX_Y2_POS,
	PS_CONS_MX_Y3_POS =>
		PS_CONS_MX_Y3_POS,
	PS_CONS_MX_X4_POS =>
		PS_CONS_MX_X4_POS,
	PS_CONS_MX_Y4_POS =>
		PS_CONS_MX_Y4_POS,
	PS_CONS_MX_Y5_POS =>
		PS_CONS_MX_Y5_POS,
	PS_CONS_MX_Y6_POS =>
		PS_CONS_MX_Y6_POS,
	PS_CONS_MX_19_POS =>
		PS_CONS_MX_19_POS,
	PS_CONS_MX_20_POS =>
		PS_CONS_MX_20_POS,
	MS_CONS_MX_21_POS =>
		MS_CONS_MX_21_POS,
	PS_CONS_MX_22_POS =>
		PS_CONS_MX_22_POS,
	MS_CONS_MX_23_POS =>
		MS_CONS_MX_23_POS,
	PS_CONS_MX_24_POS =>
		PS_CONS_MX_24_POS
	);

Page_45_20_08_1: ENTITY ALD_45_20_08_1_CONSOLE_CYCLE_CTRL_MATRIX_OUTPUT
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_Y2_POS =>
		PS_CONS_MX_Y2_POS,
	PS_CONS_MX_Y3_POS =>
		PS_CONS_MX_Y3_POS,
	PS_CONS_MX_X5_POS =>
		PS_CONS_MX_X5_POS,
	PS_CONS_MX_Y4_POS =>
		PS_CONS_MX_Y4_POS,
	PS_CONS_MX_Y1_POS =>
		PS_CONS_MX_Y1_POS,
	PS_CONS_MX_Y5_POS =>
		PS_CONS_MX_Y5_POS,
	PS_CONS_MX_Y6_POS =>
		PS_CONS_MX_Y6_POS,
	PS_CONS_MX_X6_POS =>
		PS_CONS_MX_X6_POS,
	MS_CONS_MX_25_POS =>
		MS_CONS_MX_25_POS,
	PS_CONS_MX_26_POS =>
		PS_CONS_MX_26_POS,
	PS_CONS_MX_27_POS =>
		PS_CONS_MX_27_POS,
	PS_CONS_MX_28_POS =>
		PS_CONS_MX_28_POS,
	MS_CONS_MX_28_POS =>
		MS_CONS_MX_28_POS,
	PS_CONS_MX_29_POS =>
		PS_CONS_MX_29_POS,
	MS_CONS_MX_29_POS =>
		MS_CONS_MX_29_POS,
	PS_CONS_MX_30_POS =>
		PS_CONS_MX_30_POS,
	MS_CONS_MX_30_POS =>
		MS_CONS_MX_30_POS,
	MS_CONS_MX_31_POS =>
		MS_CONS_MX_31_POS
	);

Page_45_20_09_1: ENTITY ALD_45_20_09_1_CONS_CYCLE_CTRL_MATRIX_INTRSCTNS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_Y2_POS =>
		PS_CONS_MX_Y2_POS,
	PS_CONS_MX_X6_POS =>
		PS_CONS_MX_X6_POS,
	PS_CONS_MX_Y3_POS =>
		PS_CONS_MX_Y3_POS,
	PS_CONS_MX_Y4_POS =>
		PS_CONS_MX_Y4_POS,
	PS_CONS_MX_Y5_POS =>
		PS_CONS_MX_Y5_POS,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X1A_POS,
	PS_CONS_MX_Y6_POS =>
		PS_CONS_MX_Y6_POS,
	PS_CONS_MX_32_POS =>
		PS_CONS_MX_32_POS,
	MS_CONS_MX_32_POS =>
		MS_CONS_MX_32_POS,
	PS_CONS_MX_33_POS =>
		PS_CONS_MX_33_POS,
	MS_CONS_MX_33_POS =>
		MS_CONS_MX_33_POS,
	MS_CONS_MX_34_POS =>
		MS_CONS_MX_34_POS,
	MS_CONS_MX_35_POS =>
		MS_CONS_MX_35_POS,
	PS_CONS_MX_35_POS =>
		PS_CONS_MX_35_POS,
	MS_CONS_MX_6A_POS =>
		MS_CONS_MX_6A_POS,
	LAMP_11C8B05 =>
		LAMP_11C8B05,
	LAMP_11C8B04 =>
		LAMP_11C8B04
	);

Page_45_30_01_1: ENTITY ALD_45_30_01_1_TAKE_PRINTER_CYCLE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONS_MX_28_POS =>
		MS_CONS_MX_28_POS,
	MS_CONS_MX_29_POS =>
		MS_CONS_MX_29_POS,
	MS_CONS_MX_Y1_POS =>
		MS_CONS_MX_Y1_POS,
	PS_CONS_MX_X6_POS =>
		PS_CONS_MX_X6_POS,
	MS_CONS_MX_Y3_POS =>
		MS_CONS_MX_Y3_POS,
	MS_CONS_MX_Y4_POS =>
		MS_CONS_MX_Y4_POS,
	MS_CONS_MX_Y5_POS =>
		MS_CONS_MX_Y5_POS,
	MS_CONS_MX_Y6_POS =>
		MS_CONS_MX_Y6_POS,
	PS_CONS_PRINTER_NOT_BUSY =>
		PS_CONS_PRINTER_NOT_BUSY,
	MS_ALTER_KEYBOARD_UNLOCK =>
		MS_ALTER_KEYBOARD_UNLOCK,
	MS_ADDRESS_SET_UNLOCK =>
		MS_ADDRESS_SET_UNLOCK,
	PS_CONSOLE_STROBE_GATE =>
		PS_CONSOLE_STROBE_GATE,
	MS_INQUIRY_KEYBOARD_UNLOCK =>
		MS_INQUIRY_KEYBOARD_UNLOCK,
	MS_MASTER_ERROR =>
		XX_MS_MASTER_ERROR,
	PS_CONS_MX_32_OR_33_POS =>
		PS_CONS_MX_32_OR_33_POS,
	PS_PRTR_LOCKED_CND_PROCEED =>
		PS_PRTR_LOCKED_CND_PROCEED,
	PS_START_KEY_2 =>
		PS_START_KEY_2,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	MS_RESET_DISPLAY_ROUTINE =>
		MS_RESET_DISPLAY_ROUTINE,
	MS_START_KEY =>
		XX_MS_START_KEY,
	PS_DISPLAY_ROUTINE_2 =>
		PS_DISPLAY_ROUTINE_2,
	PS_CONS_MX_33_POS =>
		PS_CONS_MX_33_POS,
	PS_B_CH_WM_BIT_1 =>
		PS_B_CH_WM_BIT_1,
	PS_CONS_WM_CONTROL =>
		PS_CONS_WM_CONTROL,
	MS_CONS_MX_Y2_POS =>
		MS_CONS_MX_Y2_POS,
	MS_TAKE_CONSOLE_PRINTER_CYCLE =>
		MS_TAKE_CONSOLE_PRINTER_CYCLE,
	MS_CONSOLE_HOME_POSITION =>
		MS_CONSOLE_HOME_POSITION,
	PS_CONSOLE_HOME_POSITION =>
		PS_CONSOLE_HOME_POSITION,
	PS_TAKE_CONSOLE_PRINTER_CYCLE =>
		PS_TAKE_CONSOLE_PRINTER_CYCLE,
	LAMP_11C8A05 =>
		LAMP_11C8A05
	);

Page_45_30_02_1: ENTITY ALD_45_30_02_1_CONSOLE_STROBE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_DISPLAY_ROUTINE_2 =>
		PS_DISPLAY_ROUTINE_2,
	MS_CONS_MX_30_POS =>
		MS_CONS_MX_30_POS,
	MS_CONS_MX_33_POS =>
		MS_CONS_MX_33_POS,
	MS_CONS_MX_32_POS =>
		MS_CONS_MX_32_POS,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MS_E_CH_IN_PROCESS =>
		MS_E_CH_IN_PROCESS,
	PS_ALTER_ROUTINE =>
		PS_ALTER_ROUTINE,
	PS_CONS_MX_32_POS =>
		PS_CONS_MX_32_POS,
	MS_CONSOLE_READ_OP =>
		MS_CONSOLE_READ_OP,
	MS_CONSOLE_WRITE_OP =>
		MS_CONSOLE_WRITE_OP,
	MS_CONSOLE_STROBE =>
		MS_CONSOLE_STROBE,
	PS_CONSOLE_STROBE =>
		PS_CONSOLE_STROBE,
	PS_CONSOLE_STROBE_GATE =>
		PS_CONSOLE_STROBE_GATE,
	MS_ALTER_KEYBOARD_UNLOCK =>
		MS_ALTER_KEYBOARD_UNLOCK,
	PS_CONS_MX_32_OR_33_POS =>
		PS_CONS_MX_32_OR_33_POS
	);

Page_45_50_01_1: ENTITY ALD_45_50_01_1_CONS_PRINTER_CYCLE_LATCH_PULSES
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_CLOCK_4_POS =>
		PS_CONS_CLOCK_4_POS,
	PS_CONS_CLOCK_2_POS =>
		PS_CONS_CLOCK_2_POS,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	MV_CONS_PRINTER_C2_CAM_NC =>
		MV_CONS_PRINTER_C2_CAM_NC,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MV_CONS_PRINTER_C2_CAM_NO =>
		MV_CONS_PRINTER_C2_CAM_NO,
	PS_CONS_CLOCK_3_POS =>
		PS_CONS_CLOCK_3_POS,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	MS_CONS_CYCLE_LATCH_SET =>
		MS_CONS_CYCLE_LATCH_SET,
	PS_CONS_CYCLE_LATCH_RESET =>
		PS_CONS_CYCLE_LATCH_RESET,
	PS_CND_RES_CONS_PRTR_NOT_BUSY =>
		PS_CND_RES_CONS_PRTR_NOT_BUSY,
	PS_CONS_PRINTER_C2_CAM_NO =>
		PS_CONS_PRINTER_C2_CAM_NO,
	PS_CONS_CHECK_STROBE =>
		PS_CONS_CHECK_STROBE,
	MS_CONSOLE_CHECK_STROBE =>
		XX_MS_CONSOLE_CHECK_STROBE,
	MS_CONSOLE_CHECK_STROBE_1 =>
		MS_CONSOLE_CHECK_STROBE_1
	);

Page_45_50_02_1: ENTITY ALD_45_50_02_1_CONSOLE_I_O_PRINTER_STROBE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_CONS_PRINTER_SPACE_NO =>
		MV_CONS_PRINTER_SPACE_NO,
	PS_CONS_CHECK_STROBE =>
		PS_CONS_CHECK_STROBE,
	PS_CONS_CLOCK_3_POS_1 =>
		XX_PS_CONS_CLOCK_3_POS_1,
	MV_CONS_PRINTER_C1_CAM_NO =>
		MV_CONS_PRINTER_C1_CAM_NO,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	MS_CONSOLE_CHECK_STROBE_1 =>
		MS_CONSOLE_CHECK_STROBE_1,
	MS_CONS_BACK_SPACE_CONTROL =>
		MS_CONS_BACK_SPACE_CONTROL,
	MS_WM_INPUT =>
		MS_WM_INPUT,
	MV_CONS_PRINTER_C1_CAM_NC =>
		MV_CONS_PRINTER_C1_CAM_NC,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MV_CONS_PRINTER_SPACE_NO_JRJ =>
		MV_CONS_PRINTER_SPACE_NO_JRJ,
	MS_CONS_WM_INPUT_RESET =>
		MS_CONS_WM_INPUT_RESET,
	MS_CONS_PRINTER_STROBE =>
		MS_CONS_PRINTER_STROBE
	);

Page_45_50_03_1: ENTITY ALD_45_50_03_1_CONS_PRINTER_SOL_DRIVER_STROBE
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_CLOCK_4_POS =>
		PS_CONS_CLOCK_4_POS,
	PS_CONS_PRINTER_SHIFT_COMPLETE =>
		PS_CONS_PRINTER_SHIFT_COMPLETE,
	PS_CONS_CLOCK_1_POS =>
		XX_PS_CONS_CLOCK_1_POS,
	PS_PRTR_LOCKED_CND_PROCEED =>
		PS_PRTR_LOCKED_CND_PROCEED,
	MS_TAKE_CONSOLE_PRINTER_CYCLE =>
		MS_TAKE_CONSOLE_PRINTER_CYCLE,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	MS_KEYBOARD_UNLOCK =>
		MS_KEYBOARD_UNLOCK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONS_FN_CONTROL =>
		MS_CONS_FN_CONTROL,
	PS_CONS_CLOCK_3_POS_1 =>
		XX_PS_CONS_CLOCK_3_POS_1,
	MS_CONS_WM_CONTROL =>
		MS_CONS_WM_CONTROL,
	MS_CONS_ERROR_CONTROL =>
		MS_CONS_ERROR_CONTROL,
	PS_CND_RES_CONS_PRTR_NOT_BUSY =>
		PS_CND_RES_CONS_PRTR_NOT_BUSY,
	MS_CONSOLE_CHECK_STROBE =>
		XX_MS_CONSOLE_CHECK_STROBE,
	MS_CONS_BACK_SPACE_CONTROL =>
		MS_CONS_BACK_SPACE_CONTROL,
	MS_CONS_PRINTER_END_OF_LINE =>
		MS_CONS_PRINTER_END_OF_LINE,
	MS_RESET_CONS_PRTR_NOT_BUSY =>
		MS_RESET_CONS_PRTR_NOT_BUSY,
	PS_SOLENOID_DRIVER_STROBE =>
		PS_SOLENOID_DRIVER_STROBE
	);

Page_45_50_05_1: ENTITY ALD_45_50_05_1_CONSOLE_PRINTER_SHIFT_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONSOLE_OUTPUT_8_BIT =>
		MS_CONSOLE_OUTPUT_8_BIT,
	MS_CONSOLE_OUTPUT_4_BIT =>
		MS_CONSOLE_OUTPUT_4_BIT,
	MS_CONSOLE_OUTPUT_2_BIT =>
		MS_CONSOLE_OUTPUT_2_BIT,
	MS_CONSOLE_OUTPUT_1_BIT =>
		MS_CONSOLE_OUTPUT_1_BIT,
	PS_CONSOLE_OUTPUT_8_BIT =>
		PS_CONSOLE_OUTPUT_8_BIT,
	PS_CONSOLE_OUTPUT_4_BIT =>
		PS_CONSOLE_OUTPUT_4_BIT,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	MS_CONSOLE_CHECK_STROBE =>
		XX_MS_CONSOLE_CHECK_STROBE,
	MS_KEYBOARD_UNLOCK =>
		MS_KEYBOARD_UNLOCK,
	MS_ALTER_INQUIRY_UNLOCK =>
		MS_ALTER_INQUIRY_UNLOCK,
	MS_CONSOLE_OUTPUT_ERROR =>
		MS_CONSOLE_OUTPUT_ERROR,
	MV_CONS_PRINTER_C3_OR_C4_NO =>
		MV_CONS_PRINTER_C3_OR_C4_NO,
	PS_CONS_BACK_SPACE_CONTROL =>
		PS_CONS_BACK_SPACE_CONTROL,
	PS_CONSOLE_OUTPUT_ERROR =>
		PS_CONSOLE_OUTPUT_ERROR,
	MS_CONS_WM_CONTROL =>
		MS_CONS_WM_CONTROL,
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS =>
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
	MV_CONS_PRINTER_UPPER_CASE_STAR_S1NC =>
		MV_CONS_PRINTER_UPPER_CASE_STAR_S1NC,
	MS_CONS_BACK_SPACE_CONTROL =>
		MS_CONS_BACK_SPACE_CONTROL,
	PS_ALTER_INQUIRY_UNLOCK =>
		PS_ALTER_INQUIRY_UNLOCK,
	MV_CONS_PRINTER_LOWER_CASE_STAR_S1NO =>
		MV_CONS_PRINTER_LOWER_CASE_STAR_S1NO,
	MS_8_4_2_1_BIT =>
		MS_8_4_2_1_BIT,
	PW_UPPER_CASE_SHIFT_SOLENOID =>
		PW_UPPER_CASE_SHIFT_SOLENOID,
	PS_CONS_PRINTER_SHIFT_COMPLETE =>
		PS_CONS_PRINTER_SHIFT_COMPLETE,
	PW_LOWER_CASE_SHIFT_SOLENOID =>
		PW_LOWER_CASE_SHIFT_SOLENOID
	);

Page_45_50_06_1: ENTITY ALD_45_50_06_1_CONSOLE_PRINTER_ROTATE_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONSOLE_OUTPUT_2_BIT =>
		PS_CONSOLE_OUTPUT_2_BIT,
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS =>
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
	PS_CONSOLE_OUTPUT_4_BIT =>
		PS_CONSOLE_OUTPUT_4_BIT,
	PS_SOLENOID_DRIVER_STROBE =>
		PS_SOLENOID_DRIVER_STROBE,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	PS_CONSOLE_OUTPUT_8_BIT =>
		PS_CONSOLE_OUTPUT_8_BIT,
	PS_CONSOLE_OUTPUT_1_BIT =>
		PS_CONSOLE_OUTPUT_1_BIT,
	MS_CONSOLE_OUTPUT_2_BIT =>
		MS_CONSOLE_OUTPUT_2_BIT,
	PW_CONS_PRINTER_R1_SOLENOID =>
		PW_CONS_PRINTER_R1_SOLENOID,
	PW_CONS_PRINTER_R2A_SOLENOID =>
		PW_CONS_PRINTER_R2A_SOLENOID,
	MS_CONSOLE_OUTPUT_4_BIT =>
		MS_CONSOLE_OUTPUT_4_BIT,
	MS_CONSOLE_OUTPUT_8_BIT =>
		MS_CONSOLE_OUTPUT_8_BIT,
	PW_CONS_PRINTER_R2_SOLENOID =>
		PW_CONS_PRINTER_R2_SOLENOID,
	MS_CONSOLE_OUTPUT_1_BIT =>
		MS_CONSOLE_OUTPUT_1_BIT,
	PW_CONS_PRINTER_R5_SOLENOID =>
		PW_CONS_PRINTER_R5_SOLENOID
	);

Page_45_50_07_1: ENTITY ALD_45_50_07_1_CONSOLE_PRNTR_TILT_FUNCTION_CTRLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PP_SPECIAL_OR_12V_FOR_REL_DRIVERS =>
		PP_SPECIAL_OR_12V_FOR_REL_DRIVERS,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	MS_CONS_ERROR_CONTROL =>
		MS_CONS_ERROR_CONTROL,
	MS_CONS_WM_CONTROL =>
		MS_CONS_WM_CONTROL,
	PS_CONSOLE_OUTPUT_A_BIT =>
		PS_CONSOLE_OUTPUT_A_BIT,
	PS_SOLENOID_DRIVER_STROBE =>
		PS_SOLENOID_DRIVER_STROBE,
	PS_CONS_BACK_SPACE_CONTROL =>
		PS_CONS_BACK_SPACE_CONTROL,
	PS_CONSOLE_OUTPUT_B_BIT =>
		PS_CONSOLE_OUTPUT_B_BIT,
	PS_CONSOLE_CARRIAGE_RETURN =>
		PS_CONSOLE_CARRIAGE_RETURN,
	MS_STOP_PGM_RES_CARRIAGE_RETURN =>
		MS_STOP_PGM_RES_CARRIAGE_RETURN,
	PS_CONSOLE_OUTPUT_C_BIT =>
		PS_CONSOLE_OUTPUT_C_BIT,
	PS_FUNCTION_CONTROL =>
		PS_FUNCTION_CONTROL,
	PS_CONSOLE_SPACE_FUNCTION =>
		PS_CONSOLE_SPACE_FUNCTION,
	PS_CONSOLE_OUTPUT_8_BIT =>
		PS_CONSOLE_OUTPUT_8_BIT,
	MS_CONSOLE_OUTPUT_4_BIT =>
		MS_CONSOLE_OUTPUT_4_BIT,
	MS_CONS_PRINTER_END_OF_LINE =>
		MS_CONS_PRINTER_END_OF_LINE,
	PS_CONSOLE_OUTPUT_2_BIT =>
		PS_CONSOLE_OUTPUT_2_BIT,
	PS_CONSOLE_OUTPUT_1_BIT =>
		PS_CONSOLE_OUTPUT_1_BIT,
	PS_KEYBOARD_UNLOCK =>
		PS_KEYBOARD_UNLOCK,
	MS_CONSOLE_OUTPUT_A_BIT =>
		MS_CONSOLE_OUTPUT_A_BIT,
	PW_CONS_PRINTER_T1_SOLENOID =>
		PW_CONS_PRINTER_T1_SOLENOID,
	PW_CONS_PRINTER_T2_SOLENOID =>
		PW_CONS_PRINTER_T2_SOLENOID,
	MS_CONSOLE_OUTPUT_B_BIT =>
		MS_CONSOLE_OUTPUT_B_BIT,
	PW_CONS_PRINTER_CHK_SOLENOID =>
		PW_CONS_PRINTER_CHK_SOLENOID,
	PW_BACKSPACE_SOLENOID =>
		PW_BACKSPACE_SOLENOID,
	MS_CONS_GATED_CARRIAGE_RETURN =>
		MS_CONS_GATED_CARRIAGE_RETURN,
	PW_CARRIAGE_RETURN_SOLENOID =>
		PW_CARRIAGE_RETURN_SOLENOID,
	PW_SPACE_SOLENOID =>
		PW_SPACE_SOLENOID,
	MS_CONS_OUTPUT_CBA8_421 =>
		MS_CONS_OUTPUT_CBA8_421,
	MW_KEYBOARD_LOCK_SOLENOID =>
		MW_KEYBOARD_LOCK_SOLENOID
	);

Page_45_50_08_1: ENTITY ALD_45_50_08_1_CONSOLE_PRINTER_NOT_BUSY_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_RESET_CONS_PRTR_NOT_BUSY =>
		MS_RESET_CONS_PRTR_NOT_BUSY,
	MS_KEYBOARD_UNLOCK_SET =>
		MS_KEYBOARD_UNLOCK_SET,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_KEYBOARD_LOCK_SET =>
		MS_KEYBOARD_LOCK_SET,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	MS_CONS_PRINTER_LAST_COLUMN =>
		MS_CONS_PRINTER_LAST_COLUMN,
	MS_CONS_FN_CONTROL =>
		MS_CONS_FN_CONTROL,
	MS_CONS_BACK_SPACE_CONTROL =>
		MS_CONS_BACK_SPACE_CONTROL,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	MS_KEYBOARD_UNLOCK =>
		MS_KEYBOARD_UNLOCK,
	MS_CONSOLE_OUTPUT_ERROR =>
		MS_CONSOLE_OUTPUT_ERROR,
	PS_CONS_ERROR_CONTROL =>
		PS_CONS_ERROR_CONTROL,
	PS_CONS_PRINTER_NOT_BUSY =>
		PS_CONS_PRINTER_NOT_BUSY,
	MS_CONS_PRINTER_NOT_BUSY =>
		MS_CONS_PRINTER_NOT_BUSY,
	PS_CONS_PRTR_NOT_BUSY_SET =>
		PS_CONS_PRTR_NOT_BUSY_SET
	);

Page_45_50_09_1: ENTITY ALD_45_50_09_1_WORD_MARK_CONTROL_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONS_BACK_SPACE_CONTROL =>
		PS_CONS_BACK_SPACE_CONTROL,
	PS_CONS_CYCLE_LATCH_RESET =>
		PS_CONS_CYCLE_LATCH_RESET,
	MS_CONS_MOVE_READ_OP =>
		MS_CONS_MOVE_READ_OP,
	MB_CONS_PRTR_WM_INPUT_STAR_WM_T_NO =>
		MB_CONS_PRTR_WM_INPUT_STAR_WM_T_NO,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	PS_CONS_OUTPUT_WM_BIT =>
		PS_CONS_OUTPUT_WM_BIT,
	PS_CONS_CLOCK_3_POS_1 =>
		XX_PS_CONS_CLOCK_3_POS_1,
	PS_TAKE_CONSOLE_PRINTER_CYCLE =>
		PS_TAKE_CONSOLE_PRINTER_CYCLE,
	MS_CONSOLE_SPACE_FUNCTION =>
		MS_CONSOLE_SPACE_FUNCTION,
	MS_CONSOLE_CARRIAGE_RETURN =>
		MS_CONSOLE_CARRIAGE_RETURN,
	MS_CONS_WM_CONTROL =>
		MS_CONS_WM_CONTROL,
	PS_CONS_WM_CONTROL =>
		PS_CONS_WM_CONTROL,
	MS_CONS_WM_INPUT_SET =>
		MS_CONS_WM_INPUT_SET,
	MS_WM_INPUT =>
		MS_WM_INPUT,
	MS_CONS_WM_OUTPUT_SET =>
		MS_CONS_WM_OUTPUT_SET,
	PS_SET_FIRST_CYCLE_LATCH =>
		PS_SET_FIRST_CYCLE_LATCH
	);

Page_45_50_10_1: ENTITY ALD_45_50_10_1_CHARACTER_CONTROL_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_KEYBOARD_LOCK_SET =>
		MS_KEYBOARD_LOCK_SET,
	MS_CONS_WM_INPUT_SET =>
		MS_CONS_WM_INPUT_SET,
	PS_CONS_CYCLE_LATCH_RESET =>
		PS_CONS_CYCLE_LATCH_RESET,
	MS_KEYBOARD_UNLOCK_SET =>
		MS_KEYBOARD_UNLOCK_SET,
	MS_CONSOLE_OUTPUT_ERROR =>
		MS_CONSOLE_OUTPUT_ERROR,
	MS_CONS_PRINTER_NOT_BUSY =>
		MS_CONS_PRINTER_NOT_BUSY,
	MS_CONS_PRINTER_END_OF_LINE =>
		MS_CONS_PRINTER_END_OF_LINE,
	PS_CONS_BACK_SPACE_CONTROL =>
		PS_CONS_BACK_SPACE_CONTROL,
	MS_CONS_WM_CONTROL =>
		MS_CONS_WM_CONTROL,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	PS_SET_FIRST_CYCLE_LATCH =>
		PS_SET_FIRST_CYCLE_LATCH,
	PS_CONS_OUTPUT_WM_BIT =>
		PS_CONS_OUTPUT_WM_BIT,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	MS_CONS_CHAR_CONTROL =>
		MS_CONS_CHAR_CONTROL,
	MS_CONS_OUTPUT_WM_BIT =>
		MS_CONS_OUTPUT_WM_BIT
	);

Page_45_50_11_1: ENTITY ALD_45_50_11_1_OUTPUT_ERROR_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_CHECK_STROBE =>
		PS_CONS_CHECK_STROBE,
	PS_CONS_ERROR_CONTROL =>
		PS_CONS_ERROR_CONTROL,
	MS_CONS_CYCLE_LATCH_SET =>
		MS_CONS_CYCLE_LATCH_SET,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONS_PRINTER_STROBE =>
		MS_CONS_PRINTER_STROBE,
	MS_CONS_OUTPUT_CBA8_421 =>
		MS_CONS_OUTPUT_CBA8_421,
	MB_CONS_PRINTER_EVEN_BIT_CHECK =>
		MB_CONS_PRINTER_EVEN_BIT_CHECK,
	MS_CONSOLE_WM_CHARACTER =>
		MS_CONSOLE_WM_CHARACTER,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MS_KEYBOARD_UNLOCK =>
		MS_KEYBOARD_UNLOCK,
	PS_CONSOLE_WM_CHARACTER =>
		PS_CONSOLE_WM_CHARACTER,
	MV_CONS_PRINTER_SPACE_NO_JRJ =>
		MV_CONS_PRINTER_SPACE_NO_JRJ,
	MS_CONS_MX_X1A_POS =>
		MS_CONS_MX_X1A_POS,
	MV_CONS_PRINTER_ODD_BIT_CHECK =>
		MV_CONS_PRINTER_ODD_BIT_CHECK,
	PS_CONSOLE_OUTPUT_ERROR =>
		PS_CONSOLE_OUTPUT_ERROR,
	MS_CONSOLE_OUTPUT_ERROR =>
		MS_CONSOLE_OUTPUT_ERROR,
	PS_CONS_DATA_CHECK =>
		PS_CONS_DATA_CHECK
	);

Page_45_50_12_1: ENTITY ALD_45_50_12_1_ERROR_CONTROL_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONS_PRINTER_NOT_BUSY =>
		PS_CONS_PRINTER_NOT_BUSY,
	PS_CONS_CYCLE_LATCH_RESET =>
		PS_CONS_CYCLE_LATCH_RESET,
	PS_CONS_PRINTER_END_OF_LINE =>
		PS_CONS_PRINTER_END_OF_LINE,
	PS_CONS_BACK_SPACE_CONTROL =>
		PS_CONS_BACK_SPACE_CONTROL,
	PS_CONSOLE_OUTPUT_ERROR =>
		PS_CONSOLE_OUTPUT_ERROR,
	PS_CONS_CLOCK_3_POS =>
		PS_CONS_CLOCK_3_POS,
	MS_CONS_CHAR_CONTROL =>
		MS_CONS_CHAR_CONTROL,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	PS_CONS_ERROR_CONTROL =>
		PS_CONS_ERROR_CONTROL,
	MS_CONS_ERROR_CONTROL =>
		MS_CONS_ERROR_CONTROL,
	MS_END_OF_CHAR_RESET =>
		MS_END_OF_CHAR_RESET,
	MS_END_OF_LINE_RESET =>
		MS_END_OF_LINE_RESET
	);

Page_45_50_13_1: ENTITY ALD_45_50_13_1_BACKSPACE_CONTROL_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_CONS_WM_CONTROL =>
		MS_CONS_WM_CONTROL,
	MS_CONSOLE_OUTPUT_ERROR =>
		MS_CONSOLE_OUTPUT_ERROR,
	PS_CONS_CYCLE_LATCH_RESET =>
		PS_CONS_CYCLE_LATCH_RESET,
	MS_WM_INPUT =>
		MS_WM_INPUT,
	PS_CONS_ERROR_CONTROL =>
		PS_CONS_ERROR_CONTROL,
	PS_CONS_CHAR_CONTROL =>
		PS_CONS_CHAR_CONTROL,
	PS_CONS_WM_CONTROL =>
		PS_CONS_WM_CONTROL,
	MS_CONS_PRINTER_NOT_BUSY =>
		MS_CONS_PRINTER_NOT_BUSY,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	PS_CONSOLE_OUTPUT_ERROR =>
		PS_CONSOLE_OUTPUT_ERROR,
	PS_CONS_BACK_SPACE_CONTROL =>
		PS_CONS_BACK_SPACE_CONTROL,
	MS_CONS_BACK_SPACE_CONTROL =>
		MS_CONS_BACK_SPACE_CONTROL,
	MS_CONS_ERROR_BACKSPACE_SET =>
		MS_CONS_ERROR_BACKSPACE_SET
	);

Page_45_50_14_1: ENTITY ALD_45_50_14_1_FUNCTION_CONTROL_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	MS_END_OF_CHAR_RESET =>
		MS_END_OF_CHAR_RESET,
	MS_END_OF_LINE_RESET =>
		MS_END_OF_LINE_RESET,
	MS_CONS_MX_6A_POS =>
		MS_CONS_MX_6A_POS,
	MS_CONS_MX_34_POS =>
		MS_CONS_MX_34_POS,
	MS_CONS_PRINTER_END_OF_LINE =>
		MS_CONS_PRINTER_END_OF_LINE,
	PS_TAKE_CONSOLE_PRINTER_CYCLE =>
		PS_TAKE_CONSOLE_PRINTER_CYCLE,
	PS_CONS_CLOCK_3_POS_1 =>
		XX_PS_CONS_CLOCK_3_POS_1,
	MS_CONS_MX_31_POS =>
		MS_CONS_MX_31_POS,
	MS_CONS_MX_25_POS =>
		MS_CONS_MX_25_POS,
	MS_CONS_MX_21_POS =>
		MS_CONS_MX_21_POS,
	PS_CONS_MX_Y6_POS =>
		PS_CONS_MX_Y6_POS,
	MS_CONS_ADDR_REG_EXIT_GATE =>
		MS_CONS_ADDR_REG_EXIT_GATE,
	MS_CONS_MX_X6_POS =>
		MS_CONS_MX_X6_POS,
	PS_CONS_MOVE_WRITE_OP =>
		PS_CONS_MOVE_WRITE_OP,
	MS_CONS_OUTPUT_WM_BIT =>
		MS_CONS_OUTPUT_WM_BIT,
	PS_CONSOLE_OUTPUT_C_BIT =>
		PS_CONSOLE_OUTPUT_C_BIT,
	MS_CONSOLE_OUTPUT_B_BIT =>
		MS_CONSOLE_OUTPUT_B_BIT,
	MS_CONSOLE_OUTPUT_A_BIT =>
		MS_CONSOLE_OUTPUT_A_BIT,
	MS_8_4_2_1_BIT =>
		MS_8_4_2_1_BIT,
	MS_CONS_FN_CONTROL =>
		MS_CONS_FN_CONTROL,
	PS_FUNCTION_CONTROL =>
		PS_FUNCTION_CONTROL,
	PS_CONSOLE_CARRIAGE_RETURN =>
		PS_CONSOLE_CARRIAGE_RETURN,
	MS_CONSOLE_CARRIAGE_RETURN =>
		MS_CONSOLE_CARRIAGE_RETURN,
	MS_CONSOLE_SPACE_FUNCTION =>
		MS_CONSOLE_SPACE_FUNCTION,
	PS_CONSOLE_SPACE_FUNCTION =>
		PS_CONSOLE_SPACE_FUNCTION
	);

Page_45_50_15_1: ENTITY ALD_45_50_15_1_END_OF_LINE_LATCH
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_KEYBOARD_UNLOCK =>
		PS_KEYBOARD_UNLOCK,
	MS_PROGRAM_RESET_4 =>
		MS_PROGRAM_RESET_4,
	PS_CONS_CYCLE_LATCH_SET =>
		PS_CONS_CYCLE_LATCH_SET,
	PS_CONS_PRTR_NOT_BUSY_SET =>
		PS_CONS_PRTR_NOT_BUSY_SET,
	PS_CONS_CYCLE_LATCH_RESET =>
		PS_CONS_CYCLE_LATCH_RESET,
	MV_CONS_PRINTER_LAST_COLUMN_SET =>
		MV_CONS_PRINTER_LAST_COLUMN_SET,
	PS_CONS_PRINTER_STROBE =>
		PS_CONS_PRINTER_STROBE,
	MS_CONS_PRINTER_END_OF_LINE =>
		MS_CONS_PRINTER_END_OF_LINE,
	PS_CONS_PRINTER_END_OF_LINE =>
		PS_CONS_PRINTER_END_OF_LINE,
	MS_CONS_PRINTER_LAST_COLUMN =>
		MS_CONS_PRINTER_LAST_COLUMN
	);

Page_45_50_16_1: ENTITY ALD_45_50_16_1_KEYBOARD_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MV_KEYBOARD_LOCK_MODE_STAR_NO =>
		MV_KEYBOARD_LOCK_MODE_STAR_NO,
	MS_ALTER_KEYBOARD_UNLOCK =>
		MS_ALTER_KEYBOARD_UNLOCK,
	MS_INQUIRY_KEYBOARD_UNLOCK =>
		MS_INQUIRY_KEYBOARD_UNLOCK,
	MS_ADDRESS_SET_UNLOCK =>
		MS_ADDRESS_SET_UNLOCK,
	MV_KEYBOARD_UNLOCK_MODE =>
		MV_KEYBOARD_UNLOCK_MODE,
	MS_CONS_BACK_SPACE_CONTROL =>
		MS_CONS_BACK_SPACE_CONTROL,
	MS_CONS_WM_CONTROL =>
		MS_CONS_WM_CONTROL,
	MS_CONS_FN_CONTROL =>
		MS_CONS_FN_CONTROL,
	PS_CONS_CLOCK_4_POS =>
		PS_CONS_CLOCK_4_POS,
	MS_ALTER_INQUIRY_UNLOCK =>
		MS_ALTER_INQUIRY_UNLOCK,
	MS_KEYBOARD_LOCK_SET =>
		MS_KEYBOARD_LOCK_SET,
	PS_ALTER_INQUIRY_UNLOCK =>
		PS_ALTER_INQUIRY_UNLOCK,
	MS_KEYBOARD_UNLOCK_SET =>
		MS_KEYBOARD_UNLOCK_SET,
	PS_KEYBOARD_UNLOCK =>
		PS_KEYBOARD_UNLOCK,
	MS_KEYBOARD_UNLOCK =>
		MS_KEYBOARD_UNLOCK,
	PS_PRTR_LOCKED_CND_PROCEED =>
		PS_PRTR_LOCKED_CND_PROCEED
	);


END;
