
Dashbaord2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000edac  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000758  0800ef5c  0800ef5c  0000ff5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f6b4  0800f6b4  00011088  2**0
                  CONTENTS
  4 .ARM          00000008  0800f6b4  0800f6b4  000106b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f6bc  0800f6bc  00011088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f6bc  0800f6bc  000106bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800f6c4  0800f6c4  000106c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0800f6cc  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002aa8  20000088  0800f754  00011088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002b30  0800f754  00011b30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002dc46  00000000  00000000  000110b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000579c  00000000  00000000  0003ecfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002448  00000000  00000000  000444a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c56  00000000  00000000  000468e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030a6a  00000000  00000000  0004853e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b815  00000000  00000000  00078fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012b4bf  00000000  00000000  000a47bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cfc7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a2a4  00000000  00000000  001cfcc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b5  00000000  00000000  001d9f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000088 	.word	0x20000088
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ef44 	.word	0x0800ef44

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	0800ef44 	.word	0x0800ef44

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b96a 	b.w	8000db8 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	460c      	mov	r4, r1
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d14e      	bne.n	8000ba6 <__udivmoddi4+0xaa>
 8000b08:	4694      	mov	ip, r2
 8000b0a:	458c      	cmp	ip, r1
 8000b0c:	4686      	mov	lr, r0
 8000b0e:	fab2 f282 	clz	r2, r2
 8000b12:	d962      	bls.n	8000bda <__udivmoddi4+0xde>
 8000b14:	b14a      	cbz	r2, 8000b2a <__udivmoddi4+0x2e>
 8000b16:	f1c2 0320 	rsb	r3, r2, #32
 8000b1a:	4091      	lsls	r1, r2
 8000b1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b24:	4319      	orrs	r1, r3
 8000b26:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2e:	fa1f f68c 	uxth.w	r6, ip
 8000b32:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b36:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b3a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b42:	fb04 f106 	mul.w	r1, r4, r6
 8000b46:	4299      	cmp	r1, r3
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x64>
 8000b4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b52:	f080 8112 	bcs.w	8000d7a <__udivmoddi4+0x27e>
 8000b56:	4299      	cmp	r1, r3
 8000b58:	f240 810f 	bls.w	8000d7a <__udivmoddi4+0x27e>
 8000b5c:	3c02      	subs	r4, #2
 8000b5e:	4463      	add	r3, ip
 8000b60:	1a59      	subs	r1, r3, r1
 8000b62:	fa1f f38e 	uxth.w	r3, lr
 8000b66:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b6a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b72:	fb00 f606 	mul.w	r6, r0, r6
 8000b76:	429e      	cmp	r6, r3
 8000b78:	d90a      	bls.n	8000b90 <__udivmoddi4+0x94>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b82:	f080 80fc 	bcs.w	8000d7e <__udivmoddi4+0x282>
 8000b86:	429e      	cmp	r6, r3
 8000b88:	f240 80f9 	bls.w	8000d7e <__udivmoddi4+0x282>
 8000b8c:	4463      	add	r3, ip
 8000b8e:	3802      	subs	r0, #2
 8000b90:	1b9b      	subs	r3, r3, r6
 8000b92:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa6>
 8000b9a:	40d3      	lsrs	r3, r2
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xba>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb4>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x150>
 8000bbe:	42a3      	cmp	r3, r4
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xcc>
 8000bc2:	4290      	cmp	r0, r2
 8000bc4:	f0c0 80f0 	bcc.w	8000da8 <__udivmoddi4+0x2ac>
 8000bc8:	1a86      	subs	r6, r0, r2
 8000bca:	eb64 0303 	sbc.w	r3, r4, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	2d00      	cmp	r5, #0
 8000bd2:	d0e6      	beq.n	8000ba2 <__udivmoddi4+0xa6>
 8000bd4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bd8:	e7e3      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	f040 8090 	bne.w	8000d00 <__udivmoddi4+0x204>
 8000be0:	eba1 040c 	sub.w	r4, r1, ip
 8000be4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be8:	fa1f f78c 	uxth.w	r7, ip
 8000bec:	2101      	movs	r1, #1
 8000bee:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bf6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bfa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bfe:	fb07 f006 	mul.w	r0, r7, r6
 8000c02:	4298      	cmp	r0, r3
 8000c04:	d908      	bls.n	8000c18 <__udivmoddi4+0x11c>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x11a>
 8000c10:	4298      	cmp	r0, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2b4>
 8000c16:	4626      	mov	r6, r4
 8000c18:	1a1c      	subs	r4, r3, r0
 8000c1a:	fa1f f38e 	uxth.w	r3, lr
 8000c1e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c22:	fb08 4410 	mls	r4, r8, r0, r4
 8000c26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c2a:	fb00 f707 	mul.w	r7, r0, r7
 8000c2e:	429f      	cmp	r7, r3
 8000c30:	d908      	bls.n	8000c44 <__udivmoddi4+0x148>
 8000c32:	eb1c 0303 	adds.w	r3, ip, r3
 8000c36:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x146>
 8000c3c:	429f      	cmp	r7, r3
 8000c3e:	f200 80b0 	bhi.w	8000da2 <__udivmoddi4+0x2a6>
 8000c42:	4620      	mov	r0, r4
 8000c44:	1bdb      	subs	r3, r3, r7
 8000c46:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x9c>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c5c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c60:	ea43 030c 	orr.w	r3, r3, ip
 8000c64:	40f4      	lsrs	r4, r6
 8000c66:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6a:	0c38      	lsrs	r0, r7, #16
 8000c6c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c70:	fbb4 fef0 	udiv	lr, r4, r0
 8000c74:	fa1f fc87 	uxth.w	ip, r7
 8000c78:	fb00 441e 	mls	r4, r0, lr, r4
 8000c7c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c80:	fb0e f90c 	mul.w	r9, lr, ip
 8000c84:	45a1      	cmp	r9, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d90a      	bls.n	8000ca2 <__udivmoddi4+0x1a6>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c92:	f080 8084 	bcs.w	8000d9e <__udivmoddi4+0x2a2>
 8000c96:	45a1      	cmp	r9, r4
 8000c98:	f240 8081 	bls.w	8000d9e <__udivmoddi4+0x2a2>
 8000c9c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ca0:	443c      	add	r4, r7
 8000ca2:	eba4 0409 	sub.w	r4, r4, r9
 8000ca6:	fa1f f983 	uxth.w	r9, r3
 8000caa:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cae:	fb00 4413 	mls	r4, r0, r3, r4
 8000cb2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cb6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cba:	45a4      	cmp	ip, r4
 8000cbc:	d907      	bls.n	8000cce <__udivmoddi4+0x1d2>
 8000cbe:	193c      	adds	r4, r7, r4
 8000cc0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cc4:	d267      	bcs.n	8000d96 <__udivmoddi4+0x29a>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d965      	bls.n	8000d96 <__udivmoddi4+0x29a>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cd2:	fba0 9302 	umull	r9, r3, r0, r2
 8000cd6:	eba4 040c 	sub.w	r4, r4, ip
 8000cda:	429c      	cmp	r4, r3
 8000cdc:	46ce      	mov	lr, r9
 8000cde:	469c      	mov	ip, r3
 8000ce0:	d351      	bcc.n	8000d86 <__udivmoddi4+0x28a>
 8000ce2:	d04e      	beq.n	8000d82 <__udivmoddi4+0x286>
 8000ce4:	b155      	cbz	r5, 8000cfc <__udivmoddi4+0x200>
 8000ce6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cea:	eb64 040c 	sbc.w	r4, r4, ip
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	40cb      	lsrs	r3, r1
 8000cf4:	431e      	orrs	r6, r3
 8000cf6:	40cc      	lsrs	r4, r1
 8000cf8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	e750      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000d00:	f1c2 0320 	rsb	r3, r2, #32
 8000d04:	fa20 f103 	lsr.w	r1, r0, r3
 8000d08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d0c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d10:	4094      	lsls	r4, r2
 8000d12:	430c      	orrs	r4, r1
 8000d14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d18:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d1c:	fa1f f78c 	uxth.w	r7, ip
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3110 	mls	r1, r8, r0, r3
 8000d28:	0c23      	lsrs	r3, r4, #16
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f107 	mul.w	r1, r0, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x24c>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d3e:	d22c      	bcs.n	8000d9a <__udivmoddi4+0x29e>
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d92a      	bls.n	8000d9a <__udivmoddi4+0x29e>
 8000d44:	3802      	subs	r0, #2
 8000d46:	4463      	add	r3, ip
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d50:	fb08 3311 	mls	r3, r8, r1, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb01 f307 	mul.w	r3, r1, r7
 8000d5c:	42a3      	cmp	r3, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x276>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d68:	d213      	bcs.n	8000d92 <__udivmoddi4+0x296>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d911      	bls.n	8000d92 <__udivmoddi4+0x296>
 8000d6e:	3902      	subs	r1, #2
 8000d70:	4464      	add	r4, ip
 8000d72:	1ae4      	subs	r4, r4, r3
 8000d74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d78:	e739      	b.n	8000bee <__udivmoddi4+0xf2>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	e6f0      	b.n	8000b60 <__udivmoddi4+0x64>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e706      	b.n	8000b90 <__udivmoddi4+0x94>
 8000d82:	45c8      	cmp	r8, r9
 8000d84:	d2ae      	bcs.n	8000ce4 <__udivmoddi4+0x1e8>
 8000d86:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d8a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d8e:	3801      	subs	r0, #1
 8000d90:	e7a8      	b.n	8000ce4 <__udivmoddi4+0x1e8>
 8000d92:	4631      	mov	r1, r6
 8000d94:	e7ed      	b.n	8000d72 <__udivmoddi4+0x276>
 8000d96:	4603      	mov	r3, r0
 8000d98:	e799      	b.n	8000cce <__udivmoddi4+0x1d2>
 8000d9a:	4630      	mov	r0, r6
 8000d9c:	e7d4      	b.n	8000d48 <__udivmoddi4+0x24c>
 8000d9e:	46d6      	mov	lr, sl
 8000da0:	e77f      	b.n	8000ca2 <__udivmoddi4+0x1a6>
 8000da2:	4463      	add	r3, ip
 8000da4:	3802      	subs	r0, #2
 8000da6:	e74d      	b.n	8000c44 <__udivmoddi4+0x148>
 8000da8:	4606      	mov	r6, r0
 8000daa:	4623      	mov	r3, r4
 8000dac:	4608      	mov	r0, r1
 8000dae:	e70f      	b.n	8000bd0 <__udivmoddi4+0xd4>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	4463      	add	r3, ip
 8000db4:	e730      	b.n	8000c18 <__udivmoddi4+0x11c>
 8000db6:	bf00      	nop

08000db8 <__aeabi_idiv0>:
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <_ZN14DashboardState5resetEv>:
#include "DashboardState.hpp"

void DashboardState::reset() {
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
    lightState = LIGHTS_NONE;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
    oldLightState = LIGHTS_NONE;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	709a      	strb	r2, [r3, #2]

    outputPortState = 0;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	70da      	strb	r2, [r3, #3]
    hornState = 0;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	711a      	strb	r2, [r3, #4]
    fanState = 0;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2200      	movs	r2, #0
 8000de0:	715a      	strb	r2, [r3, #5]
    headlightState = 0;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	719a      	strb	r2, [r3, #6]
    pttState = 0;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2200      	movs	r2, #0
 8000dec:	71da      	strb	r2, [r3, #7]
    displayState = 0;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2200      	movs	r2, #0
 8000df2:	721a      	strb	r2, [r3, #8]

    bmsStatus = 0;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2200      	movs	r2, #0
 8000df8:	741a      	strb	r2, [r3, #16]
    mcStatus = 0;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	745a      	strb	r2, [r3, #17]
    arrayContactorsStatus = 0;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2200      	movs	r2, #0
 8000e04:	749a      	strb	r2, [r3, #18]
    arrayPrechargeStatus = 0;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2200      	movs	r2, #0
 8000e0a:	74da      	strb	r2, [r3, #19]

    old_bmsStatus = 0;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	755a      	strb	r2, [r3, #21]
    old_mcStatus = 0;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2200      	movs	r2, #0
 8000e16:	759a      	strb	r2, [r3, #22]
    old_arrayContactorsStatus = 0;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	75da      	strb	r2, [r3, #23]
    old_arrayPrechargeStatus = 0;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	761a      	strb	r2, [r3, #24]

    uart_rx = 0;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	769a      	strb	r2, [r3, #26]
    old_uart_rx = 0;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	76da      	strb	r2, [r3, #27]
    updateRequested = 0;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	771a      	strb	r2, [r3, #28]
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <_ZN14DashboardState14updateFromUARTEv>:

// gets called only when something changes in the dashboard state
void DashboardState::updateFromUART() {
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]

    // uart data for lights (blinkers)
    if (uart_rx & BUTTON_HAZARD) {
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	7e9b      	ldrb	r3, [r3, #26]
 8000e4e:	f003 0304 	and.w	r3, r3, #4
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d003      	beq.n	8000e5e <_ZN14DashboardState14updateFromUARTEv+0x1c>
        lightState = LIGHTS_HAZARD;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2203      	movs	r2, #3
 8000e5a:	701a      	strb	r2, [r3, #0]
 8000e5c:	e015      	b.n	8000e8a <_ZN14DashboardState14updateFromUARTEv+0x48>
    }
    else if (uart_rx & BUTTON_LEFT_TURN) {
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	7e9b      	ldrb	r3, [r3, #26]
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d003      	beq.n	8000e72 <_ZN14DashboardState14updateFromUARTEv+0x30>
        lightState = LIGHTS_LEFT;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]
 8000e70:	e00b      	b.n	8000e8a <_ZN14DashboardState14updateFromUARTEv+0x48>
    }
    else if (uart_rx & BUTTON_RIGHT_TURN) {
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	7e9b      	ldrb	r3, [r3, #26]
 8000e76:	b25b      	sxtb	r3, r3
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	da03      	bge.n	8000e84 <_ZN14DashboardState14updateFromUARTEv+0x42>
        lightState = LIGHTS_RIGHT;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2202      	movs	r2, #2
 8000e80:	701a      	strb	r2, [r3, #0]
 8000e82:	e002      	b.n	8000e8a <_ZN14DashboardState14updateFromUARTEv+0x48>
    }
    else {
        lightState = LIGHTS_NONE;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2200      	movs	r2, #0
 8000e88:	701a      	strb	r2, [r3, #0]
    }

    // if the light state has changed, reset the blink time and update the output port state
    if (oldLightState != lightState) {
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	789a      	ldrb	r2, [r3, #2]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d041      	beq.n	8000f1a <_ZN14DashboardState14updateFromUARTEv+0xd8>
        lastBlinkTime = HAL_GetTick(); // reset blink time if light state changes
 8000e96:	f003 f991 	bl	80041bc <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	60da      	str	r2, [r3, #12]
        oldLightState = lightState;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	781a      	ldrb	r2, [r3, #0]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	709a      	strb	r2, [r3, #2]
        if (lightState == LIGHTS_HAZARD) {
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b03      	cmp	r3, #3
 8000eae:	d107      	bne.n	8000ec0 <_ZN14DashboardState14updateFromUARTEv+0x7e>
            outputPortState |= (OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	78db      	ldrb	r3, [r3, #3]
 8000eb4:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	70da      	strb	r2, [r3, #3]
 8000ebe:	e02c      	b.n	8000f1a <_ZN14DashboardState14updateFromUARTEv+0xd8>
        }
        else if (lightState == LIGHTS_LEFT) {
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d10e      	bne.n	8000ee6 <_ZN14DashboardState14updateFromUARTEv+0xa4>
            outputPortState |= OUTPUT_FL_LIGHT_CTRL;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	78db      	ldrb	r3, [r3, #3]
 8000ecc:	f043 0320 	orr.w	r3, r3, #32
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	70da      	strb	r2, [r3, #3]
            outputPortState &= ~OUTPUT_FR_LIGHT_CTRL;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	78db      	ldrb	r3, [r3, #3]
 8000eda:	f023 0310 	bic.w	r3, r3, #16
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	70da      	strb	r2, [r3, #3]
 8000ee4:	e019      	b.n	8000f1a <_ZN14DashboardState14updateFromUARTEv+0xd8>
        }
        else if (lightState == LIGHTS_RIGHT) {
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d10e      	bne.n	8000f0c <_ZN14DashboardState14updateFromUARTEv+0xca>
            outputPortState |= OUTPUT_FR_LIGHT_CTRL;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	78db      	ldrb	r3, [r3, #3]
 8000ef2:	f043 0310 	orr.w	r3, r3, #16
 8000ef6:	b2da      	uxtb	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	70da      	strb	r2, [r3, #3]
            outputPortState &= ~OUTPUT_FL_LIGHT_CTRL;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	78db      	ldrb	r3, [r3, #3]
 8000f00:	f023 0320 	bic.w	r3, r3, #32
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	70da      	strb	r2, [r3, #3]
 8000f0a:	e006      	b.n	8000f1a <_ZN14DashboardState14updateFromUARTEv+0xd8>
        }
        else {
            outputPortState &= ~(OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	78db      	ldrb	r3, [r3, #3]
 8000f10:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	70da      	strb	r2, [r3, #3]
        }
    }

    // if headlight should be on  
    if (uart_rx & BUTTON_HEADLIGHTS) {
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	7e9b      	ldrb	r3, [r3, #26]
 8000f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d00a      	beq.n	8000f3c <_ZN14DashboardState14updateFromUARTEv+0xfa>
        outputPortState |= (OUTPUT_R_HEAD_CTRL | OUTPUT_L_HEAD_CTRL);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	78db      	ldrb	r3, [r3, #3]
 8000f2a:	f043 030c 	orr.w	r3, r3, #12
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	70da      	strb	r2, [r3, #3]
        headlightState = 1;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2201      	movs	r2, #1
 8000f38:	719a      	strb	r2, [r3, #6]
 8000f3a:	e009      	b.n	8000f50 <_ZN14DashboardState14updateFromUARTEv+0x10e>
    }
    else  {
        outputPortState &= ~(OUTPUT_R_HEAD_CTRL | OUTPUT_L_HEAD_CTRL);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	78db      	ldrb	r3, [r3, #3]
 8000f40:	f023 030c 	bic.w	r3, r3, #12
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	70da      	strb	r2, [r3, #3]
        headlightState = 0;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	719a      	strb	r2, [r3, #6]
    }

    // if horn should be on
    if (uart_rx & BUTTON_HORN) {
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	7e9b      	ldrb	r3, [r3, #26]
 8000f54:	f003 0320 	and.w	r3, r3, #32
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d00a      	beq.n	8000f72 <_ZN14DashboardState14updateFromUARTEv+0x130>
        outputPortState |= OUTPUT_HORN_CTRL;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	78db      	ldrb	r3, [r3, #3]
 8000f60:	f043 0302 	orr.w	r3, r3, #2
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	70da      	strb	r2, [r3, #3]
        hornState = 1;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	711a      	strb	r2, [r3, #4]
 8000f70:	e009      	b.n	8000f86 <_ZN14DashboardState14updateFromUARTEv+0x144>
    }
    else {
        outputPortState &= ~OUTPUT_HORN_CTRL;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	78db      	ldrb	r3, [r3, #3]
 8000f76:	f023 0302 	bic.w	r3, r3, #2
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	70da      	strb	r2, [r3, #3]
        hornState = 0;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	711a      	strb	r2, [r3, #4]
    }

    // if fan should be on
    if (uart_rx & BUTTON_FAN) {
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	7e9b      	ldrb	r3, [r3, #26]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d00a      	beq.n	8000fa8 <_ZN14DashboardState14updateFromUARTEv+0x166>
        outputPortState |= OUTPUT_FAN_CTRL;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	78db      	ldrb	r3, [r3, #3]
 8000f96:	f043 0301 	orr.w	r3, r3, #1
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	70da      	strb	r2, [r3, #3]
        fanState = 1;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	715a      	strb	r2, [r3, #5]
 8000fa6:	e009      	b.n	8000fbc <_ZN14DashboardState14updateFromUARTEv+0x17a>
    }
    else {
        outputPortState &= ~OUTPUT_FAN_CTRL;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	78db      	ldrb	r3, [r3, #3]
 8000fac:	f023 0301 	bic.w	r3, r3, #1
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	70da      	strb	r2, [r3, #3]
        fanState = 0;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2200      	movs	r2, #0
 8000fba:	715a      	strb	r2, [r3, #5]
    }

    // if PTT should be on
    if (uart_rx & BUTTON_PTT) {
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	7e9b      	ldrb	r3, [r3, #26]
 8000fc0:	f003 0310 	and.w	r3, r3, #16
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d003      	beq.n	8000fd0 <_ZN14DashboardState14updateFromUARTEv+0x18e>
        pttState = 1;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2201      	movs	r2, #1
 8000fcc:	71da      	strb	r2, [r3, #7]
 8000fce:	e002      	b.n	8000fd6 <_ZN14DashboardState14updateFromUARTEv+0x194>
    }
    else {
        pttState = 0;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	71da      	strb	r2, [r3, #7]
    }

    // TODO: do something with displayState cause this isn't setup to go anywhere
    if (uart_rx & BUTTON_DISPLAY) {
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	7e9b      	ldrb	r3, [r3, #26]
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d003      	beq.n	8000fea <_ZN14DashboardState14updateFromUARTEv+0x1a8>
        displayState = 1;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	721a      	strb	r2, [r3, #8]
    }
    else {
        displayState = 0;
    }

}
 8000fe8:	e002      	b.n	8000ff0 <_ZN14DashboardState14updateFromUARTEv+0x1ae>
        displayState = 0;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	721a      	strb	r2, [r3, #8]
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <_ZN14DashboardState11writeToPortER12TCAL9538RSVR>:

HAL_StatusTypeDef DashboardState::writeToPort(TCAL9538RSVR &U7) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
	uint8_t inverted = ~outputPortState;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	78db      	ldrb	r3, [r3, #3]
 8001006:	43db      	mvns	r3, r3
 8001008:	b2db      	uxtb	r3, r3
 800100a:	73fb      	strb	r3, [r7, #15]
    return TCAL9538RSVR_SetOutput(&U7, &inverted); // write to output port
 800100c:	f107 030f 	add.w	r3, r7, #15
 8001010:	4619      	mov	r1, r3
 8001012:	6838      	ldr	r0, [r7, #0]
 8001014:	f003 f833 	bl	800407e <TCAL9538RSVR_SetOutput>
 8001018:	4603      	mov	r3, r0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <_ZN14DashboardState11blinkLightsEv>:

void DashboardState::blinkLights() {
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    switch (lightState) {
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b03      	cmp	r3, #3
 8001032:	d82b      	bhi.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
 8001034:	a201      	add	r2, pc, #4	@ (adr r2, 800103c <_ZN14DashboardState11blinkLightsEv+0x18>)
 8001036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800103a:	bf00      	nop
 800103c:	0800107d 	.word	0x0800107d
 8001040:	0800105d 	.word	0x0800105d
 8001044:	0800106d 	.word	0x0800106d
 8001048:	0800104d 	.word	0x0800104d
        case LIGHTS_HAZARD:
            outputPortState ^= (OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	78db      	ldrb	r3, [r3, #3]
 8001050:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8001054:	b2da      	uxtb	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	70da      	strb	r2, [r3, #3]
            break;
 800105a:	e017      	b.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
        case LIGHTS_LEFT:
            outputPortState ^= OUTPUT_FL_LIGHT_CTRL;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	78db      	ldrb	r3, [r3, #3]
 8001060:	f083 0320 	eor.w	r3, r3, #32
 8001064:	b2da      	uxtb	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	70da      	strb	r2, [r3, #3]
            break;
 800106a:	e00f      	b.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
        case LIGHTS_RIGHT:
            outputPortState ^= OUTPUT_FR_LIGHT_CTRL;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	78db      	ldrb	r3, [r3, #3]
 8001070:	f083 0310 	eor.w	r3, r3, #16
 8001074:	b2da      	uxtb	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	70da      	strb	r2, [r3, #3]
            break;
 800107a:	e007      	b.n	800108c <_ZN14DashboardState11blinkLightsEv+0x68>
        case LIGHTS_NONE:
            outputPortState &= ~(OUTPUT_FL_LIGHT_CTRL | OUTPUT_FR_LIGHT_CTRL);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	78db      	ldrb	r3, [r3, #3]
 8001080:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001084:	b2da      	uxtb	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	70da      	strb	r2, [r3, #3]
            break;
 800108a:	bf00      	nop
    }
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <_ZN14DashboardState18getSuppBattVoltageEv>:

float DashboardState::getSuppBattVoltage() {
 8001098:	b480      	push	{r7}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
    // convert to votls from mV
    uint16_t voltage = (supp_batt_voltage_msb << 8) | supp_batt_voltage_lsb;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	7f9b      	ldrb	r3, [r3, #30]
 80010a4:	021b      	lsls	r3, r3, #8
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7f5b      	ldrb	r3, [r3, #29]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	81fb      	strh	r3, [r7, #14]
    return (float)voltage / 1000.0f;
 80010b4:	89fb      	ldrh	r3, [r7, #14]
 80010b6:	ee07 3a90 	vmov	s15, r3
 80010ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010be:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80010d8 <_ZN14DashboardState18getSuppBattVoltageEv+0x40>
 80010c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80010c6:	eef0 7a66 	vmov.f32	s15, s13
}
 80010ca:	eeb0 0a67 	vmov.f32	s0, s15
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	447a0000 	.word	0x447a0000

080010dc <_ZN14DashboardState13getMotorPowerEv>:

float DashboardState::getMotorPower() {
 80010dc:	b480      	push	{r7}
 80010de:	b087      	sub	sp, #28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    // P = V * I
    uint16_t temp;

    // voltage (encoded in 0.5V)
    temp = (motor_voltage_msb << 8) | motor_voltage_lsb;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80010ea:	021b      	lsls	r3, r3, #8
 80010ec:	b21a      	sxth	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80010f4:	b21b      	sxth	r3, r3
 80010f6:	4313      	orrs	r3, r2
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	827b      	strh	r3, [r7, #18]
    float voltage = (float)temp / 2.0f;
 80010fc:	8a7b      	ldrh	r3, [r7, #18]
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001106:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800110a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800110e:	edc7 7a03 	vstr	s15, [r7, #12]

    // current (encoded in 1A)
    temp = (motor_current_msb << 8) | motor_current_lsb;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001118:	021b      	lsls	r3, r3, #8
 800111a:	b21a      	sxth	r2, r3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001122:	b21b      	sxth	r3, r3
 8001124:	4313      	orrs	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	827b      	strh	r3, [r7, #18]
    float current = (float)temp;
 800112a:	8a7b      	ldrh	r3, [r7, #18]
 800112c:	ee07 3a90 	vmov	s15, r3
 8001130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001134:	edc7 7a05 	vstr	s15, [r7, #20]

    if (!motor_current_direction) {
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800113e:	2b00      	cmp	r3, #0
 8001140:	d105      	bne.n	800114e <_ZN14DashboardState13getMotorPowerEv+0x72>
        current *= -1.0f;
 8001142:	edd7 7a05 	vldr	s15, [r7, #20]
 8001146:	eef1 7a67 	vneg.f32	s15, s15
 800114a:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    return voltage * current;
 800114e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001152:	edd7 7a05 	vldr	s15, [r7, #20]
 8001156:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800115a:	eeb0 0a67 	vmov.f32	s0, s15
 800115e:	371c      	adds	r7, #28
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <_ZN14DashboardState11getCarSpeedEv>:

float DashboardState::getCarSpeed() {
 8001168:	b580      	push	{r7, lr}
 800116a:	b08a      	sub	sp, #40	@ 0x28
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
    uint32_t motor_rpm = ((uint32_t)motor_rpm_msb << 8) | motor_rpm_lsb;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001176:	021b      	lsls	r3, r3, #8
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	7fd2      	ldrb	r2, [r2, #31]
 800117c:	4313      	orrs	r3, r2
 800117e:	627b      	str	r3, [r7, #36]	@ 0x24
    // convert to m/s from rpm
    double inches_per_sec = (motor_rpm * WHEEL_CIRCUMFERENCE_IN) / 60;
 8001180:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001182:	f7ff f9c7 	bl	8000514 <__aeabi_ui2d>
 8001186:	a31f      	add	r3, pc, #124	@ (adr r3, 8001204 <_ZN14DashboardState11getCarSpeedEv+0x9c>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	f7ff fa3c 	bl	8000608 <__aeabi_dmul>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4610      	mov	r0, r2
 8001196:	4619      	mov	r1, r3
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <_ZN14DashboardState11getCarSpeedEv+0x98>)
 800119e:	f7ff fb5d 	bl	800085c <__aeabi_ddiv>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double miles_per_sec = inches_per_sec / 63360; // 1 mile = 63360 inches
 80011aa:	a311      	add	r3, pc, #68	@ (adr r3, 80011f0 <_ZN14DashboardState11getCarSpeedEv+0x88>)
 80011ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011b4:	f7ff fb52 	bl	800085c <__aeabi_ddiv>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    float miles_per_hour = (miles_per_sec * 3600); // 1 hour = 3600 seconds
 80011c0:	a30d      	add	r3, pc, #52	@ (adr r3, 80011f8 <_ZN14DashboardState11getCarSpeedEv+0x90>)
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80011ca:	f7ff fa1d 	bl	8000608 <__aeabi_dmul>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4610      	mov	r0, r2
 80011d4:	4619      	mov	r1, r3
 80011d6:	f7ff fc29 	bl	8000a2c <__aeabi_d2f>
 80011da:	4603      	mov	r3, r0
 80011dc:	60fb      	str	r3, [r7, #12]
    return miles_per_hour;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	ee07 3a90 	vmov	s15, r3
}
 80011e4:	eeb0 0a67 	vmov.f32	s0, s15
 80011e8:	3728      	adds	r7, #40	@ 0x28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	00000000 	.word	0x00000000
 80011f4:	40eef000 	.word	0x40eef000
 80011f8:	00000000 	.word	0x00000000
 80011fc:	40ac2000 	.word	0x40ac2000
 8001200:	404e0000 	.word	0x404e0000
 8001204:	147ae148 	.word	0x147ae148
 8001208:	405147ae 	.word	0x405147ae

0800120c <CPP_UserSetup>:
ILI9341 screen(320, 240);

uint16_t speed;
bool new_val;

void CPP_UserSetup(void) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af02      	add	r7, sp, #8
    // Make sure that timer priorities are configured correctly
    HAL_Delay(10);
 8001212:	200a      	movs	r0, #10
 8001214:	f002 ffde 	bl	80041d4 <HAL_Delay>

	dashboardState.reset(); // reset dashboard state
 8001218:	4831      	ldr	r0, [pc, #196]	@ (80012e0 <CPP_UserSetup+0xd4>)
 800121a:	f7ff fdcf 	bl	8000dbc <_ZN14DashboardState5resetEv>

    dma_flag = 0;
 800121e:	4b31      	ldr	r3, [pc, #196]	@ (80012e4 <CPP_UserSetup+0xd8>)
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
    cc_enable = 0;
 8001224:	4b30      	ldr	r3, [pc, #192]	@ (80012e8 <CPP_UserSetup+0xdc>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]

	// -------------------------
	// CAN INIT
	// -------------------------
	Init_CAN_Filter1(hcan1); // set up CAN filter for CAN1
 800122a:	4830      	ldr	r0, [pc, #192]	@ (80012ec <CPP_UserSetup+0xe0>)
 800122c:	f000 fd62 	bl	8001cf4 <_Z16Init_CAN_Filter1R17CAN_HandleTypeDef>
	HAL_CAN_Start(&hcan1); // start CAN1
 8001230:	482e      	ldr	r0, [pc, #184]	@ (80012ec <CPP_UserSetup+0xe0>)
 8001232:	f004 fda3 	bl	8005d7c <HAL_CAN_Start>
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001236:	2102      	movs	r1, #2
 8001238:	482c      	ldr	r0, [pc, #176]	@ (80012ec <CPP_UserSetup+0xe0>)
 800123a:	f005 f80a 	bl	8006252 <HAL_CAN_ActivateNotification>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	bf14      	ite	ne
 8001244:	2301      	movne	r3, #1
 8001246:	2300      	moveq	r3, #0
 8001248:	b2db      	uxtb	r3, r3
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <CPP_UserSetup+0x46>
	{
		Error_Handler();
 800124e:	f001 fae7 	bl	8002820 <Error_Handler>

	// -------------------------
	// GPIO EXPANDERS INIT
	// -------------------------

    if (TCAL9538RSVR_INIT(&U5, &hi2c4, 0b10, 0xFF, 0x00) != HAL_OK) { Error_Handler(); } // inputs
 8001252:	2300      	movs	r3, #0
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	23ff      	movs	r3, #255	@ 0xff
 8001258:	2202      	movs	r2, #2
 800125a:	4925      	ldr	r1, [pc, #148]	@ (80012f0 <CPP_UserSetup+0xe4>)
 800125c:	4825      	ldr	r0, [pc, #148]	@ (80012f4 <CPP_UserSetup+0xe8>)
 800125e:	f002 fe51 	bl	8003f04 <TCAL9538RSVR_INIT>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	bf14      	ite	ne
 8001268:	2301      	movne	r3, #1
 800126a:	2300      	moveq	r3, #0
 800126c:	b2db      	uxtb	r3, r3
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <CPP_UserSetup+0x6a>
 8001272:	f001 fad5 	bl	8002820 <Error_Handler>
    //if (TCAL9538RSVR_INIT(&U16, &hi2c4, 0b01, 0b00111111, 0b11000000) != HAL_OK) { Error_Handler(); }
    if (TCAL9538RSVR_INIT(&U7, &hi2c4, 0x00, 0b00000000, 0b00000000) != HAL_OK) { Error_Handler(); } // output
 8001276:	2300      	movs	r3, #0
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	2300      	movs	r3, #0
 800127c:	2200      	movs	r2, #0
 800127e:	491c      	ldr	r1, [pc, #112]	@ (80012f0 <CPP_UserSetup+0xe4>)
 8001280:	481d      	ldr	r0, [pc, #116]	@ (80012f8 <CPP_UserSetup+0xec>)
 8001282:	f002 fe3f 	bl	8003f04 <TCAL9538RSVR_INIT>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	bf14      	ite	ne
 800128c:	2301      	movne	r3, #1
 800128e:	2300      	moveq	r3, #0
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <CPP_UserSetup+0x8e>
 8001296:	f001 fac3 	bl	8002820 <Error_Handler>

    // set outputs to low to start
	if (dashboardState.writeToPort(U7) != HAL_OK) { Error_Handler(); }
 800129a:	4917      	ldr	r1, [pc, #92]	@ (80012f8 <CPP_UserSetup+0xec>)
 800129c:	4810      	ldr	r0, [pc, #64]	@ (80012e0 <CPP_UserSetup+0xd4>)
 800129e:	f7ff feab 	bl	8000ff8 <_ZN14DashboardState11writeToPortER12TCAL9538RSVR>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	bf14      	ite	ne
 80012a8:	2301      	movne	r3, #1
 80012aa:	2300      	moveq	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <CPP_UserSetup+0xaa>
 80012b2:	f001 fab5 	bl	8002820 <Error_Handler>

	// Set up UART4 for receiving data from the steering wheel
	HAL_UART_Receive_IT(&huart4, &dashboardState.uart_rx, 1); // enable uart interrupt
 80012b6:	2201      	movs	r2, #1
 80012b8:	4910      	ldr	r1, [pc, #64]	@ (80012fc <CPP_UserSetup+0xf0>)
 80012ba:	4811      	ldr	r0, [pc, #68]	@ (8001300 <CPP_UserSetup+0xf4>)
 80012bc:	f008 feaa 	bl	800a014 <HAL_UART_Receive_IT>

	// -------------------------
	// SCREEN INIT 
	// -------------------------
	
    screen.Init();
 80012c0:	4810      	ldr	r0, [pc, #64]	@ (8001304 <CPP_UserSetup+0xf8>)
 80012c2:	f001 ff79 	bl	80031b8 <_ZN7ILI93414InitEv>
    screen.SetRotation(3);
 80012c6:	2103      	movs	r1, #3
 80012c8:	480e      	ldr	r0, [pc, #56]	@ (8001304 <CPP_UserSetup+0xf8>)
 80012ca:	f002 faff 	bl	80038cc <_ZN7ILI934111SetRotationEh>
    screen.ClearScreen(RGB565_WHITE);
 80012ce:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80012d2:	480c      	ldr	r0, [pc, #48]	@ (8001304 <CPP_UserSetup+0xf8>)
 80012d4:	f002 fa2f 	bl	8003736 <_ZN7ILI934111ClearScreenEt>
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000000 	.word	0x20000000
 80012e4:	200000d0 	.word	0x200000d0
 80012e8:	200000d1 	.word	0x200000d1
 80012ec:	200001fc 	.word	0x200001fc
 80012f0:	2000024c 	.word	0x2000024c
 80012f4:	200000a4 	.word	0x200000a4
 80012f8:	200000b4 	.word	0x200000b4
 80012fc:	2000001a 	.word	0x2000001a
 8001300:	20000398 	.word	0x20000398
 8001304:	200000d4 	.word	0x200000d4

08001308 <_Z11StartTask01Pv>:


void StartTask01(void *argument)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08c      	sub	sp, #48	@ 0x30
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	2300      	movs	r3, #0
 8001316:	613b      	str	r3, [r7, #16]
	uint32_t TxMailbox = { 0 };
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]

	TxHeader.IDE = CAN_ID_EXT;
 800131c:	2304      	movs	r3, #4
 800131e:	61fb      	str	r3, [r7, #28]
	TxHeader.ExtId = CAN_ID_MITSUBA_MOTOR_REQUEST;
 8001320:	4b17      	ldr	r3, [pc, #92]	@ (8001380 <_Z11StartTask01Pv+0x78>)
 8001322:	61bb      	str	r3, [r7, #24]
	TxHeader.RTR = CAN_RTR_DATA;
 8001324:	2300      	movs	r3, #0
 8001326:	623b      	str	r3, [r7, #32]
	TxHeader.DLC = 1;
 8001328:	2301      	movs	r3, #1
 800132a:	627b      	str	r3, [r7, #36]	@ 0x24
	TxData[0] = 1; // bit 0 = request for frame 0
 800132c:	2301      	movs	r3, #1
 800132e:	733b      	strb	r3, [r7, #12]

  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, OK_LED_Pin);
 8001330:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001334:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001338:	f005 fee2 	bl	8007100 <HAL_GPIO_TogglePin>
	// also send can message to request frame 0 from mitsuba motor

	while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 800133c:	bf00      	nop
 800133e:	4811      	ldr	r0, [pc, #68]	@ (8001384 <_Z11StartTask01Pv+0x7c>)
 8001340:	f004 fe30 	bl	8005fa4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	bf0c      	ite	eq
 800134a:	2301      	moveq	r3, #1
 800134c:	2300      	movne	r3, #0
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b00      	cmp	r3, #0
 8001352:	d1f4      	bne.n	800133e <_Z11StartTask01Pv+0x36>
	HAL_StatusTypeDef status;
	status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8001354:	f107 0308 	add.w	r3, r7, #8
 8001358:	f107 020c 	add.w	r2, r7, #12
 800135c:	f107 0114 	add.w	r1, r7, #20
 8001360:	4808      	ldr	r0, [pc, #32]	@ (8001384 <_Z11StartTask01Pv+0x7c>)
 8001362:	f004 fd4f 	bl	8005e04 <HAL_CAN_AddTxMessage>
 8001366:	4603      	mov	r3, r0
 8001368:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (status == HAL_ERROR)
 800136c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001370:	2b01      	cmp	r3, #1
 8001372:	d101      	bne.n	8001378 <_Z11StartTask01Pv+0x70>
	{
		Error_Handler();
 8001374:	f001 fa54 	bl	8002820 <Error_Handler>
	}

    osDelay(250);
 8001378:	20fa      	movs	r0, #250	@ 0xfa
 800137a:	f00a fa7d 	bl	800b878 <osDelay>
  }
 800137e:	e7d7      	b.n	8001330 <_Z11StartTask01Pv+0x28>
 8001380:	08f89540 	.word	0x08f89540
 8001384:	200001fc 	.word	0x200001fc

08001388 <_Z11StartTask02Pv>:
  /* USER CODE END 5 */
}

void StartTask02(void *argument)
{
 8001388:	b5b0      	push	{r4, r5, r7, lr}
 800138a:	b092      	sub	sp, #72	@ 0x48
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */

	uint16_t adc_var_avg = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	int HAL_CAN_BUSY = 0;
 8001396:	2300      	movs	r3, #0
 8001398:	643b      	str	r3, [r7, #64]	@ 0x40
	uint64_t messages_sent = 0;
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	f04f 0300 	mov.w	r3, #0
 80013a2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	static uint8_t update_cc = 0;

	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 80013a6:	2300      	movs	r3, #0
 80013a8:	613b      	str	r3, [r7, #16]
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
	uint32_t TxMailbox = { 0 };
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]

	TxHeader.IDE = CAN_ID_STD; // Standard ID (not extended)
 80013b2:	2300      	movs	r3, #0
 80013b4:	623b      	str	r3, [r7, #32]
	TxHeader.StdId = 0x0; // 11 bit Identifier
 80013b6:	2300      	movs	r3, #0
 80013b8:	61bb      	str	r3, [r7, #24]
	TxHeader.RTR = CAN_RTR_DATA; // Std RTR Data frame
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
	TxHeader.DLC = 8; // 8 bytes being transmitted
 80013be:	2308      	movs	r3, #8
 80013c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	TxData[0] = 1;
 80013c2:	2301      	movs	r3, #1
 80013c4:	743b      	strb	r3, [r7, #16]
	uint8_t adc_data[2];



  	  // Transmit over CAN
  	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 80013c6:	f107 030c 	add.w	r3, r7, #12
 80013ca:	f107 0210 	add.w	r2, r7, #16
 80013ce:	f107 0118 	add.w	r1, r7, #24
 80013d2:	4848      	ldr	r0, [pc, #288]	@ (80014f4 <_Z11StartTask02Pv+0x16c>)
 80013d4:	f004 fd16 	bl	8005e04 <HAL_CAN_AddTxMessage>


  for (;;)
  {

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 80013d8:	220a      	movs	r2, #10
 80013da:	4947      	ldr	r1, [pc, #284]	@ (80014f8 <_Z11StartTask02Pv+0x170>)
 80013dc:	4847      	ldr	r0, [pc, #284]	@ (80014fc <_Z11StartTask02Pv+0x174>)
 80013de:	f003 faa7 	bl	8004930 <HAL_ADC_Start_DMA>
	// Start ADC with DMA
	while (!(dma_flag));
 80013e2:	bf00      	nop
 80013e4:	4b46      	ldr	r3, [pc, #280]	@ (8001500 <_Z11StartTask02Pv+0x178>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	bf0c      	ite	eq
 80013ee:	2301      	moveq	r3, #1
 80013f0:	2300      	movne	r3, #0
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1f5      	bne.n	80013e4 <_Z11StartTask02Pv+0x5c>

	// Stop ADC with DMA
	HAL_ADC_Stop_DMA(&hadc1);
 80013f8:	4840      	ldr	r0, [pc, #256]	@ (80014fc <_Z11StartTask02Pv+0x174>)
 80013fa:	f003 fb55 	bl	8004aa8 <HAL_ADC_Stop_DMA>
	dma_flag = 0;
 80013fe:	4b40      	ldr	r3, [pc, #256]	@ (8001500 <_Z11StartTask02Pv+0x178>)
 8001400:	2200      	movs	r2, #0
 8001402:	701a      	strb	r2, [r3, #0]
	adc_var_avg = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	// Copy ADC buffer and compute average
	for (int i = 0; i < ADC_BUF_LEN; i++)
 800140a:	2300      	movs	r3, #0
 800140c:	637b      	str	r3, [r7, #52]	@ 0x34
 800140e:	e00b      	b.n	8001428 <_Z11StartTask02Pv+0xa0>
	{
		adc_var_avg += adc_buf[i];
 8001410:	4a39      	ldr	r2, [pc, #228]	@ (80014f8 <_Z11StartTask02Pv+0x170>)
 8001412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001414:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001418:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800141c:	4413      	add	r3, r2
 800141e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	for (int i = 0; i < ADC_BUF_LEN; i++)
 8001422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001424:	3301      	adds	r3, #1
 8001426:	637b      	str	r3, [r7, #52]	@ 0x34
 8001428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800142a:	2b09      	cmp	r3, #9
 800142c:	ddf0      	ble.n	8001410 <_Z11StartTask02Pv+0x88>
	}
	adc_var_avg /= ADC_BUF_LEN;
 800142e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001432:	4a34      	ldr	r2, [pc, #208]	@ (8001504 <_Z11StartTask02Pv+0x17c>)
 8001434:	fba2 2303 	umull	r2, r3, r2, r3
 8001438:	08db      	lsrs	r3, r3, #3
 800143a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46


	adc_data[0] = adc_var_avg & 0xFF;
 800143e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001442:	b2db      	uxtb	r3, r3
 8001444:	723b      	strb	r3, [r7, #8]
	adc_data[1] = (adc_var_avg >> 8) & 0x0F;
 8001446:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800144a:	0a1b      	lsrs	r3, r3, #8
 800144c:	b29b      	uxth	r3, r3
 800144e:	b2db      	uxtb	r3, r3
 8001450:	f003 030f 	and.w	r3, r3, #15
 8001454:	b2db      	uxtb	r3, r3
 8001456:	727b      	strb	r3, [r7, #9]

	if (cc_enable)
 8001458:	4b2b      	ldr	r3, [pc, #172]	@ (8001508 <_Z11StartTask02Pv+0x180>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00b      	beq.n	8001478 <_Z11StartTask02Pv+0xf0>
	{
		if (update_cc)
 8001460:	4b2a      	ldr	r3, [pc, #168]	@ (800150c <_Z11StartTask02Pv+0x184>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d00e      	beq.n	8001486 <_Z11StartTask02Pv+0xfe>
		{
			TxData[5] = adc_data[0];
 8001468:	7a3b      	ldrb	r3, [r7, #8]
 800146a:	757b      	strb	r3, [r7, #21]
			TxData[6] = adc_data[1];
 800146c:	7a7b      	ldrb	r3, [r7, #9]
 800146e:	75bb      	strb	r3, [r7, #22]
			update_cc = 0;
 8001470:	4b26      	ldr	r3, [pc, #152]	@ (800150c <_Z11StartTask02Pv+0x184>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
 8001476:	e006      	b.n	8001486 <_Z11StartTask02Pv+0xfe>
		}
	}
	else
	{
		TxData[5] = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	757b      	strb	r3, [r7, #21]
		TxData[6] = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	75bb      	strb	r3, [r7, #22]
		update_cc = 1;
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <_Z11StartTask02Pv+0x184>)
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
	}


	TxData[0] = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	743b      	strb	r3, [r7, #16]
	TxData[1] = adc_data[0];
 800148a:	7a3b      	ldrb	r3, [r7, #8]
 800148c:	747b      	strb	r3, [r7, #17]
	TxData[2] = adc_data[1];
 800148e:	7a7b      	ldrb	r3, [r7, #9]
 8001490:	74bb      	strb	r3, [r7, #18]
	//Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
    // Wait until the ADC DMA completes
	  // Send CAN messages
	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 8001492:	bf00      	nop
 8001494:	4817      	ldr	r0, [pc, #92]	@ (80014f4 <_Z11StartTask02Pv+0x16c>)
 8001496:	f004 fd85 	bl	8005fa4 <HAL_CAN_GetTxMailboxesFreeLevel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	bf0c      	ite	eq
 80014a0:	2301      	moveq	r3, #1
 80014a2:	2300      	movne	r3, #0
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d1f4      	bne.n	8001494 <_Z11StartTask02Pv+0x10c>
	  HAL_StatusTypeDef status;
	  status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 80014aa:	f107 030c 	add.w	r3, r7, #12
 80014ae:	f107 0210 	add.w	r2, r7, #16
 80014b2:	f107 0118 	add.w	r1, r7, #24
 80014b6:	480f      	ldr	r0, [pc, #60]	@ (80014f4 <_Z11StartTask02Pv+0x16c>)
 80014b8:	f004 fca4 	bl	8005e04 <HAL_CAN_AddTxMessage>
 80014bc:	4603      	mov	r3, r0
 80014be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	  messages_sent++;
 80014c2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80014c6:	1c54      	adds	r4, r2, #1
 80014c8:	f143 0500 	adc.w	r5, r3, #0
 80014cc:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	  if (status == HAL_ERROR)
 80014d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d102      	bne.n	80014de <_Z11StartTask02Pv+0x156>
	  {
		  Error_Handler();
 80014d8:	f001 f9a2 	bl	8002820 <Error_Handler>
 80014dc:	e006      	b.n	80014ec <_Z11StartTask02Pv+0x164>
	  }
	  else if (status == HAL_BUSY)
 80014de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d102      	bne.n	80014ec <_Z11StartTask02Pv+0x164>
	  {
		  HAL_CAN_BUSY++;
 80014e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014e8:	3301      	adds	r3, #1
 80014ea:	643b      	str	r3, [r7, #64]	@ 0x40
	  }
    osDelay(20);
 80014ec:	2014      	movs	r0, #20
 80014ee:	f00a f9c3 	bl	800b878 <osDelay>
  }
 80014f2:	e771      	b.n	80013d8 <_Z11StartTask02Pv+0x50>
 80014f4:	200001fc 	.word	0x200001fc
 80014f8:	200000bc 	.word	0x200000bc
 80014fc:	2000014c 	.word	0x2000014c
 8001500:	200000d0 	.word	0x200000d0
 8001504:	cccccccd 	.word	0xcccccccd
 8001508:	200000d1 	.word	0x200000d1
 800150c:	20000147 	.word	0x20000147

08001510 <_Z11StartTask03Pv>:
  /* USER CODE END StartTask02 */
}

void StartTask03(void *argument)
{
 8001510:	b5b0      	push	{r4, r5, r7, lr}
 8001512:	b090      	sub	sp, #64	@ 0x40
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */

	int debounce_count = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	int HAL_CAN_BUSY = 0;
 800151c:	2300      	movs	r3, #0
 800151e:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint64_t messages_sent = 0;
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	f04f 0300 	mov.w	r3, #0
 8001528:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

	CAN_TxHeaderTypeDef TxHeader;
	uint8_t TxData[8] = { 0 };
 800152c:	2300      	movs	r3, #0
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	2300      	movs	r3, #0
 8001532:	613b      	str	r3, [r7, #16]
	uint32_t TxMailbox = { 0 };
 8001534:	2300      	movs	r3, #0
 8001536:	60bb      	str	r3, [r7, #8]

	TxHeader.IDE = CAN_ID_STD; // Standard ID (not extended)
 8001538:	2300      	movs	r3, #0
 800153a:	61fb      	str	r3, [r7, #28]
	TxHeader.StdId = 0x7FF; // 11 bit Identifier !!Change!!
 800153c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001540:	617b      	str	r3, [r7, #20]
	TxHeader.RTR = CAN_RTR_DATA; // Std RTR Data frame
 8001542:	2300      	movs	r3, #0
 8001544:	623b      	str	r3, [r7, #32]
	TxHeader.DLC = 8; // 8 bytes being transmitted
 8001546:	2308      	movs	r3, #8
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
	TxData[0] = 1;
 800154a:	2301      	movs	r3, #1
 800154c:	733b      	strb	r3, [r7, #12]

	Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 800154e:	f107 030c 	add.w	r3, r7, #12
 8001552:	4a31      	ldr	r2, [pc, #196]	@ (8001618 <_Z11StartTask03Pv+0x108>)
 8001554:	4931      	ldr	r1, [pc, #196]	@ (800161c <_Z11StartTask03Pv+0x10c>)
 8001556:	4618      	mov	r0, r3
 8001558:	f000 fa94 	bl	8001a84 <_Z19Update_CAN_Message1PhS_S_>

	/* Infinite loop */
	for(;;)
	{
	  // Read TCAL Input and update flags
	  if (GPIO_Interrupt_Triggered)
 800155c:	4b30      	ldr	r3, [pc, #192]	@ (8001620 <_Z11StartTask03Pv+0x110>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d026      	beq.n	80015b2 <_Z11StartTask03Pv+0xa2>
	  {
		  if (debounce_count++ <= 2) {continue;}
 8001564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800156a:	2b02      	cmp	r3, #2
 800156c:	bfd4      	ite	le
 800156e:	2301      	movle	r3, #1
 8001570:	2300      	movgt	r3, #0
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d14d      	bne.n	8001614 <_Z11StartTask03Pv+0x104>
		  DASHBOARD_CRITICAL(
 8001578:	f00c fcbe 	bl	800def8 <vPortEnterCritical>
 800157c:	4829      	ldr	r0, [pc, #164]	@ (8001624 <_Z11StartTask03Pv+0x114>)
 800157e:	f002 fd47 	bl	8004010 <TCAL9538RSVR_HandleInterrupt>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	bf14      	ite	ne
 8001588:	2301      	movne	r3, #1
 800158a:	2300      	moveq	r3, #0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <_Z11StartTask03Pv+0x86>
 8001592:	f001 f945 	bl	8002820 <Error_Handler>
 8001596:	f00c fce1 	bl	800df5c <vPortExitCritical>
		  	if (TCAL9538RSVR_HandleInterrupt(&U5) != HAL_OK) { Error_Handler(); }
		  	//if (TCAL9538RSVR_HandleInterrupt(&U16) != HAL_OK){ Error_Handler(); }
		  );

		  Update_CAN_Message1(TxData, &U5.portValues, &U16.portValues);
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	4a1e      	ldr	r2, [pc, #120]	@ (8001618 <_Z11StartTask03Pv+0x108>)
 80015a0:	491e      	ldr	r1, [pc, #120]	@ (800161c <_Z11StartTask03Pv+0x10c>)
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 fa6e 	bl	8001a84 <_Z19Update_CAN_Message1PhS_S_>
		  GPIO_Interrupt_Triggered = 0;
 80015a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001620 <_Z11StartTask03Pv+0x110>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	701a      	strb	r2, [r3, #0]
		  debounce_count = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  }

	  // Send CAN messages
	  while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1));
 80015b2:	bf00      	nop
 80015b4:	481c      	ldr	r0, [pc, #112]	@ (8001628 <_Z11StartTask03Pv+0x118>)
 80015b6:	f004 fcf5 	bl	8005fa4 <HAL_CAN_GetTxMailboxesFreeLevel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	bf0c      	ite	eq
 80015c0:	2301      	moveq	r3, #1
 80015c2:	2300      	movne	r3, #0
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f4      	bne.n	80015b4 <_Z11StartTask03Pv+0xa4>
	  HAL_StatusTypeDef status;
	  status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 80015ca:	f107 0308 	add.w	r3, r7, #8
 80015ce:	f107 020c 	add.w	r2, r7, #12
 80015d2:	f107 0114 	add.w	r1, r7, #20
 80015d6:	4814      	ldr	r0, [pc, #80]	@ (8001628 <_Z11StartTask03Pv+0x118>)
 80015d8:	f004 fc14 	bl	8005e04 <HAL_CAN_AddTxMessage>
 80015dc:	4603      	mov	r3, r0
 80015de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  messages_sent++;
 80015e2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80015e6:	1c54      	adds	r4, r2, #1
 80015e8:	f143 0500 	adc.w	r5, r3, #0
 80015ec:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
	  if (status == HAL_ERROR)
 80015f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d102      	bne.n	80015fe <_Z11StartTask03Pv+0xee>
	  {
		  Error_Handler();
 80015f8:	f001 f912 	bl	8002820 <Error_Handler>
 80015fc:	e006      	b.n	800160c <_Z11StartTask03Pv+0xfc>
	  }
	  else if (status == HAL_BUSY)
 80015fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001602:	2b02      	cmp	r3, #2
 8001604:	d102      	bne.n	800160c <_Z11StartTask03Pv+0xfc>
	  {
		  HAL_CAN_BUSY++;
 8001606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001608:	3301      	adds	r3, #1
 800160a:	63bb      	str	r3, [r7, #56]	@ 0x38
	  }
	  osDelay(50);
 800160c:	2032      	movs	r0, #50	@ 0x32
 800160e:	f00a f933 	bl	800b878 <osDelay>
 8001612:	e7a3      	b.n	800155c <_Z11StartTask03Pv+0x4c>
		  if (debounce_count++ <= 2) {continue;}
 8001614:	bf00      	nop
  }
 8001616:	e7a1      	b.n	800155c <_Z11StartTask03Pv+0x4c>
 8001618:	200000b1 	.word	0x200000b1
 800161c:	200000a9 	.word	0x200000a9
 8001620:	200000d2 	.word	0x200000d2
 8001624:	200000a4 	.word	0x200000a4
 8001628:	200001fc 	.word	0x200001fc

0800162c <_Z11StartTask04Pv>:
  /* USER CODE END StartTask03 */
}


void StartTask04(void *argument)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */

  dashboardState.lastBlinkTime = HAL_GetTick(); // initialize last blink time
 8001634:	f002 fdc2 	bl	80041bc <HAL_GetTick>
 8001638:	4603      	mov	r3, r0
 800163a:	4a1d      	ldr	r2, [pc, #116]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 800163c:	60d3      	str	r3, [r2, #12]

  /* Infinite loop */
  for(;;)
  {

    uint32_t currentTick = HAL_GetTick();
 800163e:	f002 fdbd 	bl	80041bc <HAL_GetTick>
 8001642:	60f8      	str	r0, [r7, #12]

    if (currentTick - dashboardState.lastBlinkTime > BLINK_INTERVAL_MS)
 8001644:	4b1a      	ldr	r3, [pc, #104]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	68fa      	ldr	r2, [r7, #12]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001650:	d909      	bls.n	8001666 <_Z11StartTask04Pv+0x3a>
    {
      	dashboardState.lastBlinkTime = currentTick;
 8001652:	4a17      	ldr	r2, [pc, #92]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	60d3      	str	r3, [r2, #12]
		// enter critical section because we do read-modify-write operations in that function
		DASHBOARD_CRITICAL(
 8001658:	f00c fc4e 	bl	800def8 <vPortEnterCritical>
 800165c:	4814      	ldr	r0, [pc, #80]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 800165e:	f7ff fce1 	bl	8001024 <_ZN14DashboardState11blinkLightsEv>
 8001662:	f00c fc7b 	bl	800df5c <vPortExitCritical>
			dashboardState.blinkLights()
	  	);
	}

	if (dashboardState.updateRequested) {
 8001666:	4b12      	ldr	r3, [pc, #72]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 8001668:	7f1b      	ldrb	r3, [r3, #28]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d009      	beq.n	8001682 <_Z11StartTask04Pv+0x56>
		// enter critical section because we do read-modify-write operations in that function
		DASHBOARD_CRITICAL(
 800166e:	f00c fc43 	bl	800def8 <vPortEnterCritical>
 8001672:	480f      	ldr	r0, [pc, #60]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 8001674:	f7ff fbe5 	bl	8000e42 <_ZN14DashboardState14updateFromUARTEv>
 8001678:	f00c fc70 	bl	800df5c <vPortExitCritical>
			dashboardState.updateFromUART()
		);
		dashboardState.updateRequested = 0; // reset update requested flag
 800167c:	4b0c      	ldr	r3, [pc, #48]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 800167e:	2200      	movs	r2, #0
 8001680:	771a      	strb	r2, [r3, #28]
	}

	DASHBOARD_CRITICAL(
 8001682:	f00c fc39 	bl	800def8 <vPortEnterCritical>
 8001686:	490b      	ldr	r1, [pc, #44]	@ (80016b4 <_Z11StartTask04Pv+0x88>)
 8001688:	4809      	ldr	r0, [pc, #36]	@ (80016b0 <_Z11StartTask04Pv+0x84>)
 800168a:	f7ff fcb5 	bl	8000ff8 <_ZN14DashboardState11writeToPortER12TCAL9538RSVR>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	bf14      	ite	ne
 8001694:	2301      	movne	r3, #1
 8001696:	2300      	moveq	r3, #0
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <_Z11StartTask04Pv+0x76>
 800169e:	f001 f8bf 	bl	8002820 <Error_Handler>
 80016a2:	f00c fc5b 	bl	800df5c <vPortExitCritical>
		if (dashboardState.writeToPort(U7) != HAL_OK) { Error_Handler(); } // write to output port
	);

    osDelay(50);
 80016a6:	2032      	movs	r0, #50	@ 0x32
 80016a8:	f00a f8e6 	bl	800b878 <osDelay>
  }
 80016ac:	e7c7      	b.n	800163e <_Z11StartTask04Pv+0x12>
 80016ae:	bf00      	nop
 80016b0:	20000000 	.word	0x20000000
 80016b4:	200000b4 	.word	0x200000b4

080016b8 <_Z11StartTask05Pv>:
  /* USER CODE END StartTask04 */
}


void StartTask05(void *argument)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08e      	sub	sp, #56	@ 0x38
 80016bc:	af02      	add	r7, sp, #8
 80016be:	6078      	str	r0, [r7, #4]
	uint16_t color;
    bool lightStateChanged = false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    bool bmsStatusChanged = false;
 80016c6:	2300      	movs	r3, #0
 80016c8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    bool mcStatusChanged = false;
 80016cc:	2300      	movs	r3, #0
 80016ce:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	bool arrayContactorsStatusChanged = false;
 80016d2:	2300      	movs	r3, #0
 80016d4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	bool arrayPrechargeStatusChanged = false;
 80016d8:	2300      	movs	r3, #0
 80016da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	bool directionChanged = false;
 80016de:	2300      	movs	r3, #0
 80016e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    screen.SetTextSize(TEXT_SIZE);
 80016e4:	2102      	movs	r1, #2
 80016e6:	48ab      	ldr	r0, [pc, #684]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 80016e8:	f002 f95c 	bl	80039a4 <_ZN7ILI934111SetTextSizeEh>
	// title
    screen.DrawText(TITLE_TEXT_X, TITLE_TEXT_Y, "UF Solar Gators :D\0", RGB565_BLACK);
 80016ec:	2300      	movs	r3, #0
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	4ba9      	ldr	r3, [pc, #676]	@ (8001998 <_Z11StartTask05Pv+0x2e0>)
 80016f2:	220a      	movs	r2, #10
 80016f4:	2146      	movs	r1, #70	@ 0x46
 80016f6:	48a7      	ldr	r0, [pc, #668]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 80016f8:	f002 fa80 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>

	// labels (mc, array, and bms status)
    screen.DrawText(LABELS_TEXT_X, LABELS_TEXT_Y, "BMS MC ArryCont ArryPre\0", RGB565_BLACK);
 80016fc:	2300      	movs	r3, #0
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	4ba6      	ldr	r3, [pc, #664]	@ (800199c <_Z11StartTask05Pv+0x2e4>)
 8001702:	2228      	movs	r2, #40	@ 0x28
 8001704:	2114      	movs	r1, #20
 8001706:	48a3      	ldr	r0, [pc, #652]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001708:	f002 fa78 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>

	// labels for stats
	screen.DrawText(STATS_LABELS_X, CAR_SPEED_LABEL_Y, "Speed: \0", RGB565_BLACK);
 800170c:	2300      	movs	r3, #0
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	4ba3      	ldr	r3, [pc, #652]	@ (80019a0 <_Z11StartTask05Pv+0x2e8>)
 8001712:	22a0      	movs	r2, #160	@ 0xa0
 8001714:	2114      	movs	r1, #20
 8001716:	489f      	ldr	r0, [pc, #636]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001718:	f002 fa70 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>
	screen.DrawText(STATS_LABELS_X, MOTOR_POWER_LABEL_Y, "Power: \0", RGB565_BLACK);
 800171c:	2300      	movs	r3, #0
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	4ba0      	ldr	r3, [pc, #640]	@ (80019a4 <_Z11StartTask05Pv+0x2ec>)
 8001722:	22b4      	movs	r2, #180	@ 0xb4
 8001724:	2114      	movs	r1, #20
 8001726:	489b      	ldr	r0, [pc, #620]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001728:	f002 fa68 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>
	screen.DrawText(STATS_LABELS_X, VOLTAGE_SUPP_BATT_LABEL_Y, "VSupp: \0", RGB565_BLACK);
 800172c:	2300      	movs	r3, #0
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	4b9d      	ldr	r3, [pc, #628]	@ (80019a8 <_Z11StartTask05Pv+0x2f0>)
 8001732:	22c8      	movs	r2, #200	@ 0xc8
 8001734:	2114      	movs	r1, #20
 8001736:	4897      	ldr	r0, [pc, #604]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001738:	f002 fa60 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>
                       
	// circules for those labels lol
    screen.FillCircle(BMS_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, RGB565_RED);
 800173c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	230a      	movs	r3, #10
 8001744:	2246      	movs	r2, #70	@ 0x46
 8001746:	2123      	movs	r1, #35	@ 0x23
 8001748:	4892      	ldr	r0, [pc, #584]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 800174a:	f002 fb35 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
    screen.FillCircle(MC_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, RGB565_RED);
 800174e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	230a      	movs	r3, #10
 8001756:	2246      	movs	r2, #70	@ 0x46
 8001758:	214b      	movs	r1, #75	@ 0x4b
 800175a:	488e      	ldr	r0, [pc, #568]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 800175c:	f002 fb2c 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
    screen.FillCircle(ARRAY_CONTACTORS_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, RGB565_RED);
 8001760:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	230a      	movs	r3, #10
 8001768:	2246      	movs	r2, #70	@ 0x46
 800176a:	2196      	movs	r1, #150	@ 0x96
 800176c:	4889      	ldr	r0, [pc, #548]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 800176e:	f002 fb23 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
	screen.FillCircle(ARRAY_PRECHARGE_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, RGB565_RED);
 8001772:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001776:	9300      	str	r3, [sp, #0]
 8001778:	230a      	movs	r3, #10
 800177a:	2246      	movs	r2, #70	@ 0x46
 800177c:	21fa      	movs	r1, #250	@ 0xfa
 800177e:	4885      	ldr	r0, [pc, #532]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001780:	f002 fb1a 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                       
    for (;;)           
    {
        DASHBOARD_CRITICAL(
 8001784:	f00c fbb8 	bl	800def8 <vPortEnterCritical>
 8001788:	4b88      	ldr	r3, [pc, #544]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800178a:	785a      	ldrb	r2, [r3, #1]
 800178c:	4b87      	ldr	r3, [pc, #540]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	bf14      	ite	ne
 8001794:	2301      	movne	r3, #1
 8001796:	2300      	moveq	r3, #0
 8001798:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800179c:	4b83      	ldr	r3, [pc, #524]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800179e:	7d5a      	ldrb	r2, [r3, #21]
 80017a0:	4b82      	ldr	r3, [pc, #520]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017a2:	7c1b      	ldrb	r3, [r3, #16]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	bf14      	ite	ne
 80017a8:	2301      	movne	r3, #1
 80017aa:	2300      	moveq	r3, #0
 80017ac:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017b0:	4b7e      	ldr	r3, [pc, #504]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017b2:	7d9a      	ldrb	r2, [r3, #22]
 80017b4:	4b7d      	ldr	r3, [pc, #500]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017b6:	7c5b      	ldrb	r3, [r3, #17]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	bf14      	ite	ne
 80017bc:	2301      	movne	r3, #1
 80017be:	2300      	moveq	r3, #0
 80017c0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80017c4:	4b79      	ldr	r3, [pc, #484]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017c6:	7dda      	ldrb	r2, [r3, #23]
 80017c8:	4b78      	ldr	r3, [pc, #480]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017ca:	7c9b      	ldrb	r3, [r3, #18]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	bf14      	ite	ne
 80017d0:	2301      	movne	r3, #1
 80017d2:	2300      	moveq	r3, #0
 80017d4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80017d8:	4b74      	ldr	r3, [pc, #464]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017da:	7e1a      	ldrb	r2, [r3, #24]
 80017dc:	4b73      	ldr	r3, [pc, #460]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017de:	7cdb      	ldrb	r3, [r3, #19]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	bf14      	ite	ne
 80017e4:	2301      	movne	r3, #1
 80017e6:	2300      	moveq	r3, #0
 80017e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80017ec:	4b6f      	ldr	r3, [pc, #444]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017ee:	7e5a      	ldrb	r2, [r3, #25]
 80017f0:	4b6e      	ldr	r3, [pc, #440]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 80017f2:	7d1b      	ldrb	r3, [r3, #20]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	bf14      	ite	ne
 80017f8:	2301      	movne	r3, #1
 80017fa:	2300      	moveq	r3, #0
 80017fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001800:	4b6a      	ldr	r3, [pc, #424]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001802:	781a      	ldrb	r2, [r3, #0]
 8001804:	4b69      	ldr	r3, [pc, #420]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001806:	705a      	strb	r2, [r3, #1]
 8001808:	4b68      	ldr	r3, [pc, #416]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800180a:	7c1a      	ldrb	r2, [r3, #16]
 800180c:	4b67      	ldr	r3, [pc, #412]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800180e:	755a      	strb	r2, [r3, #21]
 8001810:	4b66      	ldr	r3, [pc, #408]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001812:	7c5a      	ldrb	r2, [r3, #17]
 8001814:	4b65      	ldr	r3, [pc, #404]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001816:	759a      	strb	r2, [r3, #22]
 8001818:	4b64      	ldr	r3, [pc, #400]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800181a:	7c9a      	ldrb	r2, [r3, #18]
 800181c:	4b63      	ldr	r3, [pc, #396]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800181e:	75da      	strb	r2, [r3, #23]
 8001820:	4b62      	ldr	r3, [pc, #392]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001822:	7cda      	ldrb	r2, [r3, #19]
 8001824:	4b61      	ldr	r3, [pc, #388]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001826:	761a      	strb	r2, [r3, #24]
 8001828:	4b60      	ldr	r3, [pc, #384]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800182a:	7d1a      	ldrb	r2, [r3, #20]
 800182c:	4b5f      	ldr	r3, [pc, #380]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800182e:	765a      	strb	r2, [r3, #25]
 8001830:	f00c fb94 	bl	800df5c <vPortExitCritical>
			dashboardState.old_arrayContactorsStatus = dashboardState.arrayContactorsStatus;
			dashboardState.old_arrayPrechargeStatus = dashboardState.arrayPrechargeStatus;
			dashboardState.old_direction = dashboardState.direction;
        );

        if (lightStateChanged) {
 8001834:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001838:	2b00      	cmp	r3, #0
 800183a:	d05d      	beq.n	80018f8 <_Z11StartTask05Pv+0x240>
            HAL_Delay(1);
 800183c:	2001      	movs	r0, #1
 800183e:	f002 fcc9 	bl	80041d4 <HAL_Delay>
            switch (dashboardState.lightState) {
 8001842:	4b5a      	ldr	r3, [pc, #360]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b03      	cmp	r3, #3
 8001848:	d02e      	beq.n	80018a8 <_Z11StartTask05Pv+0x1f0>
 800184a:	2b03      	cmp	r3, #3
 800184c:	dc40      	bgt.n	80018d0 <_Z11StartTask05Pv+0x218>
 800184e:	2b01      	cmp	r3, #1
 8001850:	d002      	beq.n	8001858 <_Z11StartTask05Pv+0x1a0>
 8001852:	2b02      	cmp	r3, #2
 8001854:	d014      	beq.n	8001880 <_Z11StartTask05Pv+0x1c8>
 8001856:	e03b      	b.n	80018d0 <_Z11StartTask05Pv+0x218>
                case LIGHTS_LEFT:
                    screen.FillCircle(LEFT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_GREEN);
 8001858:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	230a      	movs	r3, #10
 8001860:	2214      	movs	r2, #20
 8001862:	2114      	movs	r1, #20
 8001864:	484b      	ldr	r0, [pc, #300]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001866:	f002 faa7 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    screen.FillCircle(RIGHT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_WHITE);
 800186a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	230a      	movs	r3, #10
 8001872:	2214      	movs	r2, #20
 8001874:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001878:	4846      	ldr	r0, [pc, #280]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 800187a:	f002 fa9d 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    break;
 800187e:	e03b      	b.n	80018f8 <_Z11StartTask05Pv+0x240>
                case LIGHTS_RIGHT:
                    screen.FillCircle(LEFT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_WHITE);
 8001880:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	230a      	movs	r3, #10
 8001888:	2214      	movs	r2, #20
 800188a:	2114      	movs	r1, #20
 800188c:	4841      	ldr	r0, [pc, #260]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 800188e:	f002 fa93 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    screen.FillCircle(RIGHT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_GREEN);
 8001892:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	230a      	movs	r3, #10
 800189a:	2214      	movs	r2, #20
 800189c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80018a0:	483c      	ldr	r0, [pc, #240]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 80018a2:	f002 fa89 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    break;
 80018a6:	e027      	b.n	80018f8 <_Z11StartTask05Pv+0x240>
                case LIGHTS_HAZARD:
                    screen.FillCircle(LEFT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_GREEN);
 80018a8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	230a      	movs	r3, #10
 80018b0:	2214      	movs	r2, #20
 80018b2:	2114      	movs	r1, #20
 80018b4:	4837      	ldr	r0, [pc, #220]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 80018b6:	f002 fa7f 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    screen.FillCircle(RIGHT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_GREEN);
 80018ba:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80018be:	9300      	str	r3, [sp, #0]
 80018c0:	230a      	movs	r3, #10
 80018c2:	2214      	movs	r2, #20
 80018c4:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80018c8:	4832      	ldr	r0, [pc, #200]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 80018ca:	f002 fa75 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    break;
 80018ce:	e013      	b.n	80018f8 <_Z11StartTask05Pv+0x240>
                case LIGHTS_NONE:
                default:
                    screen.FillCircle(LEFT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_WHITE);
 80018d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	230a      	movs	r3, #10
 80018d8:	2214      	movs	r2, #20
 80018da:	2114      	movs	r1, #20
 80018dc:	482d      	ldr	r0, [pc, #180]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 80018de:	f002 fa6b 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    screen.FillCircle(RIGHT_SIGNAL_X, SIGNAL_Y, INDICATOR_RADIUS, RGB565_WHITE);
 80018e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018e6:	9300      	str	r3, [sp, #0]
 80018e8:	230a      	movs	r3, #10
 80018ea:	2214      	movs	r2, #20
 80018ec:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80018f0:	4828      	ldr	r0, [pc, #160]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 80018f2:	f002 fa61 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
                    break;
 80018f6:	bf00      	nop
            }
        }

        if (bmsStatusChanged) {
 80018f8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d011      	beq.n	8001924 <_Z11StartTask05Pv+0x26c>
            color = dashboardState.bmsStatus ? RGB565_GREEN : RGB565_RED;
 8001900:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001902:	7c1b      	ldrb	r3, [r3, #16]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d002      	beq.n	800190e <_Z11StartTask05Pv+0x256>
 8001908:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800190c:	e001      	b.n	8001912 <_Z11StartTask05Pv+0x25a>
 800190e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001912:	853b      	strh	r3, [r7, #40]	@ 0x28
            screen.FillCircle(BMS_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
 8001914:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	230a      	movs	r3, #10
 800191a:	2246      	movs	r2, #70	@ 0x46
 800191c:	2123      	movs	r1, #35	@ 0x23
 800191e:	481d      	ldr	r0, [pc, #116]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001920:	f002 fa4a 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
        }
        if (mcStatusChanged) {
 8001924:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001928:	2b00      	cmp	r3, #0
 800192a:	d011      	beq.n	8001950 <_Z11StartTask05Pv+0x298>
            color = dashboardState.mcStatus ? RGB565_GREEN : RGB565_RED;
 800192c:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800192e:	7c5b      	ldrb	r3, [r3, #17]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d002      	beq.n	800193a <_Z11StartTask05Pv+0x282>
 8001934:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001938:	e001      	b.n	800193e <_Z11StartTask05Pv+0x286>
 800193a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800193e:	853b      	strh	r3, [r7, #40]	@ 0x28
            screen.FillCircle(MC_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
 8001940:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	230a      	movs	r3, #10
 8001946:	2246      	movs	r2, #70	@ 0x46
 8001948:	214b      	movs	r1, #75	@ 0x4b
 800194a:	4812      	ldr	r0, [pc, #72]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 800194c:	f002 fa34 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
        }
        if (arrayContactorsStatusChanged) {
 8001950:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001954:	2b00      	cmp	r3, #0
 8001956:	d011      	beq.n	800197c <_Z11StartTask05Pv+0x2c4>
            color = dashboardState.arrayContactorsStatus ? RGB565_GREEN : RGB565_RED;
 8001958:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 800195a:	7c9b      	ldrb	r3, [r3, #18]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d002      	beq.n	8001966 <_Z11StartTask05Pv+0x2ae>
 8001960:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001964:	e001      	b.n	800196a <_Z11StartTask05Pv+0x2b2>
 8001966:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800196a:	853b      	strh	r3, [r7, #40]	@ 0x28
            screen.FillCircle(ARRAY_CONTACTORS_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
 800196c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800196e:	9300      	str	r3, [sp, #0]
 8001970:	230a      	movs	r3, #10
 8001972:	2246      	movs	r2, #70	@ 0x46
 8001974:	2196      	movs	r1, #150	@ 0x96
 8001976:	4807      	ldr	r0, [pc, #28]	@ (8001994 <_Z11StartTask05Pv+0x2dc>)
 8001978:	f002 fa1e 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
        }
		if (arrayPrechargeStatusChanged) {
 800197c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001980:	2b00      	cmp	r3, #0
 8001982:	d020      	beq.n	80019c6 <_Z11StartTask05Pv+0x30e>
			color = dashboardState.arrayPrechargeStatus ? RGB565_GREEN : RGB565_RED;
 8001984:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <_Z11StartTask05Pv+0x2f4>)
 8001986:	7cdb      	ldrb	r3, [r3, #19]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d011      	beq.n	80019b0 <_Z11StartTask05Pv+0x2f8>
 800198c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001990:	e010      	b.n	80019b4 <_Z11StartTask05Pv+0x2fc>
 8001992:	bf00      	nop
 8001994:	200000d4 	.word	0x200000d4
 8001998:	0800ef5c 	.word	0x0800ef5c
 800199c:	0800ef70 	.word	0x0800ef70
 80019a0:	0800ef8c 	.word	0x0800ef8c
 80019a4:	0800ef98 	.word	0x0800ef98
 80019a8:	0800efa4 	.word	0x0800efa4
 80019ac:	20000000 	.word	0x20000000
 80019b0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80019b4:	853b      	strh	r3, [r7, #40]	@ 0x28
			screen.FillCircle(ARRAY_PRECHARGE_CIRCLE_X, INDICATOR_CIRCLE_Y, INDICATOR_RADIUS, color);
 80019b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80019b8:	9300      	str	r3, [sp, #0]
 80019ba:	230a      	movs	r3, #10
 80019bc:	2246      	movs	r2, #70	@ 0x46
 80019be:	21fa      	movs	r1, #250	@ 0xfa
 80019c0:	4829      	ldr	r0, [pc, #164]	@ (8001a68 <_Z11StartTask05Pv+0x3b0>)
 80019c2:	f002 f9f9 	bl	8003db8 <_ZN7ILI934110FillCircleEtttt>
		}
		if (directionChanged) {
 80019c6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d014      	beq.n	80019f8 <_Z11StartTask05Pv+0x340>
			if (dashboardState.direction) {
 80019ce:	4b27      	ldr	r3, [pc, #156]	@ (8001a6c <_Z11StartTask05Pv+0x3b4>)
 80019d0:	7d1b      	ldrb	r3, [r3, #20]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d008      	beq.n	80019e8 <_Z11StartTask05Pv+0x330>
				screen.DrawText(DIRECTION_TEXT_X, DIRECTION_TEXT_Y, "Forward\0", RGB565_BLACK);
 80019d6:	2300      	movs	r3, #0
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	4b25      	ldr	r3, [pc, #148]	@ (8001a70 <_Z11StartTask05Pv+0x3b8>)
 80019dc:	2278      	movs	r2, #120	@ 0x78
 80019de:	2114      	movs	r1, #20
 80019e0:	4821      	ldr	r0, [pc, #132]	@ (8001a68 <_Z11StartTask05Pv+0x3b0>)
 80019e2:	f002 f90b 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>
 80019e6:	e007      	b.n	80019f8 <_Z11StartTask05Pv+0x340>
			}
			else {
				screen.DrawText(DIRECTION_TEXT_X, DIRECTION_TEXT_Y, "Reverse\0", RGB565_BLACK);
 80019e8:	2300      	movs	r3, #0
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	4b21      	ldr	r3, [pc, #132]	@ (8001a74 <_Z11StartTask05Pv+0x3bc>)
 80019ee:	2278      	movs	r2, #120	@ 0x78
 80019f0:	2114      	movs	r1, #20
 80019f2:	481d      	ldr	r0, [pc, #116]	@ (8001a68 <_Z11StartTask05Pv+0x3b0>)
 80019f4:	f002 f902 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>
			}
		}

        float supp_batt_voltage, motor_power, car_speed;
        DASHBOARD_CRITICAL(
 80019f8:	f00c fa7e 	bl	800def8 <vPortEnterCritical>
 80019fc:	481b      	ldr	r0, [pc, #108]	@ (8001a6c <_Z11StartTask05Pv+0x3b4>)
 80019fe:	f7ff fb4b 	bl	8001098 <_ZN14DashboardState18getSuppBattVoltageEv>
 8001a02:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001a06:	4819      	ldr	r0, [pc, #100]	@ (8001a6c <_Z11StartTask05Pv+0x3b4>)
 8001a08:	f7ff fb68 	bl	80010dc <_ZN14DashboardState13getMotorPowerEv>
 8001a0c:	ed87 0a08 	vstr	s0, [r7, #32]
 8001a10:	4816      	ldr	r0, [pc, #88]	@ (8001a6c <_Z11StartTask05Pv+0x3b4>)
 8001a12:	f7ff fba9 	bl	8001168 <_ZN14DashboardState11getCarSpeedEv>
 8001a16:	ed87 0a07 	vstr	s0, [r7, #28]
 8001a1a:	f00c fa9f 	bl	800df5c <vPortExitCritical>
			int speed_frac = (int)((car_speed - speed_whole) * 100);
			snprintf(buffer, sizeof(buffer), "%d.%02d MPH", speed_whole, speed_frac);
			screen.DrawText(STATS_VALUES_X, CAR_SPEED_LABEL_Y, buffer, RGB565_BLACK);
		}
		*/
		if((new_val == true) & (speed != 0)){
 8001a1e:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <_Z11StartTask05Pv+0x3c0>)
 8001a20:	781a      	ldrb	r2, [r3, #0]
 8001a22:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <_Z11StartTask05Pv+0x3c4>)
 8001a24:	881b      	ldrh	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	bf14      	ite	ne
 8001a2a:	2301      	movne	r3, #1
 8001a2c:	2300      	moveq	r3, #0
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	4013      	ands	r3, r2
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d013      	beq.n	8001a60 <_Z11StartTask05Pv+0x3a8>
			snprintf(buffer, sizeof(buffer), "%d MPH", speed);
 8001a38:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <_Z11StartTask05Pv+0x3c4>)
 8001a3a:	881b      	ldrh	r3, [r3, #0]
 8001a3c:	f107 000c 	add.w	r0, r7, #12
 8001a40:	4a0f      	ldr	r2, [pc, #60]	@ (8001a80 <_Z11StartTask05Pv+0x3c8>)
 8001a42:	2110      	movs	r1, #16
 8001a44:	f00c fe22 	bl	800e68c <sniprintf>
			screen.DrawText(STATS_VALUES_X, CAR_SPEED_LABEL_Y, buffer, RGB565_BLACK);
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	22a0      	movs	r2, #160	@ 0xa0
 8001a52:	2164      	movs	r1, #100	@ 0x64
 8001a54:	4804      	ldr	r0, [pc, #16]	@ (8001a68 <_Z11StartTask05Pv+0x3b0>)
 8001a56:	f002 f8d1 	bl	8003bfc <_ZN7ILI93418DrawTextEttPKct>
			new_val = false;
 8001a5a:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <_Z11StartTask05Pv+0x3c0>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	701a      	strb	r2, [r3, #0]
		int voltage_frac = (int)((supp_batt_voltage - voltage_whole) * 100);
		snprintf(buffer, sizeof(buffer), "%d.%02d V", voltage_whole, voltage_frac);
		screen.DrawText(STATS_VALUES_X, VOLTAGE_SUPP_BATT_LABEL_Y, buffer, RGB565_BLACK);
		*/

        osDelay(100);
 8001a60:	2064      	movs	r0, #100	@ 0x64
 8001a62:	f009 ff09 	bl	800b878 <osDelay>
    }	
 8001a66:	e68d      	b.n	8001784 <_Z11StartTask05Pv+0xcc>
 8001a68:	200000d4 	.word	0x200000d4
 8001a6c:	20000000 	.word	0x20000000
 8001a70:	0800efb0 	.word	0x0800efb0
 8001a74:	0800efbc 	.word	0x0800efbc
 8001a78:	20000146 	.word	0x20000146
 8001a7c:	20000144 	.word	0x20000144
 8001a80:	0800efc8 	.word	0x0800efc8

08001a84 <_Z19Update_CAN_Message1PhS_S_>:
  /* USER CODE END StartTask05 */
}


void Update_CAN_Message1(uint8_t flags[8], uint8_t* Input1, uint8_t* Input2)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b087      	sub	sp, #28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]

	static uint8_t prev_input1 = 0;
	static uint8_t prev_input2 = 0;


	flags[3] = 0;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	3303      	adds	r3, #3
 8001a94:	2200      	movs	r2, #0
 8001a96:	701a      	strb	r2, [r3, #0]
	flags[4] = 0;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3304      	adds	r3, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	701a      	strb	r2, [r3, #0]


	// Detect rising edges for each flag
	uint8_t risingEdges_flag1 = (~prev_input1) & *Input1;
 8001aa0:	4b90      	ldr	r3, [pc, #576]	@ (8001ce4 <_Z19Update_CAN_Message1PhS_S_+0x260>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	b25b      	sxtb	r3, r3
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	b25a      	sxtb	r2, r3
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	b25b      	sxtb	r3, r3
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	b25b      	sxtb	r3, r3
 8001ab4:	75fb      	strb	r3, [r7, #23]
	uint8_t risingEdges_flag2 = (~prev_input2) & *Input2;
 8001ab6:	4b8c      	ldr	r3, [pc, #560]	@ (8001ce8 <_Z19Update_CAN_Message1PhS_S_+0x264>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	b25a      	sxtb	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b25b      	sxtb	r3, r3
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	b25b      	sxtb	r3, r3
 8001aca:	75bb      	strb	r3, [r7, #22]


	flags[1] ^= CHECK_BIT(risingEdges_flag2, 4) << 0; // Main
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	b25a      	sxtb	r2, r3
 8001ad4:	7dbb      	ldrb	r3, [r7, #22]
 8001ad6:	f003 0310 	and.w	r3, r3, #16
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	bf14      	ite	ne
 8001ade:	2301      	movne	r3, #1
 8001ae0:	2300      	moveq	r3, #0
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	b25b      	sxtb	r3, r3
 8001ae6:	4053      	eors	r3, r2
 8001ae8:	b25a      	sxtb	r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	3301      	adds	r3, #1
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag2, 5) << 1; // Break
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	3301      	adds	r3, #1
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	b25a      	sxtb	r2, r3
 8001afa:	7dbb      	ldrb	r3, [r7, #22]
 8001afc:	111b      	asrs	r3, r3, #4
 8001afe:	b25b      	sxtb	r3, r3
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	b25b      	sxtb	r3, r3
 8001b06:	4053      	eors	r3, r2
 8001b08:	b25a      	sxtb	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag2, 0) << 2; // Mode
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	3301      	adds	r3, #1
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b25a      	sxtb	r2, r3
 8001b1a:	7dbb      	ldrb	r3, [r7, #22]
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	b25b      	sxtb	r3, r3
 8001b20:	f003 0304 	and.w	r3, r3, #4
 8001b24:	b25b      	sxtb	r3, r3
 8001b26:	4053      	eors	r3, r2
 8001b28:	b25a      	sxtb	r2, r3
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 5) << 3; // MC
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	3301      	adds	r3, #1
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	b25a      	sxtb	r2, r3
 8001b3a:	7dfb      	ldrb	r3, [r7, #23]
 8001b3c:	109b      	asrs	r3, r3, #2
 8001b3e:	b25b      	sxtb	r3, r3
 8001b40:	f003 0308 	and.w	r3, r3, #8
 8001b44:	b25b      	sxtb	r3, r3
 8001b46:	4053      	eors	r3, r2
 8001b48:	b25a      	sxtb	r2, r3
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 6) << 4; // Array
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	3301      	adds	r3, #1
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	b25a      	sxtb	r2, r3
 8001b5a:	7dfb      	ldrb	r3, [r7, #23]
 8001b5c:	109b      	asrs	r3, r3, #2
 8001b5e:	b25b      	sxtb	r3, r3
 8001b60:	f003 0310 	and.w	r3, r3, #16
 8001b64:	b25b      	sxtb	r3, r3
 8001b66:	4053      	eors	r3, r2
 8001b68:	b25a      	sxtb	r2, r3
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	701a      	strb	r2, [r3, #0]
	flags[1] ^= CHECK_BIT(risingEdges_flag1, 4) << 5; // Extra 1
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	3301      	adds	r3, #1
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	b25a      	sxtb	r2, r3
 8001b7a:	7dfb      	ldrb	r3, [r7, #23]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	b25b      	sxtb	r3, r3
 8001b80:	f003 0320 	and.w	r3, r3, #32
 8001b84:	b25b      	sxtb	r3, r3
 8001b86:	4053      	eors	r3, r2
 8001b88:	b25a      	sxtb	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	701a      	strb	r2, [r3, #0]
	if (dashboardState.hornState) // Horn
 8001b92:	4b56      	ldr	r3, [pc, #344]	@ (8001cec <_Z19Update_CAN_Message1PhS_S_+0x268>)
 8001b94:	791b      	ldrb	r3, [r3, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d009      	beq.n	8001bae <_Z19Update_CAN_Message1PhS_S_+0x12a>
		flags[1] |= (1 << 6);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	781a      	ldrb	r2, [r3, #0]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ba8:	b2d2      	uxtb	r2, r2
 8001baa:	701a      	strb	r2, [r3, #0]
 8001bac:	e008      	b.n	8001bc0 <_Z19Update_CAN_Message1PhS_S_+0x13c>
	else
		flags[1] &= ~(1 << 6);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	781a      	ldrb	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	701a      	strb	r2, [r3, #0]
	if (dashboardState.pttState) // PTT (Push to Talk)
 8001bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8001cec <_Z19Update_CAN_Message1PhS_S_+0x268>)
 8001bc2:	79db      	ldrb	r3, [r3, #7]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d009      	beq.n	8001bdc <_Z19Update_CAN_Message1PhS_S_+0x158>
		flags[1] |= (1 << 7);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	781a      	ldrb	r2, [r3, #0]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	701a      	strb	r2, [r3, #0]
 8001bda:	e008      	b.n	8001bee <_Z19Update_CAN_Message1PhS_S_+0x16a>
	else
		flags[1] &= ~(1 << 7);
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	3301      	adds	r3, #1
 8001be0:	781a      	ldrb	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	3301      	adds	r3, #1
 8001be6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	701a      	strb	r2, [r3, #0]
	/*
		NOTE:
			currently sending state of turn signal, turn signal on or off
			if wanting to send actual control of turn signal light, need to send outputPortState variable instead of lightState	
	*/
	if (dashboardState.lightState == LIGHTS_HAZARD) // Blinkers
 8001bee:	4b3f      	ldr	r3, [pc, #252]	@ (8001cec <_Z19Update_CAN_Message1PhS_S_+0x268>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b03      	cmp	r3, #3
 8001bf4:	d109      	bne.n	8001c0a <_Z19Update_CAN_Message1PhS_S_+0x186>
		flags[2] |= (1 << 0);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	3302      	adds	r3, #2
 8001bfa:	781a      	ldrb	r2, [r3, #0]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	3302      	adds	r3, #2
 8001c00:	f042 0201 	orr.w	r2, r2, #1
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	701a      	strb	r2, [r3, #0]
 8001c08:	e008      	b.n	8001c1c <_Z19Update_CAN_Message1PhS_S_+0x198>
	else
		flags[2] &= ~(1 << 0);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	3302      	adds	r3, #2
 8001c0e:	781a      	ldrb	r2, [r3, #0]
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	3302      	adds	r3, #2
 8001c14:	f022 0201 	bic.w	r2, r2, #1
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	701a      	strb	r2, [r3, #0]
	if (dashboardState.lightState == LIGHTS_LEFT) // Left Turn
 8001c1c:	4b33      	ldr	r3, [pc, #204]	@ (8001cec <_Z19Update_CAN_Message1PhS_S_+0x268>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d109      	bne.n	8001c38 <_Z19Update_CAN_Message1PhS_S_+0x1b4>
		flags[2] |= (1 << 1);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	3302      	adds	r3, #2
 8001c28:	781a      	ldrb	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3302      	adds	r3, #2
 8001c2e:	f042 0202 	orr.w	r2, r2, #2
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	701a      	strb	r2, [r3, #0]
 8001c36:	e008      	b.n	8001c4a <_Z19Update_CAN_Message1PhS_S_+0x1c6>
	else
		flags[2] &= ~(1 << 1);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	3302      	adds	r3, #2
 8001c3c:	781a      	ldrb	r2, [r3, #0]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	3302      	adds	r3, #2
 8001c42:	f022 0202 	bic.w	r2, r2, #2
 8001c46:	b2d2      	uxtb	r2, r2
 8001c48:	701a      	strb	r2, [r3, #0]
	if (dashboardState.lightState == LIGHTS_RIGHT) // Right Turn
 8001c4a:	4b28      	ldr	r3, [pc, #160]	@ (8001cec <_Z19Update_CAN_Message1PhS_S_+0x268>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d109      	bne.n	8001c66 <_Z19Update_CAN_Message1PhS_S_+0x1e2>
		flags[2] |= (1 << 2);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	3302      	adds	r3, #2
 8001c56:	781a      	ldrb	r2, [r3, #0]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	3302      	adds	r3, #2
 8001c5c:	f042 0204 	orr.w	r2, r2, #4
 8001c60:	b2d2      	uxtb	r2, r2
 8001c62:	701a      	strb	r2, [r3, #0]
 8001c64:	e008      	b.n	8001c78 <_Z19Update_CAN_Message1PhS_S_+0x1f4>
	else
		flags[2] &= ~(1 << 2);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	3302      	adds	r3, #2
 8001c6a:	781a      	ldrb	r2, [r3, #0]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	3302      	adds	r3, #2
 8001c70:	f022 0204 	bic.w	r2, r2, #4
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	701a      	strb	r2, [r3, #0]
	if (dashboardState.headlightState) // Headlights
 8001c78:	4b1c      	ldr	r3, [pc, #112]	@ (8001cec <_Z19Update_CAN_Message1PhS_S_+0x268>)
 8001c7a:	799b      	ldrb	r3, [r3, #6]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d009      	beq.n	8001c94 <_Z19Update_CAN_Message1PhS_S_+0x210>
		flags[2] |= (1 << 3);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	3302      	adds	r3, #2
 8001c84:	781a      	ldrb	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	3302      	adds	r3, #2
 8001c8a:	f042 0208 	orr.w	r2, r2, #8
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	701a      	strb	r2, [r3, #0]
 8001c92:	e008      	b.n	8001ca6 <_Z19Update_CAN_Message1PhS_S_+0x222>
	else
		flags[2] &= ~(1 << 3);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	3302      	adds	r3, #2
 8001c98:	781a      	ldrb	r2, [r3, #0]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	f022 0208 	bic.w	r2, r2, #8
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	701a      	strb	r2, [r3, #0]

	cc_enable ^= CHECK_BIT(risingEdges_flag2, 1);
 8001ca6:	7dbb      	ldrb	r3, [r7, #22]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	bf14      	ite	ne
 8001cb0:	2301      	movne	r3, #1
 8001cb2:	2300      	moveq	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	b25a      	sxtb	r2, r3
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001cf0 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	b25b      	sxtb	r3, r3
 8001cbe:	4053      	eors	r3, r2
 8001cc0:	b25b      	sxtb	r3, r3
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf0 <_Z19Update_CAN_Message1PhS_S_+0x26c>)
 8001cc6:	701a      	strb	r2, [r3, #0]

	prev_input1 = *Input1;
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	781a      	ldrb	r2, [r3, #0]
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <_Z19Update_CAN_Message1PhS_S_+0x260>)
 8001cce:	701a      	strb	r2, [r3, #0]
	prev_input2 = *Input2;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	781a      	ldrb	r2, [r3, #0]
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <_Z19Update_CAN_Message1PhS_S_+0x264>)
 8001cd6:	701a      	strb	r2, [r3, #0]

}
 8001cd8:	bf00      	nop
 8001cda:	371c      	adds	r7, #28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	20000148 	.word	0x20000148
 8001ce8:	20000149 	.word	0x20000149
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	200000d1 	.word	0x200000d1

08001cf4 <_Z16Init_CAN_Filter1R17CAN_HandleTypeDef>:
	 *
	 * */
}

void Init_CAN_Filter1(CAN_HandleTypeDef &hcan1)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b08c      	sub	sp, #48	@ 0x30
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = CAN_ID_BMS_POWER_CONSUM_INFO << 5;
  canfilterconfig.FilterMaskIdLow = (uint32_t)CAN_ID_MITSUBA_MOTOR_FRAME_0 << 5;

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
*/
  CAN_FilterTypeDef filter = {0};
 8001cfc:	f107 0308 	add.w	r3, r7, #8
 8001d00:	2228      	movs	r2, #40	@ 0x28
 8001d02:	2100      	movs	r1, #0
 8001d04:	4618      	mov	r0, r3
 8001d06:	f00c fcf5 	bl	800e6f4 <memset>
    filter.FilterActivation = ENABLE;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    filter.FilterBank = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61bb      	str	r3, [r7, #24]
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001d16:	2300      	movs	r3, #0
 8001d18:	623b      	str	r3, [r7, #32]
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24

    // Accept ALL messages (for debug/testing)
    filter.FilterIdHigh = 0x0000;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60bb      	str	r3, [r7, #8]
    filter.FilterIdLow = 0x0000;
 8001d22:	2300      	movs	r3, #0
 8001d24:	60fb      	str	r3, [r7, #12]
    filter.FilterMaskIdHigh = 0x0000;
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
    filter.FilterMaskIdLow = 0x0000;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]

    HAL_CAN_ConfigFilter(&hcan1, &filter);
 8001d2e:	f107 0308 	add.w	r3, r7, #8
 8001d32:	4619      	mov	r1, r3
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f003 ff41 	bl	8005bbc <HAL_CAN_ConfigFilter>
}
 8001d3a:	bf00      	nop
 8001d3c:	3730      	adds	r7, #48	@ 0x30
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a0c      	ldr	r2, [pc, #48]	@ (8001d84 <HAL_UART_RxCpltCallback+0x40>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d10c      	bne.n	8001d70 <HAL_UART_RxCpltCallback+0x2c>
  	{
		if (dashboardState.uart_rx != dashboardState.old_uart_rx)
 8001d56:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <HAL_UART_RxCpltCallback+0x44>)
 8001d58:	7e9a      	ldrb	r2, [r3, #26]
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d88 <HAL_UART_RxCpltCallback+0x44>)
 8001d5c:	7edb      	ldrb	r3, [r3, #27]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d006      	beq.n	8001d70 <HAL_UART_RxCpltCallback+0x2c>
		{
			dashboardState.updateRequested = 1; // set flag to update dashboard state
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <HAL_UART_RxCpltCallback+0x44>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	771a      	strb	r2, [r3, #28]
			dashboardState.old_uart_rx = dashboardState.uart_rx;
 8001d68:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <HAL_UART_RxCpltCallback+0x44>)
 8001d6a:	7e9a      	ldrb	r2, [r3, #26]
 8001d6c:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <HAL_UART_RxCpltCallback+0x44>)
 8001d6e:	76da      	strb	r2, [r3, #27]
		}
	}
	HAL_UART_Receive_IT(&huart4, &dashboardState.uart_rx, 1);
 8001d70:	2201      	movs	r2, #1
 8001d72:	4906      	ldr	r1, [pc, #24]	@ (8001d8c <HAL_UART_RxCpltCallback+0x48>)
 8001d74:	4806      	ldr	r0, [pc, #24]	@ (8001d90 <HAL_UART_RxCpltCallback+0x4c>)
 8001d76:	f008 f94d 	bl	800a014 <HAL_UART_Receive_IT>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40004c00 	.word	0x40004c00
 8001d88:	20000000 	.word	0x20000000
 8001d8c:	2000001a 	.word	0x2000001a
 8001d90:	20000398 	.word	0x20000398

08001d94 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	dma_flag = 1;
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001d9e:	2201      	movs	r2, #1
 8001da0:	701a      	strb	r2, [r3, #0]
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	200000d0 	.word	0x200000d0

08001db4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	80fb      	strh	r3, [r7, #6]
	GPIO_Interrupt_Triggered = 1;
 8001dbe:	4b04      	ldr	r3, [pc, #16]	@ (8001dd0 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	701a      	strb	r2, [r3, #0]
}
 8001dc4:	bf00      	nop
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	200000d2 	.word	0x200000d2

08001dd4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08c      	sub	sp, #48	@ 0x30
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];

    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001ddc:	f107 0308 	add.w	r3, r7, #8
 8001de0:	f107 0210 	add.w	r2, r7, #16
 8001de4:	2100      	movs	r1, #0
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f004 f911 	bl	800600e <HAL_CAN_GetRxMessage>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	bf14      	ite	ne
 8001df2:	2301      	movne	r3, #1
 8001df4:	2300      	moveq	r3, #0
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>
    {
        Error_Handler();
 8001dfc:	f000 fd10 	bl	8002820 <Error_Handler>
    }

	// vcu sends mc and array status
    if (RxHeader.StdId == CAN_ID_VCU_SENSORS)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d133      	bne.n	8001e6e <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
    {
		uint8_t statusByte = RxData[VCU_SENSORS_STATUS_BYTE_INDEX];
 8001e06:	7a7b      	ldrb	r3, [r7, #9]
 8001e08:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

		dashboardState.mcStatus = CHECK_BIT(
 8001e0c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	bf14      	ite	ne
 8001e18:	2301      	movne	r3, #1
 8001e1a:	2300      	moveq	r3, #0
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	461a      	mov	r2, r3
 8001e20:	4b2e      	ldr	r3, [pc, #184]	@ (8001edc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8001e22:	745a      	strb	r2, [r3, #17]
			statusByte, 
			(int)VCU_SENSORS_STATUS_BITS::VCU_MC_ENABLED_BIT_POS
		);
		dashboardState.arrayContactorsStatus = CHECK_BIT(
 8001e24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf14      	ite	ne
 8001e30:	2301      	movne	r3, #1
 8001e32:	2300      	moveq	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	461a      	mov	r2, r3
 8001e38:	4b28      	ldr	r3, [pc, #160]	@ (8001edc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8001e3a:	749a      	strb	r2, [r3, #18]
			statusByte,
			(int)VCU_SENSORS_STATUS_BITS::VCU_ARRAY_CONTACTORS_ENABLED_BIT_POS
		);
		dashboardState.arrayPrechargeStatus = CHECK_BIT(
 8001e3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	bf14      	ite	ne
 8001e48:	2301      	movne	r3, #1
 8001e4a:	2300      	moveq	r3, #0
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	461a      	mov	r2, r3
 8001e50:	4b22      	ldr	r3, [pc, #136]	@ (8001edc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8001e52:	74da      	strb	r2, [r3, #19]
			statusByte,
			(int)VCU_SENSORS_STATUS_BITS::VCU_ARRAY_PRECHARGE_ENABLED_BIT_POS
		);
		dashboardState.direction = CHECK_BIT(
 8001e54:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf14      	ite	ne
 8001e60:	2301      	movne	r3, #1
 8001e62:	2300      	moveq	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	461a      	mov	r2, r3
 8001e68:	4b1c      	ldr	r3, [pc, #112]	@ (8001edc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8001e6a:	751a      	strb	r2, [r3, #20]
		dashboardState.motor_current_msb = (motor_current >> 8) & 0xFF;
		dashboardState.motor_current_direction = motor_current_direction;
		*/

	}
}
 8001e6c:	e032      	b.n	8001ed4 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
	else if (RxHeader.StdId == CAN_ID_POWERBOARD)
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	2b03      	cmp	r3, #3
 8001e72:	d106      	bne.n	8001e82 <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
		dashboardState.supp_batt_voltage_lsb = RxData[POWERBOARD_SUPPLEMENTAL_BATTERY_VOLTAGE_LSB_INDEX];
 8001e74:	7aba      	ldrb	r2, [r7, #10]
 8001e76:	4b19      	ldr	r3, [pc, #100]	@ (8001edc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8001e78:	775a      	strb	r2, [r3, #29]
		dashboardState.supp_batt_voltage_msb = RxData[POWERBOARD_SUPPLEMENTAL_BATTERY_VOLTAGE_MSB_INDEX];
 8001e7a:	7afa      	ldrb	r2, [r7, #11]
 8001e7c:	4b17      	ldr	r3, [pc, #92]	@ (8001edc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8001e7e:	779a      	strb	r2, [r3, #30]
}
 8001e80:	e028      	b.n	8001ed4 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
	else if (RxHeader.StdId == CAN_ID_BMS_POWER_CONSUM_INFO)
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	2b06      	cmp	r3, #6
 8001e86:	d10f      	bne.n	8001ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>
		uint8_t statusByte = RxData[BMS_STATUS_BYTE_INDEX];
 8001e88:	7bfb      	ldrb	r3, [r7, #15]
 8001e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		dashboardState.bmsStatus = CHECK_BIT(
 8001e8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	bf14      	ite	ne
 8001e9a:	2301      	movne	r3, #1
 8001e9c:	2300      	moveq	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8001edc <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8001ea4:	741a      	strb	r2, [r3, #16]
}
 8001ea6:	e015      	b.n	8001ed4 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
	else if (RxHeader.ExtId == CAN_ID_MITSUBA_MOTOR_FRAME_0)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee0 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d111      	bne.n	8001ed4 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
		speed = ((RxData[5] & 0x7F) << 5) | (RxData[6] >> 3);
 8001eb0:	7b7b      	ldrb	r3, [r7, #13]
 8001eb2:	015b      	lsls	r3, r3, #5
 8001eb4:	b21b      	sxth	r3, r3
 8001eb6:	f403 637e 	and.w	r3, r3, #4064	@ 0xfe0
 8001eba:	b21a      	sxth	r2, r3
 8001ebc:	7bbb      	ldrb	r3, [r7, #14]
 8001ebe:	08db      	lsrs	r3, r3, #3
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	b21b      	sxth	r3, r3
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	b21b      	sxth	r3, r3
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 8001ecc:	801a      	strh	r2, [r3, #0]
		new_val = true;
 8001ece:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	701a      	strb	r2, [r3, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	3730      	adds	r7, #48	@ 0x30
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20000000 	.word	0x20000000
 8001ee0:	08850225 	.word	0x08850225
 8001ee4:	20000144 	.word	0x20000144
 8001ee8:	20000146 	.word	0x20000146

08001eec <_Z41__static_initialization_and_destruction_0ii>:
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d10a      	bne.n	8001f12 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d105      	bne.n	8001f12 <_Z41__static_initialization_and_destruction_0ii+0x26>
ILI9341 screen(320, 240);
 8001f06:	22f0      	movs	r2, #240	@ 0xf0
 8001f08:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8001f0c:	4808      	ldr	r0, [pc, #32]	@ (8001f30 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001f0e:	f001 f899 	bl	8003044 <_ZN7ILI9341C1Ess>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d107      	bne.n	8001f28 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d102      	bne.n	8001f28 <_Z41__static_initialization_and_destruction_0ii+0x3c>
 8001f22:	4803      	ldr	r0, [pc, #12]	@ (8001f30 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8001f24:	f001 f928 	bl	8003178 <_ZN7ILI9341D1Ev>
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	200000d4 	.word	0x200000d4

08001f34 <_GLOBAL__sub_I_U5>:
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	f7ff ffd5 	bl	8001eec <_Z41__static_initialization_and_destruction_0ii>
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <_GLOBAL__sub_D_U5>:
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	f7ff ffcd 	bl	8001eec <_Z41__static_initialization_and_destruction_0ii>
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f58:	f002 f903 	bl	8004162 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f5c:	f000 f86c 	bl	8002038 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f60:	f000 fbbe 	bl	80026e0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001f64:	f000 fb8a 	bl	800267c <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8001f68:	f000 f8c8 	bl	80020fc <_ZL12MX_ADC1_Initv>
  MX_I2C4_Init();
 8001f6c:	f000 fa5e 	bl	800242c <_ZL12MX_I2C4_Initv>
  MX_CAN1_Init();
 8001f70:	f000 f9e8 	bl	8002344 <_ZL12MX_CAN1_Initv>
  MX_CAN2_Init();
 8001f74:	f000 fa20 	bl	80023b8 <_ZL12MX_CAN2_Initv>
  MX_UART4_Init();
 8001f78:	f000 fb4c 	bl	8002614 <_ZL13MX_UART4_Initv>
  MX_TIM8_Init();
 8001f7c:	f000 fae8 	bl	8002550 <_ZL12MX_TIM8_Initv>
  MX_SPI3_Init();
 8001f80:	f000 faa2 	bl	80024c8 <_ZL12MX_SPI3_Initv>
  /* USER CODE BEGIN 2 */
  CPP_UserSetup();
 8001f84:	f7ff f942 	bl	800120c <CPP_UserSetup>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001f88:	f009 fb9a 	bl	800b6c0 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of CAN_Mutex */
  CAN_MutexHandle = osSemaphoreNew(1, 1, &CAN_Mutex_attributes);
 8001f8c:	4a19      	ldr	r2, [pc, #100]	@ (8001ff4 <main+0xa0>)
 8001f8e:	2101      	movs	r1, #1
 8001f90:	2001      	movs	r0, #1
 8001f92:	f009 fc8c 	bl	800b8ae <osSemaphoreNew>
 8001f96:	4603      	mov	r3, r0
 8001f98:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <main+0xa4>)
 8001f9a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of HeartBeat */
  HeartBeatHandle = osThreadNew(StartTask01, NULL, &HeartBeat_attributes);
 8001f9c:	4a17      	ldr	r2, [pc, #92]	@ (8001ffc <main+0xa8>)
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	4817      	ldr	r0, [pc, #92]	@ (8002000 <main+0xac>)
 8001fa2:	f009 fbd7 	bl	800b754 <osThreadNew>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4a16      	ldr	r2, [pc, #88]	@ (8002004 <main+0xb0>)
 8001faa:	6013      	str	r3, [r2, #0]

  /* creation of Critical_Inputs */
  Critical_InputsHandle = osThreadNew(StartTask02, NULL, &Critical_Inputs_attributes);
 8001fac:	4a16      	ldr	r2, [pc, #88]	@ (8002008 <main+0xb4>)
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4816      	ldr	r0, [pc, #88]	@ (800200c <main+0xb8>)
 8001fb2:	f009 fbcf 	bl	800b754 <osThreadNew>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	4a15      	ldr	r2, [pc, #84]	@ (8002010 <main+0xbc>)
 8001fba:	6013      	str	r3, [r2, #0]

  /* creation of ReadIOExpander */
  ReadIOExpanderHandle = osThreadNew(StartTask03, NULL, &ReadIOExpander_attributes);
 8001fbc:	4a15      	ldr	r2, [pc, #84]	@ (8002014 <main+0xc0>)
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4815      	ldr	r0, [pc, #84]	@ (8002018 <main+0xc4>)
 8001fc2:	f009 fbc7 	bl	800b754 <osThreadNew>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	4a14      	ldr	r2, [pc, #80]	@ (800201c <main+0xc8>)
 8001fca:	6013      	str	r3, [r2, #0]

  /* creation of Outputs_Control */
  Outputs_ControlHandle = osThreadNew(StartTask04, NULL, &Outputs_Control_attributes);
 8001fcc:	4a14      	ldr	r2, [pc, #80]	@ (8002020 <main+0xcc>)
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4814      	ldr	r0, [pc, #80]	@ (8002024 <main+0xd0>)
 8001fd2:	f009 fbbf 	bl	800b754 <osThreadNew>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4a13      	ldr	r2, [pc, #76]	@ (8002028 <main+0xd4>)
 8001fda:	6013      	str	r3, [r2, #0]

  /* creation of ScreenControl */
  ScreenControlHandle = osThreadNew(StartTask05, NULL, &ScreenControl_attributes);
 8001fdc:	4a13      	ldr	r2, [pc, #76]	@ (800202c <main+0xd8>)
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4813      	ldr	r0, [pc, #76]	@ (8002030 <main+0xdc>)
 8001fe2:	f009 fbb7 	bl	800b754 <osThreadNew>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	4a12      	ldr	r2, [pc, #72]	@ (8002034 <main+0xe0>)
 8001fea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001fec:	f009 fb8c 	bl	800b708 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <main+0x9c>
 8001ff4:	0800f0f4 	.word	0x0800f0f4
 8001ff8:	20000434 	.word	0x20000434
 8001ffc:	0800f040 	.word	0x0800f040
 8002000:	08001309 	.word	0x08001309
 8002004:	20000420 	.word	0x20000420
 8002008:	0800f064 	.word	0x0800f064
 800200c:	08001389 	.word	0x08001389
 8002010:	20000424 	.word	0x20000424
 8002014:	0800f088 	.word	0x0800f088
 8002018:	08001511 	.word	0x08001511
 800201c:	20000428 	.word	0x20000428
 8002020:	0800f0ac 	.word	0x0800f0ac
 8002024:	0800162d 	.word	0x0800162d
 8002028:	2000042c 	.word	0x2000042c
 800202c:	0800f0d0 	.word	0x0800f0d0
 8002030:	080016b9 	.word	0x080016b9
 8002034:	20000430 	.word	0x20000430

08002038 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b096      	sub	sp, #88	@ 0x58
 800203c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	2244      	movs	r2, #68	@ 0x44
 8002044:	2100      	movs	r1, #0
 8002046:	4618      	mov	r0, r3
 8002048:	f00c fb54 	bl	800e6f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800204c:	463b      	mov	r3, r7
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
 8002058:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800205a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800205e:	f005 feb3 	bl	8007dc8 <HAL_PWREx_ControlVoltageScaling>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf14      	ite	ne
 8002068:	2301      	movne	r3, #1
 800206a:	2300      	moveq	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8002072:	f000 fbd5 	bl	8002820 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002076:	2310      	movs	r3, #16
 8002078:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800207a:	2301      	movs	r3, #1
 800207c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002082:	2360      	movs	r3, #96	@ 0x60
 8002084:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002086:	2302      	movs	r3, #2
 8002088:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800208a:	2301      	movs	r3, #1
 800208c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800208e:	2301      	movs	r3, #1
 8002090:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8002092:	2314      	movs	r3, #20
 8002094:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002096:	2302      	movs	r3, #2
 8002098:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800209a:	2302      	movs	r3, #2
 800209c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800209e:	2302      	movs	r3, #2
 80020a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a2:	f107 0314 	add.w	r3, r7, #20
 80020a6:	4618      	mov	r0, r3
 80020a8:	f005 fee4 	bl	8007e74 <HAL_RCC_OscConfig>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	bf14      	ite	ne
 80020b2:	2301      	movne	r3, #1
 80020b4:	2300      	moveq	r3, #0
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 80020bc:	f000 fbb0 	bl	8002820 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020c0:	230f      	movs	r3, #15
 80020c2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020c4:	2303      	movs	r3, #3
 80020c6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020c8:	2300      	movs	r3, #0
 80020ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020cc:	2300      	movs	r3, #0
 80020ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020d0:	2300      	movs	r3, #0
 80020d2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020d4:	463b      	mov	r3, r7
 80020d6:	2102      	movs	r1, #2
 80020d8:	4618      	mov	r0, r3
 80020da:	f006 fae5 	bl	80086a8 <HAL_RCC_ClockConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	bf14      	ite	ne
 80020e4:	2301      	movne	r3, #1
 80020e6:	2300      	moveq	r3, #0
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 80020ee:	f000 fb97 	bl	8002820 <Error_Handler>
  }
}
 80020f2:	bf00      	nop
 80020f4:	3758      	adds	r7, #88	@ 0x58
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08a      	sub	sp, #40	@ 0x28
 8002100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002102:	f107 031c 	add.w	r3, r7, #28
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
 800211a:	611a      	str	r2, [r3, #16]
 800211c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800211e:	4b86      	ldr	r3, [pc, #536]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002120:	4a86      	ldr	r2, [pc, #536]	@ (800233c <_ZL12MX_ADC1_Initv+0x240>)
 8002122:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002124:	4b84      	ldr	r3, [pc, #528]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002126:	2200      	movs	r2, #0
 8002128:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800212a:	4b83      	ldr	r3, [pc, #524]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002130:	4b81      	ldr	r3, [pc, #516]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002136:	4b80      	ldr	r3, [pc, #512]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002138:	2201      	movs	r2, #1
 800213a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800213c:	4b7e      	ldr	r3, [pc, #504]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 800213e:	2208      	movs	r2, #8
 8002140:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002142:	4b7d      	ldr	r3, [pc, #500]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002144:	2200      	movs	r2, #0
 8002146:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002148:	4b7b      	ldr	r3, [pc, #492]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 800214a:	2201      	movs	r2, #1
 800214c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 10;
 800214e:	4b7a      	ldr	r3, [pc, #488]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002150:	220a      	movs	r2, #10
 8002152:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002154:	4b78      	ldr	r3, [pc, #480]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800215c:	4b76      	ldr	r3, [pc, #472]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 800215e:	2200      	movs	r2, #0
 8002160:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002162:	4b75      	ldr	r3, [pc, #468]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002164:	2200      	movs	r2, #0
 8002166:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002168:	4b73      	ldr	r3, [pc, #460]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002170:	4b71      	ldr	r3, [pc, #452]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002172:	2200      	movs	r2, #0
 8002174:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002176:	4b70      	ldr	r3, [pc, #448]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800217e:	486e      	ldr	r0, [pc, #440]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002180:	f002 fa82 	bl	8004688 <HAL_ADC_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	bf14      	ite	ne
 800218a:	2301      	movne	r3, #1
 800218c:	2300      	moveq	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <_ZL12MX_ADC1_Initv+0x9c>
  {
    Error_Handler();
 8002194:	f000 fb44 	bl	8002820 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002198:	2300      	movs	r3, #0
 800219a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	4619      	mov	r1, r3
 80021a2:	4865      	ldr	r0, [pc, #404]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 80021a4:	f003 fb5e 	bl	8005864 <HAL_ADCEx_MultiModeConfigChannel>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	bf14      	ite	ne
 80021ae:	2301      	movne	r3, #1
 80021b0:	2300      	moveq	r3, #0
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <_ZL12MX_ADC1_Initv+0xc0>
  {
    Error_Handler();
 80021b8:	f000 fb32 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80021bc:	4b60      	ldr	r3, [pc, #384]	@ (8002340 <_ZL12MX_ADC1_Initv+0x244>)
 80021be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80021c0:	2306      	movs	r3, #6
 80021c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80021c4:	2300      	movs	r3, #0
 80021c6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80021c8:	237f      	movs	r3, #127	@ 0x7f
 80021ca:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80021cc:	2304      	movs	r3, #4
 80021ce:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021d4:	1d3b      	adds	r3, r7, #4
 80021d6:	4619      	mov	r1, r3
 80021d8:	4857      	ldr	r0, [pc, #348]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 80021da:	f002 fcdb 	bl	8004b94 <HAL_ADC_ConfigChannel>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	bf14      	ite	ne
 80021e4:	2301      	movne	r3, #1
 80021e6:	2300      	moveq	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <_ZL12MX_ADC1_Initv+0xf6>
  {
    Error_Handler();
 80021ee:	f000 fb17 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80021f2:	230c      	movs	r3, #12
 80021f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	4619      	mov	r1, r3
 80021fa:	484f      	ldr	r0, [pc, #316]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 80021fc:	f002 fcca 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	bf14      	ite	ne
 8002206:	2301      	movne	r3, #1
 8002208:	2300      	moveq	r3, #0
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <_ZL12MX_ADC1_Initv+0x118>
  {
    Error_Handler();
 8002210:	f000 fb06 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002214:	2312      	movs	r3, #18
 8002216:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002218:	1d3b      	adds	r3, r7, #4
 800221a:	4619      	mov	r1, r3
 800221c:	4846      	ldr	r0, [pc, #280]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 800221e:	f002 fcb9 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	bf14      	ite	ne
 8002228:	2301      	movne	r3, #1
 800222a:	2300      	moveq	r3, #0
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <_ZL12MX_ADC1_Initv+0x13a>
  {
    Error_Handler();
 8002232:	f000 faf5 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002236:	2318      	movs	r3, #24
 8002238:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800223a:	1d3b      	adds	r3, r7, #4
 800223c:	4619      	mov	r1, r3
 800223e:	483e      	ldr	r0, [pc, #248]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002240:	f002 fca8 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	bf14      	ite	ne
 800224a:	2301      	movne	r3, #1
 800224c:	2300      	moveq	r3, #0
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <_ZL12MX_ADC1_Initv+0x15c>
  {
    Error_Handler();
 8002254:	f000 fae4 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002258:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800225c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800225e:	1d3b      	adds	r3, r7, #4
 8002260:	4619      	mov	r1, r3
 8002262:	4835      	ldr	r0, [pc, #212]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002264:	f002 fc96 	bl	8004b94 <HAL_ADC_ConfigChannel>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	bf14      	ite	ne
 800226e:	2301      	movne	r3, #1
 8002270:	2300      	moveq	r3, #0
 8002272:	b2db      	uxtb	r3, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <_ZL12MX_ADC1_Initv+0x180>
  {
    Error_Handler();
 8002278:	f000 fad2 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800227c:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8002280:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	4619      	mov	r1, r3
 8002286:	482c      	ldr	r0, [pc, #176]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002288:	f002 fc84 	bl	8004b94 <HAL_ADC_ConfigChannel>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	bf14      	ite	ne
 8002292:	2301      	movne	r3, #1
 8002294:	2300      	moveq	r3, #0
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <_ZL12MX_ADC1_Initv+0x1a4>
  {
    Error_Handler();
 800229c:	f000 fac0 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80022a0:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80022a4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022a6:	1d3b      	adds	r3, r7, #4
 80022a8:	4619      	mov	r1, r3
 80022aa:	4823      	ldr	r0, [pc, #140]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 80022ac:	f002 fc72 	bl	8004b94 <HAL_ADC_ConfigChannel>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <_ZL12MX_ADC1_Initv+0x1c8>
  {
    Error_Handler();
 80022c0:	f000 faae 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80022c4:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80022c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022ca:	1d3b      	adds	r3, r7, #4
 80022cc:	4619      	mov	r1, r3
 80022ce:	481a      	ldr	r0, [pc, #104]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 80022d0:	f002 fc60 	bl	8004b94 <HAL_ADC_ConfigChannel>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	bf14      	ite	ne
 80022da:	2301      	movne	r3, #1
 80022dc:	2300      	moveq	r3, #0
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <_ZL12MX_ADC1_Initv+0x1ec>
  {
    Error_Handler();
 80022e4:	f000 fa9c 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80022e8:	f44f 738c 	mov.w	r3, #280	@ 0x118
 80022ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	4619      	mov	r1, r3
 80022f2:	4811      	ldr	r0, [pc, #68]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 80022f4:	f002 fc4e 	bl	8004b94 <HAL_ADC_ConfigChannel>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	bf14      	ite	ne
 80022fe:	2301      	movne	r3, #1
 8002300:	2300      	moveq	r3, #0
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <_ZL12MX_ADC1_Initv+0x210>
  {
    Error_Handler();
 8002308:	f000 fa8a 	bl	8002820 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800230c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002310:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002312:	1d3b      	adds	r3, r7, #4
 8002314:	4619      	mov	r1, r3
 8002316:	4808      	ldr	r0, [pc, #32]	@ (8002338 <_ZL12MX_ADC1_Initv+0x23c>)
 8002318:	f002 fc3c 	bl	8004b94 <HAL_ADC_ConfigChannel>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	bf14      	ite	ne
 8002322:	2301      	movne	r3, #1
 8002324:	2300      	moveq	r3, #0
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <_ZL12MX_ADC1_Initv+0x234>
  {
    Error_Handler();
 800232c:	f000 fa78 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002330:	bf00      	nop
 8002332:	3728      	adds	r7, #40	@ 0x28
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	2000014c 	.word	0x2000014c
 800233c:	50040000 	.word	0x50040000
 8002340:	04300002 	.word	0x04300002

08002344 <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002348:	4b19      	ldr	r3, [pc, #100]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 800234a:	4a1a      	ldr	r2, [pc, #104]	@ (80023b4 <_ZL12MX_CAN1_Initv+0x70>)
 800234c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 800234e:	4b18      	ldr	r3, [pc, #96]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002350:	2208      	movs	r2, #8
 8002352:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002354:	4b16      	ldr	r3, [pc, #88]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002356:	2200      	movs	r2, #0
 8002358:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 800235c:	2200      	movs	r2, #0
 800235e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002360:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002362:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8002366:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 800236a:	2200      	movs	r2, #0
 800236c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800236e:	4b10      	ldr	r3, [pc, #64]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002370:	2200      	movs	r2, #0
 8002372:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002374:	4b0e      	ldr	r3, [pc, #56]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002376:	2200      	movs	r2, #0
 8002378:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800237a:	4b0d      	ldr	r3, [pc, #52]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 800237c:	2200      	movs	r2, #0
 800237e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002380:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002382:	2200      	movs	r2, #0
 8002384:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002388:	2200      	movs	r2, #0
 800238a:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800238c:	4b08      	ldr	r3, [pc, #32]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 800238e:	2200      	movs	r2, #0
 8002390:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002392:	4807      	ldr	r0, [pc, #28]	@ (80023b0 <_ZL12MX_CAN1_Initv+0x6c>)
 8002394:	f003 fb16 	bl	80059c4 <HAL_CAN_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	bf14      	ite	ne
 800239e:	2301      	movne	r3, #1
 80023a0:	2300      	moveq	r3, #0
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <_ZL12MX_CAN1_Initv+0x68>
  {
    Error_Handler();
 80023a8:	f000 fa3a 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80023ac:	bf00      	nop
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	200001fc 	.word	0x200001fc
 80023b4:	40006400 	.word	0x40006400

080023b8 <_ZL12MX_CAN2_Initv>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80023bc:	4b19      	ldr	r3, [pc, #100]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023be:	4a1a      	ldr	r2, [pc, #104]	@ (8002428 <_ZL12MX_CAN2_Initv+0x70>)
 80023c0:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 8;
 80023c2:	4b18      	ldr	r3, [pc, #96]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023c4:	2208      	movs	r2, #8
 80023c6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80023c8:	4b16      	ldr	r3, [pc, #88]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80023ce:	4b15      	ldr	r3, [pc, #84]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_8TQ;
 80023d4:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023d6:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80023da:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80023dc:	4b11      	ldr	r3, [pc, #68]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80023e2:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80023e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80023ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80023f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80023fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002400:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 8002402:	2200      	movs	r2, #0
 8002404:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002406:	4807      	ldr	r0, [pc, #28]	@ (8002424 <_ZL12MX_CAN2_Initv+0x6c>)
 8002408:	f003 fadc 	bl	80059c4 <HAL_CAN_Init>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	bf14      	ite	ne
 8002412:	2301      	movne	r3, #1
 8002414:	2300      	moveq	r3, #0
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <_ZL12MX_CAN2_Initv+0x68>
  {
    Error_Handler();
 800241c:	f000 fa00 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000224 	.word	0x20000224
 8002428:	40006800 	.word	0x40006800

0800242c <_ZL12MX_I2C4_Initv>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002430:	4b22      	ldr	r3, [pc, #136]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002432:	4a23      	ldr	r2, [pc, #140]	@ (80024c0 <_ZL12MX_I2C4_Initv+0x94>)
 8002434:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00D09BE3;
 8002436:	4b21      	ldr	r3, [pc, #132]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002438:	4a22      	ldr	r2, [pc, #136]	@ (80024c4 <_ZL12MX_I2C4_Initv+0x98>)
 800243a:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 800243c:	4b1f      	ldr	r3, [pc, #124]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 800243e:	2200      	movs	r2, #0
 8002440:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002442:	4b1e      	ldr	r3, [pc, #120]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002444:	2201      	movs	r2, #1
 8002446:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002448:	4b1c      	ldr	r3, [pc, #112]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 800244a:	2200      	movs	r2, #0
 800244c:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 800244e:	4b1b      	ldr	r3, [pc, #108]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002450:	2200      	movs	r2, #0
 8002452:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002454:	4b19      	ldr	r3, [pc, #100]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002456:	2200      	movs	r2, #0
 8002458:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800245a:	4b18      	ldr	r3, [pc, #96]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 800245c:	2200      	movs	r2, #0
 800245e:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002460:	4b16      	ldr	r3, [pc, #88]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002462:	2200      	movs	r2, #0
 8002464:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8002466:	4815      	ldr	r0, [pc, #84]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002468:	f004 fe7c 	bl	8007164 <HAL_I2C_Init>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	bf14      	ite	ne
 8002472:	2301      	movne	r3, #1
 8002474:	2300      	moveq	r3, #0
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <_ZL12MX_I2C4_Initv+0x54>
  {
    Error_Handler();
 800247c:	f000 f9d0 	bl	8002820 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002480:	2100      	movs	r1, #0
 8002482:	480e      	ldr	r0, [pc, #56]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 8002484:	f005 fbfa 	bl	8007c7c <HAL_I2CEx_ConfigAnalogFilter>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	bf14      	ite	ne
 800248e:	2301      	movne	r3, #1
 8002490:	2300      	moveq	r3, #0
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <_ZL12MX_I2C4_Initv+0x70>
  {
    Error_Handler();
 8002498:	f000 f9c2 	bl	8002820 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 800249c:	2100      	movs	r1, #0
 800249e:	4807      	ldr	r0, [pc, #28]	@ (80024bc <_ZL12MX_I2C4_Initv+0x90>)
 80024a0:	f005 fc37 	bl	8007d12 <HAL_I2CEx_ConfigDigitalFilter>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	bf14      	ite	ne
 80024aa:	2301      	movne	r3, #1
 80024ac:	2300      	moveq	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <_ZL12MX_I2C4_Initv+0x8c>
  {
    Error_Handler();
 80024b4:	f000 f9b4 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80024b8:	bf00      	nop
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	2000024c 	.word	0x2000024c
 80024c0:	40008400 	.word	0x40008400
 80024c4:	00d09be3 	.word	0x00d09be3

080024c8 <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80024cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 80024ce:	4a1f      	ldr	r2, [pc, #124]	@ (800254c <_ZL12MX_SPI3_Initv+0x84>)
 80024d0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80024d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 80024d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024d8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 80024da:	4b1b      	ldr	r3, [pc, #108]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 80024dc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80024e0:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80024e2:	4b19      	ldr	r3, [pc, #100]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 80024e4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80024e8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024ea:	4b17      	ldr	r3, [pc, #92]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024f0:	4b15      	ldr	r3, [pc, #84]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80024f6:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 80024f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024fc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024fe:	4b12      	ldr	r3, [pc, #72]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 8002500:	2200      	movs	r2, #0
 8002502:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002504:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 8002506:	2200      	movs	r2, #0
 8002508:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800250a:	4b0f      	ldr	r3, [pc, #60]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 800250c:	2200      	movs	r2, #0
 800250e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002510:	4b0d      	ldr	r3, [pc, #52]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 8002512:	2200      	movs	r2, #0
 8002514:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002516:	4b0c      	ldr	r3, [pc, #48]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 8002518:	2207      	movs	r2, #7
 800251a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800251c:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 800251e:	2200      	movs	r2, #0
 8002520:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002522:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 8002524:	2208      	movs	r2, #8
 8002526:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002528:	4807      	ldr	r0, [pc, #28]	@ (8002548 <_ZL12MX_SPI3_Initv+0x80>)
 800252a:	f006 ffdd 	bl	80094e8 <HAL_SPI_Init>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf14      	ite	ne
 8002534:	2301      	movne	r3, #1
 8002536:	2300      	moveq	r3, #0
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <_ZL12MX_SPI3_Initv+0x7a>
  {
    Error_Handler();
 800253e:	f000 f96f 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	200002a0 	.word	0x200002a0
 800254c:	40003c00 	.word	0x40003c00

08002550 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002556:	f107 0310 	add.w	r3, r7, #16
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002564:	1d3b      	adds	r3, r7, #4
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	605a      	str	r2, [r3, #4]
 800256c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800256e:	4b27      	ldr	r3, [pc, #156]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 8002570:	4a27      	ldr	r2, [pc, #156]	@ (8002610 <_ZL12MX_TIM8_Initv+0xc0>)
 8002572:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 8002574:	4b25      	ldr	r3, [pc, #148]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 8002576:	2203      	movs	r2, #3
 8002578:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257a:	4b24      	ldr	r3, [pc, #144]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 800257c:	2200      	movs	r2, #0
 800257e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 799;
 8002580:	4b22      	ldr	r3, [pc, #136]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 8002582:	f240 321f 	movw	r2, #799	@ 0x31f
 8002586:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002588:	4b20      	ldr	r3, [pc, #128]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 800258a:	2200      	movs	r2, #0
 800258c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800258e:	4b1f      	ldr	r3, [pc, #124]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 8002590:	2200      	movs	r2, #0
 8002592:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002594:	4b1d      	ldr	r3, [pc, #116]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 8002596:	2200      	movs	r2, #0
 8002598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800259a:	481c      	ldr	r0, [pc, #112]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 800259c:	f007 f847 	bl	800962e <HAL_TIM_Base_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	bf14      	ite	ne
 80025a6:	2301      	movne	r3, #1
 80025a8:	2300      	moveq	r3, #0
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <_ZL12MX_TIM8_Initv+0x64>
  {
    Error_Handler();
 80025b0:	f000 f936 	bl	8002820 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80025ba:	f107 0310 	add.w	r3, r7, #16
 80025be:	4619      	mov	r1, r3
 80025c0:	4812      	ldr	r0, [pc, #72]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 80025c2:	f007 fa02 	bl	80099ca <HAL_TIM_ConfigClockSource>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	bf14      	ite	ne
 80025cc:	2301      	movne	r3, #1
 80025ce:	2300      	moveq	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <_ZL12MX_TIM8_Initv+0x8a>
  {
    Error_Handler();
 80025d6:	f000 f923 	bl	8002820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80025de:	2300      	movs	r3, #0
 80025e0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80025e6:	1d3b      	adds	r3, r7, #4
 80025e8:	4619      	mov	r1, r3
 80025ea:	4808      	ldr	r0, [pc, #32]	@ (800260c <_ZL12MX_TIM8_Initv+0xbc>)
 80025ec:	f007 fc1e 	bl	8009e2c <HAL_TIMEx_MasterConfigSynchronization>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	bf14      	ite	ne
 80025f6:	2301      	movne	r3, #1
 80025f8:	2300      	moveq	r3, #0
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <_ZL12MX_TIM8_Initv+0xb4>
  {
    Error_Handler();
 8002600:	f000 f90e 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	3720      	adds	r7, #32
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	2000034c 	.word	0x2000034c
 8002610:	40013400 	.word	0x40013400

08002614 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002618:	4b16      	ldr	r3, [pc, #88]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 800261a:	4a17      	ldr	r2, [pc, #92]	@ (8002678 <_ZL13MX_UART4_Initv+0x64>)
 800261c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800261e:	4b15      	ldr	r3, [pc, #84]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 8002620:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002624:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002626:	4b13      	ldr	r3, [pc, #76]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800262c:	4b11      	ldr	r3, [pc, #68]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002632:	4b10      	ldr	r3, [pc, #64]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 8002634:	2200      	movs	r2, #0
 8002636:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002638:	4b0e      	ldr	r3, [pc, #56]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 800263a:	220c      	movs	r2, #12
 800263c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800263e:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 8002640:	2200      	movs	r2, #0
 8002642:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002644:	4b0b      	ldr	r3, [pc, #44]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 8002646:	2200      	movs	r2, #0
 8002648:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800264a:	4b0a      	ldr	r3, [pc, #40]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 800264c:	2200      	movs	r2, #0
 800264e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002650:	4b08      	ldr	r3, [pc, #32]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 8002652:	2200      	movs	r2, #0
 8002654:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002656:	4807      	ldr	r0, [pc, #28]	@ (8002674 <_ZL13MX_UART4_Initv+0x60>)
 8002658:	f007 fc8e 	bl	8009f78 <HAL_UART_Init>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	bf14      	ite	ne
 8002662:	2301      	movne	r3, #1
 8002664:	2300      	moveq	r3, #0
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <_ZL13MX_UART4_Initv+0x5c>
  {
    Error_Handler();
 800266c:	f000 f8d8 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002670:	bf00      	nop
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000398 	.word	0x20000398
 8002678:	40004c00 	.word	0x40004c00

0800267c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002682:	4b16      	ldr	r3, [pc, #88]	@ (80026dc <_ZL11MX_DMA_Initv+0x60>)
 8002684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002686:	4a15      	ldr	r2, [pc, #84]	@ (80026dc <_ZL11MX_DMA_Initv+0x60>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6493      	str	r3, [r2, #72]	@ 0x48
 800268e:	4b13      	ldr	r3, [pc, #76]	@ (80026dc <_ZL11MX_DMA_Initv+0x60>)
 8002690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800269a:	4b10      	ldr	r3, [pc, #64]	@ (80026dc <_ZL11MX_DMA_Initv+0x60>)
 800269c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800269e:	4a0f      	ldr	r2, [pc, #60]	@ (80026dc <_ZL11MX_DMA_Initv+0x60>)
 80026a0:	f043 0302 	orr.w	r3, r3, #2
 80026a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80026a6:	4b0d      	ldr	r3, [pc, #52]	@ (80026dc <_ZL11MX_DMA_Initv+0x60>)
 80026a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	603b      	str	r3, [r7, #0]
 80026b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2105      	movs	r1, #5
 80026b6:	200b      	movs	r0, #11
 80026b8:	f004 f8d8 	bl	800686c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80026bc:	200b      	movs	r0, #11
 80026be:	f004 f8f1 	bl	80068a4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 5, 0);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2105      	movs	r1, #5
 80026c6:	2039      	movs	r0, #57	@ 0x39
 80026c8:	f004 f8d0 	bl	800686c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80026cc:	2039      	movs	r0, #57	@ 0x39
 80026ce:	f004 f8e9 	bl	80068a4 <HAL_NVIC_EnableIRQ>

}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40021000 	.word	0x40021000

080026e0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b088      	sub	sp, #32
 80026e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e6:	f107 030c 	add.w	r3, r7, #12
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026f6:	4b3e      	ldr	r3, [pc, #248]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 80026f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fa:	4a3d      	ldr	r2, [pc, #244]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 80026fc:	f043 0304 	orr.w	r3, r3, #4
 8002700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002702:	4b3b      	ldr	r3, [pc, #236]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 8002704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002706:	f003 0304 	and.w	r3, r3, #4
 800270a:	60bb      	str	r3, [r7, #8]
 800270c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800270e:	4b38      	ldr	r3, [pc, #224]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 8002710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002712:	4a37      	ldr	r2, [pc, #220]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800271a:	4b35      	ldr	r3, [pc, #212]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 800271c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	607b      	str	r3, [r7, #4]
 8002724:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002726:	4b32      	ldr	r3, [pc, #200]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 8002728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800272a:	4a31      	ldr	r2, [pc, #196]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 800272c:	f043 0302 	orr.w	r3, r3, #2
 8002730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002732:	4b2f      	ldr	r3, [pc, #188]	@ (80027f0 <_ZL12MX_GPIO_Initv+0x110>)
 8002734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	603b      	str	r3, [r7, #0]
 800273c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 800273e:	2200      	movs	r2, #0
 8002740:	f248 11ff 	movw	r1, #33279	@ 0x81ff
 8002744:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002748:	f004 fcc2 	bl	80070d0 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin
                          |OK_LED_Pin|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Backlight_PWM_GPIO_Port, Backlight_PWM_Pin, GPIO_PIN_RESET);
 800274c:	2200      	movs	r2, #0
 800274e:	2110      	movs	r1, #16
 8002750:	4828      	ldr	r0, [pc, #160]	@ (80027f4 <_ZL12MX_GPIO_Initv+0x114>)
 8002752:	f004 fcbd 	bl	80070d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, C_D_Pin|WR_Pin|RD_Pin|Parallel_CS_Pin
 8002756:	2200      	movs	r2, #0
 8002758:	f241 0117 	movw	r1, #4119	@ 0x1017
 800275c:	4826      	ldr	r0, [pc, #152]	@ (80027f8 <_ZL12MX_GPIO_Initv+0x118>)
 800275e:	f004 fcb7 	bl	80070d0 <HAL_GPIO_WritePin>
                          |D_C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : Alert1_Pin */
  GPIO_InitStruct.Pin = Alert1_Pin;
 8002762:	2304      	movs	r3, #4
 8002764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002766:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800276a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800276c:	2301      	movs	r3, #1
 800276e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Alert1_GPIO_Port, &GPIO_InitStruct);
 8002770:	f107 030c 	add.w	r3, r7, #12
 8002774:	4619      	mov	r1, r3
 8002776:	481f      	ldr	r0, [pc, #124]	@ (80027f4 <_ZL12MX_GPIO_Initv+0x114>)
 8002778:	f004 fb18 	bl	8006dac <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin
                           OK_LED_Pin PA15 */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 800277c:	f248 13ff 	movw	r3, #33279	@ 0x81ff
 8002780:	60fb      	str	r3, [r7, #12]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin
                          |OK_LED_Pin|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002782:	2301      	movs	r3, #1
 8002784:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278a:	2300      	movs	r3, #0
 800278c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278e:	f107 030c 	add.w	r3, r7, #12
 8002792:	4619      	mov	r1, r3
 8002794:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002798:	f004 fb08 	bl	8006dac <HAL_GPIO_Init>

  /*Configure GPIO pin : Backlight_PWM_Pin */
  GPIO_InitStruct.Pin = Backlight_PWM_Pin;
 800279c:	2310      	movs	r3, #16
 800279e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a0:	2301      	movs	r3, #1
 80027a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a8:	2300      	movs	r3, #0
 80027aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Backlight_PWM_GPIO_Port, &GPIO_InitStruct);
 80027ac:	f107 030c 	add.w	r3, r7, #12
 80027b0:	4619      	mov	r1, r3
 80027b2:	4810      	ldr	r0, [pc, #64]	@ (80027f4 <_ZL12MX_GPIO_Initv+0x114>)
 80027b4:	f004 fafa 	bl	8006dac <HAL_GPIO_Init>

  /*Configure GPIO pins : C_D_Pin WR_Pin RD_Pin Parallel_CS_Pin
                           D_C_Pin */
  GPIO_InitStruct.Pin = C_D_Pin|WR_Pin|RD_Pin|Parallel_CS_Pin
 80027b8:	f241 0317 	movw	r3, #4119	@ 0x1017
 80027bc:	60fb      	str	r3, [r7, #12]
                          |D_C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027be:	2301      	movs	r3, #1
 80027c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ca:	f107 030c 	add.w	r3, r7, #12
 80027ce:	4619      	mov	r1, r3
 80027d0:	4809      	ldr	r0, [pc, #36]	@ (80027f8 <_ZL12MX_GPIO_Initv+0x118>)
 80027d2:	f004 faeb 	bl	8006dac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80027d6:	2200      	movs	r2, #0
 80027d8:	2105      	movs	r1, #5
 80027da:	2008      	movs	r0, #8
 80027dc:	f004 f846 	bl	800686c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80027e0:	2008      	movs	r0, #8
 80027e2:	f004 f85f 	bl	80068a4 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80027e6:	bf00      	nop
 80027e8:	3720      	adds	r7, #32
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40021000 	.word	0x40021000
 80027f4:	48000800 	.word	0x48000800
 80027f8:	48000400 	.word	0x48000400

080027fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a04      	ldr	r2, [pc, #16]	@ (800281c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d101      	bne.n	8002812 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800280e:	f001 fcc1 	bl	8004194 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40000400 	.word	0x40000400

08002820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002824:	b672      	cpsid	i
}
 8002826:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002828:	bf00      	nop
 800282a:	e7fd      	b.n	8002828 <Error_Handler+0x8>

0800282c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002832:	4b11      	ldr	r3, [pc, #68]	@ (8002878 <HAL_MspInit+0x4c>)
 8002834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002836:	4a10      	ldr	r2, [pc, #64]	@ (8002878 <HAL_MspInit+0x4c>)
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	6613      	str	r3, [r2, #96]	@ 0x60
 800283e:	4b0e      	ldr	r3, [pc, #56]	@ (8002878 <HAL_MspInit+0x4c>)
 8002840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	607b      	str	r3, [r7, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800284a:	4b0b      	ldr	r3, [pc, #44]	@ (8002878 <HAL_MspInit+0x4c>)
 800284c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284e:	4a0a      	ldr	r2, [pc, #40]	@ (8002878 <HAL_MspInit+0x4c>)
 8002850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002854:	6593      	str	r3, [r2, #88]	@ 0x58
 8002856:	4b08      	ldr	r3, [pc, #32]	@ (8002878 <HAL_MspInit+0x4c>)
 8002858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800285a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002862:	2200      	movs	r2, #0
 8002864:	210f      	movs	r1, #15
 8002866:	f06f 0001 	mvn.w	r0, #1
 800286a:	f003 ffff 	bl	800686c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40021000 	.word	0x40021000

0800287c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b0ac      	sub	sp, #176	@ 0xb0
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002884:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002888:	2200      	movs	r2, #0
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	605a      	str	r2, [r3, #4]
 800288e:	609a      	str	r2, [r3, #8]
 8002890:	60da      	str	r2, [r3, #12]
 8002892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002894:	f107 0310 	add.w	r3, r7, #16
 8002898:	228c      	movs	r2, #140	@ 0x8c
 800289a:	2100      	movs	r1, #0
 800289c:	4618      	mov	r0, r3
 800289e:	f00b ff29 	bl	800e6f4 <memset>
  if(hadc->Instance==ADC1)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a35      	ldr	r2, [pc, #212]	@ (800297c <HAL_ADC_MspInit+0x100>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d163      	bne.n	8002974 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028b0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80028b2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80028b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028ba:	f107 0310 	add.w	r3, r7, #16
 80028be:	4618      	mov	r0, r3
 80028c0:	f006 f948 	bl	8008b54 <HAL_RCCEx_PeriphCLKConfig>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80028ca:	f7ff ffa9 	bl	8002820 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80028ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002980 <HAL_ADC_MspInit+0x104>)
 80028d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028d2:	4a2b      	ldr	r2, [pc, #172]	@ (8002980 <HAL_ADC_MspInit+0x104>)
 80028d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80028d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028da:	4b29      	ldr	r3, [pc, #164]	@ (8002980 <HAL_ADC_MspInit+0x104>)
 80028dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e6:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <HAL_ADC_MspInit+0x104>)
 80028e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ea:	4a25      	ldr	r2, [pc, #148]	@ (8002980 <HAL_ADC_MspInit+0x104>)
 80028ec:	f043 0304 	orr.w	r3, r3, #4
 80028f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028f2:	4b23      	ldr	r3, [pc, #140]	@ (8002980 <HAL_ADC_MspInit+0x104>)
 80028f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f6:	f003 0304 	and.w	r3, r3, #4
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028fe:	2301      	movs	r3, #1
 8002900:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002904:	2303      	movs	r3, #3
 8002906:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290a:	2300      	movs	r3, #0
 800290c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002910:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002914:	4619      	mov	r1, r3
 8002916:	481b      	ldr	r0, [pc, #108]	@ (8002984 <HAL_ADC_MspInit+0x108>)
 8002918:	f004 fa48 	bl	8006dac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800291c:	4b1a      	ldr	r3, [pc, #104]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 800291e:	4a1b      	ldr	r2, [pc, #108]	@ (800298c <HAL_ADC_MspInit+0x110>)
 8002920:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002922:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 8002924:	2200      	movs	r2, #0
 8002926:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002928:	4b17      	ldr	r3, [pc, #92]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 800292a:	2200      	movs	r2, #0
 800292c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800292e:	4b16      	ldr	r3, [pc, #88]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 8002930:	2200      	movs	r2, #0
 8002932:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002934:	4b14      	ldr	r3, [pc, #80]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 8002936:	2280      	movs	r2, #128	@ 0x80
 8002938:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800293a:	4b13      	ldr	r3, [pc, #76]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 800293c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002940:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002942:	4b11      	ldr	r3, [pc, #68]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 8002944:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002948:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800294a:	4b0f      	ldr	r3, [pc, #60]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 800294c:	2220      	movs	r2, #32
 800294e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002950:	4b0d      	ldr	r3, [pc, #52]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 8002952:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002956:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002958:	480b      	ldr	r0, [pc, #44]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 800295a:	f003 ffb1 	bl	80068c0 <HAL_DMA_Init>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <HAL_ADC_MspInit+0xec>
    {
      Error_Handler();
 8002964:	f7ff ff5c 	bl	8002820 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a07      	ldr	r2, [pc, #28]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 800296c:	651a      	str	r2, [r3, #80]	@ 0x50
 800296e:	4a06      	ldr	r2, [pc, #24]	@ (8002988 <HAL_ADC_MspInit+0x10c>)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002974:	bf00      	nop
 8002976:	37b0      	adds	r7, #176	@ 0xb0
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	50040000 	.word	0x50040000
 8002980:	40021000 	.word	0x40021000
 8002984:	48000800 	.word	0x48000800
 8002988:	200001b4 	.word	0x200001b4
 800298c:	40020008 	.word	0x40020008

08002990 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08c      	sub	sp, #48	@ 0x30
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002998:	f107 031c 	add.w	r3, r7, #28
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a52      	ldr	r2, [pc, #328]	@ (8002af8 <HAL_CAN_MspInit+0x168>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d14b      	bne.n	8002a4a <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80029b2:	4b52      	ldr	r3, [pc, #328]	@ (8002afc <HAL_CAN_MspInit+0x16c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	3301      	adds	r3, #1
 80029b8:	4a50      	ldr	r2, [pc, #320]	@ (8002afc <HAL_CAN_MspInit+0x16c>)
 80029ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80029bc:	4b4f      	ldr	r3, [pc, #316]	@ (8002afc <HAL_CAN_MspInit+0x16c>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d10b      	bne.n	80029dc <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80029c4:	4b4e      	ldr	r3, [pc, #312]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 80029c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c8:	4a4d      	ldr	r2, [pc, #308]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 80029ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80029d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 80029d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d8:	61bb      	str	r3, [r7, #24]
 80029da:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029dc:	4b48      	ldr	r3, [pc, #288]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 80029de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e0:	4a47      	ldr	r2, [pc, #284]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 80029e2:	f043 0302 	orr.w	r3, r3, #2
 80029e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029e8:	4b45      	ldr	r3, [pc, #276]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 80029ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	617b      	str	r3, [r7, #20]
 80029f2:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80029f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029fa:	2302      	movs	r3, #2
 80029fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029fe:	2301      	movs	r3, #1
 8002a00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a02:	2303      	movs	r3, #3
 8002a04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002a06:	2309      	movs	r3, #9
 8002a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a0a:	f107 031c 	add.w	r3, r7, #28
 8002a0e:	4619      	mov	r1, r3
 8002a10:	483c      	ldr	r0, [pc, #240]	@ (8002b04 <HAL_CAN_MspInit+0x174>)
 8002a12:	f004 f9cb 	bl	8006dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a16:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1c:	2302      	movs	r3, #2
 8002a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a24:	2303      	movs	r3, #3
 8002a26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002a28:	2309      	movs	r3, #9
 8002a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a2c:	f107 031c 	add.w	r3, r7, #28
 8002a30:	4619      	mov	r1, r3
 8002a32:	4834      	ldr	r0, [pc, #208]	@ (8002b04 <HAL_CAN_MspInit+0x174>)
 8002a34:	f004 f9ba 	bl	8006dac <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002a38:	2200      	movs	r2, #0
 8002a3a:	2105      	movs	r1, #5
 8002a3c:	2014      	movs	r0, #20
 8002a3e:	f003 ff15 	bl	800686c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002a42:	2014      	movs	r0, #20
 8002a44:	f003 ff2e 	bl	80068a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8002a48:	e051      	b.n	8002aee <HAL_CAN_MspInit+0x15e>
  else if(hcan->Instance==CAN2)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a2e      	ldr	r2, [pc, #184]	@ (8002b08 <HAL_CAN_MspInit+0x178>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d14c      	bne.n	8002aee <HAL_CAN_MspInit+0x15e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002a54:	4b2a      	ldr	r3, [pc, #168]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a58:	4a29      	ldr	r2, [pc, #164]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a60:	4b27      	ldr	r3, [pc, #156]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002a6c:	4b23      	ldr	r3, [pc, #140]	@ (8002afc <HAL_CAN_MspInit+0x16c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	3301      	adds	r3, #1
 8002a72:	4a22      	ldr	r2, [pc, #136]	@ (8002afc <HAL_CAN_MspInit+0x16c>)
 8002a74:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002a76:	4b21      	ldr	r3, [pc, #132]	@ (8002afc <HAL_CAN_MspInit+0x16c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d10b      	bne.n	8002a96 <HAL_CAN_MspInit+0x106>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002a7e:	4b20      	ldr	r3, [pc, #128]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a82:	4a1f      	ldr	r2, [pc, #124]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a88:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a96:	4b1a      	ldr	r3, [pc, #104]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9a:	4a19      	ldr	r2, [pc, #100]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002a9c:	f043 0302 	orr.w	r3, r3, #2
 8002aa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002aa2:	4b17      	ldr	r3, [pc, #92]	@ (8002b00 <HAL_CAN_MspInit+0x170>)
 8002aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa6:	f003 0302 	and.w	r3, r3, #2
 8002aaa:	60bb      	str	r3, [r7, #8]
 8002aac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002aae:	2320      	movs	r3, #32
 8002ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aba:	2303      	movs	r3, #3
 8002abc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_CAN2;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac2:	f107 031c 	add.w	r3, r7, #28
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	480e      	ldr	r0, [pc, #56]	@ (8002b04 <HAL_CAN_MspInit+0x174>)
 8002aca:	f004 f96f 	bl	8006dac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ace:	2340      	movs	r3, #64	@ 0x40
 8002ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ada:	2303      	movs	r3, #3
 8002adc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_CAN2;
 8002ade:	2308      	movs	r3, #8
 8002ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae2:	f107 031c 	add.w	r3, r7, #28
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4806      	ldr	r0, [pc, #24]	@ (8002b04 <HAL_CAN_MspInit+0x174>)
 8002aea:	f004 f95f 	bl	8006dac <HAL_GPIO_Init>
}
 8002aee:	bf00      	nop
 8002af0:	3730      	adds	r7, #48	@ 0x30
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40006400 	.word	0x40006400
 8002afc:	20000438 	.word	0x20000438
 8002b00:	40021000 	.word	0x40021000
 8002b04:	48000400 	.word	0x48000400
 8002b08:	40006800 	.word	0x40006800

08002b0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b0ac      	sub	sp, #176	@ 0xb0
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b24:	f107 0310 	add.w	r3, r7, #16
 8002b28:	228c      	movs	r2, #140	@ 0x8c
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f00b fde1 	bl	800e6f4 <memset>
  if(hi2c->Instance==I2C4)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a22      	ldr	r2, [pc, #136]	@ (8002bc0 <HAL_I2C_MspInit+0xb4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d13c      	bne.n	8002bb6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8002b3c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b40:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8002b42:	2300      	movs	r3, #0
 8002b44:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b46:	f107 0310 	add.w	r3, r7, #16
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f006 f802 	bl	8008b54 <HAL_RCCEx_PeriphCLKConfig>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002b56:	f7ff fe63 	bl	8002820 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc4 <HAL_I2C_MspInit+0xb8>)
 8002b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b5e:	4a19      	ldr	r2, [pc, #100]	@ (8002bc4 <HAL_I2C_MspInit+0xb8>)
 8002b60:	f043 0302 	orr.w	r3, r3, #2
 8002b64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b66:	4b17      	ldr	r3, [pc, #92]	@ (8002bc4 <HAL_I2C_MspInit+0xb8>)
 8002b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	60fb      	str	r3, [r7, #12]
 8002b70:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB10     ------> I2C4_SCL
    PB11     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b72:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002b76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b7a:	2312      	movs	r3, #18
 8002b7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b86:	2303      	movs	r3, #3
 8002b88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b92:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002b96:	4619      	mov	r1, r3
 8002b98:	480b      	ldr	r0, [pc, #44]	@ (8002bc8 <HAL_I2C_MspInit+0xbc>)
 8002b9a:	f004 f907 	bl	8006dac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8002b9e:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <HAL_I2C_MspInit+0xb8>)
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	4a08      	ldr	r2, [pc, #32]	@ (8002bc4 <HAL_I2C_MspInit+0xb8>)
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002baa:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <HAL_I2C_MspInit+0xb8>)
 8002bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C4_MspInit 1 */

  }

}
 8002bb6:	bf00      	nop
 8002bb8:	37b0      	adds	r7, #176	@ 0xb0
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40008400 	.word	0x40008400
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	48000400 	.word	0x48000400

08002bcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	@ 0x28
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd4:	f107 0314 	add.w	r3, r7, #20
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	605a      	str	r2, [r3, #4]
 8002bde:	609a      	str	r2, [r3, #8]
 8002be0:	60da      	str	r2, [r3, #12]
 8002be2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a3a      	ldr	r2, [pc, #232]	@ (8002cd4 <HAL_SPI_MspInit+0x108>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d16d      	bne.n	8002cca <HAL_SPI_MspInit+0xfe>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002bee:	4b3a      	ldr	r3, [pc, #232]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf2:	4a39      	ldr	r2, [pc, #228]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002bf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bfa:	4b37      	ldr	r3, [pc, #220]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bfe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c02:	613b      	str	r3, [r7, #16]
 8002c04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c06:	4b34      	ldr	r3, [pc, #208]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0a:	4a33      	ldr	r2, [pc, #204]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002c0c:	f043 0304 	orr.w	r3, r3, #4
 8002c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c12:	4b31      	ldr	r3, [pc, #196]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c22:	4a2d      	ldr	r2, [pc, #180]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002c24:	f043 0302 	orr.w	r3, r3, #2
 8002c28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c2a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd8 <HAL_SPI_MspInit+0x10c>)
 8002c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	60bb      	str	r3, [r7, #8]
 8002c34:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC12     ------> SPI3_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c44:	2303      	movs	r3, #3
 8002c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c48:	2306      	movs	r3, #6
 8002c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	4619      	mov	r1, r3
 8002c52:	4822      	ldr	r0, [pc, #136]	@ (8002cdc <HAL_SPI_MspInit+0x110>)
 8002c54:	f004 f8aa 	bl	8006dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c58:	2308      	movs	r3, #8
 8002c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c60:	2300      	movs	r3, #0
 8002c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c64:	2303      	movs	r3, #3
 8002c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002c68:	2306      	movs	r3, #6
 8002c6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	4619      	mov	r1, r3
 8002c72:	481b      	ldr	r0, [pc, #108]	@ (8002ce0 <HAL_SPI_MspInit+0x114>)
 8002c74:	f004 f89a 	bl	8006dac <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA2_Channel2;
 8002c78:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ce8 <HAL_SPI_MspInit+0x11c>)
 8002c7c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_3;
 8002c7e:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002c80:	2203      	movs	r2, #3
 8002c82:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c84:	4b17      	ldr	r3, [pc, #92]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002c86:	2210      	movs	r2, #16
 8002c88:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002c90:	4b14      	ldr	r3, [pc, #80]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002c92:	2280      	movs	r2, #128	@ 0x80
 8002c94:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c96:	4b13      	ldr	r3, [pc, #76]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002ca2:	4b10      	ldr	r3, [pc, #64]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002cae:	480d      	ldr	r0, [pc, #52]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002cb0:	f003 fe06 	bl	80068c0 <HAL_DMA_Init>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 8002cba:	f7ff fdb1 	bl	8002820 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a08      	ldr	r2, [pc, #32]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002cc2:	655a      	str	r2, [r3, #84]	@ 0x54
 8002cc4:	4a07      	ldr	r2, [pc, #28]	@ (8002ce4 <HAL_SPI_MspInit+0x118>)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002cca:	bf00      	nop
 8002ccc:	3728      	adds	r7, #40	@ 0x28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40003c00 	.word	0x40003c00
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	48000800 	.word	0x48000800
 8002ce0:	48000400 	.word	0x48000400
 8002ce4:	20000304 	.word	0x20000304
 8002ce8:	4002041c 	.word	0x4002041c

08002cec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM8)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8002d30 <HAL_TIM_Base_MspInit+0x44>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d113      	bne.n	8002d26 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002d34 <HAL_TIM_Base_MspInit+0x48>)
 8002d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d02:	4a0c      	ldr	r2, [pc, #48]	@ (8002d34 <HAL_TIM_Base_MspInit+0x48>)
 8002d04:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d08:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d34 <HAL_TIM_Base_MspInit+0x48>)
 8002d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d12:	60fb      	str	r3, [r7, #12]
 8002d14:	68fb      	ldr	r3, [r7, #12]
    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 5, 0);
 8002d16:	2200      	movs	r2, #0
 8002d18:	2105      	movs	r1, #5
 8002d1a:	202c      	movs	r0, #44	@ 0x2c
 8002d1c:	f003 fda6 	bl	800686c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 8002d20:	202c      	movs	r0, #44	@ 0x2c
 8002d22:	f003 fdbf 	bl	80068a4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40013400 	.word	0x40013400
 8002d34:	40021000 	.word	0x40021000

08002d38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b0ac      	sub	sp, #176	@ 0xb0
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d40:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	60da      	str	r2, [r3, #12]
 8002d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d50:	f107 0310 	add.w	r3, r7, #16
 8002d54:	228c      	movs	r2, #140	@ 0x8c
 8002d56:	2100      	movs	r1, #0
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f00b fccb 	bl	800e6f4 <memset>
  if(huart->Instance==UART4)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a25      	ldr	r2, [pc, #148]	@ (8002df8 <HAL_UART_MspInit+0xc0>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d143      	bne.n	8002df0 <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002d68:	2308      	movs	r3, #8
 8002d6a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d70:	f107 0310 	add.w	r3, r7, #16
 8002d74:	4618      	mov	r0, r3
 8002d76:	f005 feed 	bl	8008b54 <HAL_RCCEx_PeriphCLKConfig>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002d80:	f7ff fd4e 	bl	8002820 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002d84:	4b1d      	ldr	r3, [pc, #116]	@ (8002dfc <HAL_UART_MspInit+0xc4>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	4a1c      	ldr	r2, [pc, #112]	@ (8002dfc <HAL_UART_MspInit+0xc4>)
 8002d8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002d8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d90:	4b1a      	ldr	r3, [pc, #104]	@ (8002dfc <HAL_UART_MspInit+0xc4>)
 8002d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d9c:	4b17      	ldr	r3, [pc, #92]	@ (8002dfc <HAL_UART_MspInit+0xc4>)
 8002d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da0:	4a16      	ldr	r2, [pc, #88]	@ (8002dfc <HAL_UART_MspInit+0xc4>)
 8002da2:	f043 0304 	orr.w	r3, r3, #4
 8002da6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002da8:	4b14      	ldr	r3, [pc, #80]	@ (8002dfc <HAL_UART_MspInit+0xc4>)
 8002daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	60bb      	str	r3, [r7, #8]
 8002db2:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002db4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002db8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002dce:	2308      	movs	r3, #8
 8002dd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dd4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4809      	ldr	r0, [pc, #36]	@ (8002e00 <HAL_UART_MspInit+0xc8>)
 8002ddc:	f003 ffe6 	bl	8006dac <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002de0:	2200      	movs	r2, #0
 8002de2:	2105      	movs	r1, #5
 8002de4:	2034      	movs	r0, #52	@ 0x34
 8002de6:	f003 fd41 	bl	800686c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002dea:	2034      	movs	r0, #52	@ 0x34
 8002dec:	f003 fd5a 	bl	80068a4 <HAL_NVIC_EnableIRQ>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8002df0:	bf00      	nop
 8002df2:	37b0      	adds	r7, #176	@ 0xb0
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40004c00 	.word	0x40004c00
 8002dfc:	40021000 	.word	0x40021000
 8002e00:	48000800 	.word	0x48000800

08002e04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08e      	sub	sp, #56	@ 0x38
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002e12:	4b34      	ldr	r3, [pc, #208]	@ (8002ee4 <HAL_InitTick+0xe0>)
 8002e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e16:	4a33      	ldr	r2, [pc, #204]	@ (8002ee4 <HAL_InitTick+0xe0>)
 8002e18:	f043 0302 	orr.w	r3, r3, #2
 8002e1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e1e:	4b31      	ldr	r3, [pc, #196]	@ (8002ee4 <HAL_InitTick+0xe0>)
 8002e20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e2a:	f107 0210 	add.w	r2, r7, #16
 8002e2e:	f107 0314 	add.w	r3, r7, #20
 8002e32:	4611      	mov	r1, r2
 8002e34:	4618      	mov	r0, r3
 8002e36:	f005 fdfb 	bl	8008a30 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002e3a:	6a3b      	ldr	r3, [r7, #32]
 8002e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d103      	bne.n	8002e4c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e44:	f005 fdc8 	bl	80089d8 <HAL_RCC_GetPCLK1Freq>
 8002e48:	6378      	str	r0, [r7, #52]	@ 0x34
 8002e4a:	e004      	b.n	8002e56 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e4c:	f005 fdc4 	bl	80089d8 <HAL_RCC_GetPCLK1Freq>
 8002e50:	4603      	mov	r3, r0
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e58:	4a23      	ldr	r2, [pc, #140]	@ (8002ee8 <HAL_InitTick+0xe4>)
 8002e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5e:	0c9b      	lsrs	r3, r3, #18
 8002e60:	3b01      	subs	r3, #1
 8002e62:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002e64:	4b21      	ldr	r3, [pc, #132]	@ (8002eec <HAL_InitTick+0xe8>)
 8002e66:	4a22      	ldr	r2, [pc, #136]	@ (8002ef0 <HAL_InitTick+0xec>)
 8002e68:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8002e6a:	4b20      	ldr	r3, [pc, #128]	@ (8002eec <HAL_InitTick+0xe8>)
 8002e6c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e70:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002e72:	4a1e      	ldr	r2, [pc, #120]	@ (8002eec <HAL_InitTick+0xe8>)
 8002e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e76:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8002e78:	4b1c      	ldr	r3, [pc, #112]	@ (8002eec <HAL_InitTick+0xe8>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002eec <HAL_InitTick+0xe8>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e84:	4b19      	ldr	r3, [pc, #100]	@ (8002eec <HAL_InitTick+0xe8>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8002e8a:	4818      	ldr	r0, [pc, #96]	@ (8002eec <HAL_InitTick+0xe8>)
 8002e8c:	f006 fbcf 	bl	800962e <HAL_TIM_Base_Init>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e96:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d11b      	bne.n	8002ed6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002e9e:	4813      	ldr	r0, [pc, #76]	@ (8002eec <HAL_InitTick+0xe8>)
 8002ea0:	f006 fc1c 	bl	80096dc <HAL_TIM_Base_Start_IT>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002eaa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d111      	bne.n	8002ed6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002eb2:	201d      	movs	r0, #29
 8002eb4:	f003 fcf6 	bl	80068a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b0f      	cmp	r3, #15
 8002ebc:	d808      	bhi.n	8002ed0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	6879      	ldr	r1, [r7, #4]
 8002ec2:	201d      	movs	r0, #29
 8002ec4:	f003 fcd2 	bl	800686c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ec8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef4 <HAL_InitTick+0xf0>)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	e002      	b.n	8002ed6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002ed6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3738      	adds	r7, #56	@ 0x38
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	431bde83 	.word	0x431bde83
 8002eec:	2000043c 	.word	0x2000043c
 8002ef0:	40000400 	.word	0x40000400
 8002ef4:	2000002c 	.word	0x2000002c

08002ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002efc:	bf00      	nop
 8002efe:	e7fd      	b.n	8002efc <NMI_Handler+0x4>

08002f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <HardFault_Handler+0x4>

08002f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <MemManage_Handler+0x4>

08002f10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <BusFault_Handler+0x4>

08002f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <UsageFault_Handler+0x4>

08002f20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Alert1_Pin);
 8002f32:	2004      	movs	r0, #4
 8002f34:	f004 f8fe 	bl	8007134 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002f38:	bf00      	nop
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002f40:	4802      	ldr	r0, [pc, #8]	@ (8002f4c <DMA1_Channel1_IRQHandler+0x10>)
 8002f42:	f003 fe54 	bl	8006bee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200001b4 	.word	0x200001b4

08002f50 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002f54:	4802      	ldr	r0, [pc, #8]	@ (8002f60 <CAN1_RX0_IRQHandler+0x10>)
 8002f56:	f003 f9a2 	bl	800629e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	200001fc 	.word	0x200001fc

08002f64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002f68:	4802      	ldr	r0, [pc, #8]	@ (8002f74 <TIM3_IRQHandler+0x10>)
 8002f6a:	f006 fc27 	bl	80097bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	2000043c 	.word	0x2000043c

08002f78 <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002f7c:	4802      	ldr	r0, [pc, #8]	@ (8002f88 <TIM8_UP_IRQHandler+0x10>)
 8002f7e:	f006 fc1d 	bl	80097bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 8002f82:	bf00      	nop
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	2000034c 	.word	0x2000034c

08002f8c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002f90:	4802      	ldr	r0, [pc, #8]	@ (8002f9c <UART4_IRQHandler+0x10>)
 8002f92:	f007 f88b 	bl	800a0ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002f96:	bf00      	nop
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000398 	.word	0x20000398

08002fa0 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002fa4:	4802      	ldr	r0, [pc, #8]	@ (8002fb0 <DMA2_Channel2_IRQHandler+0x10>)
 8002fa6:	f003 fe22 	bl	8006bee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	20000304 	.word	0x20000304

08002fb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fbc:	4a14      	ldr	r2, [pc, #80]	@ (8003010 <_sbrk+0x5c>)
 8002fbe:	4b15      	ldr	r3, [pc, #84]	@ (8003014 <_sbrk+0x60>)
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fc8:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <_sbrk+0x64>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d102      	bne.n	8002fd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fd0:	4b11      	ldr	r3, [pc, #68]	@ (8003018 <_sbrk+0x64>)
 8002fd2:	4a12      	ldr	r2, [pc, #72]	@ (800301c <_sbrk+0x68>)
 8002fd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fd6:	4b10      	ldr	r3, [pc, #64]	@ (8003018 <_sbrk+0x64>)
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4413      	add	r3, r2
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d207      	bcs.n	8002ff4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fe4:	f00b fbf4 	bl	800e7d0 <__errno>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	220c      	movs	r2, #12
 8002fec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff2:	e009      	b.n	8003008 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ff4:	4b08      	ldr	r3, [pc, #32]	@ (8003018 <_sbrk+0x64>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ffa:	4b07      	ldr	r3, [pc, #28]	@ (8003018 <_sbrk+0x64>)
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4413      	add	r3, r2
 8003002:	4a05      	ldr	r2, [pc, #20]	@ (8003018 <_sbrk+0x64>)
 8003004:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003006:	68fb      	ldr	r3, [r7, #12]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20050000 	.word	0x20050000
 8003014:	00000400 	.word	0x00000400
 8003018:	20000488 	.word	0x20000488
 800301c:	20002b30 	.word	0x20002b30

08003020 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003024:	4b06      	ldr	r3, [pc, #24]	@ (8003040 <SystemInit+0x20>)
 8003026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800302a:	4a05      	ldr	r2, [pc, #20]	@ (8003040 <SystemInit+0x20>)
 800302c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003030:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003034:	bf00      	nop
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	e000ed00 	.word	0xe000ed00

08003044 <_ZN7ILI9341C1Ess>:
/**
  * @brief   Constructor for ILI9341 class
  * @param   w: width of LCD
  * @param   h: height of LCD
  */
ILI9341::ILI9341(int16_t w, int16_t h):WIDTH(w),HEIGHT(h)
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	807b      	strh	r3, [r7, #2]
 8003050:	4613      	mov	r3, r2
 8003052:	803b      	strh	r3, [r7, #0]
 8003054:	4a45      	ldr	r2, [pc, #276]	@ (800316c <_ZN7ILI9341C1Ess+0x128>)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	601a      	str	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	887a      	ldrh	r2, [r7, #2]
 800305e:	809a      	strh	r2, [r3, #4]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	883a      	ldrh	r2, [r7, #0]
 8003064:	80da      	strh	r2, [r3, #6]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	81da      	strh	r2, [r3, #14]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	821a      	strh	r2, [r3, #16]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003078:	621a      	str	r2, [r3, #32]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003080:	625a      	str	r2, [r3, #36]	@ 0x24
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003088:	629a      	str	r2, [r3, #40]	@ 0x28
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003090:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8003098:	631a      	str	r2, [r3, #48]	@ 0x30
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80030a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80030a8:	639a      	str	r2, [r3, #56]	@ 0x38
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80030b0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2204      	movs	r2, #4
 80030b6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003170 <_ZN7ILI9341C1Ess+0x12c>)
 80030be:	645a      	str	r2, [r3, #68]	@ 0x44
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a29      	ldr	r2, [pc, #164]	@ (8003170 <_ZN7ILI9341C1Ess+0x12c>)
 80030cc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a25      	ldr	r2, [pc, #148]	@ (8003170 <_ZN7ILI9341C1Ess+0x12c>)
 80030da:	655a      	str	r2, [r3, #84]	@ 0x54
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80030e2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a21      	ldr	r2, [pc, #132]	@ (8003170 <_ZN7ILI9341C1Ess+0x12c>)
 80030ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2220      	movs	r2, #32
 80030f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003174 <_ZN7ILI9341C1Ess+0x130>)
 80030f8:	665a      	str	r2, [r3, #100]	@ 0x64
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2210      	movs	r2, #16
 80030fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a1b      	ldr	r2, [pc, #108]	@ (8003174 <_ZN7ILI9341C1Ess+0x130>)
 8003106:	66da      	str	r2, [r3, #108]	@ 0x6c
{
  text_size_ = 1;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	819a      	strh	r2, [r3, #12]
  width_ = WIDTH;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	811a      	strh	r2, [r3, #8]
  height_ = HEIGHT;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	815a      	strh	r2, [r3, #10]
  rotation = 0;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	771a      	strb	r2, [r3, #28]
  cursor_y = cursor_x = 0;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	825a      	strh	r2, [r3, #18]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	829a      	strh	r2, [r3, #20]
  textsize_x = textsize_y = 1;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	76da      	strb	r2, [r3, #27]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	7eda      	ldrb	r2, [r3, #27]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	769a      	strb	r2, [r3, #26]
  textcolor = textbgcolor = 0xFFFF;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800314c:	831a      	strh	r2, [r3, #24]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	8b1a      	ldrh	r2, [r3, #24]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	82da      	strh	r2, [r3, #22]
  wrap = true;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	775a      	strb	r2, [r3, #29]
}
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4618      	mov	r0, r3
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	0800f678 	.word	0x0800f678
 8003170:	48000400 	.word	0x48000400
 8003174:	48000800 	.word	0x48000800

08003178 <_ZN7ILI9341D1Ev>:

ILI9341::~ILI9341()
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	4a04      	ldr	r2, [pc, #16]	@ (8003194 <_ZN7ILI9341D1Ev+0x1c>)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	601a      	str	r2, [r3, #0]
{
  // TODO Auto-generated destructor stub
}
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	0800f678 	.word	0x0800f678

08003198 <_ZN7ILI9341D0Ev>:
ILI9341::~ILI9341()
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
}
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7ff ffe9 	bl	8003178 <_ZN7ILI9341D1Ev>
 80031a6:	2170      	movs	r1, #112	@ 0x70
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f00b f9b5 	bl	800e518 <_ZdlPvj>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4618      	mov	r0, r3
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_ZN7ILI93414InitEv>:

/**
  * @brief  Initialize the LCD.
  */
void ILI9341::Init()
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b088      	sub	sp, #32
 80031bc:	af02      	add	r7, sp, #8
 80031be:	6078      	str	r0, [r7, #4]
  // Write all control signals high
  HAL_GPIO_WritePin(Backlight_PWM_GPIO_Port_, Backlight_PWM_Pin_, GPIO_PIN_SET);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80031ca:	2201      	movs	r2, #1
 80031cc:	4619      	mov	r1, r3
 80031ce:	f003 ff7f 	bl	80070d0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80031dc:	2201      	movs	r2, #1
 80031de:	4619      	mov	r1, r3
 80031e0:	f003 ff76 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031ee:	2201      	movs	r2, #1
 80031f0:	4619      	mov	r1, r3
 80031f2:	f003 ff6d 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8003200:	2201      	movs	r2, #1
 8003202:	4619      	mov	r1, r3
 8003204:	f003 ff64 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_READ_GPIO_Port_, LCD_READ_Pin_, GPIO_PIN_SET);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003212:	2201      	movs	r2, #1
 8003214:	4619      	mov	r1, r3
 8003216:	f003 ff5b 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port_, LCD_RST_Pin_, GPIO_PIN_SET);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003224:	2201      	movs	r2, #1
 8003226:	4619      	mov	r1, r3
 8003228:	f003 ff52 	bl	80070d0 <HAL_GPIO_WritePin>

  // Hold reset pin
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port_, LCD_RST_Pin_, GPIO_PIN_RESET);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003236:	2200      	movs	r2, #0
 8003238:	4619      	mov	r1, r3
 800323a:	f003 ff49 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800323e:	200a      	movs	r0, #10
 8003240:	f000 ffc8 	bl	80041d4 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port_, LCD_RST_Pin_, GPIO_PIN_SET);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800324e:	2201      	movs	r2, #1
 8003250:	4619      	mov	r1, r3
 8003252:	f003 ff3d 	bl	80070d0 <HAL_GPIO_WritePin>

  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003260:	2200      	movs	r2, #0
 8003262:	4619      	mov	r1, r3
 8003264:	f003 ff34 	bl	80070d0 <HAL_GPIO_WritePin>

  // Soft reset the LCD
  TransmitCmd(ILI9341_SWRESET);
 8003268:	2101      	movs	r1, #1
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 f8c4 	bl	80033f8 <_ZN7ILI934111TransmitCmdEh>
  Transmit8bitData(0x00);
 8003270:	2100      	movs	r1, #0
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 f8d8 	bl	8003428 <_ZN7ILI934116Transmit8bitDataEh>
  HAL_Delay(50);
 8003278:	2032      	movs	r0, #50	@ 0x32
 800327a:	f000 ffab 	bl	80041d4 <HAL_Delay>


  uint8_t cmd, x, numArgs;
  const uint8_t *addr = initcmd;
 800327e:	4b27      	ldr	r3, [pc, #156]	@ (800331c <_ZN7ILI93414InitEv+0x164>)
 8003280:	613b      	str	r3, [r7, #16]
  while((cmd = *(addr++)) > 0)
 8003282:	e027      	b.n	80032d4 <_ZN7ILI93414InitEv+0x11c>
  {
    x = *(addr++);
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	1c5a      	adds	r2, r3, #1
 8003288:	613a      	str	r2, [r7, #16]
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	73bb      	strb	r3, [r7, #14]
    numArgs = x & 0x7F;
 800328e:	7bbb      	ldrb	r3, [r7, #14]
 8003290:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003294:	75fb      	strb	r3, [r7, #23]
    TransmitCmd(cmd);
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	4619      	mov	r1, r3
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f8ac 	bl	80033f8 <_ZN7ILI934111TransmitCmdEh>
    while(numArgs--)
 80032a0:	e007      	b.n	80032b2 <_ZN7ILI93414InitEv+0xfa>
    {
      Transmit8bitData(*(addr++));
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	613a      	str	r2, [r7, #16]
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	4619      	mov	r1, r3
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f8bb 	bl	8003428 <_ZN7ILI934116Transmit8bitDataEh>
    while(numArgs--)
 80032b2:	7dfb      	ldrb	r3, [r7, #23]
 80032b4:	1e5a      	subs	r2, r3, #1
 80032b6:	75fa      	strb	r2, [r7, #23]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	bf14      	ite	ne
 80032bc:	2301      	movne	r3, #1
 80032be:	2300      	moveq	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1ed      	bne.n	80032a2 <_ZN7ILI93414InitEv+0xea>
    }
    if(x & 0x80)
 80032c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	da02      	bge.n	80032d4 <_ZN7ILI93414InitEv+0x11c>
    {
      HAL_Delay(150);
 80032ce:	2096      	movs	r0, #150	@ 0x96
 80032d0:	f000 ff80 	bl	80041d4 <HAL_Delay>
  while((cmd = *(addr++)) > 0)
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1c5a      	adds	r2, r3, #1
 80032d8:	613a      	str	r2, [r7, #16]
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	73fb      	strb	r3, [r7, #15]
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf14      	ite	ne
 80032e4:	2301      	movne	r3, #1
 80032e6:	2300      	moveq	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d1ca      	bne.n	8003284 <_ZN7ILI93414InitEv+0xcc>
    }
  }

  SetWindow(0, 0, width_-1, height_-1);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003300:	b29b      	uxth	r3, r3
 8003302:	3b01      	subs	r3, #1
 8003304:	b29b      	uxth	r3, r3
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	4613      	mov	r3, r2
 800330a:	2200      	movs	r2, #0
 800330c:	2100      	movs	r1, #0
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f8f0 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
}
 8003314:	bf00      	nop
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	0800f64c 	.word	0x0800f64c

08003320 <_ZN7ILI93415WriteEh>:

/**
  * @brief  Write data to LCD bus.
  */
inline void ILI9341::Write(uint8_t data)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	70fb      	strb	r3, [r7, #3]
  // Put data on Bus
#if UI_USE_HAL
  HAL_GPIO_WritePin(LCD_DATA0_GPIO_Port_, LCD_DATA0_Pin_, static_cast<GPIO_PinState>(data & 0x01U) );
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003330:	78fb      	ldrb	r3, [r7, #3]
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	b2db      	uxtb	r3, r3
 8003338:	461a      	mov	r2, r3
 800333a:	2101      	movs	r1, #1
 800333c:	f003 fec8 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA1_GPIO_Port_, LCD_DATA1_Pin_, static_cast<GPIO_PinState>(data & 0x02U) );
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003344:	78fb      	ldrb	r3, [r7, #3]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	b2db      	uxtb	r3, r3
 800334c:	461a      	mov	r2, r3
 800334e:	2102      	movs	r1, #2
 8003350:	f003 febe 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA2_GPIO_Port_, LCD_DATA2_Pin_, static_cast<GPIO_PinState>(data & 0x04U) );
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003358:	78fb      	ldrb	r3, [r7, #3]
 800335a:	f003 0304 	and.w	r3, r3, #4
 800335e:	b2db      	uxtb	r3, r3
 8003360:	461a      	mov	r2, r3
 8003362:	2104      	movs	r1, #4
 8003364:	f003 feb4 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA3_GPIO_Port_, LCD_DATA3_Pin_, static_cast<GPIO_PinState>(data & 0x08U) );
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	f003 0308 	and.w	r3, r3, #8
 8003372:	b2db      	uxtb	r3, r3
 8003374:	461a      	mov	r2, r3
 8003376:	2108      	movs	r1, #8
 8003378:	f003 feaa 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA4_GPIO_Port_, LCD_DATA4_Pin_, static_cast<GPIO_PinState>(data & 0x10U) );
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003380:	78fb      	ldrb	r3, [r7, #3]
 8003382:	f003 0310 	and.w	r3, r3, #16
 8003386:	b2db      	uxtb	r3, r3
 8003388:	461a      	mov	r2, r3
 800338a:	2110      	movs	r1, #16
 800338c:	f003 fea0 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA5_GPIO_Port_, LCD_DATA5_Pin_, static_cast<GPIO_PinState>(data & 0x20U) );
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003394:	78fb      	ldrb	r3, [r7, #3]
 8003396:	f003 0320 	and.w	r3, r3, #32
 800339a:	b2db      	uxtb	r3, r3
 800339c:	461a      	mov	r2, r3
 800339e:	2120      	movs	r1, #32
 80033a0:	f003 fe96 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA6_GPIO_Port_, LCD_DATA6_Pin_, static_cast<GPIO_PinState>(data & 0x40U) );
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80033a8:	78fb      	ldrb	r3, [r7, #3]
 80033aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	2140      	movs	r1, #64	@ 0x40
 80033b4:	f003 fe8c 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DATA7_GPIO_Port_, LCD_DATA7_Pin_, static_cast<GPIO_PinState>(data & 0x80U) );
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a18      	ldr	r0, [r3, #32]
 80033bc:	78fb      	ldrb	r3, [r7, #3]
 80033be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	461a      	mov	r2, r3
 80033c6:	2180      	movs	r1, #128	@ 0x80
 80033c8:	f003 fe82 	bl	80070d0 <HAL_GPIO_WritePin>
  // Pulse Write
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_RESET);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80033d6:	2200      	movs	r2, #0
 80033d8:	4619      	mov	r1, r3
 80033da:	f003 fe79 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80033e8:	2201      	movs	r2, #1
 80033ea:	4619      	mov	r1, r3
 80033ec:	f003 fe70 	bl	80070d0 <HAL_GPIO_WritePin>
  // Pulse Write
  LCD_WRITE_GPIO_Port_->BSRR = LCD_WRITE_Pin_; // changed from brr to bsrr... ok?
  LCD_WRITE_GPIO_Port_->BSRR = (uint32_t)LCD_WRITE_Pin_ << 16U;
#endif

}
 80033f0:	bf00      	nop
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <_ZN7ILI934111TransmitCmdEh>:
/**
  * @brief  Sends 8-bit command to LCD.
  * @param  cmd: 8-bit command to be sent.
  */
void ILI9341::TransmitCmd(uint8_t cmd)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	460b      	mov	r3, r1
 8003402:	70fb      	strb	r3, [r7, #3]
  // D/C -> LOW
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_RESET);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800340e:	2200      	movs	r2, #0
 8003410:	4619      	mov	r1, r3
 8003412:	f003 fe5d 	bl	80070d0 <HAL_GPIO_WritePin>

  Write(cmd);
 8003416:	78fb      	ldrb	r3, [r7, #3]
 8003418:	4619      	mov	r1, r3
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f7ff ff80 	bl	8003320 <_ZN7ILI93415WriteEh>

  // TODO: Can this line be removed?
  // D/C -> HIGH
  // HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
}
 8003420:	bf00      	nop
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <_ZN7ILI934116Transmit8bitDataEh>:
/**
  * @brief  Sends 8-bit data to LCD.
  * @param  data: 8-bit data to be sent.
  */
void ILI9341::Transmit8bitData(uint8_t data)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	460b      	mov	r3, r1
 8003432:	70fb      	strb	r3, [r7, #3]
  // D/C -> High
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800343e:	2201      	movs	r2, #1
 8003440:	4619      	mov	r1, r3
 8003442:	f003 fe45 	bl	80070d0 <HAL_GPIO_WritePin>

  Write(data);
 8003446:	78fb      	ldrb	r3, [r7, #3]
 8003448:	4619      	mov	r1, r3
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7ff ff68 	bl	8003320 <_ZN7ILI93415WriteEh>
}
 8003450:	bf00      	nop
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}

08003458 <_ZN7ILI934117Transmit16bitDataEt>:
/**
  * @brief  Sends 16-bit data to LCD.
  * @param  data: 16-bit data to be sent to LCD.
  */
void ILI9341::Transmit16bitData(uint16_t data)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	807b      	strh	r3, [r7, #2]
  // D/C -> High
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800346e:	2201      	movs	r2, #1
 8003470:	4619      	mov	r1, r3
 8003472:	f003 fe2d 	bl	80070d0 <HAL_GPIO_WritePin>

  Write(static_cast<uint8_t>(data >> 8));
 8003476:	887b      	ldrh	r3, [r7, #2]
 8003478:	0a1b      	lsrs	r3, r3, #8
 800347a:	b29b      	uxth	r3, r3
 800347c:	b2db      	uxtb	r3, r3
 800347e:	4619      	mov	r1, r3
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7ff ff4d 	bl	8003320 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 0));
 8003486:	887b      	ldrh	r3, [r7, #2]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	4619      	mov	r1, r3
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff ff47 	bl	8003320 <_ZN7ILI93415WriteEh>

}
 8003492:	bf00      	nop
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <_ZN7ILI934117Transmit32bitDataEm>:
/**
  * @brief  Sends 32-bit data to LCD.
  * @param  data: 32-bit data to be sent to LCD.
  */
void ILI9341::Transmit32bitData(uint32_t data)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
 80034a2:	6039      	str	r1, [r7, #0]
  // D/C -> High
  HAL_GPIO_WritePin(LCD_CD_GPIO_Port_, LCD_CD_Pin_, GPIO_PIN_SET);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034ae:	2201      	movs	r2, #1
 80034b0:	4619      	mov	r1, r3
 80034b2:	f003 fe0d 	bl	80070d0 <HAL_GPIO_WritePin>

  Write(static_cast<uint8_t>(data >> 24));
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	0e1b      	lsrs	r3, r3, #24
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	4619      	mov	r1, r3
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7ff ff2e 	bl	8003320 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 16));
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	0c1b      	lsrs	r3, r3, #16
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	4619      	mov	r1, r3
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff ff27 	bl	8003320 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 8 ));
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	0a1b      	lsrs	r3, r3, #8
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	4619      	mov	r1, r3
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7ff ff20 	bl	8003320 <_ZN7ILI93415WriteEh>
  Write(static_cast<uint8_t>(data >> 0 ));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	4619      	mov	r1, r3
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f7ff ff1a 	bl	8003320 <_ZN7ILI93415WriteEh>

}
 80034ec:	bf00      	nop
 80034ee:	3708      	adds	r7, #8
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <_ZN7ILI93419SetWindowEtttt>:
  * @param  xe: x end coordinate. xe > xs.
  * @param  ye: y end coordinate. ye > ys.
  * @retval ILI9341_SUCCESS or ILI9341_ERROR.
  */
char ILI9341::SetWindow (uint16_t xs, uint16_t ys, uint16_t xe, uint16_t ye)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	4608      	mov	r0, r1
 80034fe:	4611      	mov	r1, r2
 8003500:	461a      	mov	r2, r3
 8003502:	4603      	mov	r3, r0
 8003504:	817b      	strh	r3, [r7, #10]
 8003506:	460b      	mov	r3, r1
 8003508:	813b      	strh	r3, [r7, #8]
 800350a:	4613      	mov	r3, r2
 800350c:	80fb      	strh	r3, [r7, #6]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003518:	2200      	movs	r2, #0
 800351a:	4619      	mov	r1, r3
 800351c:	f003 fdd8 	bl	80070d0 <HAL_GPIO_WritePin>

  // check if coordinates is out of range
  // TODO: Use >=, <= instead of >, < for width_ and height_?
  if ((xs > xe) || (xe > width_) ||
 8003520:	897a      	ldrh	r2, [r7, #10]
 8003522:	88fb      	ldrh	r3, [r7, #6]
 8003524:	429a      	cmp	r2, r3
 8003526:	d80f      	bhi.n	8003548 <_ZN7ILI93419SetWindowEtttt+0x54>
 8003528:	88fb      	ldrh	r3, [r7, #6]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003530:	4293      	cmp	r3, r2
 8003532:	dc09      	bgt.n	8003548 <_ZN7ILI93419SetWindowEtttt+0x54>
 8003534:	893a      	ldrh	r2, [r7, #8]
 8003536:	8b3b      	ldrh	r3, [r7, #24]
 8003538:	429a      	cmp	r2, r3
 800353a:	d805      	bhi.n	8003548 <_ZN7ILI93419SetWindowEtttt+0x54>
      (ys > ye) || (ye > height_))
 800353c:	8b3b      	ldrh	r3, [r7, #24]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8003544:	4293      	cmp	r3, r2
 8003546:	dd01      	ble.n	800354c <_ZN7ILI93419SetWindowEtttt+0x58>
  {
    // out of range
    return ILI9341_ERROR;
 8003548:	2300      	movs	r3, #0
 800354a:	e021      	b.n	8003590 <_ZN7ILI93419SetWindowEtttt+0x9c>
  }

  // set column
  TransmitCmd(ILI9341_CASET);
 800354c:	212a      	movs	r1, #42	@ 0x2a
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f7ff ff52 	bl	80033f8 <_ZN7ILI934111TransmitCmdEh>
  // set column -> set column
  Transmit32bitData(((uint32_t) xs << 16) | xe);
 8003554:	897b      	ldrh	r3, [r7, #10]
 8003556:	041a      	lsls	r2, r3, #16
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	4313      	orrs	r3, r2
 800355c:	4619      	mov	r1, r3
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f7ff ff9b 	bl	800349a <_ZN7ILI934117Transmit32bitDataEm>
  // set page
  TransmitCmd(ILI9341_PASET);
 8003564:	212b      	movs	r1, #43	@ 0x2b
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f7ff ff46 	bl	80033f8 <_ZN7ILI934111TransmitCmdEh>
  // set page -> high byte first
  Transmit32bitData(((uint32_t) ys << 16) | ye);
 800356c:	893b      	ldrh	r3, [r7, #8]
 800356e:	041a      	lsls	r2, r3, #16
 8003570:	8b3b      	ldrh	r3, [r7, #24]
 8003572:	4313      	orrs	r3, r2
 8003574:	4619      	mov	r1, r3
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f7ff ff8f 	bl	800349a <_ZN7ILI934117Transmit32bitDataEm>

  // disable chip select -> HIGH
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003586:	2201      	movs	r2, #1
 8003588:	4619      	mov	r1, r3
 800358a:	f003 fda1 	bl	80070d0 <HAL_GPIO_WritePin>
  // success
  return ILI9341_SUCCESS;
 800358e:	2301      	movs	r3, #1
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <_ZN7ILI93419DrawPixelEttt>:
  * @param  y: y coordinate.
  * @param  color: 16-bit color.
  * @retval ILI9341_SUCCESS or ILI9341_ERROR.
  */
char ILI9341::DrawPixel (uint16_t x, uint16_t y, uint16_t color)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af02      	add	r7, sp, #8
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	4608      	mov	r0, r1
 80035a2:	4611      	mov	r1, r2
 80035a4:	461a      	mov	r2, r3
 80035a6:	4603      	mov	r3, r0
 80035a8:	817b      	strh	r3, [r7, #10]
 80035aa:	460b      	mov	r3, r1
 80035ac:	813b      	strh	r3, [r7, #8]
 80035ae:	4613      	mov	r3, r2
 80035b0:	80fb      	strh	r3, [r7, #6]
  // check dimension
  if ((x > width_) || (y > height_)) {
 80035b2:	897b      	ldrh	r3, [r7, #10]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80035ba:	4293      	cmp	r3, r2
 80035bc:	dc05      	bgt.n	80035ca <_ZN7ILI93419DrawPixelEttt+0x32>
 80035be:	893b      	ldrh	r3, [r7, #8]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80035c6:	4293      	cmp	r3, r2
 80035c8:	dd01      	ble.n	80035ce <_ZN7ILI93419DrawPixelEttt+0x36>
    // error
    return ILI9341_ERROR;
 80035ca:	2300      	movs	r3, #0
 80035cc:	e00f      	b.n	80035ee <_ZN7ILI93419DrawPixelEttt+0x56>
  }
  // set window
  SetWindow(x, y, x, y);
 80035ce:	8978      	ldrh	r0, [r7, #10]
 80035d0:	893a      	ldrh	r2, [r7, #8]
 80035d2:	8979      	ldrh	r1, [r7, #10]
 80035d4:	893b      	ldrh	r3, [r7, #8]
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	4603      	mov	r3, r0
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f7ff ff8a 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
  // draw pixel by 565 mode
  SendColor565(color, 1);
 80035e0:	88fb      	ldrh	r3, [r7, #6]
 80035e2:	2201      	movs	r2, #1
 80035e4:	4619      	mov	r1, r3
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f805 	bl	80035f6 <_ZN7ILI934112SendColor565Etm>
  // success
  return ILI9341_SUCCESS;
 80035ec:	2301      	movs	r3, #1
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <_ZN7ILI934112SendColor565Etm>:

void ILI9341::SendColor565(uint16_t color, uint32_t count)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b084      	sub	sp, #16
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	60f8      	str	r0, [r7, #12]
 80035fe:	460b      	mov	r3, r1
 8003600:	607a      	str	r2, [r7, #4]
 8003602:	817b      	strh	r3, [r7, #10]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800360e:	2200      	movs	r2, #0
 8003610:	4619      	mov	r1, r3
 8003612:	f003 fd5d 	bl	80070d0 <HAL_GPIO_WritePin>
  // access to RAM
  TransmitCmd(ILI9341_RAMWR);
 8003616:	212c      	movs	r1, #44	@ 0x2c
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f7ff feed 	bl	80033f8 <_ZN7ILI934111TransmitCmdEh>
  // counter
  while (count--) {
 800361e:	e004      	b.n	800362a <_ZN7ILI934112SendColor565Etm+0x34>
    // write color - first colors byte
    Transmit16bitData(color);
 8003620:	897b      	ldrh	r3, [r7, #10]
 8003622:	4619      	mov	r1, r3
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f7ff ff17 	bl	8003458 <_ZN7ILI934117Transmit16bitDataEt>
  while (count--) {
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	1e5a      	subs	r2, r3, #1
 800362e:	607a      	str	r2, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	bf14      	ite	ne
 8003634:	2301      	movne	r3, #1
 8003636:	2300      	moveq	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f0      	bne.n	8003620 <_ZN7ILI934112SendColor565Etm+0x2a>
  }
  // disable chip select -> HIGH
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003648:	2201      	movs	r2, #1
 800364a:	4619      	mov	r1, r3
 800364c:	f003 fd40 	bl	80070d0 <HAL_GPIO_WritePin>
}
 8003650:	bf00      	nop
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <_ZN7ILI93415FloodEtm>:

void ILI9341::Flood(uint16_t color, uint32_t count)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	460b      	mov	r3, r1
 8003662:	607a      	str	r2, [r7, #4]
 8003664:	817b      	strh	r3, [r7, #10]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003670:	2200      	movs	r2, #0
 8003672:	4619      	mov	r1, r3
 8003674:	f003 fd2c 	bl	80070d0 <HAL_GPIO_WritePin>
  // access to RAM
  TransmitCmd(ILI9341_RAMWR);
 8003678:	212c      	movs	r1, #44	@ 0x2c
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7ff febc 	bl	80033f8 <_ZN7ILI934111TransmitCmdEh>
  // counter
  // Upper and lower are the same
  if( (color & 0xFF) == (color >> 8))
 8003680:	897b      	ldrh	r3, [r7, #10]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	897a      	ldrh	r2, [r7, #10]
 8003686:	0a12      	lsrs	r2, r2, #8
 8003688:	b292      	uxth	r2, r2
 800368a:	4293      	cmp	r3, r2
 800368c:	d13c      	bne.n	8003708 <_ZN7ILI93415FloodEtm+0xb0>
  {
    count--;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3b01      	subs	r3, #1
 8003692:	607b      	str	r3, [r7, #4]
    Transmit16bitData(color);
 8003694:	897b      	ldrh	r3, [r7, #10]
 8003696:	4619      	mov	r1, r3
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f7ff fedd 	bl	8003458 <_ZN7ILI934117Transmit16bitDataEt>
    while(count--)
 800369e:	e023      	b.n	80036e8 <_ZN7ILI93415FloodEtm+0x90>
    {
#if UI_USE_HAL
  // Pulse Write
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_RESET);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80036aa:	2200      	movs	r2, #0
 80036ac:	4619      	mov	r1, r3
 80036ae:	f003 fd0f 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80036bc:	2201      	movs	r2, #1
 80036be:	4619      	mov	r1, r3
 80036c0:	f003 fd06 	bl	80070d0 <HAL_GPIO_WritePin>
  // Pulse Write
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_RESET);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80036ce:	2200      	movs	r2, #0
 80036d0:	4619      	mov	r1, r3
 80036d2:	f003 fcfd 	bl	80070d0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_WRITE_GPIO_Port_, LCD_WRITE_Pin_, GPIO_PIN_SET);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80036e0:	2201      	movs	r2, #1
 80036e2:	4619      	mov	r1, r3
 80036e4:	f003 fcf4 	bl	80070d0 <HAL_GPIO_WritePin>
    while(count--)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	1e5a      	subs	r2, r3, #1
 80036ec:	607a      	str	r2, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	bf14      	ite	ne
 80036f2:	2301      	movne	r3, #1
 80036f4:	2300      	moveq	r3, #0
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1d1      	bne.n	80036a0 <_ZN7ILI93415FloodEtm+0x48>
 80036fc:	e00e      	b.n	800371c <_ZN7ILI93415FloodEtm+0xc4>
  }
  else
  {
    while (count--)
    {
      Transmit16bitData(color);
 80036fe:	897b      	ldrh	r3, [r7, #10]
 8003700:	4619      	mov	r1, r3
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f7ff fea8 	bl	8003458 <_ZN7ILI934117Transmit16bitDataEt>
    while (count--)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	1e5a      	subs	r2, r3, #1
 800370c:	607a      	str	r2, [r7, #4]
 800370e:	2b00      	cmp	r3, #0
 8003710:	bf14      	ite	ne
 8003712:	2301      	movne	r3, #1
 8003714:	2300      	moveq	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1f0      	bne.n	80036fe <_ZN7ILI93415FloodEtm+0xa6>
    }
  }
  // disable chip select -> HIGH
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_SET);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003726:	2201      	movs	r2, #1
 8003728:	4619      	mov	r1, r3
 800372a:	f003 fcd1 	bl	80070d0 <HAL_GPIO_WritePin>
}
 800372e:	bf00      	nop
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <_ZN7ILI934111ClearScreenEt>:

void ILI9341::ClearScreen(uint16_t color)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b084      	sub	sp, #16
 800373a:	af02      	add	r7, sp, #8
 800373c:	6078      	str	r0, [r7, #4]
 800373e:	460b      	mov	r3, r1
 8003740:	807b      	strh	r3, [r7, #2]
  // set whole window
  SetWindow(0, 0, width_, height_);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003748:	b29a      	uxth	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003750:	b29b      	uxth	r3, r3
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	4613      	mov	r3, r2
 8003756:	2200      	movs	r2, #0
 8003758:	2100      	movs	r1, #0
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f7ff feca 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
  // draw individual pixels
  Flood(color, ILI9341_CACHE_MEM);
 8003760:	887b      	ldrh	r3, [r7, #2]
 8003762:	f44f 3296 	mov.w	r2, #76800	@ 0x12c00
 8003766:	4619      	mov	r1, r3
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f7ff ff75 	bl	8003658 <_ZN7ILI93415FloodEtm>
  // Update background color
  textbgcolor = color;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	887a      	ldrh	r2, [r7, #2]
 8003772:	831a      	strh	r2, [r3, #24]
}
 8003774:	bf00      	nop
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <_ZN7ILI934113DrawFastHLineEtttt>:

void ILI9341::DrawFastHLine(uint16_t x, uint16_t y, uint16_t length,
                                    uint16_t color) {
 800377c:	b580      	push	{r7, lr}
 800377e:	b088      	sub	sp, #32
 8003780:	af02      	add	r7, sp, #8
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	4608      	mov	r0, r1
 8003786:	4611      	mov	r1, r2
 8003788:	461a      	mov	r2, r3
 800378a:	4603      	mov	r3, r0
 800378c:	817b      	strh	r3, [r7, #10]
 800378e:	460b      	mov	r3, r1
 8003790:	813b      	strh	r3, [r7, #8]
 8003792:	4613      	mov	r3, r2
 8003794:	80fb      	strh	r3, [r7, #6]
  int16_t x2;

  // Initial off-screen clipping
  if ((length <= 0) || (y < 0) || (y >= height_) || (x >= width_) ||
 8003796:	88fb      	ldrh	r3, [r7, #6]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d016      	beq.n	80037ca <_ZN7ILI934113DrawFastHLineEtttt+0x4e>
 800379c:	893b      	ldrh	r3, [r7, #8]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80037a4:	4293      	cmp	r3, r2
 80037a6:	da10      	bge.n	80037ca <_ZN7ILI934113DrawFastHLineEtttt+0x4e>
 80037a8:	897b      	ldrh	r3, [r7, #10]
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80037b0:	4293      	cmp	r3, r2
 80037b2:	da0a      	bge.n	80037ca <_ZN7ILI934113DrawFastHLineEtttt+0x4e>
      ((x2 = (x + length - 1)) < 0))
 80037b4:	897a      	ldrh	r2, [r7, #10]
 80037b6:	88fb      	ldrh	r3, [r7, #6]
 80037b8:	4413      	add	r3, r2
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29b      	uxth	r3, r3
 80037c0:	82fb      	strh	r3, [r7, #22]
  if ((length <= 0) || (y < 0) || (y >= height_) || (x >= width_) ||
 80037c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	da01      	bge.n	80037ce <_ZN7ILI934113DrawFastHLineEtttt+0x52>
 80037ca:	2301      	movs	r3, #1
 80037cc:	e000      	b.n	80037d0 <_ZN7ILI934113DrawFastHLineEtttt+0x54>
 80037ce:	2300      	movs	r3, #0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d123      	bne.n	800381c <_ZN7ILI934113DrawFastHLineEtttt+0xa0>

  if (x < 0) { // Clip left
    length += x;
    x = 0;
  }
  if (x2 >= width_) { // Clip right
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80037da:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80037de:	429a      	cmp	r2, r3
 80037e0:	db0c      	blt.n	80037fc <_ZN7ILI934113DrawFastHLineEtttt+0x80>
    x2 = width_ - 1;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	3b01      	subs	r3, #1
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	82fb      	strh	r3, [r7, #22]
    length = x2 - x + 1;
 80037f0:	8afa      	ldrh	r2, [r7, #22]
 80037f2:	897b      	ldrh	r3, [r7, #10]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	3301      	adds	r3, #1
 80037fa:	80fb      	strh	r3, [r7, #6]
  }

  SetWindow(x, y, x2, y);
 80037fc:	8af8      	ldrh	r0, [r7, #22]
 80037fe:	893a      	ldrh	r2, [r7, #8]
 8003800:	8979      	ldrh	r1, [r7, #10]
 8003802:	893b      	ldrh	r3, [r7, #8]
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	4603      	mov	r3, r0
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f7ff fe73 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
  Flood(color, length);
 800380e:	88fa      	ldrh	r2, [r7, #6]
 8003810:	8c3b      	ldrh	r3, [r7, #32]
 8003812:	4619      	mov	r1, r3
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f7ff ff1f 	bl	8003658 <_ZN7ILI93415FloodEtm>
 800381a:	e000      	b.n	800381e <_ZN7ILI934113DrawFastHLineEtttt+0xa2>
    return;
 800381c:	bf00      	nop
}
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <_ZN7ILI934113DrawFastVLineEtttt>:

void ILI9341::DrawFastVLine(uint16_t x, uint16_t y, uint16_t length,
                                    uint16_t color) {
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af02      	add	r7, sp, #8
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	4608      	mov	r0, r1
 800382e:	4611      	mov	r1, r2
 8003830:	461a      	mov	r2, r3
 8003832:	4603      	mov	r3, r0
 8003834:	817b      	strh	r3, [r7, #10]
 8003836:	460b      	mov	r3, r1
 8003838:	813b      	strh	r3, [r7, #8]
 800383a:	4613      	mov	r3, r2
 800383c:	80fb      	strh	r3, [r7, #6]
  int16_t y2;

  // Initial off-screen clipping
  if ((length <= 0) || (x < 0) || (x >= width_) || (y >= height_) ||
 800383e:	88fb      	ldrh	r3, [r7, #6]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d016      	beq.n	8003872 <_ZN7ILI934113DrawFastVLineEtttt+0x4e>
 8003844:	897b      	ldrh	r3, [r7, #10]
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800384c:	4293      	cmp	r3, r2
 800384e:	da10      	bge.n	8003872 <_ZN7ILI934113DrawFastVLineEtttt+0x4e>
 8003850:	893b      	ldrh	r3, [r7, #8]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8003858:	4293      	cmp	r3, r2
 800385a:	da0a      	bge.n	8003872 <_ZN7ILI934113DrawFastVLineEtttt+0x4e>
      ((y2 = (y + length - 1)) < 0))
 800385c:	893a      	ldrh	r2, [r7, #8]
 800385e:	88fb      	ldrh	r3, [r7, #6]
 8003860:	4413      	add	r3, r2
 8003862:	b29b      	uxth	r3, r3
 8003864:	3b01      	subs	r3, #1
 8003866:	b29b      	uxth	r3, r3
 8003868:	82fb      	strh	r3, [r7, #22]
  if ((length <= 0) || (x < 0) || (x >= width_) || (y >= height_) ||
 800386a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800386e:	2b00      	cmp	r3, #0
 8003870:	da01      	bge.n	8003876 <_ZN7ILI934113DrawFastVLineEtttt+0x52>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <_ZN7ILI934113DrawFastVLineEtttt+0x54>
 8003876:	2300      	movs	r3, #0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d123      	bne.n	80038c4 <_ZN7ILI934113DrawFastVLineEtttt+0xa0>
    return;
  if (y < 0) { // Clip top
    length += y;
    y = 0;
  }
  if (y2 >= height_) { // Clip bottom
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003882:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003886:	429a      	cmp	r2, r3
 8003888:	db0c      	blt.n	80038a4 <_ZN7ILI934113DrawFastVLineEtttt+0x80>
    y2 = height_ - 1;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29b      	uxth	r3, r3
 8003896:	82fb      	strh	r3, [r7, #22]
    length = y2 - y + 1;
 8003898:	8afa      	ldrh	r2, [r7, #22]
 800389a:	893b      	ldrh	r3, [r7, #8]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3301      	adds	r3, #1
 80038a2:	80fb      	strh	r3, [r7, #6]
  }

  SetWindow(x, y, x, y2);
 80038a4:	8afb      	ldrh	r3, [r7, #22]
 80038a6:	8978      	ldrh	r0, [r7, #10]
 80038a8:	893a      	ldrh	r2, [r7, #8]
 80038aa:	8979      	ldrh	r1, [r7, #10]
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	4603      	mov	r3, r0
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f7ff fe1f 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
  Flood(color, length);
 80038b6:	88fa      	ldrh	r2, [r7, #6]
 80038b8:	8c3b      	ldrh	r3, [r7, #32]
 80038ba:	4619      	mov	r1, r3
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f7ff fecb 	bl	8003658 <_ZN7ILI93415FloodEtm>
 80038c2:	e000      	b.n	80038c6 <_ZN7ILI934113DrawFastVLineEtttt+0xa2>
    return;
 80038c4:	bf00      	nop
}
 80038c6:	3718      	adds	r7, #24
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <_ZN7ILI934111SetRotationEh>:

void ILI9341::SetRotation(uint8_t x) {
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af02      	add	r7, sp, #8
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	460b      	mov	r3, r1
 80038d6:	70fb      	strb	r3, [r7, #3]
  // enable chip select -> LOW
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port_, LCD_CS_Pin_, GPIO_PIN_RESET);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80038e2:	2200      	movs	r2, #0
 80038e4:	4619      	mov	r1, r3
 80038e6:	f003 fbf3 	bl	80070d0 <HAL_GPIO_WritePin>
  rotation = x % 4; // can't be higher than 3
 80038ea:	78fb      	ldrb	r3, [r7, #3]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	771a      	strb	r2, [r3, #28]
  switch (rotation) {
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	7f1b      	ldrb	r3, [r3, #28]
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d832      	bhi.n	8003964 <_ZN7ILI934111SetRotationEh+0x98>
 80038fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003904 <_ZN7ILI934111SetRotationEh+0x38>)
 8003900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003904:	08003915 	.word	0x08003915
 8003908:	08003929 	.word	0x08003929
 800390c:	0800393d 	.word	0x0800393d
 8003910:	08003951 	.word	0x08003951
  case 0:
    x = (ILI9341_MADCTL_MX | ILI9341_MADCTL_BGR);
 8003914:	2348      	movs	r3, #72	@ 0x48
 8003916:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTWIDTH;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	22f0      	movs	r2, #240	@ 0xf0
 800391c:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTHEIGHT;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003924:	815a      	strh	r2, [r3, #10]
    break;
 8003926:	e01d      	b.n	8003964 <_ZN7ILI934111SetRotationEh+0x98>
  case 1:
    x = (ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8003928:	2328      	movs	r3, #40	@ 0x28
 800392a:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTHEIGHT;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003932:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTWIDTH;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	22f0      	movs	r2, #240	@ 0xf0
 8003938:	815a      	strh	r2, [r3, #10]
    break;
 800393a:	e013      	b.n	8003964 <_ZN7ILI934111SetRotationEh+0x98>
  case 2:
    x = (ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
 800393c:	2388      	movs	r3, #136	@ 0x88
 800393e:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTWIDTH;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	22f0      	movs	r2, #240	@ 0xf0
 8003944:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTHEIGHT;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800394c:	815a      	strh	r2, [r3, #10]
    break;
 800394e:	e009      	b.n	8003964 <_ZN7ILI934111SetRotationEh+0x98>
  case 3:
    x = (ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR);
 8003950:	23e8      	movs	r3, #232	@ 0xe8
 8003952:	70fb      	strb	r3, [r7, #3]
    width_ = ILI9341_TFTHEIGHT;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800395a:	811a      	strh	r2, [r3, #8]
    height_ = ILI9341_TFTWIDTH;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	22f0      	movs	r2, #240	@ 0xf0
 8003960:	815a      	strh	r2, [r3, #10]
    break;
 8003962:	bf00      	nop
  }
  TransmitCmd(ILI9341_MADCTL); // MADCTL
 8003964:	2136      	movs	r1, #54	@ 0x36
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7ff fd46 	bl	80033f8 <_ZN7ILI934111TransmitCmdEh>
  Transmit8bitData(x);
 800396c:	78fb      	ldrb	r3, [r7, #3]
 800396e:	4619      	mov	r1, r3
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7ff fd59 	bl	8003428 <_ZN7ILI934116Transmit8bitDataEh>
  // For 9341, init default full-screen address window:
  SetWindow(0, 0, width_ - 1, height_ - 1); // CS_IDLE happens here
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800397c:	b29b      	uxth	r3, r3
 800397e:	3b01      	subs	r3, #1
 8003980:	b29a      	uxth	r2, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b01      	subs	r3, #1
 800398c:	b29b      	uxth	r3, r3
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	4613      	mov	r3, r2
 8003992:	2200      	movs	r2, #0
 8003994:	2100      	movs	r1, #0
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff fdac 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <_ZN7ILI934111SetTextSizeEh>:

void ILI9341::SetTextSize(uint8_t size)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	70fb      	strb	r3, [r7, #3]
  text_size_ = size;
 80039b0:	78fb      	ldrb	r3, [r7, #3]
 80039b2:	b21a      	sxth	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	819a      	strh	r2, [r3, #12]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <_ZN7ILI93418DrawCharEsshth>:

void ILI9341::DrawChar(int16_t x, int16_t y, unsigned char c,
    uint16_t color, uint8_t size)
{
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b089      	sub	sp, #36	@ 0x24
 80039c8:	af04      	add	r7, sp, #16
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	4608      	mov	r0, r1
 80039ce:	4611      	mov	r1, r2
 80039d0:	461a      	mov	r2, r3
 80039d2:	4603      	mov	r3, r0
 80039d4:	817b      	strh	r3, [r7, #10]
 80039d6:	460b      	mov	r3, r1
 80039d8:	813b      	strh	r3, [r7, #8]
 80039da:	4613      	mov	r3, r2
 80039dc:	71fb      	strb	r3, [r7, #7]
  DrawChar(x, y, c, color, textbgcolor, size, size);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	8b1b      	ldrh	r3, [r3, #24]
 80039e2:	79fc      	ldrb	r4, [r7, #7]
 80039e4:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 80039e8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80039ec:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80039f0:	9203      	str	r2, [sp, #12]
 80039f2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80039f6:	9202      	str	r2, [sp, #8]
 80039f8:	9301      	str	r3, [sp, #4]
 80039fa:	8c3b      	ldrh	r3, [r7, #32]
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	4623      	mov	r3, r4
 8003a00:	4602      	mov	r2, r0
 8003a02:	68f8      	ldr	r0, [r7, #12]
 8003a04:	f000 f804 	bl	8003a10 <_ZN7ILI93418DrawCharEsshtthh>
}
 8003a08:	bf00      	nop
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd90      	pop	{r4, r7, pc}

08003a10 <_ZN7ILI93418DrawCharEsshtthh>:

void ILI9341::DrawChar(int16_t x, int16_t y, unsigned char c,
    uint16_t color, uint16_t bg, uint8_t size_x,
    uint8_t size_y)
{
 8003a10:	b590      	push	{r4, r7, lr}
 8003a12:	b089      	sub	sp, #36	@ 0x24
 8003a14:	af02      	add	r7, sp, #8
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	4608      	mov	r0, r1
 8003a1a:	4611      	mov	r1, r2
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	4603      	mov	r3, r0
 8003a20:	817b      	strh	r3, [r7, #10]
 8003a22:	460b      	mov	r3, r1
 8003a24:	813b      	strh	r3, [r7, #8]
 8003a26:	4613      	mov	r3, r2
 8003a28:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	75fb      	strb	r3, [r7, #23]
 8003a2e:	e0a8      	b.n	8003b82 <_ZN7ILI93418DrawCharEsshtthh+0x172>
      uint8_t line = font[c * 5 + i];
 8003a30:	79fa      	ldrb	r2, [r7, #7]
 8003a32:	4613      	mov	r3, r2
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	441a      	add	r2, r3
 8003a38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	4a6e      	ldr	r2, [pc, #440]	@ (8003bf8 <_ZN7ILI93418DrawCharEsshtthh+0x1e8>)
 8003a40:	5cd3      	ldrb	r3, [r2, r3]
 8003a42:	75bb      	strb	r3, [r7, #22]
      for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8003a44:	2300      	movs	r3, #0
 8003a46:	757b      	strb	r3, [r7, #21]
 8003a48:	e090      	b.n	8003b6c <_ZN7ILI93418DrawCharEsshtthh+0x15c>
        if (line & 1) {
 8003a4a:	7dbb      	ldrb	r3, [r7, #22]
 8003a4c:	f003 0301 	and.w	r3, r3, #1
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d03f      	beq.n	8003ad4 <_ZN7ILI93418DrawCharEsshtthh+0xc4>
          if (size_x == 1 && size_y == 1)
 8003a54:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d114      	bne.n	8003a86 <_ZN7ILI93418DrawCharEsshtthh+0x76>
 8003a5c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d110      	bne.n	8003a86 <_ZN7ILI93418DrawCharEsshtthh+0x76>
            DrawPixel(x + i, y + j, color);
 8003a64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	897b      	ldrh	r3, [r7, #10]
 8003a6c:	4413      	add	r3, r2
 8003a6e:	b299      	uxth	r1, r3
 8003a70:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	893b      	ldrh	r3, [r7, #8]
 8003a78:	4413      	add	r3, r2
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f7ff fd8a 	bl	8003598 <_ZN7ILI93419DrawPixelEttt>
 8003a84:	e069      	b.n	8003b5a <_ZN7ILI93418DrawCharEsshtthh+0x14a>
          else
            FillRect(x + i * size_x, y + j * size_y, size_x, size_y,
 8003a86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	fb12 f303 	smulbb	r3, r2, r3
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	897b      	ldrh	r3, [r7, #10]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	b299      	uxth	r1, r3
 8003a9e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	fb12 f303 	smulbb	r3, r2, r3
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	893b      	ldrh	r3, [r7, #8]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	b298      	uxth	r0, r3
 8003ab6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003aba:	b29c      	uxth	r4, r3
 8003abc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003ac4:	9201      	str	r2, [sp, #4]
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	4623      	mov	r3, r4
 8003aca:	4602      	mov	r2, r0
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f8fa 	bl	8003cc6 <_ZN7ILI93418FillRectEttttt>
 8003ad2:	e042      	b.n	8003b5a <_ZN7ILI93418DrawCharEsshtthh+0x14a>
                          color);
        } else if (bg != color) {
 8003ad4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003ad6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d03e      	beq.n	8003b5a <_ZN7ILI93418DrawCharEsshtthh+0x14a>
          if (size_x == 1 && size_y == 1)
 8003adc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d114      	bne.n	8003b0e <_ZN7ILI93418DrawCharEsshtthh+0xfe>
 8003ae4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d110      	bne.n	8003b0e <_ZN7ILI93418DrawCharEsshtthh+0xfe>
            DrawPixel(x + i, y + j, bg);
 8003aec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	897b      	ldrh	r3, [r7, #10]
 8003af4:	4413      	add	r3, r2
 8003af6:	b299      	uxth	r1, r3
 8003af8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	893b      	ldrh	r3, [r7, #8]
 8003b00:	4413      	add	r3, r2
 8003b02:	b29a      	uxth	r2, r3
 8003b04:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f7ff fd46 	bl	8003598 <_ZN7ILI93419DrawPixelEttt>
 8003b0c:	e025      	b.n	8003b5a <_ZN7ILI93418DrawCharEsshtthh+0x14a>
          else
            FillRect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 8003b0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	fb12 f303 	smulbb	r3, r2, r3
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	897b      	ldrh	r3, [r7, #10]
 8003b22:	4413      	add	r3, r2
 8003b24:	b299      	uxth	r1, r3
 8003b26:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	fb12 f303 	smulbb	r3, r2, r3
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	893b      	ldrh	r3, [r7, #8]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	b298      	uxth	r0, r3
 8003b3e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003b42:	b29c      	uxth	r4, r3
 8003b44:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003b4c:	9201      	str	r2, [sp, #4]
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	4623      	mov	r3, r4
 8003b52:	4602      	mov	r2, r0
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 f8b6 	bl	8003cc6 <_ZN7ILI93418FillRectEttttt>
      for (int8_t j = 0; j < 8; j++, line >>= 1) {
 8003b5a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	3301      	adds	r3, #1
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	757b      	strb	r3, [r7, #21]
 8003b66:	7dbb      	ldrb	r3, [r7, #22]
 8003b68:	085b      	lsrs	r3, r3, #1
 8003b6a:	75bb      	strb	r3, [r7, #22]
 8003b6c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003b70:	2b07      	cmp	r3, #7
 8003b72:	f77f af6a 	ble.w	8003a4a <_ZN7ILI93418DrawCharEsshtthh+0x3a>
  for (int8_t i = 0; i < 5; i++) { // Char bitmap = 5 columns
 8003b76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	75fb      	strb	r3, [r7, #23]
 8003b82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	f77f af52 	ble.w	8003a30 <_ZN7ILI93418DrawCharEsshtthh+0x20>
        }
      }
    }
    if (bg != color) { // If opaque, draw vertical line for last column
 8003b8c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003b8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d02d      	beq.n	8003bf0 <_ZN7ILI93418DrawCharEsshtthh+0x1e0>
      if (size_x == 1 && size_y == 1)
 8003b94:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d10e      	bne.n	8003bba <_ZN7ILI93418DrawCharEsshtthh+0x1aa>
 8003b9c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d10a      	bne.n	8003bba <_ZN7ILI93418DrawCharEsshtthh+0x1aa>
        DrawFastVLine(x + 5, y, 8, bg);
 8003ba4:	897b      	ldrh	r3, [r7, #10]
 8003ba6:	3305      	adds	r3, #5
 8003ba8:	b299      	uxth	r1, r3
 8003baa:	893a      	ldrh	r2, [r7, #8]
 8003bac:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003bae:	9300      	str	r3, [sp, #0]
 8003bb0:	2308      	movs	r3, #8
 8003bb2:	68f8      	ldr	r0, [r7, #12]
 8003bb4:	f7ff fe36 	bl	8003824 <_ZN7ILI934113DrawFastVLineEtttt>
      else
        FillRect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
    }
}
 8003bb8:	e01a      	b.n	8003bf0 <_ZN7ILI93418DrawCharEsshtthh+0x1e0>
        FillRect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
 8003bba:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	0092      	lsls	r2, r2, #2
 8003bc4:	4413      	add	r3, r2
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	897b      	ldrh	r3, [r7, #10]
 8003bca:	4413      	add	r3, r2
 8003bcc:	b299      	uxth	r1, r3
 8003bce:	8938      	ldrh	r0, [r7, #8]
 8003bd0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003bd4:	b29c      	uxth	r4, r3
 8003bd6:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003be2:	9201      	str	r2, [sp, #4]
 8003be4:	9300      	str	r3, [sp, #0]
 8003be6:	4623      	mov	r3, r4
 8003be8:	4602      	mov	r2, r0
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 f86b 	bl	8003cc6 <_ZN7ILI93418FillRectEttttt>
}
 8003bf0:	bf00      	nop
 8003bf2:	371c      	adds	r7, #28
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd90      	pop	{r4, r7, pc}
 8003bf8:	0800f14c 	.word	0x0800f14c

08003bfc <_ZN7ILI93418DrawTextEttPKct>:

void ILI9341::DrawText(uint16_t x, uint16_t y, const char *str, uint16_t color)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af02      	add	r7, sp, #8
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	607b      	str	r3, [r7, #4]
 8003c06:	460b      	mov	r3, r1
 8003c08:	817b      	strh	r3, [r7, #10]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	813b      	strh	r3, [r7, #8]
  // NOTE: Characters are 6x8 (wxh)
    uint8_t TempChar;

    /* Set area back to span the entire LCD */
    SetWindow(0, 0, width_ - 1, height_ - 1);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003c14:	b29b      	uxth	r3, r3
 8003c16:	3b01      	subs	r3, #1
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f7ff fc60 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
    do
    {
        TempChar = *str++;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	607a      	str	r2, [r7, #4]
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	75fb      	strb	r3, [r7, #23]
        DrawChar( x, y, TempChar, color, text_size_);
 8003c3e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8003c42:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	7df8      	ldrb	r0, [r7, #23]
 8003c50:	9301      	str	r3, [sp, #4]
 8003c52:	8c3b      	ldrh	r3, [r7, #32]
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	4603      	mov	r3, r0
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f7ff feb3 	bl	80039c4 <_ZN7ILI93418DrawCharEsshth>
        if( x < width_ - 1 - 8)
 8003c5e:	897a      	ldrh	r2, [r7, #10]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003c66:	3b09      	subs	r3, #9
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	da0c      	bge.n	8003c86 <_ZN7ILI93418DrawTextEttPKct+0x8a>
        {
            x += (6 * text_size_);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	461a      	mov	r2, r3
 8003c76:	0052      	lsls	r2, r2, #1
 8003c78:	4413      	add	r3, r2
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	897b      	ldrh	r3, [r7, #10]
 8003c80:	4413      	add	r3, r2
 8003c82:	817b      	strh	r3, [r7, #10]
 8003c84:	e016      	b.n	8003cb4 <_ZN7ILI93418DrawTextEttPKct+0xb8>
        }
        else if ( y < height_ - 1 - 16)
 8003c86:	893a      	ldrh	r2, [r7, #8]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003c8e:	3b11      	subs	r3, #17
 8003c90:	429a      	cmp	r2, r3
 8003c92:	da0b      	bge.n	8003cac <_ZN7ILI93418DrawTextEttPKct+0xb0>
        {
            x = 0;
 8003c94:	2300      	movs	r3, #0
 8003c96:	817b      	strh	r3, [r7, #10]
            y += (8 * text_size_);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	00db      	lsls	r3, r3, #3
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	893b      	ldrh	r3, [r7, #8]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	813b      	strh	r3, [r7, #8]
 8003caa:	e003      	b.n	8003cb4 <_ZN7ILI93418DrawTextEttPKct+0xb8>
        }
        else
        {
            x = 0;
 8003cac:	2300      	movs	r3, #0
 8003cae:	817b      	strh	r3, [r7, #10]
            y = 0;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	813b      	strh	r3, [r7, #8]
        }
    }
    while ( *str != 0 );
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1bb      	bne.n	8003c34 <_ZN7ILI93418DrawTextEttPKct+0x38>
}
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	3718      	adds	r7, #24
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <_ZN7ILI93418FillRectEttttt>:
  DrawFastVLine(x, y, h, color);
  DrawFastVLine(x + w - 1, y, h, color);
}

void ILI9341::FillRect(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h, uint16_t color)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b088      	sub	sp, #32
 8003cca:	af02      	add	r7, sp, #8
 8003ccc:	60f8      	str	r0, [r7, #12]
 8003cce:	4608      	mov	r0, r1
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	817b      	strh	r3, [r7, #10]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	813b      	strh	r3, [r7, #8]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	80fb      	strh	r3, [r7, #6]
  int16_t x2, y2;

  // Initial off-screen clipping
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
      ((x2 = x1 + w - 1) < 0) || ((y2 = y1 + h - 1) < 0))
 8003ce0:	88fb      	ldrh	r3, [r7, #6]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d024      	beq.n	8003d30 <_ZN7ILI93418FillRectEttttt+0x6a>
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
 8003ce6:	8c3b      	ldrh	r3, [r7, #32]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d021      	beq.n	8003d30 <_ZN7ILI93418FillRectEttttt+0x6a>
 8003cec:	897b      	ldrh	r3, [r7, #10]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	da1b      	bge.n	8003d30 <_ZN7ILI93418FillRectEttttt+0x6a>
 8003cf8:	893b      	ldrh	r3, [r7, #8]
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8003d00:	4293      	cmp	r3, r2
 8003d02:	da15      	bge.n	8003d30 <_ZN7ILI93418FillRectEttttt+0x6a>
      ((x2 = x1 + w - 1) < 0) || ((y2 = y1 + h - 1) < 0))
 8003d04:	897a      	ldrh	r2, [r7, #10]
 8003d06:	88fb      	ldrh	r3, [r7, #6]
 8003d08:	4413      	add	r3, r2
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	82fb      	strh	r3, [r7, #22]
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
 8003d12:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	db0a      	blt.n	8003d30 <_ZN7ILI93418FillRectEttttt+0x6a>
      ((x2 = x1 + w - 1) < 0) || ((y2 = y1 + h - 1) < 0))
 8003d1a:	893a      	ldrh	r2, [r7, #8]
 8003d1c:	8c3b      	ldrh	r3, [r7, #32]
 8003d1e:	4413      	add	r3, r2
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	82bb      	strh	r3, [r7, #20]
 8003d28:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	da01      	bge.n	8003d34 <_ZN7ILI93418FillRectEttttt+0x6e>
 8003d30:	2301      	movs	r3, #1
 8003d32:	e000      	b.n	8003d36 <_ZN7ILI93418FillRectEttttt+0x70>
 8003d34:	2300      	movs	r3, #0
  if ((w <= 0) || (h <= 0) || (x1 >= width_) || (y1 >= height_) ||
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d13a      	bne.n	8003db0 <_ZN7ILI93418FillRectEttttt+0xea>
  }
  if (y1 < 0) { // Clip top
    h += y1;
    y1 = 0;
  }
  if (x2 >= width_) { // Clip right
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003d40:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	db0c      	blt.n	8003d62 <_ZN7ILI93418FillRectEttttt+0x9c>
    x2 = width_ - 1;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	82fb      	strh	r3, [r7, #22]
    w = x2 - x1 + 1;
 8003d56:	8afa      	ldrh	r2, [r7, #22]
 8003d58:	897b      	ldrh	r3, [r7, #10]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	3301      	adds	r3, #1
 8003d60:	80fb      	strh	r3, [r7, #6]
  }
  if (y2 >= height_) { // Clip bottom
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003d68:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	db0c      	blt.n	8003d8a <_ZN7ILI93418FillRectEttttt+0xc4>
    y2 = height_ - 1;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	82bb      	strh	r3, [r7, #20]
    h = y2 - y1 + 1;
 8003d7e:	8aba      	ldrh	r2, [r7, #20]
 8003d80:	893b      	ldrh	r3, [r7, #8]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3301      	adds	r3, #1
 8003d88:	843b      	strh	r3, [r7, #32]
  }

  SetWindow(x1, y1, x2, y2);
 8003d8a:	8af8      	ldrh	r0, [r7, #22]
 8003d8c:	8abb      	ldrh	r3, [r7, #20]
 8003d8e:	893a      	ldrh	r2, [r7, #8]
 8003d90:	8979      	ldrh	r1, [r7, #10]
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	4603      	mov	r3, r0
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f7ff fbac 	bl	80034f4 <_ZN7ILI93419SetWindowEtttt>
  Flood(color, (uint32_t)w * (uint32_t)h);
 8003d9c:	88fb      	ldrh	r3, [r7, #6]
 8003d9e:	8c3a      	ldrh	r2, [r7, #32]
 8003da0:	fb03 f202 	mul.w	r2, r3, r2
 8003da4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003da6:	4619      	mov	r1, r3
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f7ff fc55 	bl	8003658 <_ZN7ILI93415FloodEtm>
 8003dae:	e000      	b.n	8003db2 <_ZN7ILI93418FillRectEttttt+0xec>
    return;
 8003db0:	bf00      	nop
}
 8003db2:	3718      	adds	r7, #24
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <_ZN7ILI934110FillCircleEtttt>:
void ILI9341::FillCircle(uint16_t x0, uint16_t y0, uint16_t r, uint16_t color) {
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b088      	sub	sp, #32
 8003dbc:	af02      	add	r7, sp, #8
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	4608      	mov	r0, r1
 8003dc2:	4611      	mov	r1, r2
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	817b      	strh	r3, [r7, #10]
 8003dca:	460b      	mov	r3, r1
 8003dcc:	813b      	strh	r3, [r7, #8]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	80fb      	strh	r3, [r7, #6]
    int16_t x = 0, y = r;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	82fb      	strh	r3, [r7, #22]
 8003dd6:	88fb      	ldrh	r3, [r7, #6]
 8003dd8:	82bb      	strh	r3, [r7, #20]
    int16_t d = 1 - r;
 8003dda:	88fb      	ldrh	r3, [r7, #6]
 8003ddc:	f1c3 0301 	rsb	r3, r3, #1
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	827b      	strh	r3, [r7, #18]

    // Draw initial center line
    DrawFastHLine(x0 - r, y0, 2 * r + 1, color);
 8003de4:	897a      	ldrh	r2, [r7, #10]
 8003de6:	88fb      	ldrh	r3, [r7, #6]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	b299      	uxth	r1, r3
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	3301      	adds	r3, #1
 8003df4:	b298      	uxth	r0, r3
 8003df6:	893a      	ldrh	r2, [r7, #8]
 8003df8:	8c3b      	ldrh	r3, [r7, #32]
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f7ff fcbc 	bl	800377c <_ZN7ILI934113DrawFastHLineEtttt>

    while (y >= x) {
 8003e04:	e073      	b.n	8003eee <_ZN7ILI934110FillCircleEtttt+0x136>
        // Draw horizontal spans
        DrawFastHLine(x0 - x, y0 + y, 2 * x + 1, color);
 8003e06:	8afb      	ldrh	r3, [r7, #22]
 8003e08:	897a      	ldrh	r2, [r7, #10]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	b299      	uxth	r1, r3
 8003e0e:	8aba      	ldrh	r2, [r7, #20]
 8003e10:	893b      	ldrh	r3, [r7, #8]
 8003e12:	4413      	add	r3, r2
 8003e14:	b29a      	uxth	r2, r3
 8003e16:	8afb      	ldrh	r3, [r7, #22]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	b298      	uxth	r0, r3
 8003e20:	8c3b      	ldrh	r3, [r7, #32]
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	4603      	mov	r3, r0
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f7ff fca8 	bl	800377c <_ZN7ILI934113DrawFastHLineEtttt>
        DrawFastHLine(x0 - x, y0 - y, 2 * x + 1, color);
 8003e2c:	8afb      	ldrh	r3, [r7, #22]
 8003e2e:	897a      	ldrh	r2, [r7, #10]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	b299      	uxth	r1, r3
 8003e34:	8abb      	ldrh	r3, [r7, #20]
 8003e36:	893a      	ldrh	r2, [r7, #8]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	8afb      	ldrh	r3, [r7, #22]
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3301      	adds	r3, #1
 8003e44:	b298      	uxth	r0, r3
 8003e46:	8c3b      	ldrh	r3, [r7, #32]
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f7ff fc95 	bl	800377c <_ZN7ILI934113DrawFastHLineEtttt>
        DrawFastHLine(x0 - y, y0 + x, 2 * y + 1, color);
 8003e52:	8abb      	ldrh	r3, [r7, #20]
 8003e54:	897a      	ldrh	r2, [r7, #10]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	b299      	uxth	r1, r3
 8003e5a:	8afa      	ldrh	r2, [r7, #22]
 8003e5c:	893b      	ldrh	r3, [r7, #8]
 8003e5e:	4413      	add	r3, r2
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	8abb      	ldrh	r3, [r7, #20]
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3301      	adds	r3, #1
 8003e6a:	b298      	uxth	r0, r3
 8003e6c:	8c3b      	ldrh	r3, [r7, #32]
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	4603      	mov	r3, r0
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f7ff fc82 	bl	800377c <_ZN7ILI934113DrawFastHLineEtttt>
        DrawFastHLine(x0 - y, y0 - x, 2 * y + 1, color);
 8003e78:	8abb      	ldrh	r3, [r7, #20]
 8003e7a:	897a      	ldrh	r2, [r7, #10]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	b299      	uxth	r1, r3
 8003e80:	8afb      	ldrh	r3, [r7, #22]
 8003e82:	893a      	ldrh	r2, [r7, #8]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	8abb      	ldrh	r3, [r7, #20]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	3301      	adds	r3, #1
 8003e90:	b298      	uxth	r0, r3
 8003e92:	8c3b      	ldrh	r3, [r7, #32]
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	4603      	mov	r3, r0
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f7ff fc6f 	bl	800377c <_ZN7ILI934113DrawFastHLineEtttt>

        x++;
 8003e9e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	82fb      	strh	r3, [r7, #22]
        if (d < 0) {
 8003eaa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	da09      	bge.n	8003ec6 <_ZN7ILI934110FillCircleEtttt+0x10e>
            d += 2 * x + 1;
 8003eb2:	8afb      	ldrh	r3, [r7, #22]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	8a7b      	ldrh	r3, [r7, #18]
 8003eba:	4413      	add	r3, r2
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	827b      	strh	r3, [r7, #18]
 8003ec4:	e013      	b.n	8003eee <_ZN7ILI934110FillCircleEtttt+0x136>
        } else {
            y--;
 8003ec6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	82bb      	strh	r3, [r7, #20]
            d += 2 * (x - y) + 1;
 8003ed2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003ed6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	8a7b      	ldrh	r3, [r7, #18]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	3301      	adds	r3, #1
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	827b      	strh	r3, [r7, #18]
    while (y >= x) {
 8003eee:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003ef2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	da85      	bge.n	8003e06 <_ZN7ILI934110FillCircleEtttt+0x4e>
        }
    }
}
 8003efa:	bf00      	nop
 8003efc:	bf00      	nop
 8003efe:	3718      	adds	r7, #24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <TCAL9538RSVR_INIT>:
*/



uint8_t TCAL9538RSVR_INIT(TCAL9538RSVR *dev, I2C_HandleTypeDef *i2cHandle, uint8_t hardwareAddress, uint8_t direction_bitMask, uint8_t interrupt_bitMask)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	4611      	mov	r1, r2
 8003f10:	461a      	mov	r2, r3
 8003f12:	460b      	mov	r3, r1
 8003f14:	71fb      	strb	r3, [r7, #7]
 8003f16:	4613      	mov	r3, r2
 8003f18:	71bb      	strb	r3, [r7, #6]
	uint8_t errNum = 0;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	75fb      	strb	r3, [r7, #23]
	HAL_StatusTypeDef status;
	dev->input = direction_bitMask;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	79ba      	ldrb	r2, [r7, #6]
 8003f22:	719a      	strb	r2, [r3, #6]


    dev->i2cHandle = i2cHandle;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	68ba      	ldr	r2, [r7, #8]
 8003f28:	601a      	str	r2, [r3, #0]
    dev->portValues = 0;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	715a      	strb	r2, [r3, #5]
    // hardware address should be from 0-3
    // (A0 = GND, A1 = GND) == 0
    hardwareAddress &= 0b00000011;
 8003f30:	79fb      	ldrb	r3, [r7, #7]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	71fb      	strb	r3, [r7, #7]
    dev->deviceAddress = TCAL9538RSVR_ADDR | (hardwareAddress<<1);
 8003f38:	79fb      	ldrb	r3, [r7, #7]
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	b25b      	sxtb	r3, r3
 8003f3e:	f063 031f 	orn	r3, r3, #31
 8003f42:	b25b      	sxtb	r3, r3
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	711a      	strb	r2, [r3, #4]
    uint8_t hold_bitMask = direction_bitMask;
 8003f4a:	79bb      	ldrb	r3, [r7, #6]
 8003f4c:	757b      	strb	r3, [r7, #21]

    status = TCAL9538RSVR_SetDirection(dev, &hold_bitMask);
 8003f4e:	f107 0315 	add.w	r3, r7, #21
 8003f52:	4619      	mov	r1, r3
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f000 f83b 	bl	8003fd0 <TCAL9538RSVR_SetDirection>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 8003f5e:	7dbb      	ldrb	r3, [r7, #22]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	bf14      	ite	ne
 8003f64:	2301      	movne	r3, #1
 8003f66:	2300      	moveq	r3, #0
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	7dfb      	ldrb	r3, [r7, #23]
 8003f6e:	4413      	add	r3, r2
 8003f70:	75fb      	strb	r3, [r7, #23]

    status = TCAL9538RSVR_SetInterrupts(dev, interrupt_bitMask);
 8003f72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003f76:	4619      	mov	r1, r3
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 f838 	bl	8003fee <TCAL9538RSVR_SetInterrupts>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	75bb      	strb	r3, [r7, #22]
    errNum += (status != HAL_OK);
 8003f82:	7dbb      	ldrb	r3, [r7, #22]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	bf14      	ite	ne
 8003f88:	2301      	movne	r3, #1
 8003f8a:	2300      	moveq	r3, #0
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	461a      	mov	r2, r3
 8003f90:	7dfb      	ldrb	r3, [r7, #23]
 8003f92:	4413      	add	r3, r2
 8003f94:	75fb      	strb	r3, [r7, #23]

    // if all pins are inputs, invert all pins
    if (direction_bitMask == 0xFF) {
 8003f96:	79bb      	ldrb	r3, [r7, #6]
 8003f98:	2bff      	cmp	r3, #255	@ 0xff
 8003f9a:	d114      	bne.n	8003fc6 <TCAL9538RSVR_INIT+0xc2>
        uint8_t full = 0xFF;
 8003f9c:	23ff      	movs	r3, #255	@ 0xff
 8003f9e:	753b      	strb	r3, [r7, #20]
        status = TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_INVERSION, &full);
 8003fa0:	f107 0314 	add.w	r3, r7, #20
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	2102      	movs	r1, #2
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 f894 	bl	80040d6 <TCAL9538RSVR_WriteRegister>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	75bb      	strb	r3, [r7, #22]
        errNum += (status != HAL_OK);
 8003fb2:	7dbb      	ldrb	r3, [r7, #22]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	bf14      	ite	ne
 8003fb8:	2301      	movne	r3, #1
 8003fba:	2300      	moveq	r3, #0
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	7dfb      	ldrb	r3, [r7, #23]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	75fb      	strb	r3, [r7, #23]
    }
    

    return (errNum);
 8003fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <TCAL9538RSVR_SetDirection>:
 * @param uint8_t : bitMask -> '1' is input
 * 					default is input
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetDirection(TCAL9538RSVR* dev, uint8_t* bitMask)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_DIR_CONFIG, bitMask);
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	2103      	movs	r1, #3
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f879 	bl	80040d6 <TCAL9538RSVR_WriteRegister>
 8003fe4:	4603      	mov	r3, r0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3708      	adds	r7, #8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <TCAL9538RSVR_SetInterrupts>:
 * @brief Sets interrupt register
 * @param uint8_t : bitMask -> '0' will enable interrupts for that pin
 * @retval HAL_StatusTypeDef : HAL_Status
 */
HAL_StatusTypeDef TCAL9538RSVR_SetInterrupts(TCAL9538RSVR* dev, uint8_t bitMask)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b082      	sub	sp, #8
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	70fb      	strb	r3, [r7, #3]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_INT_CONFIG, &bitMask);
 8003ffa:	1cfb      	adds	r3, r7, #3
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	2145      	movs	r1, #69	@ 0x45
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f000 f868 	bl	80040d6 <TCAL9538RSVR_WriteRegister>
 8004006:	4603      	mov	r3, r0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <TCAL9538RSVR_HandleInterrupt>:
 * @brief Handles interrupt and returns pin# that triggered
 * 			stores triggered pin in dev->triggeredInterrupt
 * @retval uint8_t : errNum
 */
HAL_StatusTypeDef TCAL9538RSVR_HandleInterrupt(TCAL9538RSVR* dev)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
    uint8_t errNum = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;
    uint8_t triggeredInterrupts = 0;
 800401c:	2300      	movs	r3, #0
 800401e:	737b      	strb	r3, [r7, #13]


    // read interrupt status register, puts a bit mask of the pin that triggered the interrupt in intPinBitMask
    status = TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_INT_STATUS, &triggeredInterrupts);
 8004020:	f107 030d 	add.w	r3, r7, #13
 8004024:	461a      	mov	r2, r3
 8004026:	2146      	movs	r1, #70	@ 0x46
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f837 	bl	800409c <TCAL9538RSVR_ReadRegister>
 800402e:	4603      	mov	r3, r0
 8004030:	73bb      	strb	r3, [r7, #14]
    errNum += (status != HAL_OK);
 8004032:	7bbb      	ldrb	r3, [r7, #14]
 8004034:	2b00      	cmp	r3, #0
 8004036:	bf14      	ite	ne
 8004038:	2301      	movne	r3, #1
 800403a:	2300      	moveq	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	7bfb      	ldrb	r3, [r7, #15]
 8004042:	4413      	add	r3, r2
 8004044:	73fb      	strb	r3, [r7, #15]

    // Read updated input values
    status = TCAL9538RSVR_ReadInput(dev, &dev->portValues);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3305      	adds	r3, #5
 800404a:	4619      	mov	r1, r3
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f000 f807 	bl	8004060 <TCAL9538RSVR_ReadInput>
 8004052:	4603      	mov	r3, r0
 8004054:	73bb      	strb	r3, [r7, #14]


    return (errNum);
 8004056:	7bfb      	ldrb	r3, [r7, #15]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <TCAL9538RSVR_ReadInput>:




HAL_StatusTypeDef TCAL9538RSVR_ReadInput(TCAL9538RSVR* dev, uint8_t *data)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_ReadRegister(dev, TCAL9538RSVR_GPIO_INPUT, data);
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	2100      	movs	r1, #0
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f814 	bl	800409c <TCAL9538RSVR_ReadRegister>
 8004074:	4603      	mov	r3, r0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <TCAL9538RSVR_SetOutput>:
HAL_StatusTypeDef TCAL9538RSVR_SetOutput(TCAL9538RSVR* dev, uint8_t *data)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b082      	sub	sp, #8
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	6039      	str	r1, [r7, #0]
    return TCAL9538RSVR_WriteRegister(dev, TCAL9538RSVR_GPIO_OUTPUT, data);
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	2101      	movs	r1, #1
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f822 	bl	80040d6 <TCAL9538RSVR_WriteRegister>
 8004092:	4603      	mov	r3, r0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3708      	adds	r7, #8
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <TCAL9538RSVR_ReadRegister>:

//low level functions
HAL_StatusTypeDef TCAL9538RSVR_ReadRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b088      	sub	sp, #32
 80040a0:	af04      	add	r7, sp, #16
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	460b      	mov	r3, r1
 80040a6:	607a      	str	r2, [r7, #4]
 80040a8:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Read(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6818      	ldr	r0, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	791b      	ldrb	r3, [r3, #4]
 80040b2:	4619      	mov	r1, r3
 80040b4:	7afb      	ldrb	r3, [r7, #11]
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	f04f 33ff 	mov.w	r3, #4294967295
 80040bc:	9302      	str	r3, [sp, #8]
 80040be:	2301      	movs	r3, #1
 80040c0:	9301      	str	r3, [sp, #4]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	9300      	str	r3, [sp, #0]
 80040c6:	2301      	movs	r3, #1
 80040c8:	f003 f9fc 	bl	80074c4 <HAL_I2C_Mem_Read>
 80040cc:	4603      	mov	r3, r0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <TCAL9538RSVR_WriteRegister>:
HAL_StatusTypeDef TCAL9538RSVR_WriteRegister(TCAL9538RSVR *dev, uint8_t reg, uint8_t *data)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b088      	sub	sp, #32
 80040da:	af04      	add	r7, sp, #16
 80040dc:	60f8      	str	r0, [r7, #12]
 80040de:	460b      	mov	r3, r1
 80040e0:	607a      	str	r2, [r7, #4]
 80040e2:	72fb      	strb	r3, [r7, #11]
    return(HAL_I2C_Mem_Write(dev->i2cHandle, dev->deviceAddress, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY));
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6818      	ldr	r0, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	791b      	ldrb	r3, [r3, #4]
 80040ec:	4619      	mov	r1, r3
 80040ee:	7afb      	ldrb	r3, [r7, #11]
 80040f0:	b29a      	uxth	r2, r3
 80040f2:	f04f 33ff 	mov.w	r3, #4294967295
 80040f6:	9302      	str	r3, [sp, #8]
 80040f8:	2301      	movs	r3, #1
 80040fa:	9301      	str	r3, [sp, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	2301      	movs	r3, #1
 8004102:	f003 f8cb 	bl	800729c <HAL_I2C_Mem_Write>
 8004106:	4603      	mov	r3, r0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004110:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004148 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004114:	f7fe ff84 	bl	8003020 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004118:	480c      	ldr	r0, [pc, #48]	@ (800414c <LoopForever+0x6>)
  ldr r1, =_edata
 800411a:	490d      	ldr	r1, [pc, #52]	@ (8004150 <LoopForever+0xa>)
  ldr r2, =_sidata
 800411c:	4a0d      	ldr	r2, [pc, #52]	@ (8004154 <LoopForever+0xe>)
  movs r3, #0
 800411e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004120:	e002      	b.n	8004128 <LoopCopyDataInit>

08004122 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004122:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004124:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004126:	3304      	adds	r3, #4

08004128 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004128:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800412a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800412c:	d3f9      	bcc.n	8004122 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800412e:	4a0a      	ldr	r2, [pc, #40]	@ (8004158 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004130:	4c0a      	ldr	r4, [pc, #40]	@ (800415c <LoopForever+0x16>)
  movs r3, #0
 8004132:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004134:	e001      	b.n	800413a <LoopFillZerobss>

08004136 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004136:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004138:	3204      	adds	r2, #4

0800413a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800413a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800413c:	d3fb      	bcc.n	8004136 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800413e:	f00a fb4d 	bl	800e7dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004142:	f7fd ff07 	bl	8001f54 <main>

08004146 <LoopForever>:

LoopForever:
    b LoopForever
 8004146:	e7fe      	b.n	8004146 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004148:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800414c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004150:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8004154:	0800f6cc 	.word	0x0800f6cc
  ldr r2, =_sbss
 8004158:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800415c:	20002b30 	.word	0x20002b30

08004160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004160:	e7fe      	b.n	8004160 <ADC1_2_IRQHandler>

08004162 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b082      	sub	sp, #8
 8004166:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004168:	2300      	movs	r3, #0
 800416a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800416c:	2003      	movs	r0, #3
 800416e:	f002 fb72 	bl	8006856 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004172:	200f      	movs	r0, #15
 8004174:	f7fe fe46 	bl	8002e04 <HAL_InitTick>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	71fb      	strb	r3, [r7, #7]
 8004182:	e001      	b.n	8004188 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004184:	f7fe fb52 	bl	800282c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004188:	79fb      	ldrb	r3, [r7, #7]
}
 800418a:	4618      	mov	r0, r3
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004198:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <HAL_IncTick+0x20>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	4b06      	ldr	r3, [pc, #24]	@ (80041b8 <HAL_IncTick+0x24>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4413      	add	r3, r2
 80041a4:	4a04      	ldr	r2, [pc, #16]	@ (80041b8 <HAL_IncTick+0x24>)
 80041a6:	6013      	str	r3, [r2, #0]
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	20000030 	.word	0x20000030
 80041b8:	2000048c 	.word	0x2000048c

080041bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
  return uwTick;
 80041c0:	4b03      	ldr	r3, [pc, #12]	@ (80041d0 <HAL_GetTick+0x14>)
 80041c2:	681b      	ldr	r3, [r3, #0]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	2000048c 	.word	0x2000048c

080041d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041dc:	f7ff ffee 	bl	80041bc <HAL_GetTick>
 80041e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ec:	d005      	beq.n	80041fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80041ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <HAL_Delay+0x44>)
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4413      	add	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041fa:	bf00      	nop
 80041fc:	f7ff ffde 	bl	80041bc <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	429a      	cmp	r2, r3
 800420a:	d8f7      	bhi.n	80041fc <HAL_Delay+0x28>
  {
  }
}
 800420c:	bf00      	nop
 800420e:	bf00      	nop
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	20000030 	.word	0x20000030

0800421c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	609a      	str	r2, [r3, #8]
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
 800424a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	609a      	str	r2, [r3, #8]
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004278:	4618      	mov	r0, r3
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	3360      	adds	r3, #96	@ 0x60
 8004296:	461a      	mov	r2, r3
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	4413      	add	r3, r2
 800429e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	4b08      	ldr	r3, [pc, #32]	@ (80042c8 <LL_ADC_SetOffset+0x44>)
 80042a6:	4013      	ands	r3, r2
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	4313      	orrs	r3, r2
 80042b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80042bc:	bf00      	nop
 80042be:	371c      	adds	r7, #28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	03fff000 	.word	0x03fff000

080042cc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b085      	sub	sp, #20
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3360      	adds	r3, #96	@ 0x60
 80042da:	461a      	mov	r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4413      	add	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b087      	sub	sp, #28
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	3360      	adds	r3, #96	@ 0x60
 8004308:	461a      	mov	r2, r3
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	431a      	orrs	r2, r3
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004322:	bf00      	nop
 8004324:	371c      	adds	r7, #28
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800432e:	b480      	push	{r7}
 8004330:	b083      	sub	sp, #12
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
 8004336:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	615a      	str	r2, [r3, #20]
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004368:	2301      	movs	r3, #1
 800436a:	e000      	b.n	800436e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800437a:	b480      	push	{r7}
 800437c:	b087      	sub	sp, #28
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	3330      	adds	r3, #48	@ 0x30
 800438a:	461a      	mov	r2, r3
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	0a1b      	lsrs	r3, r3, #8
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	f003 030c 	and.w	r3, r3, #12
 8004396:	4413      	add	r3, r2
 8004398:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f003 031f 	and.w	r3, r3, #31
 80043a4:	211f      	movs	r1, #31
 80043a6:	fa01 f303 	lsl.w	r3, r1, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	401a      	ands	r2, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	0e9b      	lsrs	r3, r3, #26
 80043b2:	f003 011f 	and.w	r1, r3, #31
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	f003 031f 	and.w	r3, r3, #31
 80043bc:	fa01 f303 	lsl.w	r3, r1, r3
 80043c0:	431a      	orrs	r2, r3
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80043c6:	bf00      	nop
 80043c8:	371c      	adds	r7, #28
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b087      	sub	sp, #28
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	60f8      	str	r0, [r7, #12]
 80043da:	60b9      	str	r1, [r7, #8]
 80043dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	3314      	adds	r3, #20
 80043e2:	461a      	mov	r2, r3
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	0e5b      	lsrs	r3, r3, #25
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	4413      	add	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	0d1b      	lsrs	r3, r3, #20
 80043fa:	f003 031f 	and.w	r3, r3, #31
 80043fe:	2107      	movs	r1, #7
 8004400:	fa01 f303 	lsl.w	r3, r1, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	401a      	ands	r2, r3
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	0d1b      	lsrs	r3, r3, #20
 800440c:	f003 031f 	and.w	r3, r3, #31
 8004410:	6879      	ldr	r1, [r7, #4]
 8004412:	fa01 f303 	lsl.w	r3, r1, r3
 8004416:	431a      	orrs	r2, r3
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800441c:	bf00      	nop
 800441e:	371c      	adds	r7, #28
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004440:	43db      	mvns	r3, r3
 8004442:	401a      	ands	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f003 0318 	and.w	r3, r3, #24
 800444a:	4908      	ldr	r1, [pc, #32]	@ (800446c <LL_ADC_SetChannelSingleDiff+0x44>)
 800444c:	40d9      	lsrs	r1, r3
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	400b      	ands	r3, r1
 8004452:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004456:	431a      	orrs	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800445e:	bf00      	nop
 8004460:	3714      	adds	r7, #20
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	0007ffff 	.word	0x0007ffff

08004470 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f003 031f 	and.w	r3, r3, #31
}
 8004480:	4618      	mov	r0, r3
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800449c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	6093      	str	r3, [r2, #8]
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80044c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044c4:	d101      	bne.n	80044ca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80044c6:	2301      	movs	r3, #1
 80044c8:	e000      	b.n	80044cc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80044ca:	2300      	movs	r3, #0
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80044e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044ec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004510:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004514:	d101      	bne.n	800451a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004516:	2301      	movs	r3, #1
 8004518:	e000      	b.n	800451c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	370c      	adds	r7, #12
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004538:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800453c:	f043 0201 	orr.w	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004544:	bf00      	nop
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004560:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004564:	f043 0202 	orr.w	r2, r3, #2
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	2b01      	cmp	r3, #1
 800458a:	d101      	bne.n	8004590 <LL_ADC_IsEnabled+0x18>
 800458c:	2301      	movs	r3, #1
 800458e:	e000      	b.n	8004592 <LL_ADC_IsEnabled+0x1a>
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	370c      	adds	r7, #12
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr

0800459e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800459e:	b480      	push	{r7}
 80045a0:	b083      	sub	sp, #12
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 0302 	and.w	r3, r3, #2
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d101      	bne.n	80045b6 <LL_ADC_IsDisableOngoing+0x18>
 80045b2:	2301      	movs	r3, #1
 80045b4:	e000      	b.n	80045b8 <LL_ADC_IsDisableOngoing+0x1a>
 80045b6:	2300      	movs	r3, #0
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045d8:	f043 0204 	orr.w	r2, r3, #4
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004600:	f043 0210 	orr.w	r2, r3, #16
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004608:	bf00      	nop
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b04      	cmp	r3, #4
 8004626:	d101      	bne.n	800462c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr

0800463a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800464a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800464e:	f043 0220 	orr.w	r2, r3, #32
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr

08004662 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004662:	b480      	push	{r7}
 8004664:	b083      	sub	sp, #12
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b08      	cmp	r3, #8
 8004674:	d101      	bne.n	800467a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004676:	2301      	movs	r3, #1
 8004678:	e000      	b.n	800467c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004688:	b590      	push	{r4, r7, lr}
 800468a:	b089      	sub	sp, #36	@ 0x24
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004690:	2300      	movs	r3, #0
 8004692:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004694:	2300      	movs	r3, #0
 8004696:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e133      	b.n	800490a <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d109      	bne.n	80046c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f7fe f8e3 	bl	800287c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7ff fef1 	bl	80044b0 <LL_ADC_IsDeepPowerDownEnabled>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d004      	beq.n	80046de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7ff fed7 	bl	800448c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff ff0c 	bl	8004500 <LL_ADC_IsInternalRegulatorEnabled>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d115      	bne.n	800471a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7ff fef0 	bl	80044d8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046f8:	4b86      	ldr	r3, [pc, #536]	@ (8004914 <HAL_ADC_Init+0x28c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	099b      	lsrs	r3, r3, #6
 80046fe:	4a86      	ldr	r2, [pc, #536]	@ (8004918 <HAL_ADC_Init+0x290>)
 8004700:	fba2 2303 	umull	r2, r3, r2, r3
 8004704:	099b      	lsrs	r3, r3, #6
 8004706:	3301      	adds	r3, #1
 8004708:	005b      	lsls	r3, r3, #1
 800470a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800470c:	e002      	b.n	8004714 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	3b01      	subs	r3, #1
 8004712:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1f9      	bne.n	800470e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f7ff feee 	bl	8004500 <LL_ADC_IsInternalRegulatorEnabled>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d10d      	bne.n	8004746 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800472e:	f043 0210 	orr.w	r2, r3, #16
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800473a:	f043 0201 	orr.w	r2, r3, #1
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f7ff ff62 	bl	8004614 <LL_ADC_REG_IsConversionOngoing>
 8004750:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004756:	f003 0310 	and.w	r3, r3, #16
 800475a:	2b00      	cmp	r3, #0
 800475c:	f040 80cc 	bne.w	80048f8 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	2b00      	cmp	r3, #0
 8004764:	f040 80c8 	bne.w	80048f8 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800476c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004770:	f043 0202 	orr.w	r2, r3, #2
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4618      	mov	r0, r3
 800477e:	f7ff fefb 	bl	8004578 <LL_ADC_IsEnabled>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d115      	bne.n	80047b4 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004788:	4864      	ldr	r0, [pc, #400]	@ (800491c <HAL_ADC_Init+0x294>)
 800478a:	f7ff fef5 	bl	8004578 <LL_ADC_IsEnabled>
 800478e:	4604      	mov	r4, r0
 8004790:	4863      	ldr	r0, [pc, #396]	@ (8004920 <HAL_ADC_Init+0x298>)
 8004792:	f7ff fef1 	bl	8004578 <LL_ADC_IsEnabled>
 8004796:	4603      	mov	r3, r0
 8004798:	431c      	orrs	r4, r3
 800479a:	4862      	ldr	r0, [pc, #392]	@ (8004924 <HAL_ADC_Init+0x29c>)
 800479c:	f7ff feec 	bl	8004578 <LL_ADC_IsEnabled>
 80047a0:	4603      	mov	r3, r0
 80047a2:	4323      	orrs	r3, r4
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d105      	bne.n	80047b4 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	4619      	mov	r1, r3
 80047ae:	485e      	ldr	r0, [pc, #376]	@ (8004928 <HAL_ADC_Init+0x2a0>)
 80047b0:	f7ff fd34 	bl	800421c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	7e5b      	ldrb	r3, [r3, #25]
 80047b8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80047be:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80047c4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80047ca:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047d2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80047d4:	4313      	orrs	r3, r2
 80047d6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d106      	bne.n	80047f0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	3b01      	subs	r3, #1
 80047e8:	045b      	lsls	r3, r3, #17
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d009      	beq.n	800480c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004804:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4313      	orrs	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68da      	ldr	r2, [r3, #12]
 8004812:	4b46      	ldr	r3, [pc, #280]	@ (800492c <HAL_ADC_Init+0x2a4>)
 8004814:	4013      	ands	r3, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6812      	ldr	r2, [r2, #0]
 800481a:	69b9      	ldr	r1, [r7, #24]
 800481c:	430b      	orrs	r3, r1
 800481e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4618      	mov	r0, r3
 8004826:	f7ff ff1c 	bl	8004662 <LL_ADC_INJ_IsConversionOngoing>
 800482a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d140      	bne.n	80048b4 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d13d      	bne.n	80048b4 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	7e1b      	ldrb	r3, [r3, #24]
 8004840:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004842:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800484a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800484c:	4313      	orrs	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800485a:	f023 0306 	bic.w	r3, r3, #6
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	6812      	ldr	r2, [r2, #0]
 8004862:	69b9      	ldr	r1, [r7, #24]
 8004864:	430b      	orrs	r3, r1
 8004866:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800486e:	2b01      	cmp	r3, #1
 8004870:	d118      	bne.n	80048a4 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800487c:	f023 0304 	bic.w	r3, r3, #4
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004888:	4311      	orrs	r1, r2
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800488e:	4311      	orrs	r1, r2
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004894:	430a      	orrs	r2, r1
 8004896:	431a      	orrs	r2, r3
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	611a      	str	r2, [r3, #16]
 80048a2:	e007      	b.n	80048b4 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691a      	ldr	r2, [r3, #16]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f022 0201 	bic.w	r2, r2, #1
 80048b2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d10c      	bne.n	80048d6 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c2:	f023 010f 	bic.w	r1, r3, #15
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	69db      	ldr	r3, [r3, #28]
 80048ca:	1e5a      	subs	r2, r3, #1
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	430a      	orrs	r2, r1
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80048d4:	e007      	b.n	80048e6 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 020f 	bic.w	r2, r2, #15
 80048e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ea:	f023 0303 	bic.w	r3, r3, #3
 80048ee:	f043 0201 	orr.w	r2, r3, #1
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80048f6:	e007      	b.n	8004908 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048fc:	f043 0210 	orr.w	r2, r3, #16
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004908:	7ffb      	ldrb	r3, [r7, #31]
}
 800490a:	4618      	mov	r0, r3
 800490c:	3724      	adds	r7, #36	@ 0x24
 800490e:	46bd      	mov	sp, r7
 8004910:	bd90      	pop	{r4, r7, pc}
 8004912:	bf00      	nop
 8004914:	20000028 	.word	0x20000028
 8004918:	053e2d63 	.word	0x053e2d63
 800491c:	50040000 	.word	0x50040000
 8004920:	50040100 	.word	0x50040100
 8004924:	50040200 	.word	0x50040200
 8004928:	50040300 	.word	0x50040300
 800492c:	fff0c007 	.word	0xfff0c007

08004930 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800493c:	4853      	ldr	r0, [pc, #332]	@ (8004a8c <HAL_ADC_Start_DMA+0x15c>)
 800493e:	f7ff fd97 	bl	8004470 <LL_ADC_GetMultimode>
 8004942:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4618      	mov	r0, r3
 800494a:	f7ff fe63 	bl	8004614 <LL_ADC_REG_IsConversionOngoing>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	f040 8093 	bne.w	8004a7c <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800495c:	2b01      	cmp	r3, #1
 800495e:	d101      	bne.n	8004964 <HAL_ADC_Start_DMA+0x34>
 8004960:	2302      	movs	r3, #2
 8004962:	e08e      	b.n	8004a82 <HAL_ADC_Start_DMA+0x152>
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a47      	ldr	r2, [pc, #284]	@ (8004a90 <HAL_ADC_Start_DMA+0x160>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d008      	beq.n	8004988 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d005      	beq.n	8004988 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	2b05      	cmp	r3, #5
 8004980:	d002      	beq.n	8004988 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	2b09      	cmp	r3, #9
 8004986:	d172      	bne.n	8004a6e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f000 fdcb 	bl	8005524 <ADC_Enable>
 800498e:	4603      	mov	r3, r0
 8004990:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004992:	7dfb      	ldrb	r3, [r7, #23]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d165      	bne.n	8004a64 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800499c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80049a0:	f023 0301 	bic.w	r3, r3, #1
 80049a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a38      	ldr	r2, [pc, #224]	@ (8004a94 <HAL_ADC_Start_DMA+0x164>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d002      	beq.n	80049bc <HAL_ADC_Start_DMA+0x8c>
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	e000      	b.n	80049be <HAL_ADC_Start_DMA+0x8e>
 80049bc:	4b36      	ldr	r3, [pc, #216]	@ (8004a98 <HAL_ADC_Start_DMA+0x168>)
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	6812      	ldr	r2, [r2, #0]
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d002      	beq.n	80049cc <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d105      	bne.n	80049d8 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d006      	beq.n	80049f2 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e8:	f023 0206 	bic.w	r2, r3, #6
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80049f0:	e002      	b.n	80049f8 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049fc:	4a27      	ldr	r2, [pc, #156]	@ (8004a9c <HAL_ADC_Start_DMA+0x16c>)
 80049fe:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a04:	4a26      	ldr	r2, [pc, #152]	@ (8004aa0 <HAL_ADC_Start_DMA+0x170>)
 8004a06:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a0c:	4a25      	ldr	r2, [pc, #148]	@ (8004aa4 <HAL_ADC_Start_DMA+0x174>)
 8004a0e:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	221c      	movs	r2, #28
 8004a16:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	685a      	ldr	r2, [r3, #4]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0210 	orr.w	r2, r2, #16
 8004a2e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68da      	ldr	r2, [r3, #12]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0201 	orr.w	r2, r2, #1
 8004a3e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	3340      	adds	r3, #64	@ 0x40
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f001 ffee 	bl	8006a30 <HAL_DMA_Start_IT>
 8004a54:	4603      	mov	r3, r0
 8004a56:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff fdb1 	bl	80045c4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004a62:	e00d      	b.n	8004a80 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      if (tmp_hal_status == HAL_OK)
 8004a6c:	e008      	b.n	8004a80 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8004a7a:	e001      	b.n	8004a80 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3718      	adds	r7, #24
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	50040300 	.word	0x50040300
 8004a90:	50040200 	.word	0x50040200
 8004a94:	50040100 	.word	0x50040100
 8004a98:	50040000 	.word	0x50040000
 8004a9c:	080056ef 	.word	0x080056ef
 8004aa0:	080057c7 	.word	0x080057c7
 8004aa4:	080057e3 	.word	0x080057e3

08004aa8 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d101      	bne.n	8004abe <HAL_ADC_Stop_DMA+0x16>
 8004aba:	2302      	movs	r3, #2
 8004abc:	e051      	b.n	8004b62 <HAL_ADC_Stop_DMA+0xba>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004ac6:	2103      	movs	r1, #3
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 fc6f 	bl	80053ac <ADC_ConversionStop>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004ad2:	7bfb      	ldrb	r3, [r7, #15]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d13f      	bne.n	8004b58 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68da      	ldr	r2, [r3, #12]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f022 0201 	bic.w	r2, r2, #1
 8004ae6:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d10f      	bne.n	8004b16 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004afa:	4618      	mov	r0, r3
 8004afc:	f001 fff8 	bl	8006af0 <HAL_DMA_Abort>
 8004b00:	4603      	mov	r3, r0
 8004b02:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d005      	beq.n	8004b16 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f022 0210 	bic.w	r2, r2, #16
 8004b24:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8004b26:	7bfb      	ldrb	r3, [r7, #15]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d105      	bne.n	8004b38 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 fd7f 	bl	8005630 <ADC_Disable>
 8004b32:	4603      	mov	r3, r0
 8004b34:	73fb      	strb	r3, [r7, #15]
 8004b36:	e002      	b.n	8004b3e <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 fd79 	bl	8005630 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004b3e:	7bfb      	ldrb	r3, [r7, #15]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d109      	bne.n	8004b58 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b48:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004b4c:	f023 0301 	bic.w	r3, r3, #1
 8004b50:	f043 0201 	orr.w	r2, r3, #1
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
	...

08004b94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b0b6      	sub	sp, #216	@ 0xd8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d101      	bne.n	8004bb6 <HAL_ADC_ConfigChannel+0x22>
 8004bb2:	2302      	movs	r3, #2
 8004bb4:	e3e3      	b.n	800537e <HAL_ADC_ConfigChannel+0x7ea>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7ff fd26 	bl	8004614 <LL_ADC_REG_IsConversionOngoing>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f040 83c4 	bne.w	8005358 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	2b05      	cmp	r3, #5
 8004bde:	d824      	bhi.n	8004c2a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	3b02      	subs	r3, #2
 8004be6:	2b03      	cmp	r3, #3
 8004be8:	d81b      	bhi.n	8004c22 <HAL_ADC_ConfigChannel+0x8e>
 8004bea:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf0 <HAL_ADC_ConfigChannel+0x5c>)
 8004bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf0:	08004c01 	.word	0x08004c01
 8004bf4:	08004c09 	.word	0x08004c09
 8004bf8:	08004c11 	.word	0x08004c11
 8004bfc:	08004c19 	.word	0x08004c19
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004c00:	230c      	movs	r3, #12
 8004c02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c06:	e010      	b.n	8004c2a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004c08:	2312      	movs	r3, #18
 8004c0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c0e:	e00c      	b.n	8004c2a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004c10:	2318      	movs	r3, #24
 8004c12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c16:	e008      	b.n	8004c2a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004c1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c20:	e003      	b.n	8004c2a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004c22:	2306      	movs	r3, #6
 8004c24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004c28:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6818      	ldr	r0, [r3, #0]
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004c38:	f7ff fb9f 	bl	800437a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff fce7 	bl	8004614 <LL_ADC_REG_IsConversionOngoing>
 8004c46:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff fd07 	bl	8004662 <LL_ADC_INJ_IsConversionOngoing>
 8004c54:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004c58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f040 81bf 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004c62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f040 81ba 	bne.w	8004fe0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	689b      	ldr	r3, [r3, #8]
 8004c70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c74:	d10f      	bne.n	8004c96 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	4619      	mov	r1, r3
 8004c82:	f7ff fba6 	bl	80043d2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7ff fb4d 	bl	800432e <LL_ADC_SetSamplingTimeCommonConfig>
 8004c94:	e00e      	b.n	8004cb4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6818      	ldr	r0, [r3, #0]
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	6819      	ldr	r1, [r3, #0]
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	f7ff fb95 	bl	80043d2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2100      	movs	r1, #0
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff fb3d 	bl	800432e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	695a      	ldr	r2, [r3, #20]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	08db      	lsrs	r3, r3, #3
 8004cc0:	f003 0303 	and.w	r3, r3, #3
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	2b04      	cmp	r3, #4
 8004cd4:	d00a      	beq.n	8004cec <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	6919      	ldr	r1, [r3, #16]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ce6:	f7ff facd 	bl	8004284 <LL_ADC_SetOffset>
 8004cea:	e179      	b.n	8004fe0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f7ff faea 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10a      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0x184>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2100      	movs	r1, #0
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff fadf 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	0e9b      	lsrs	r3, r3, #26
 8004d12:	f003 021f 	and.w	r2, r3, #31
 8004d16:	e01e      	b.n	8004d56 <HAL_ADC_ConfigChannel+0x1c2>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7ff fad4 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004d24:	4603      	mov	r3, r0
 8004d26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004d2e:	fa93 f3a3 	rbit	r3, r3
 8004d32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004d36:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004d3a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004d3e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8004d46:	2320      	movs	r3, #32
 8004d48:	e004      	b.n	8004d54 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8004d4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004d4e:	fab3 f383 	clz	r3, r3
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d105      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x1da>
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	0e9b      	lsrs	r3, r3, #26
 8004d68:	f003 031f 	and.w	r3, r3, #31
 8004d6c:	e018      	b.n	8004da0 <HAL_ADC_ConfigChannel+0x20c>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d7a:	fa93 f3a3 	rbit	r3, r3
 8004d7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004d82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004d86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004d8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8004d92:	2320      	movs	r3, #32
 8004d94:	e004      	b.n	8004da0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8004d96:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004d9a:	fab3 f383 	clz	r3, r3
 8004d9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d106      	bne.n	8004db2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2200      	movs	r2, #0
 8004daa:	2100      	movs	r1, #0
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7ff faa3 	bl	80042f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2101      	movs	r1, #1
 8004db8:	4618      	mov	r0, r3
 8004dba:	f7ff fa87 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d10a      	bne.n	8004dde <HAL_ADC_ConfigChannel+0x24a>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2101      	movs	r1, #1
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7ff fa7c 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	0e9b      	lsrs	r3, r3, #26
 8004dd8:	f003 021f 	and.w	r2, r3, #31
 8004ddc:	e01e      	b.n	8004e1c <HAL_ADC_ConfigChannel+0x288>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2101      	movs	r1, #1
 8004de4:	4618      	mov	r0, r3
 8004de6:	f7ff fa71 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004dea:	4603      	mov	r3, r0
 8004dec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004df4:	fa93 f3a3 	rbit	r3, r3
 8004df8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004dfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004e04:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8004e0c:	2320      	movs	r3, #32
 8004e0e:	e004      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004e10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004e14:	fab3 f383 	clz	r3, r3
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d105      	bne.n	8004e34 <HAL_ADC_ConfigChannel+0x2a0>
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	0e9b      	lsrs	r3, r3, #26
 8004e2e:	f003 031f 	and.w	r3, r3, #31
 8004e32:	e018      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x2d2>
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e40:	fa93 f3a3 	rbit	r3, r3
 8004e44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004e48:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004e4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004e50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d101      	bne.n	8004e5c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004e58:	2320      	movs	r3, #32
 8004e5a:	e004      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8004e5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e60:	fab3 f383 	clz	r3, r3
 8004e64:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d106      	bne.n	8004e78 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	2101      	movs	r1, #1
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7ff fa40 	bl	80042f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2102      	movs	r1, #2
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7ff fa24 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004e84:	4603      	mov	r3, r0
 8004e86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10a      	bne.n	8004ea4 <HAL_ADC_ConfigChannel+0x310>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2102      	movs	r1, #2
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff fa19 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	0e9b      	lsrs	r3, r3, #26
 8004e9e:	f003 021f 	and.w	r2, r3, #31
 8004ea2:	e01e      	b.n	8004ee2 <HAL_ADC_ConfigChannel+0x34e>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2102      	movs	r1, #2
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7ff fa0e 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004eba:	fa93 f3a3 	rbit	r3, r3
 8004ebe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004ec2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004ec6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004eca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8004ed2:	2320      	movs	r3, #32
 8004ed4:	e004      	b.n	8004ee0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8004ed6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004eda:	fab3 f383 	clz	r3, r3
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d105      	bne.n	8004efa <HAL_ADC_ConfigChannel+0x366>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	0e9b      	lsrs	r3, r3, #26
 8004ef4:	f003 031f 	and.w	r3, r3, #31
 8004ef8:	e014      	b.n	8004f24 <HAL_ADC_ConfigChannel+0x390>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f00:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004f02:	fa93 f3a3 	rbit	r3, r3
 8004f06:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004f08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f0a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004f0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004f16:	2320      	movs	r3, #32
 8004f18:	e004      	b.n	8004f24 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8004f1a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004f1e:	fab3 f383 	clz	r3, r3
 8004f22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d106      	bne.n	8004f36 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	2102      	movs	r1, #2
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7ff f9e1 	bl	80042f8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2103      	movs	r1, #3
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff f9c5 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004f42:	4603      	mov	r3, r0
 8004f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d10a      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x3ce>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2103      	movs	r1, #3
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff f9ba 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	0e9b      	lsrs	r3, r3, #26
 8004f5c:	f003 021f 	and.w	r2, r3, #31
 8004f60:	e017      	b.n	8004f92 <HAL_ADC_ConfigChannel+0x3fe>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2103      	movs	r1, #3
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f7ff f9af 	bl	80042cc <LL_ADC_GetOffsetChannel>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f74:	fa93 f3a3 	rbit	r3, r3
 8004f78:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004f7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f7c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004f7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d101      	bne.n	8004f88 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8004f84:	2320      	movs	r3, #32
 8004f86:	e003      	b.n	8004f90 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8004f88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f8a:	fab3 f383 	clz	r3, r3
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d105      	bne.n	8004faa <HAL_ADC_ConfigChannel+0x416>
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	0e9b      	lsrs	r3, r3, #26
 8004fa4:	f003 031f 	and.w	r3, r3, #31
 8004fa8:	e011      	b.n	8004fce <HAL_ADC_ConfigChannel+0x43a>
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fb2:	fa93 f3a3 	rbit	r3, r3
 8004fb6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004fb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fba:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004fbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d101      	bne.n	8004fc6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8004fc2:	2320      	movs	r3, #32
 8004fc4:	e003      	b.n	8004fce <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8004fc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004fc8:	fab3 f383 	clz	r3, r3
 8004fcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d106      	bne.n	8004fe0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	2103      	movs	r1, #3
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff f98c 	bl	80042f8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7ff fac7 	bl	8004578 <LL_ADC_IsEnabled>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f040 813f 	bne.w	8005270 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6818      	ldr	r0, [r3, #0]
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	6819      	ldr	r1, [r3, #0]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	461a      	mov	r2, r3
 8005000:	f7ff fa12 	bl	8004428 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	4a8e      	ldr	r2, [pc, #568]	@ (8005244 <HAL_ADC_ConfigChannel+0x6b0>)
 800500a:	4293      	cmp	r3, r2
 800500c:	f040 8130 	bne.w	8005270 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10b      	bne.n	8005038 <HAL_ADC_ConfigChannel+0x4a4>
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	0e9b      	lsrs	r3, r3, #26
 8005026:	3301      	adds	r3, #1
 8005028:	f003 031f 	and.w	r3, r3, #31
 800502c:	2b09      	cmp	r3, #9
 800502e:	bf94      	ite	ls
 8005030:	2301      	movls	r3, #1
 8005032:	2300      	movhi	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	e019      	b.n	800506c <HAL_ADC_ConfigChannel+0x4d8>
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005040:	fa93 f3a3 	rbit	r3, r3
 8005044:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005048:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800504a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8005050:	2320      	movs	r3, #32
 8005052:	e003      	b.n	800505c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8005054:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005056:	fab3 f383 	clz	r3, r3
 800505a:	b2db      	uxtb	r3, r3
 800505c:	3301      	adds	r3, #1
 800505e:	f003 031f 	and.w	r3, r3, #31
 8005062:	2b09      	cmp	r3, #9
 8005064:	bf94      	ite	ls
 8005066:	2301      	movls	r3, #1
 8005068:	2300      	movhi	r3, #0
 800506a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800506c:	2b00      	cmp	r3, #0
 800506e:	d079      	beq.n	8005164 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005078:	2b00      	cmp	r3, #0
 800507a:	d107      	bne.n	800508c <HAL_ADC_ConfigChannel+0x4f8>
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	0e9b      	lsrs	r3, r3, #26
 8005082:	3301      	adds	r3, #1
 8005084:	069b      	lsls	r3, r3, #26
 8005086:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800508a:	e015      	b.n	80050b8 <HAL_ADC_ConfigChannel+0x524>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005094:	fa93 f3a3 	rbit	r3, r3
 8005098:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800509a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800509c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800509e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80050a4:	2320      	movs	r3, #32
 80050a6:	e003      	b.n	80050b0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80050a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050aa:	fab3 f383 	clz	r3, r3
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	3301      	adds	r3, #1
 80050b2:	069b      	lsls	r3, r3, #26
 80050b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d109      	bne.n	80050d8 <HAL_ADC_ConfigChannel+0x544>
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	0e9b      	lsrs	r3, r3, #26
 80050ca:	3301      	adds	r3, #1
 80050cc:	f003 031f 	and.w	r3, r3, #31
 80050d0:	2101      	movs	r1, #1
 80050d2:	fa01 f303 	lsl.w	r3, r1, r3
 80050d6:	e017      	b.n	8005108 <HAL_ADC_ConfigChannel+0x574>
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050e0:	fa93 f3a3 	rbit	r3, r3
 80050e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80050e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050e8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80050ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80050f0:	2320      	movs	r3, #32
 80050f2:	e003      	b.n	80050fc <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80050f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050f6:	fab3 f383 	clz	r3, r3
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	3301      	adds	r3, #1
 80050fe:	f003 031f 	and.w	r3, r3, #31
 8005102:	2101      	movs	r1, #1
 8005104:	fa01 f303 	lsl.w	r3, r1, r3
 8005108:	ea42 0103 	orr.w	r1, r2, r3
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10a      	bne.n	800512e <HAL_ADC_ConfigChannel+0x59a>
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	0e9b      	lsrs	r3, r3, #26
 800511e:	3301      	adds	r3, #1
 8005120:	f003 021f 	and.w	r2, r3, #31
 8005124:	4613      	mov	r3, r2
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	4413      	add	r3, r2
 800512a:	051b      	lsls	r3, r3, #20
 800512c:	e018      	b.n	8005160 <HAL_ADC_ConfigChannel+0x5cc>
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005136:	fa93 f3a3 	rbit	r3, r3
 800513a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800513c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8005146:	2320      	movs	r3, #32
 8005148:	e003      	b.n	8005152 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800514a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800514c:	fab3 f383 	clz	r3, r3
 8005150:	b2db      	uxtb	r3, r3
 8005152:	3301      	adds	r3, #1
 8005154:	f003 021f 	and.w	r2, r3, #31
 8005158:	4613      	mov	r3, r2
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	4413      	add	r3, r2
 800515e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005160:	430b      	orrs	r3, r1
 8005162:	e080      	b.n	8005266 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800516c:	2b00      	cmp	r3, #0
 800516e:	d107      	bne.n	8005180 <HAL_ADC_ConfigChannel+0x5ec>
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	0e9b      	lsrs	r3, r3, #26
 8005176:	3301      	adds	r3, #1
 8005178:	069b      	lsls	r3, r3, #26
 800517a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800517e:	e015      	b.n	80051ac <HAL_ADC_ConfigChannel+0x618>
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005188:	fa93 f3a3 	rbit	r3, r3
 800518c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800518e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005190:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005194:	2b00      	cmp	r3, #0
 8005196:	d101      	bne.n	800519c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8005198:	2320      	movs	r3, #32
 800519a:	e003      	b.n	80051a4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800519c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800519e:	fab3 f383 	clz	r3, r3
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	3301      	adds	r3, #1
 80051a6:	069b      	lsls	r3, r3, #26
 80051a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d109      	bne.n	80051cc <HAL_ADC_ConfigChannel+0x638>
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	0e9b      	lsrs	r3, r3, #26
 80051be:	3301      	adds	r3, #1
 80051c0:	f003 031f 	and.w	r3, r3, #31
 80051c4:	2101      	movs	r1, #1
 80051c6:	fa01 f303 	lsl.w	r3, r1, r3
 80051ca:	e017      	b.n	80051fc <HAL_ADC_ConfigChannel+0x668>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	fa93 f3a3 	rbit	r3, r3
 80051d8:	61bb      	str	r3, [r7, #24]
  return result;
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80051e4:	2320      	movs	r3, #32
 80051e6:	e003      	b.n	80051f0 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	fab3 f383 	clz	r3, r3
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	3301      	adds	r3, #1
 80051f2:	f003 031f 	and.w	r3, r3, #31
 80051f6:	2101      	movs	r1, #1
 80051f8:	fa01 f303 	lsl.w	r3, r1, r3
 80051fc:	ea42 0103 	orr.w	r1, r2, r3
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10d      	bne.n	8005228 <HAL_ADC_ConfigChannel+0x694>
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	0e9b      	lsrs	r3, r3, #26
 8005212:	3301      	adds	r3, #1
 8005214:	f003 021f 	and.w	r2, r3, #31
 8005218:	4613      	mov	r3, r2
 800521a:	005b      	lsls	r3, r3, #1
 800521c:	4413      	add	r3, r2
 800521e:	3b1e      	subs	r3, #30
 8005220:	051b      	lsls	r3, r3, #20
 8005222:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005226:	e01d      	b.n	8005264 <HAL_ADC_ConfigChannel+0x6d0>
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	fa93 f3a3 	rbit	r3, r3
 8005234:	60fb      	str	r3, [r7, #12]
  return result;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d103      	bne.n	8005248 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8005240:	2320      	movs	r3, #32
 8005242:	e005      	b.n	8005250 <HAL_ADC_ConfigChannel+0x6bc>
 8005244:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	fab3 f383 	clz	r3, r3
 800524e:	b2db      	uxtb	r3, r3
 8005250:	3301      	adds	r3, #1
 8005252:	f003 021f 	and.w	r2, r3, #31
 8005256:	4613      	mov	r3, r2
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	4413      	add	r3, r2
 800525c:	3b1e      	subs	r3, #30
 800525e:	051b      	lsls	r3, r3, #20
 8005260:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005264:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800526a:	4619      	mov	r1, r3
 800526c:	f7ff f8b1 	bl	80043d2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	4b44      	ldr	r3, [pc, #272]	@ (8005388 <HAL_ADC_ConfigChannel+0x7f4>)
 8005276:	4013      	ands	r3, r2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d07a      	beq.n	8005372 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800527c:	4843      	ldr	r0, [pc, #268]	@ (800538c <HAL_ADC_ConfigChannel+0x7f8>)
 800527e:	f7fe fff3 	bl	8004268 <LL_ADC_GetCommonPathInternalCh>
 8005282:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a41      	ldr	r2, [pc, #260]	@ (8005390 <HAL_ADC_ConfigChannel+0x7fc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d12c      	bne.n	80052ea <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005290:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005294:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d126      	bne.n	80052ea <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a3c      	ldr	r2, [pc, #240]	@ (8005394 <HAL_ADC_ConfigChannel+0x800>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d004      	beq.n	80052b0 <HAL_ADC_ConfigChannel+0x71c>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a3b      	ldr	r2, [pc, #236]	@ (8005398 <HAL_ADC_ConfigChannel+0x804>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d15d      	bne.n	800536c <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80052b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80052b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052b8:	4619      	mov	r1, r3
 80052ba:	4834      	ldr	r0, [pc, #208]	@ (800538c <HAL_ADC_ConfigChannel+0x7f8>)
 80052bc:	f7fe ffc1 	bl	8004242 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052c0:	4b36      	ldr	r3, [pc, #216]	@ (800539c <HAL_ADC_ConfigChannel+0x808>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	099b      	lsrs	r3, r3, #6
 80052c6:	4a36      	ldr	r2, [pc, #216]	@ (80053a0 <HAL_ADC_ConfigChannel+0x80c>)
 80052c8:	fba2 2303 	umull	r2, r3, r2, r3
 80052cc:	099b      	lsrs	r3, r3, #6
 80052ce:	1c5a      	adds	r2, r3, #1
 80052d0:	4613      	mov	r3, r2
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	4413      	add	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80052da:	e002      	b.n	80052e2 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	3b01      	subs	r3, #1
 80052e0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1f9      	bne.n	80052dc <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80052e8:	e040      	b.n	800536c <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a2d      	ldr	r2, [pc, #180]	@ (80053a4 <HAL_ADC_ConfigChannel+0x810>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d118      	bne.n	8005326 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80052f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80052f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d112      	bne.n	8005326 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a23      	ldr	r2, [pc, #140]	@ (8005394 <HAL_ADC_ConfigChannel+0x800>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d004      	beq.n	8005314 <HAL_ADC_ConfigChannel+0x780>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a22      	ldr	r2, [pc, #136]	@ (8005398 <HAL_ADC_ConfigChannel+0x804>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d12d      	bne.n	8005370 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005314:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005318:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800531c:	4619      	mov	r1, r3
 800531e:	481b      	ldr	r0, [pc, #108]	@ (800538c <HAL_ADC_ConfigChannel+0x7f8>)
 8005320:	f7fe ff8f 	bl	8004242 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005324:	e024      	b.n	8005370 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a1f      	ldr	r2, [pc, #124]	@ (80053a8 <HAL_ADC_ConfigChannel+0x814>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d120      	bne.n	8005372 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005330:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005334:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d11a      	bne.n	8005372 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a14      	ldr	r2, [pc, #80]	@ (8005394 <HAL_ADC_ConfigChannel+0x800>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d115      	bne.n	8005372 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005346:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800534a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800534e:	4619      	mov	r1, r3
 8005350:	480e      	ldr	r0, [pc, #56]	@ (800538c <HAL_ADC_ConfigChannel+0x7f8>)
 8005352:	f7fe ff76 	bl	8004242 <LL_ADC_SetCommonPathInternalCh>
 8005356:	e00c      	b.n	8005372 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800535c:	f043 0220 	orr.w	r2, r3, #32
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800536a:	e002      	b.n	8005372 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800536c:	bf00      	nop
 800536e:	e000      	b.n	8005372 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005370:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800537a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800537e:	4618      	mov	r0, r3
 8005380:	37d8      	adds	r7, #216	@ 0xd8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	80080000 	.word	0x80080000
 800538c:	50040300 	.word	0x50040300
 8005390:	c7520000 	.word	0xc7520000
 8005394:	50040000 	.word	0x50040000
 8005398:	50040200 	.word	0x50040200
 800539c:	20000028 	.word	0x20000028
 80053a0:	053e2d63 	.word	0x053e2d63
 80053a4:	cb840000 	.word	0xcb840000
 80053a8:	80000001 	.word	0x80000001

080053ac <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b088      	sub	sp, #32
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80053b6:	2300      	movs	r3, #0
 80053b8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4618      	mov	r0, r3
 80053c4:	f7ff f926 	bl	8004614 <LL_ADC_REG_IsConversionOngoing>
 80053c8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7ff f947 	bl	8004662 <LL_ADC_INJ_IsConversionOngoing>
 80053d4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d103      	bne.n	80053e4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f000 8098 	beq.w	8005514 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d02a      	beq.n	8005448 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	7e5b      	ldrb	r3, [r3, #25]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d126      	bne.n	8005448 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	7e1b      	ldrb	r3, [r3, #24]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d122      	bne.n	8005448 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005402:	2301      	movs	r3, #1
 8005404:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005406:	e014      	b.n	8005432 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	4a45      	ldr	r2, [pc, #276]	@ (8005520 <ADC_ConversionStop+0x174>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d90d      	bls.n	800542c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005414:	f043 0210 	orr.w	r2, r3, #16
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005420:	f043 0201 	orr.w	r2, r3, #1
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e074      	b.n	8005516 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	3301      	adds	r3, #1
 8005430:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800543c:	2b40      	cmp	r3, #64	@ 0x40
 800543e:	d1e3      	bne.n	8005408 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2240      	movs	r2, #64	@ 0x40
 8005446:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d014      	beq.n	8005478 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4618      	mov	r0, r3
 8005454:	f7ff f8de 	bl	8004614 <LL_ADC_REG_IsConversionOngoing>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00c      	beq.n	8005478 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4618      	mov	r0, r3
 8005464:	f7ff f89b 	bl	800459e <LL_ADC_IsDisableOngoing>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d104      	bne.n	8005478 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f7ff f8ba 	bl	80045ec <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d014      	beq.n	80054a8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4618      	mov	r0, r3
 8005484:	f7ff f8ed 	bl	8004662 <LL_ADC_INJ_IsConversionOngoing>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00c      	beq.n	80054a8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4618      	mov	r0, r3
 8005494:	f7ff f883 	bl	800459e <LL_ADC_IsDisableOngoing>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d104      	bne.n	80054a8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7ff f8c9 	bl	800463a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d005      	beq.n	80054ba <ADC_ConversionStop+0x10e>
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	2b03      	cmp	r3, #3
 80054b2:	d105      	bne.n	80054c0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80054b4:	230c      	movs	r3, #12
 80054b6:	617b      	str	r3, [r7, #20]
        break;
 80054b8:	e005      	b.n	80054c6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80054ba:	2308      	movs	r3, #8
 80054bc:	617b      	str	r3, [r7, #20]
        break;
 80054be:	e002      	b.n	80054c6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80054c0:	2304      	movs	r3, #4
 80054c2:	617b      	str	r3, [r7, #20]
        break;
 80054c4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80054c6:	f7fe fe79 	bl	80041bc <HAL_GetTick>
 80054ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80054cc:	e01b      	b.n	8005506 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80054ce:	f7fe fe75 	bl	80041bc <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b05      	cmp	r3, #5
 80054da:	d914      	bls.n	8005506 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	4013      	ands	r3, r2
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00d      	beq.n	8005506 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ee:	f043 0210 	orr.w	r2, r3, #16
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054fa:	f043 0201 	orr.w	r2, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e007      	b.n	8005516 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	4013      	ands	r3, r2
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1dc      	bne.n	80054ce <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3720      	adds	r7, #32
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	a33fffff 	.word	0xa33fffff

08005524 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800552c:	2300      	movs	r3, #0
 800552e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4618      	mov	r0, r3
 8005536:	f7ff f81f 	bl	8004578 <LL_ADC_IsEnabled>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d169      	bne.n	8005614 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	689a      	ldr	r2, [r3, #8]
 8005546:	4b36      	ldr	r3, [pc, #216]	@ (8005620 <ADC_Enable+0xfc>)
 8005548:	4013      	ands	r3, r2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00d      	beq.n	800556a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005552:	f043 0210 	orr.w	r2, r3, #16
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555e:	f043 0201 	orr.w	r2, r3, #1
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e055      	b.n	8005616 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4618      	mov	r0, r3
 8005570:	f7fe ffda 	bl	8004528 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005574:	482b      	ldr	r0, [pc, #172]	@ (8005624 <ADC_Enable+0x100>)
 8005576:	f7fe fe77 	bl	8004268 <LL_ADC_GetCommonPathInternalCh>
 800557a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800557c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005580:	2b00      	cmp	r3, #0
 8005582:	d013      	beq.n	80055ac <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005584:	4b28      	ldr	r3, [pc, #160]	@ (8005628 <ADC_Enable+0x104>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	099b      	lsrs	r3, r3, #6
 800558a:	4a28      	ldr	r2, [pc, #160]	@ (800562c <ADC_Enable+0x108>)
 800558c:	fba2 2303 	umull	r2, r3, r2, r3
 8005590:	099b      	lsrs	r3, r3, #6
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	4613      	mov	r3, r2
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	4413      	add	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800559e:	e002      	b.n	80055a6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	3b01      	subs	r3, #1
 80055a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1f9      	bne.n	80055a0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80055ac:	f7fe fe06 	bl	80041bc <HAL_GetTick>
 80055b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80055b2:	e028      	b.n	8005606 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7fe ffdd 	bl	8004578 <LL_ADC_IsEnabled>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d104      	bne.n	80055ce <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7fe ffad 	bl	8004528 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80055ce:	f7fe fdf5 	bl	80041bc <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d914      	bls.n	8005606 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d00d      	beq.n	8005606 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ee:	f043 0210 	orr.w	r2, r3, #16
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055fa:	f043 0201 	orr.w	r2, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e007      	b.n	8005616 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	2b01      	cmp	r3, #1
 8005612:	d1cf      	bne.n	80055b4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	8000003f 	.word	0x8000003f
 8005624:	50040300 	.word	0x50040300
 8005628:	20000028 	.word	0x20000028
 800562c:	053e2d63 	.word	0x053e2d63

08005630 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4618      	mov	r0, r3
 800563e:	f7fe ffae 	bl	800459e <LL_ADC_IsDisableOngoing>
 8005642:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4618      	mov	r0, r3
 800564a:	f7fe ff95 	bl	8004578 <LL_ADC_IsEnabled>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d047      	beq.n	80056e4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d144      	bne.n	80056e4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 030d 	and.w	r3, r3, #13
 8005664:	2b01      	cmp	r3, #1
 8005666:	d10c      	bne.n	8005682 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4618      	mov	r0, r3
 800566e:	f7fe ff6f 	bl	8004550 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2203      	movs	r2, #3
 8005678:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800567a:	f7fe fd9f 	bl	80041bc <HAL_GetTick>
 800567e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005680:	e029      	b.n	80056d6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005686:	f043 0210 	orr.w	r2, r3, #16
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005692:	f043 0201 	orr.w	r2, r3, #1
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e023      	b.n	80056e6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800569e:	f7fe fd8d 	bl	80041bc <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d914      	bls.n	80056d6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00d      	beq.n	80056d6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056be:	f043 0210 	orr.w	r2, r3, #16
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ca:	f043 0201 	orr.w	r2, r3, #1
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e007      	b.n	80056e6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d1dc      	bne.n	800569e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b084      	sub	sp, #16
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056fa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005700:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005704:	2b00      	cmp	r3, #0
 8005706:	d14b      	bne.n	80057a0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800570c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0308 	and.w	r3, r3, #8
 800571e:	2b00      	cmp	r3, #0
 8005720:	d021      	beq.n	8005766 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4618      	mov	r0, r3
 8005728:	f7fe fe14 	bl	8004354 <LL_ADC_REG_IsTriggerSourceSWStart>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d032      	beq.n	8005798 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d12b      	bne.n	8005798 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005744:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005750:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d11f      	bne.n	8005798 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800575c:	f043 0201 	orr.w	r2, r3, #1
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	659a      	str	r2, [r3, #88]	@ 0x58
 8005764:	e018      	b.n	8005798 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d111      	bne.n	8005798 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005778:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005784:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005788:	2b00      	cmp	r3, #0
 800578a:	d105      	bne.n	8005798 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005790:	f043 0201 	orr.w	r2, r3, #1
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f7fc fafb 	bl	8001d94 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800579e:	e00e      	b.n	80057be <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057a4:	f003 0310 	and.w	r3, r3, #16
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d003      	beq.n	80057b4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f7ff f9e6 	bl	8004b7e <HAL_ADC_ErrorCallback>
}
 80057b2:	e004      	b.n	80057be <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	4798      	blx	r3
}
 80057be:	bf00      	nop
 80057c0:	3710      	adds	r7, #16
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b084      	sub	sp, #16
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f7ff f9c8 	bl	8004b6a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80057da:	bf00      	nop
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b084      	sub	sp, #16
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ee:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005800:	f043 0204 	orr.w	r2, r3, #4
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f7ff f9b8 	bl	8004b7e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800580e:	bf00      	nop
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <LL_ADC_IsEnabled>:
{
 8005816:	b480      	push	{r7}
 8005818:	b083      	sub	sp, #12
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b01      	cmp	r3, #1
 8005828:	d101      	bne.n	800582e <LL_ADC_IsEnabled+0x18>
 800582a:	2301      	movs	r3, #1
 800582c:	e000      	b.n	8005830 <LL_ADC_IsEnabled+0x1a>
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <LL_ADC_REG_IsConversionOngoing>:
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	f003 0304 	and.w	r3, r3, #4
 800584c:	2b04      	cmp	r3, #4
 800584e:	d101      	bne.n	8005854 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005850:	2301      	movs	r3, #1
 8005852:	e000      	b.n	8005856 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	370c      	adds	r7, #12
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
	...

08005864 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005864:	b590      	push	{r4, r7, lr}
 8005866:	b0a1      	sub	sp, #132	@ 0x84
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800586e:	2300      	movs	r3, #0
 8005870:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800587e:	2302      	movs	r3, #2
 8005880:	e093      	b.n	80059aa <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800588a:	2300      	movs	r3, #0
 800588c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800588e:	2300      	movs	r3, #0
 8005890:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a47      	ldr	r2, [pc, #284]	@ (80059b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d102      	bne.n	80058a2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800589c:	4b46      	ldr	r3, [pc, #280]	@ (80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800589e:	60fb      	str	r3, [r7, #12]
 80058a0:	e001      	b.n	80058a6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80058a2:	2300      	movs	r3, #0
 80058a4:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d10b      	bne.n	80058c4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b0:	f043 0220 	orr.w	r2, r3, #32
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e072      	b.n	80059aa <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff ffb8 	bl	800583c <LL_ADC_REG_IsConversionOngoing>
 80058cc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff ffb2 	bl	800583c <LL_ADC_REG_IsConversionOngoing>
 80058d8:	4603      	mov	r3, r0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d154      	bne.n	8005988 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80058de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d151      	bne.n	8005988 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80058e4:	4b35      	ldr	r3, [pc, #212]	@ (80059bc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80058e6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d02c      	beq.n	800594a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80058f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	6859      	ldr	r1, [r3, #4]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005902:	035b      	lsls	r3, r3, #13
 8005904:	430b      	orrs	r3, r1
 8005906:	431a      	orrs	r2, r3
 8005908:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800590a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800590c:	4829      	ldr	r0, [pc, #164]	@ (80059b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800590e:	f7ff ff82 	bl	8005816 <LL_ADC_IsEnabled>
 8005912:	4604      	mov	r4, r0
 8005914:	4828      	ldr	r0, [pc, #160]	@ (80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005916:	f7ff ff7e 	bl	8005816 <LL_ADC_IsEnabled>
 800591a:	4603      	mov	r3, r0
 800591c:	431c      	orrs	r4, r3
 800591e:	4828      	ldr	r0, [pc, #160]	@ (80059c0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005920:	f7ff ff79 	bl	8005816 <LL_ADC_IsEnabled>
 8005924:	4603      	mov	r3, r0
 8005926:	4323      	orrs	r3, r4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d137      	bne.n	800599c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800592c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005934:	f023 030f 	bic.w	r3, r3, #15
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	6811      	ldr	r1, [r2, #0]
 800593c:	683a      	ldr	r2, [r7, #0]
 800593e:	6892      	ldr	r2, [r2, #8]
 8005940:	430a      	orrs	r2, r1
 8005942:	431a      	orrs	r2, r3
 8005944:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005946:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005948:	e028      	b.n	800599c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800594a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005952:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005954:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005956:	4817      	ldr	r0, [pc, #92]	@ (80059b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005958:	f7ff ff5d 	bl	8005816 <LL_ADC_IsEnabled>
 800595c:	4604      	mov	r4, r0
 800595e:	4816      	ldr	r0, [pc, #88]	@ (80059b8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005960:	f7ff ff59 	bl	8005816 <LL_ADC_IsEnabled>
 8005964:	4603      	mov	r3, r0
 8005966:	431c      	orrs	r4, r3
 8005968:	4815      	ldr	r0, [pc, #84]	@ (80059c0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800596a:	f7ff ff54 	bl	8005816 <LL_ADC_IsEnabled>
 800596e:	4603      	mov	r3, r0
 8005970:	4323      	orrs	r3, r4
 8005972:	2b00      	cmp	r3, #0
 8005974:	d112      	bne.n	800599c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800597e:	f023 030f 	bic.w	r3, r3, #15
 8005982:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005984:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005986:	e009      	b.n	800599c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800598c:	f043 0220 	orr.w	r2, r3, #32
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800599a:	e000      	b.n	800599e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800599c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80059a6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3784      	adds	r7, #132	@ 0x84
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd90      	pop	{r4, r7, pc}
 80059b2:	bf00      	nop
 80059b4:	50040000 	.word	0x50040000
 80059b8:	50040100 	.word	0x50040100
 80059bc:	50040300 	.word	0x50040300
 80059c0:	50040200 	.word	0x50040200

080059c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e0ed      	b.n	8005bb2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d102      	bne.n	80059e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7fc ffd4 	bl	8002990 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0201 	orr.w	r2, r2, #1
 80059f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059f8:	f7fe fbe0 	bl	80041bc <HAL_GetTick>
 80059fc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80059fe:	e012      	b.n	8005a26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a00:	f7fe fbdc 	bl	80041bc <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b0a      	cmp	r3, #10
 8005a0c:	d90b      	bls.n	8005a26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a12:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2205      	movs	r2, #5
 8005a1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e0c5      	b.n	8005bb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f003 0301 	and.w	r3, r3, #1
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d0e5      	beq.n	8005a00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f022 0202 	bic.w	r2, r2, #2
 8005a42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a44:	f7fe fbba 	bl	80041bc <HAL_GetTick>
 8005a48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005a4a:	e012      	b.n	8005a72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a4c:	f7fe fbb6 	bl	80041bc <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	2b0a      	cmp	r3, #10
 8005a58:	d90b      	bls.n	8005a72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2205      	movs	r2, #5
 8005a6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e09f      	b.n	8005bb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1e5      	bne.n	8005a4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	7e1b      	ldrb	r3, [r3, #24]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d108      	bne.n	8005a9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a96:	601a      	str	r2, [r3, #0]
 8005a98:	e007      	b.n	8005aaa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005aa8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	7e5b      	ldrb	r3, [r3, #25]
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d108      	bne.n	8005ac4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	e007      	b.n	8005ad4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ad2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	7e9b      	ldrb	r3, [r3, #26]
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d108      	bne.n	8005aee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f042 0220 	orr.w	r2, r2, #32
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	e007      	b.n	8005afe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f022 0220 	bic.w	r2, r2, #32
 8005afc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	7edb      	ldrb	r3, [r3, #27]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d108      	bne.n	8005b18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f022 0210 	bic.w	r2, r2, #16
 8005b14:	601a      	str	r2, [r3, #0]
 8005b16:	e007      	b.n	8005b28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f042 0210 	orr.w	r2, r2, #16
 8005b26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	7f1b      	ldrb	r3, [r3, #28]
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d108      	bne.n	8005b42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f042 0208 	orr.w	r2, r2, #8
 8005b3e:	601a      	str	r2, [r3, #0]
 8005b40:	e007      	b.n	8005b52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 0208 	bic.w	r2, r2, #8
 8005b50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	7f5b      	ldrb	r3, [r3, #29]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d108      	bne.n	8005b6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f042 0204 	orr.w	r2, r2, #4
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	e007      	b.n	8005b7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f022 0204 	bic.w	r2, r2, #4
 8005b7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	431a      	orrs	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	ea42 0103 	orr.w	r1, r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	1e5a      	subs	r2, r3, #1
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
	...

08005bbc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b087      	sub	sp, #28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bd2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005bd4:	7cfb      	ldrb	r3, [r7, #19]
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d003      	beq.n	8005be2 <HAL_CAN_ConfigFilter+0x26>
 8005bda:	7cfb      	ldrb	r3, [r7, #19]
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	f040 80be 	bne.w	8005d5e <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005be2:	4b65      	ldr	r3, [pc, #404]	@ (8005d78 <HAL_CAN_ConfigFilter+0x1bc>)
 8005be4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005bec:	f043 0201 	orr.w	r2, r3, #1
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005bfc:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c10:	021b      	lsls	r3, r3, #8
 8005c12:	431a      	orrs	r2, r3
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	f003 031f 	and.w	r3, r3, #31
 8005c22:	2201      	movs	r2, #1
 8005c24:	fa02 f303 	lsl.w	r3, r2, r3
 8005c28:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	43db      	mvns	r3, r3
 8005c34:	401a      	ands	r2, r3
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	69db      	ldr	r3, [r3, #28]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d123      	bne.n	8005c8c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	43db      	mvns	r3, r3
 8005c4e:	401a      	ands	r2, r3
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005c66:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	3248      	adds	r2, #72	@ 0x48
 8005c6c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005c80:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005c82:	6979      	ldr	r1, [r7, #20]
 8005c84:	3348      	adds	r3, #72	@ 0x48
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	440b      	add	r3, r1
 8005c8a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	69db      	ldr	r3, [r3, #28]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d122      	bne.n	8005cda <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	431a      	orrs	r2, r3
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005cb0:	683a      	ldr	r2, [r7, #0]
 8005cb2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005cb4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	3248      	adds	r2, #72	@ 0x48
 8005cba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005cce:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005cd0:	6979      	ldr	r1, [r7, #20]
 8005cd2:	3348      	adds	r3, #72	@ 0x48
 8005cd4:	00db      	lsls	r3, r3, #3
 8005cd6:	440b      	add	r3, r1
 8005cd8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d109      	bne.n	8005cf6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	43db      	mvns	r3, r3
 8005cec:	401a      	ands	r2, r3
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005cf4:	e007      	b.n	8005d06 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	431a      	orrs	r2, r3
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d109      	bne.n	8005d22 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	43db      	mvns	r3, r3
 8005d18:	401a      	ands	r2, r3
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8005d20:	e007      	b.n	8005d32 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d107      	bne.n	8005d4a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	431a      	orrs	r2, r3
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005d50:	f023 0201 	bic.w	r2, r3, #1
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	e006      	b.n	8005d6c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d62:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
  }
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	371c      	adds	r7, #28
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	40006400 	.word	0x40006400

08005d7c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d12e      	bne.n	8005dee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f022 0201 	bic.w	r2, r2, #1
 8005da6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005da8:	f7fe fa08 	bl	80041bc <HAL_GetTick>
 8005dac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005dae:	e012      	b.n	8005dd6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005db0:	f7fe fa04 	bl	80041bc <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	2b0a      	cmp	r3, #10
 8005dbc:	d90b      	bls.n	8005dd6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2205      	movs	r2, #5
 8005dce:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e012      	b.n	8005dfc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1e5      	bne.n	8005db0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	e006      	b.n	8005dfc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
  }
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b089      	sub	sp, #36	@ 0x24
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e18:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005e22:	7ffb      	ldrb	r3, [r7, #31]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d003      	beq.n	8005e30 <HAL_CAN_AddTxMessage+0x2c>
 8005e28:	7ffb      	ldrb	r3, [r7, #31]
 8005e2a:	2b02      	cmp	r3, #2
 8005e2c:	f040 80ad 	bne.w	8005f8a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10a      	bne.n	8005e50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d105      	bne.n	8005e50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f000 8095 	beq.w	8005f7a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	0e1b      	lsrs	r3, r3, #24
 8005e54:	f003 0303 	and.w	r3, r3, #3
 8005e58:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	409a      	lsls	r2, r3
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d10d      	bne.n	8005e88 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005e76:	68f9      	ldr	r1, [r7, #12]
 8005e78:	6809      	ldr	r1, [r1, #0]
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	3318      	adds	r3, #24
 8005e80:	011b      	lsls	r3, r3, #4
 8005e82:	440b      	add	r3, r1
 8005e84:	601a      	str	r2, [r3, #0]
 8005e86:	e00f      	b.n	8005ea8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005e92:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005e98:	68f9      	ldr	r1, [r7, #12]
 8005e9a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005e9c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	3318      	adds	r3, #24
 8005ea2:	011b      	lsls	r3, r3, #4
 8005ea4:	440b      	add	r3, r1
 8005ea6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6819      	ldr	r1, [r3, #0]
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	3318      	adds	r3, #24
 8005eb4:	011b      	lsls	r3, r3, #4
 8005eb6:	440b      	add	r3, r1
 8005eb8:	3304      	adds	r3, #4
 8005eba:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	7d1b      	ldrb	r3, [r3, #20]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d111      	bne.n	8005ee8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	3318      	adds	r3, #24
 8005ecc:	011b      	lsls	r3, r3, #4
 8005ece:	4413      	add	r3, r2
 8005ed0:	3304      	adds	r3, #4
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	6811      	ldr	r1, [r2, #0]
 8005ed8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	3318      	adds	r3, #24
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	440b      	add	r3, r1
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	3307      	adds	r3, #7
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	061a      	lsls	r2, r3, #24
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3306      	adds	r3, #6
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	041b      	lsls	r3, r3, #16
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	3305      	adds	r3, #5
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	021b      	lsls	r3, r3, #8
 8005f02:	4313      	orrs	r3, r2
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	3204      	adds	r2, #4
 8005f08:	7812      	ldrb	r2, [r2, #0]
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	6811      	ldr	r1, [r2, #0]
 8005f10:	ea43 0200 	orr.w	r2, r3, r0
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	011b      	lsls	r3, r3, #4
 8005f18:	440b      	add	r3, r1
 8005f1a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005f1e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3303      	adds	r3, #3
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	061a      	lsls	r2, r3, #24
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	3302      	adds	r3, #2
 8005f2c:	781b      	ldrb	r3, [r3, #0]
 8005f2e:	041b      	lsls	r3, r3, #16
 8005f30:	431a      	orrs	r2, r3
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	3301      	adds	r3, #1
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	021b      	lsls	r3, r3, #8
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	7812      	ldrb	r2, [r2, #0]
 8005f40:	4610      	mov	r0, r2
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	6811      	ldr	r1, [r2, #0]
 8005f46:	ea43 0200 	orr.w	r2, r3, r0
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	440b      	add	r3, r1
 8005f50:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005f54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	3318      	adds	r3, #24
 8005f5e:	011b      	lsls	r3, r3, #4
 8005f60:	4413      	add	r3, r2
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	6811      	ldr	r1, [r2, #0]
 8005f68:	f043 0201 	orr.w	r2, r3, #1
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	3318      	adds	r3, #24
 8005f70:	011b      	lsls	r3, r3, #4
 8005f72:	440b      	add	r3, r1
 8005f74:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005f76:	2300      	movs	r3, #0
 8005f78:	e00e      	b.n	8005f98 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e006      	b.n	8005f98 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
  }
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	3724      	adds	r7, #36	@ 0x24
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8005fac:	2300      	movs	r3, #0
 8005fae:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fb6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8005fb8:	7afb      	ldrb	r3, [r7, #11]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d002      	beq.n	8005fc4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8005fbe:	7afb      	ldrb	r3, [r7, #11]
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d11d      	bne.n	8006000 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d002      	beq.n	8005fd8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d002      	beq.n	8005fec <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d002      	beq.n	8006000 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8006000:	68fb      	ldr	r3, [r7, #12]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr

0800600e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800600e:	b480      	push	{r7}
 8006010:	b087      	sub	sp, #28
 8006012:	af00      	add	r7, sp, #0
 8006014:	60f8      	str	r0, [r7, #12]
 8006016:	60b9      	str	r1, [r7, #8]
 8006018:	607a      	str	r2, [r7, #4]
 800601a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006022:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006024:	7dfb      	ldrb	r3, [r7, #23]
 8006026:	2b01      	cmp	r3, #1
 8006028:	d003      	beq.n	8006032 <HAL_CAN_GetRxMessage+0x24>
 800602a:	7dfb      	ldrb	r3, [r7, #23]
 800602c:	2b02      	cmp	r3, #2
 800602e:	f040 8103 	bne.w	8006238 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10e      	bne.n	8006056 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f003 0303 	and.w	r3, r3, #3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d116      	bne.n	8006074 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800604a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e0f7      	b.n	8006246 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	f003 0303 	and.w	r3, r3, #3
 8006060:	2b00      	cmp	r3, #0
 8006062:	d107      	bne.n	8006074 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006068:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e0e8      	b.n	8006246 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	331b      	adds	r3, #27
 800607c:	011b      	lsls	r3, r3, #4
 800607e:	4413      	add	r3, r2
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0204 	and.w	r2, r3, #4
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d10c      	bne.n	80060ac <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	331b      	adds	r3, #27
 800609a:	011b      	lsls	r3, r3, #4
 800609c:	4413      	add	r3, r2
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	0d5b      	lsrs	r3, r3, #21
 80060a2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	601a      	str	r2, [r3, #0]
 80060aa:	e00b      	b.n	80060c4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	331b      	adds	r3, #27
 80060b4:	011b      	lsls	r3, r3, #4
 80060b6:	4413      	add	r3, r2
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	08db      	lsrs	r3, r3, #3
 80060bc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	331b      	adds	r3, #27
 80060cc:	011b      	lsls	r3, r3, #4
 80060ce:	4413      	add	r3, r2
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 0202 	and.w	r2, r3, #2
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	331b      	adds	r3, #27
 80060e2:	011b      	lsls	r3, r3, #4
 80060e4:	4413      	add	r3, r2
 80060e6:	3304      	adds	r3, #4
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0308 	and.w	r3, r3, #8
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2208      	movs	r2, #8
 80060f6:	611a      	str	r2, [r3, #16]
 80060f8:	e00b      	b.n	8006112 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	331b      	adds	r3, #27
 8006102:	011b      	lsls	r3, r3, #4
 8006104:	4413      	add	r3, r2
 8006106:	3304      	adds	r3, #4
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 020f 	and.w	r2, r3, #15
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	331b      	adds	r3, #27
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	4413      	add	r3, r2
 800611e:	3304      	adds	r3, #4
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	0a1b      	lsrs	r3, r3, #8
 8006124:	b2da      	uxtb	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	331b      	adds	r3, #27
 8006132:	011b      	lsls	r3, r3, #4
 8006134:	4413      	add	r3, r2
 8006136:	3304      	adds	r3, #4
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	0c1b      	lsrs	r3, r3, #16
 800613c:	b29a      	uxth	r2, r3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	011b      	lsls	r3, r3, #4
 800614a:	4413      	add	r3, r2
 800614c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	b2da      	uxtb	r2, r3
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	011b      	lsls	r3, r3, #4
 8006160:	4413      	add	r3, r2
 8006162:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	0a1a      	lsrs	r2, r3, #8
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	3301      	adds	r3, #1
 800616e:	b2d2      	uxtb	r2, r2
 8006170:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	011b      	lsls	r3, r3, #4
 800617a:	4413      	add	r3, r2
 800617c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	0c1a      	lsrs	r2, r3, #16
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	3302      	adds	r3, #2
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	011b      	lsls	r3, r3, #4
 8006194:	4413      	add	r3, r2
 8006196:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	0e1a      	lsrs	r2, r3, #24
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	3303      	adds	r3, #3
 80061a2:	b2d2      	uxtb	r2, r2
 80061a4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	4413      	add	r3, r2
 80061b0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	3304      	adds	r3, #4
 80061ba:	b2d2      	uxtb	r2, r2
 80061bc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	011b      	lsls	r3, r3, #4
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	0a1a      	lsrs	r2, r3, #8
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	3305      	adds	r3, #5
 80061d4:	b2d2      	uxtb	r2, r2
 80061d6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	4413      	add	r3, r2
 80061e2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	0c1a      	lsrs	r2, r3, #16
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	3306      	adds	r3, #6
 80061ee:	b2d2      	uxtb	r2, r2
 80061f0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	011b      	lsls	r3, r3, #4
 80061fa:	4413      	add	r3, r2
 80061fc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	0e1a      	lsrs	r2, r3, #24
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	3307      	adds	r3, #7
 8006208:	b2d2      	uxtb	r2, r2
 800620a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d108      	bne.n	8006224 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68da      	ldr	r2, [r3, #12]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f042 0220 	orr.w	r2, r2, #32
 8006220:	60da      	str	r2, [r3, #12]
 8006222:	e007      	b.n	8006234 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	691a      	ldr	r2, [r3, #16]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f042 0220 	orr.w	r2, r2, #32
 8006232:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006234:	2300      	movs	r3, #0
 8006236:	e006      	b.n	8006246 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
  }
}
 8006246:	4618      	mov	r0, r3
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006252:	b480      	push	{r7}
 8006254:	b085      	sub	sp, #20
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
 800625a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006262:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006264:	7bfb      	ldrb	r3, [r7, #15]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d002      	beq.n	8006270 <HAL_CAN_ActivateNotification+0x1e>
 800626a:	7bfb      	ldrb	r3, [r7, #15]
 800626c:	2b02      	cmp	r3, #2
 800626e:	d109      	bne.n	8006284 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6959      	ldr	r1, [r3, #20]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006280:	2300      	movs	r3, #0
 8006282:	e006      	b.n	8006292 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006288:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
  }
}
 8006292:	4618      	mov	r0, r3
 8006294:	3714      	adds	r7, #20
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b08a      	sub	sp, #40	@ 0x28
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80062a6:	2300      	movs	r3, #0
 80062a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	f003 0301 	and.w	r3, r3, #1
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d07c      	beq.n	80063de <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d023      	beq.n	8006336 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2201      	movs	r2, #1
 80062f4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	f003 0302 	and.w	r3, r3, #2
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d003      	beq.n	8006308 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 f983 	bl	800660c <HAL_CAN_TxMailbox0CompleteCallback>
 8006306:	e016      	b.n	8006336 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	f003 0304 	and.w	r3, r3, #4
 800630e:	2b00      	cmp	r3, #0
 8006310:	d004      	beq.n	800631c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006314:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006318:	627b      	str	r3, [r7, #36]	@ 0x24
 800631a:	e00c      	b.n	8006336 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	f003 0308 	and.w	r3, r3, #8
 8006322:	2b00      	cmp	r3, #0
 8006324:	d004      	beq.n	8006330 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8006326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006328:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800632c:	627b      	str	r3, [r7, #36]	@ 0x24
 800632e:	e002      	b.n	8006336 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 f989 	bl	8006648 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800633c:	2b00      	cmp	r3, #0
 800633e:	d024      	beq.n	800638a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006348:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006350:	2b00      	cmp	r3, #0
 8006352:	d003      	beq.n	800635c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f963 	bl	8006620 <HAL_CAN_TxMailbox1CompleteCallback>
 800635a:	e016      	b.n	800638a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006362:	2b00      	cmp	r3, #0
 8006364:	d004      	beq.n	8006370 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800636c:	627b      	str	r3, [r7, #36]	@ 0x24
 800636e:	e00c      	b.n	800638a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006376:	2b00      	cmp	r3, #0
 8006378:	d004      	beq.n	8006384 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800637a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006380:	627b      	str	r3, [r7, #36]	@ 0x24
 8006382:	e002      	b.n	800638a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 f969 	bl	800665c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d024      	beq.n	80063de <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800639c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d003      	beq.n	80063b0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f943 	bl	8006634 <HAL_CAN_TxMailbox2CompleteCallback>
 80063ae:	e016      	b.n	80063de <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d004      	beq.n	80063c4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80063c2:	e00c      	b.n	80063de <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d004      	beq.n	80063d8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80063ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063d6:	e002      	b.n	80063de <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f949 	bl	8006670 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80063de:	6a3b      	ldr	r3, [r7, #32]
 80063e0:	f003 0308 	and.w	r3, r3, #8
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00c      	beq.n	8006402 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	f003 0310 	and.w	r3, r3, #16
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d007      	beq.n	8006402 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80063f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80063f8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2210      	movs	r2, #16
 8006400:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006402:	6a3b      	ldr	r3, [r7, #32]
 8006404:	f003 0304 	and.w	r3, r3, #4
 8006408:	2b00      	cmp	r3, #0
 800640a:	d00b      	beq.n	8006424 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	f003 0308 	and.w	r3, r3, #8
 8006412:	2b00      	cmp	r3, #0
 8006414:	d006      	beq.n	8006424 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2208      	movs	r2, #8
 800641c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f930 	bl	8006684 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8006424:	6a3b      	ldr	r3, [r7, #32]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d009      	beq.n	8006442 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f003 0303 	and.w	r3, r3, #3
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f7fb fcc9 	bl	8001dd4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006442:	6a3b      	ldr	r3, [r7, #32]
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00c      	beq.n	8006466 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	f003 0310 	and.w	r3, r3, #16
 8006452:	2b00      	cmp	r3, #0
 8006454:	d007      	beq.n	8006466 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006458:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800645c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2210      	movs	r2, #16
 8006464:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006466:	6a3b      	ldr	r3, [r7, #32]
 8006468:	f003 0320 	and.w	r3, r3, #32
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00b      	beq.n	8006488 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	f003 0308 	and.w	r3, r3, #8
 8006476:	2b00      	cmp	r3, #0
 8006478:	d006      	beq.n	8006488 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	2208      	movs	r2, #8
 8006480:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 f912 	bl	80066ac <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006488:	6a3b      	ldr	r3, [r7, #32]
 800648a:	f003 0310 	and.w	r3, r3, #16
 800648e:	2b00      	cmp	r3, #0
 8006490:	d009      	beq.n	80064a6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	f003 0303 	and.w	r3, r3, #3
 800649c:	2b00      	cmp	r3, #0
 800649e:	d002      	beq.n	80064a6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f000 f8f9 	bl	8006698 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80064a6:	6a3b      	ldr	r3, [r7, #32]
 80064a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d00b      	beq.n	80064c8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	f003 0310 	and.w	r3, r3, #16
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d006      	beq.n	80064c8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2210      	movs	r2, #16
 80064c0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f8fc 	bl	80066c0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00b      	beq.n	80064ea <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	f003 0308 	and.w	r3, r3, #8
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d006      	beq.n	80064ea <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2208      	movs	r2, #8
 80064e2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 f8f5 	bl	80066d4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80064ea:	6a3b      	ldr	r3, [r7, #32]
 80064ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d07b      	beq.n	80065ec <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	f003 0304 	and.w	r3, r3, #4
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d072      	beq.n	80065e4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80064fe:	6a3b      	ldr	r3, [r7, #32]
 8006500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006504:	2b00      	cmp	r3, #0
 8006506:	d008      	beq.n	800651a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800650e:	2b00      	cmp	r3, #0
 8006510:	d003      	beq.n	800651a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	f043 0301 	orr.w	r3, r3, #1
 8006518:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800651a:	6a3b      	ldr	r3, [r7, #32]
 800651c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006520:	2b00      	cmp	r3, #0
 8006522:	d008      	beq.n	8006536 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800652e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006530:	f043 0302 	orr.w	r3, r3, #2
 8006534:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800653c:	2b00      	cmp	r3, #0
 800653e:	d008      	beq.n	8006552 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006546:	2b00      	cmp	r3, #0
 8006548:	d003      	beq.n	8006552 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654c:	f043 0304 	orr.w	r3, r3, #4
 8006550:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006558:	2b00      	cmp	r3, #0
 800655a:	d043      	beq.n	80065e4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006562:	2b00      	cmp	r3, #0
 8006564:	d03e      	beq.n	80065e4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800656c:	2b60      	cmp	r3, #96	@ 0x60
 800656e:	d02b      	beq.n	80065c8 <HAL_CAN_IRQHandler+0x32a>
 8006570:	2b60      	cmp	r3, #96	@ 0x60
 8006572:	d82e      	bhi.n	80065d2 <HAL_CAN_IRQHandler+0x334>
 8006574:	2b50      	cmp	r3, #80	@ 0x50
 8006576:	d022      	beq.n	80065be <HAL_CAN_IRQHandler+0x320>
 8006578:	2b50      	cmp	r3, #80	@ 0x50
 800657a:	d82a      	bhi.n	80065d2 <HAL_CAN_IRQHandler+0x334>
 800657c:	2b40      	cmp	r3, #64	@ 0x40
 800657e:	d019      	beq.n	80065b4 <HAL_CAN_IRQHandler+0x316>
 8006580:	2b40      	cmp	r3, #64	@ 0x40
 8006582:	d826      	bhi.n	80065d2 <HAL_CAN_IRQHandler+0x334>
 8006584:	2b30      	cmp	r3, #48	@ 0x30
 8006586:	d010      	beq.n	80065aa <HAL_CAN_IRQHandler+0x30c>
 8006588:	2b30      	cmp	r3, #48	@ 0x30
 800658a:	d822      	bhi.n	80065d2 <HAL_CAN_IRQHandler+0x334>
 800658c:	2b10      	cmp	r3, #16
 800658e:	d002      	beq.n	8006596 <HAL_CAN_IRQHandler+0x2f8>
 8006590:	2b20      	cmp	r3, #32
 8006592:	d005      	beq.n	80065a0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006594:	e01d      	b.n	80065d2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006598:	f043 0308 	orr.w	r3, r3, #8
 800659c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800659e:	e019      	b.n	80065d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	f043 0310 	orr.w	r3, r3, #16
 80065a6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80065a8:	e014      	b.n	80065d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80065aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ac:	f043 0320 	orr.w	r3, r3, #32
 80065b0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80065b2:	e00f      	b.n	80065d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80065b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065ba:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80065bc:	e00a      	b.n	80065d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80065be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065c4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80065c6:	e005      	b.n	80065d4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80065c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065ce:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80065d0:	e000      	b.n	80065d4 <HAL_CAN_IRQHandler+0x336>
            break;
 80065d2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	699a      	ldr	r2, [r3, #24]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80065e2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2204      	movs	r2, #4
 80065ea:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80065ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d008      	beq.n	8006604 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80065f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f8:	431a      	orrs	r2, r3
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 f872 	bl	80066e8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006604:	bf00      	nop
 8006606:	3728      	adds	r7, #40	@ 0x28
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006650:	bf00      	nop
 8006652:	370c      	adds	r7, #12
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr

0800665c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800668c:	bf00      	nop
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006698:	b480      	push	{r7}
 800669a:	b083      	sub	sp, #12
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80066b4:	bf00      	nop
 80066b6:	370c      	adds	r7, #12
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr

080066e8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80066f0:	bf00      	nop
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800670c:	4b0c      	ldr	r3, [pc, #48]	@ (8006740 <__NVIC_SetPriorityGrouping+0x44>)
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006712:	68ba      	ldr	r2, [r7, #8]
 8006714:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006718:	4013      	ands	r3, r2
 800671a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006724:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800672c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800672e:	4a04      	ldr	r2, [pc, #16]	@ (8006740 <__NVIC_SetPriorityGrouping+0x44>)
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	60d3      	str	r3, [r2, #12]
}
 8006734:	bf00      	nop
 8006736:	3714      	adds	r7, #20
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr
 8006740:	e000ed00 	.word	0xe000ed00

08006744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006744:	b480      	push	{r7}
 8006746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006748:	4b04      	ldr	r3, [pc, #16]	@ (800675c <__NVIC_GetPriorityGrouping+0x18>)
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	0a1b      	lsrs	r3, r3, #8
 800674e:	f003 0307 	and.w	r3, r3, #7
}
 8006752:	4618      	mov	r0, r3
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	e000ed00 	.word	0xe000ed00

08006760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	4603      	mov	r3, r0
 8006768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800676a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800676e:	2b00      	cmp	r3, #0
 8006770:	db0b      	blt.n	800678a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006772:	79fb      	ldrb	r3, [r7, #7]
 8006774:	f003 021f 	and.w	r2, r3, #31
 8006778:	4907      	ldr	r1, [pc, #28]	@ (8006798 <__NVIC_EnableIRQ+0x38>)
 800677a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800677e:	095b      	lsrs	r3, r3, #5
 8006780:	2001      	movs	r0, #1
 8006782:	fa00 f202 	lsl.w	r2, r0, r2
 8006786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800678a:	bf00      	nop
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	e000e100 	.word	0xe000e100

0800679c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	4603      	mov	r3, r0
 80067a4:	6039      	str	r1, [r7, #0]
 80067a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	db0a      	blt.n	80067c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	b2da      	uxtb	r2, r3
 80067b4:	490c      	ldr	r1, [pc, #48]	@ (80067e8 <__NVIC_SetPriority+0x4c>)
 80067b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ba:	0112      	lsls	r2, r2, #4
 80067bc:	b2d2      	uxtb	r2, r2
 80067be:	440b      	add	r3, r1
 80067c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80067c4:	e00a      	b.n	80067dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	b2da      	uxtb	r2, r3
 80067ca:	4908      	ldr	r1, [pc, #32]	@ (80067ec <__NVIC_SetPriority+0x50>)
 80067cc:	79fb      	ldrb	r3, [r7, #7]
 80067ce:	f003 030f 	and.w	r3, r3, #15
 80067d2:	3b04      	subs	r3, #4
 80067d4:	0112      	lsls	r2, r2, #4
 80067d6:	b2d2      	uxtb	r2, r2
 80067d8:	440b      	add	r3, r1
 80067da:	761a      	strb	r2, [r3, #24]
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr
 80067e8:	e000e100 	.word	0xe000e100
 80067ec:	e000ed00 	.word	0xe000ed00

080067f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b089      	sub	sp, #36	@ 0x24
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f003 0307 	and.w	r3, r3, #7
 8006802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	f1c3 0307 	rsb	r3, r3, #7
 800680a:	2b04      	cmp	r3, #4
 800680c:	bf28      	it	cs
 800680e:	2304      	movcs	r3, #4
 8006810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	3304      	adds	r3, #4
 8006816:	2b06      	cmp	r3, #6
 8006818:	d902      	bls.n	8006820 <NVIC_EncodePriority+0x30>
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	3b03      	subs	r3, #3
 800681e:	e000      	b.n	8006822 <NVIC_EncodePriority+0x32>
 8006820:	2300      	movs	r3, #0
 8006822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006824:	f04f 32ff 	mov.w	r2, #4294967295
 8006828:	69bb      	ldr	r3, [r7, #24]
 800682a:	fa02 f303 	lsl.w	r3, r2, r3
 800682e:	43da      	mvns	r2, r3
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	401a      	ands	r2, r3
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006838:	f04f 31ff 	mov.w	r1, #4294967295
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	fa01 f303 	lsl.w	r3, r1, r3
 8006842:	43d9      	mvns	r1, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006848:	4313      	orrs	r3, r2
         );
}
 800684a:	4618      	mov	r0, r3
 800684c:	3724      	adds	r7, #36	@ 0x24
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b082      	sub	sp, #8
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7ff ff4c 	bl	80066fc <__NVIC_SetPriorityGrouping>
}
 8006864:	bf00      	nop
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b086      	sub	sp, #24
 8006870:	af00      	add	r7, sp, #0
 8006872:	4603      	mov	r3, r0
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
 8006878:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800687a:	2300      	movs	r3, #0
 800687c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800687e:	f7ff ff61 	bl	8006744 <__NVIC_GetPriorityGrouping>
 8006882:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	68b9      	ldr	r1, [r7, #8]
 8006888:	6978      	ldr	r0, [r7, #20]
 800688a:	f7ff ffb1 	bl	80067f0 <NVIC_EncodePriority>
 800688e:	4602      	mov	r2, r0
 8006890:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006894:	4611      	mov	r1, r2
 8006896:	4618      	mov	r0, r3
 8006898:	f7ff ff80 	bl	800679c <__NVIC_SetPriority>
}
 800689c:	bf00      	nop
 800689e:	3718      	adds	r7, #24
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	4603      	mov	r3, r0
 80068ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80068ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7ff ff54 	bl	8006760 <__NVIC_EnableIRQ>
}
 80068b8:	bf00      	nop
 80068ba:	3708      	adds	r7, #8
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d101      	bne.n	80068d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e098      	b.n	8006a04 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	461a      	mov	r2, r3
 80068d8:	4b4d      	ldr	r3, [pc, #308]	@ (8006a10 <HAL_DMA_Init+0x150>)
 80068da:	429a      	cmp	r2, r3
 80068dc:	d80f      	bhi.n	80068fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	4b4b      	ldr	r3, [pc, #300]	@ (8006a14 <HAL_DMA_Init+0x154>)
 80068e6:	4413      	add	r3, r2
 80068e8:	4a4b      	ldr	r2, [pc, #300]	@ (8006a18 <HAL_DMA_Init+0x158>)
 80068ea:	fba2 2303 	umull	r2, r3, r2, r3
 80068ee:	091b      	lsrs	r3, r3, #4
 80068f0:	009a      	lsls	r2, r3, #2
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a48      	ldr	r2, [pc, #288]	@ (8006a1c <HAL_DMA_Init+0x15c>)
 80068fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80068fc:	e00e      	b.n	800691c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	461a      	mov	r2, r3
 8006904:	4b46      	ldr	r3, [pc, #280]	@ (8006a20 <HAL_DMA_Init+0x160>)
 8006906:	4413      	add	r3, r2
 8006908:	4a43      	ldr	r2, [pc, #268]	@ (8006a18 <HAL_DMA_Init+0x158>)
 800690a:	fba2 2303 	umull	r2, r3, r2, r3
 800690e:	091b      	lsrs	r3, r3, #4
 8006910:	009a      	lsls	r2, r3, #2
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a42      	ldr	r2, [pc, #264]	@ (8006a24 <HAL_DMA_Init+0x164>)
 800691a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006936:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006940:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800694c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006958:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6a1b      	ldr	r3, [r3, #32]
 800695e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	4313      	orrs	r3, r2
 8006964:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006976:	d039      	beq.n	80069ec <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697c:	4a27      	ldr	r2, [pc, #156]	@ (8006a1c <HAL_DMA_Init+0x15c>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d11a      	bne.n	80069b8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006982:	4b29      	ldr	r3, [pc, #164]	@ (8006a28 <HAL_DMA_Init+0x168>)
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800698a:	f003 031c 	and.w	r3, r3, #28
 800698e:	210f      	movs	r1, #15
 8006990:	fa01 f303 	lsl.w	r3, r1, r3
 8006994:	43db      	mvns	r3, r3
 8006996:	4924      	ldr	r1, [pc, #144]	@ (8006a28 <HAL_DMA_Init+0x168>)
 8006998:	4013      	ands	r3, r2
 800699a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800699c:	4b22      	ldr	r3, [pc, #136]	@ (8006a28 <HAL_DMA_Init+0x168>)
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6859      	ldr	r1, [r3, #4]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069a8:	f003 031c 	and.w	r3, r3, #28
 80069ac:	fa01 f303 	lsl.w	r3, r1, r3
 80069b0:	491d      	ldr	r1, [pc, #116]	@ (8006a28 <HAL_DMA_Init+0x168>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	600b      	str	r3, [r1, #0]
 80069b6:	e019      	b.n	80069ec <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80069b8:	4b1c      	ldr	r3, [pc, #112]	@ (8006a2c <HAL_DMA_Init+0x16c>)
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069c0:	f003 031c 	and.w	r3, r3, #28
 80069c4:	210f      	movs	r1, #15
 80069c6:	fa01 f303 	lsl.w	r3, r1, r3
 80069ca:	43db      	mvns	r3, r3
 80069cc:	4917      	ldr	r1, [pc, #92]	@ (8006a2c <HAL_DMA_Init+0x16c>)
 80069ce:	4013      	ands	r3, r2
 80069d0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80069d2:	4b16      	ldr	r3, [pc, #88]	@ (8006a2c <HAL_DMA_Init+0x16c>)
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6859      	ldr	r1, [r3, #4]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069de:	f003 031c 	and.w	r3, r3, #28
 80069e2:	fa01 f303 	lsl.w	r3, r1, r3
 80069e6:	4911      	ldr	r1, [pc, #68]	@ (8006a2c <HAL_DMA_Init+0x16c>)
 80069e8:	4313      	orrs	r3, r2
 80069ea:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006a02:	2300      	movs	r3, #0
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	40020407 	.word	0x40020407
 8006a14:	bffdfff8 	.word	0xbffdfff8
 8006a18:	cccccccd 	.word	0xcccccccd
 8006a1c:	40020000 	.word	0x40020000
 8006a20:	bffdfbf8 	.word	0xbffdfbf8
 8006a24:	40020400 	.word	0x40020400
 8006a28:	400200a8 	.word	0x400200a8
 8006a2c:	400204a8 	.word	0x400204a8

08006a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b086      	sub	sp, #24
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]
 8006a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d101      	bne.n	8006a50 <HAL_DMA_Start_IT+0x20>
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	e04b      	b.n	8006ae8 <HAL_DMA_Start_IT+0xb8>
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d13a      	bne.n	8006ada <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2202      	movs	r2, #2
 8006a68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f022 0201 	bic.w	r2, r2, #1
 8006a80:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	68b9      	ldr	r1, [r7, #8]
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f000 f95f 	bl	8006d4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d008      	beq.n	8006aa8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f042 020e 	orr.w	r2, r2, #14
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	e00f      	b.n	8006ac8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f022 0204 	bic.w	r2, r2, #4
 8006ab6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f042 020a 	orr.w	r2, r2, #10
 8006ac6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f042 0201 	orr.w	r2, r2, #1
 8006ad6:	601a      	str	r2, [r3, #0]
 8006ad8:	e005      	b.n	8006ae6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006ae2:	2302      	movs	r3, #2
 8006ae4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006af8:	2300      	movs	r3, #0
 8006afa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d008      	beq.n	8006b1a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2204      	movs	r2, #4
 8006b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e022      	b.n	8006b60 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f022 020e 	bic.w	r2, r2, #14
 8006b28:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f022 0201 	bic.w	r2, r2, #1
 8006b38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b3e:	f003 021c 	and.w	r2, r3, #28
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b46:	2101      	movs	r1, #1
 8006b48:	fa01 f202 	lsl.w	r2, r1, r2
 8006b4c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8006b5e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3714      	adds	r7, #20
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b74:	2300      	movs	r3, #0
 8006b76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b02      	cmp	r3, #2
 8006b82:	d005      	beq.n	8006b90 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2204      	movs	r2, #4
 8006b88:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	73fb      	strb	r3, [r7, #15]
 8006b8e:	e029      	b.n	8006be4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 020e 	bic.w	r2, r2, #14
 8006b9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 0201 	bic.w	r2, r2, #1
 8006bae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bb4:	f003 021c 	and.w	r2, r3, #28
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bbc:	2101      	movs	r1, #1
 8006bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8006bc2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d003      	beq.n	8006be4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	4798      	blx	r3
    }
  }
  return status;
 8006be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b084      	sub	sp, #16
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c0a:	f003 031c 	and.w	r3, r3, #28
 8006c0e:	2204      	movs	r2, #4
 8006c10:	409a      	lsls	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	4013      	ands	r3, r2
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d026      	beq.n	8006c68 <HAL_DMA_IRQHandler+0x7a>
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	f003 0304 	and.w	r3, r3, #4
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d021      	beq.n	8006c68 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0320 	and.w	r3, r3, #32
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d107      	bne.n	8006c42 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0204 	bic.w	r2, r2, #4
 8006c40:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c46:	f003 021c 	and.w	r2, r3, #28
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4e:	2104      	movs	r1, #4
 8006c50:	fa01 f202 	lsl.w	r2, r1, r2
 8006c54:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d071      	beq.n	8006d42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006c66:	e06c      	b.n	8006d42 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c6c:	f003 031c 	and.w	r3, r3, #28
 8006c70:	2202      	movs	r2, #2
 8006c72:	409a      	lsls	r2, r3
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4013      	ands	r3, r2
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d02e      	beq.n	8006cda <HAL_DMA_IRQHandler+0xec>
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f003 0302 	and.w	r3, r3, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d029      	beq.n	8006cda <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d10b      	bne.n	8006cac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f022 020a 	bic.w	r2, r2, #10
 8006ca2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cb0:	f003 021c 	and.w	r2, r3, #28
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb8:	2102      	movs	r1, #2
 8006cba:	fa01 f202 	lsl.w	r2, r1, r2
 8006cbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d038      	beq.n	8006d42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006cd8:	e033      	b.n	8006d42 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cde:	f003 031c 	and.w	r3, r3, #28
 8006ce2:	2208      	movs	r2, #8
 8006ce4:	409a      	lsls	r2, r3
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	4013      	ands	r3, r2
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d02a      	beq.n	8006d44 <HAL_DMA_IRQHandler+0x156>
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	f003 0308 	and.w	r3, r3, #8
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d025      	beq.n	8006d44 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f022 020e 	bic.w	r2, r2, #14
 8006d06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d0c:	f003 021c 	and.w	r2, r3, #28
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d14:	2101      	movs	r1, #1
 8006d16:	fa01 f202 	lsl.w	r2, r1, r2
 8006d1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d004      	beq.n	8006d44 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006d42:	bf00      	nop
 8006d44:	bf00      	nop
}
 8006d46:	3710      	adds	r7, #16
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]
 8006d58:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5e:	f003 021c 	and.w	r2, r3, #28
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d66:	2101      	movs	r1, #1
 8006d68:	fa01 f202 	lsl.w	r2, r1, r2
 8006d6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	2b10      	cmp	r3, #16
 8006d7c:	d108      	bne.n	8006d90 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68ba      	ldr	r2, [r7, #8]
 8006d8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006d8e:	e007      	b.n	8006da0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	60da      	str	r2, [r3, #12]
}
 8006da0:	bf00      	nop
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b087      	sub	sp, #28
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006db6:	2300      	movs	r3, #0
 8006db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006dba:	e166      	b.n	800708a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	2101      	movs	r1, #1
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8006dc8:	4013      	ands	r3, r2
 8006dca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f000 8158 	beq.w	8007084 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f003 0303 	and.w	r3, r3, #3
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d005      	beq.n	8006dec <HAL_GPIO_Init+0x40>
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	f003 0303 	and.w	r3, r3, #3
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d130      	bne.n	8006e4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	005b      	lsls	r3, r3, #1
 8006df6:	2203      	movs	r2, #3
 8006df8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dfc:	43db      	mvns	r3, r3
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	4013      	ands	r3, r2
 8006e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	68da      	ldr	r2, [r3, #12]
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	005b      	lsls	r3, r3, #1
 8006e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e10:	693a      	ldr	r2, [r7, #16]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	693a      	ldr	r2, [r7, #16]
 8006e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006e22:	2201      	movs	r2, #1
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2a:	43db      	mvns	r3, r3
 8006e2c:	693a      	ldr	r2, [r7, #16]
 8006e2e:	4013      	ands	r3, r2
 8006e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	091b      	lsrs	r3, r3, #4
 8006e38:	f003 0201 	and.w	r2, r3, #1
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e42:	693a      	ldr	r2, [r7, #16]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	f003 0303 	and.w	r3, r3, #3
 8006e56:	2b03      	cmp	r3, #3
 8006e58:	d017      	beq.n	8006e8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	005b      	lsls	r3, r3, #1
 8006e64:	2203      	movs	r2, #3
 8006e66:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6a:	43db      	mvns	r3, r3
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	4013      	ands	r3, r2
 8006e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	689a      	ldr	r2, [r3, #8]
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	005b      	lsls	r3, r3, #1
 8006e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	f003 0303 	and.w	r3, r3, #3
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d123      	bne.n	8006ede <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	08da      	lsrs	r2, r3, #3
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	3208      	adds	r2, #8
 8006e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	f003 0307 	and.w	r3, r3, #7
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	220f      	movs	r2, #15
 8006eae:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb2:	43db      	mvns	r3, r3
 8006eb4:	693a      	ldr	r2, [r7, #16]
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	691a      	ldr	r2, [r3, #16]
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	f003 0307 	and.w	r3, r3, #7
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eca:	693a      	ldr	r2, [r7, #16]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	08da      	lsrs	r2, r3, #3
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3208      	adds	r2, #8
 8006ed8:	6939      	ldr	r1, [r7, #16]
 8006eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	005b      	lsls	r3, r3, #1
 8006ee8:	2203      	movs	r2, #3
 8006eea:	fa02 f303 	lsl.w	r3, r2, r3
 8006eee:	43db      	mvns	r3, r3
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f003 0203 	and.w	r2, r3, #3
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	005b      	lsls	r3, r3, #1
 8006f02:	fa02 f303 	lsl.w	r3, r2, r3
 8006f06:	693a      	ldr	r2, [r7, #16]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f000 80b2 	beq.w	8007084 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f20:	4b61      	ldr	r3, [pc, #388]	@ (80070a8 <HAL_GPIO_Init+0x2fc>)
 8006f22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f24:	4a60      	ldr	r2, [pc, #384]	@ (80070a8 <HAL_GPIO_Init+0x2fc>)
 8006f26:	f043 0301 	orr.w	r3, r3, #1
 8006f2a:	6613      	str	r3, [r2, #96]	@ 0x60
 8006f2c:	4b5e      	ldr	r3, [pc, #376]	@ (80070a8 <HAL_GPIO_Init+0x2fc>)
 8006f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f30:	f003 0301 	and.w	r3, r3, #1
 8006f34:	60bb      	str	r3, [r7, #8]
 8006f36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006f38:	4a5c      	ldr	r2, [pc, #368]	@ (80070ac <HAL_GPIO_Init+0x300>)
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	089b      	lsrs	r3, r3, #2
 8006f3e:	3302      	adds	r3, #2
 8006f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f003 0303 	and.w	r3, r3, #3
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	220f      	movs	r2, #15
 8006f50:	fa02 f303 	lsl.w	r3, r2, r3
 8006f54:	43db      	mvns	r3, r3
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006f62:	d02b      	beq.n	8006fbc <HAL_GPIO_Init+0x210>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a52      	ldr	r2, [pc, #328]	@ (80070b0 <HAL_GPIO_Init+0x304>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d025      	beq.n	8006fb8 <HAL_GPIO_Init+0x20c>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a51      	ldr	r2, [pc, #324]	@ (80070b4 <HAL_GPIO_Init+0x308>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d01f      	beq.n	8006fb4 <HAL_GPIO_Init+0x208>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a50      	ldr	r2, [pc, #320]	@ (80070b8 <HAL_GPIO_Init+0x30c>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d019      	beq.n	8006fb0 <HAL_GPIO_Init+0x204>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a4f      	ldr	r2, [pc, #316]	@ (80070bc <HAL_GPIO_Init+0x310>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d013      	beq.n	8006fac <HAL_GPIO_Init+0x200>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a4e      	ldr	r2, [pc, #312]	@ (80070c0 <HAL_GPIO_Init+0x314>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d00d      	beq.n	8006fa8 <HAL_GPIO_Init+0x1fc>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a4d      	ldr	r2, [pc, #308]	@ (80070c4 <HAL_GPIO_Init+0x318>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d007      	beq.n	8006fa4 <HAL_GPIO_Init+0x1f8>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a4c      	ldr	r2, [pc, #304]	@ (80070c8 <HAL_GPIO_Init+0x31c>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d101      	bne.n	8006fa0 <HAL_GPIO_Init+0x1f4>
 8006f9c:	2307      	movs	r3, #7
 8006f9e:	e00e      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fa0:	2308      	movs	r3, #8
 8006fa2:	e00c      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fa4:	2306      	movs	r3, #6
 8006fa6:	e00a      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fa8:	2305      	movs	r3, #5
 8006faa:	e008      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fac:	2304      	movs	r3, #4
 8006fae:	e006      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fb0:	2303      	movs	r3, #3
 8006fb2:	e004      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fb4:	2302      	movs	r3, #2
 8006fb6:	e002      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e000      	b.n	8006fbe <HAL_GPIO_Init+0x212>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	697a      	ldr	r2, [r7, #20]
 8006fc0:	f002 0203 	and.w	r2, r2, #3
 8006fc4:	0092      	lsls	r2, r2, #2
 8006fc6:	4093      	lsls	r3, r2
 8006fc8:	693a      	ldr	r2, [r7, #16]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006fce:	4937      	ldr	r1, [pc, #220]	@ (80070ac <HAL_GPIO_Init+0x300>)
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	089b      	lsrs	r3, r3, #2
 8006fd4:	3302      	adds	r3, #2
 8006fd6:	693a      	ldr	r2, [r7, #16]
 8006fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006fdc:	4b3b      	ldr	r3, [pc, #236]	@ (80070cc <HAL_GPIO_Init+0x320>)
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	43db      	mvns	r3, r3
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	4013      	ands	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d003      	beq.n	8007000 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007000:	4a32      	ldr	r2, [pc, #200]	@ (80070cc <HAL_GPIO_Init+0x320>)
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007006:	4b31      	ldr	r3, [pc, #196]	@ (80070cc <HAL_GPIO_Init+0x320>)
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	43db      	mvns	r3, r3
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4013      	ands	r3, r2
 8007014:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d003      	beq.n	800702a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8007022:	693a      	ldr	r2, [r7, #16]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4313      	orrs	r3, r2
 8007028:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800702a:	4a28      	ldr	r2, [pc, #160]	@ (80070cc <HAL_GPIO_Init+0x320>)
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007030:	4b26      	ldr	r3, [pc, #152]	@ (80070cc <HAL_GPIO_Init+0x320>)
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	43db      	mvns	r3, r3
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	4013      	ands	r3, r2
 800703e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007048:	2b00      	cmp	r3, #0
 800704a:	d003      	beq.n	8007054 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800704c:	693a      	ldr	r2, [r7, #16]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	4313      	orrs	r3, r2
 8007052:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007054:	4a1d      	ldr	r2, [pc, #116]	@ (80070cc <HAL_GPIO_Init+0x320>)
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800705a:	4b1c      	ldr	r3, [pc, #112]	@ (80070cc <HAL_GPIO_Init+0x320>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	43db      	mvns	r3, r3
 8007064:	693a      	ldr	r2, [r7, #16]
 8007066:	4013      	ands	r3, r2
 8007068:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d003      	beq.n	800707e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	4313      	orrs	r3, r2
 800707c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800707e:	4a13      	ldr	r2, [pc, #76]	@ (80070cc <HAL_GPIO_Init+0x320>)
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	3301      	adds	r3, #1
 8007088:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	fa22 f303 	lsr.w	r3, r2, r3
 8007094:	2b00      	cmp	r3, #0
 8007096:	f47f ae91 	bne.w	8006dbc <HAL_GPIO_Init+0x10>
  }
}
 800709a:	bf00      	nop
 800709c:	bf00      	nop
 800709e:	371c      	adds	r7, #28
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr
 80070a8:	40021000 	.word	0x40021000
 80070ac:	40010000 	.word	0x40010000
 80070b0:	48000400 	.word	0x48000400
 80070b4:	48000800 	.word	0x48000800
 80070b8:	48000c00 	.word	0x48000c00
 80070bc:	48001000 	.word	0x48001000
 80070c0:	48001400 	.word	0x48001400
 80070c4:	48001800 	.word	0x48001800
 80070c8:	48001c00 	.word	0x48001c00
 80070cc:	40010400 	.word	0x40010400

080070d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	460b      	mov	r3, r1
 80070da:	807b      	strh	r3, [r7, #2]
 80070dc:	4613      	mov	r3, r2
 80070de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80070e0:	787b      	ldrb	r3, [r7, #1]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d003      	beq.n	80070ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80070e6:	887a      	ldrh	r2, [r7, #2]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80070ec:	e002      	b.n	80070f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80070ee:	887a      	ldrh	r2, [r7, #2]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	460b      	mov	r3, r1
 800710a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007112:	887a      	ldrh	r2, [r7, #2]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	4013      	ands	r3, r2
 8007118:	041a      	lsls	r2, r3, #16
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	43d9      	mvns	r1, r3
 800711e:	887b      	ldrh	r3, [r7, #2]
 8007120:	400b      	ands	r3, r1
 8007122:	431a      	orrs	r2, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	619a      	str	r2, [r3, #24]
}
 8007128:	bf00      	nop
 800712a:	3714      	adds	r7, #20
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	4603      	mov	r3, r0
 800713c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800713e:	4b08      	ldr	r3, [pc, #32]	@ (8007160 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007140:	695a      	ldr	r2, [r3, #20]
 8007142:	88fb      	ldrh	r3, [r7, #6]
 8007144:	4013      	ands	r3, r2
 8007146:	2b00      	cmp	r3, #0
 8007148:	d006      	beq.n	8007158 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800714a:	4a05      	ldr	r2, [pc, #20]	@ (8007160 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800714c:	88fb      	ldrh	r3, [r7, #6]
 800714e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007150:	88fb      	ldrh	r3, [r7, #6]
 8007152:	4618      	mov	r0, r3
 8007154:	f7fa fe2e 	bl	8001db4 <HAL_GPIO_EXTI_Callback>
  }
}
 8007158:	bf00      	nop
 800715a:	3708      	adds	r7, #8
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}
 8007160:	40010400 	.word	0x40010400

08007164 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b082      	sub	sp, #8
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d101      	bne.n	8007176 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e08d      	b.n	8007292 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800717c:	b2db      	uxtb	r3, r3
 800717e:	2b00      	cmp	r3, #0
 8007180:	d106      	bne.n	8007190 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f7fb fcbe 	bl	8002b0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2224      	movs	r2, #36	@ 0x24
 8007194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f022 0201 	bic.w	r2, r2, #1
 80071a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80071b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	689a      	ldr	r2, [r3, #8]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80071c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d107      	bne.n	80071de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	689a      	ldr	r2, [r3, #8]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80071da:	609a      	str	r2, [r3, #8]
 80071dc:	e006      	b.n	80071ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	689a      	ldr	r2, [r3, #8]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80071ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d108      	bne.n	8007206 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	685a      	ldr	r2, [r3, #4]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007202:	605a      	str	r2, [r3, #4]
 8007204:	e007      	b.n	8007216 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007214:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	6812      	ldr	r2, [r2, #0]
 8007220:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007224:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007228:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68da      	ldr	r2, [r3, #12]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007238:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	691a      	ldr	r2, [r3, #16]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	430a      	orrs	r2, r1
 8007252:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	69d9      	ldr	r1, [r3, #28]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a1a      	ldr	r2, [r3, #32]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f042 0201 	orr.w	r2, r2, #1
 8007272:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2220      	movs	r2, #32
 800727e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	3708      	adds	r7, #8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
	...

0800729c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b088      	sub	sp, #32
 80072a0:	af02      	add	r7, sp, #8
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	4608      	mov	r0, r1
 80072a6:	4611      	mov	r1, r2
 80072a8:	461a      	mov	r2, r3
 80072aa:	4603      	mov	r3, r0
 80072ac:	817b      	strh	r3, [r7, #10]
 80072ae:	460b      	mov	r3, r1
 80072b0:	813b      	strh	r3, [r7, #8]
 80072b2:	4613      	mov	r3, r2
 80072b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	2b20      	cmp	r3, #32
 80072c0:	f040 80f9 	bne.w	80074b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80072c4:	6a3b      	ldr	r3, [r7, #32]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <HAL_I2C_Mem_Write+0x34>
 80072ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d105      	bne.n	80072dc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072d6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e0ed      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d101      	bne.n	80072ea <HAL_I2C_Mem_Write+0x4e>
 80072e6:	2302      	movs	r3, #2
 80072e8:	e0e6      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80072f2:	f7fc ff63 	bl	80041bc <HAL_GetTick>
 80072f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	2319      	movs	r3, #25
 80072fe:	2201      	movs	r2, #1
 8007300:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f000 fac3 	bl	8007890 <I2C_WaitOnFlagUntilTimeout>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e0d1      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2221      	movs	r2, #33	@ 0x21
 8007318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2240      	movs	r2, #64	@ 0x40
 8007320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6a3a      	ldr	r2, [r7, #32]
 800732e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007334:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2200      	movs	r2, #0
 800733a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800733c:	88f8      	ldrh	r0, [r7, #6]
 800733e:	893a      	ldrh	r2, [r7, #8]
 8007340:	8979      	ldrh	r1, [r7, #10]
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	9301      	str	r3, [sp, #4]
 8007346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	4603      	mov	r3, r0
 800734c:	68f8      	ldr	r0, [r7, #12]
 800734e:	f000 f9d3 	bl	80076f8 <I2C_RequestMemoryWrite>
 8007352:	4603      	mov	r3, r0
 8007354:	2b00      	cmp	r3, #0
 8007356:	d005      	beq.n	8007364 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e0a9      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007368:	b29b      	uxth	r3, r3
 800736a:	2bff      	cmp	r3, #255	@ 0xff
 800736c:	d90e      	bls.n	800738c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	22ff      	movs	r2, #255	@ 0xff
 8007372:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007378:	b2da      	uxtb	r2, r3
 800737a:	8979      	ldrh	r1, [r7, #10]
 800737c:	2300      	movs	r3, #0
 800737e:	9300      	str	r3, [sp, #0]
 8007380:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f000 fc47 	bl	8007c18 <I2C_TransferConfig>
 800738a:	e00f      	b.n	80073ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007390:	b29a      	uxth	r2, r3
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800739a:	b2da      	uxtb	r2, r3
 800739c:	8979      	ldrh	r1, [r7, #10]
 800739e:	2300      	movs	r3, #0
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f000 fc36 	bl	8007c18 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073b0:	68f8      	ldr	r0, [r7, #12]
 80073b2:	f000 fac6 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d001      	beq.n	80073c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e07b      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c4:	781a      	ldrb	r2, [r3, #0]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d0:	1c5a      	adds	r2, r3, #1
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073da:	b29b      	uxth	r3, r3
 80073dc:	3b01      	subs	r3, #1
 80073de:	b29a      	uxth	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073e8:	3b01      	subs	r3, #1
 80073ea:	b29a      	uxth	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d034      	beq.n	8007464 <HAL_I2C_Mem_Write+0x1c8>
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d130      	bne.n	8007464 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007408:	2200      	movs	r2, #0
 800740a:	2180      	movs	r1, #128	@ 0x80
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 fa3f 	bl	8007890 <I2C_WaitOnFlagUntilTimeout>
 8007412:	4603      	mov	r3, r0
 8007414:	2b00      	cmp	r3, #0
 8007416:	d001      	beq.n	800741c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	e04d      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007420:	b29b      	uxth	r3, r3
 8007422:	2bff      	cmp	r3, #255	@ 0xff
 8007424:	d90e      	bls.n	8007444 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	22ff      	movs	r2, #255	@ 0xff
 800742a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007430:	b2da      	uxtb	r2, r3
 8007432:	8979      	ldrh	r1, [r7, #10]
 8007434:	2300      	movs	r3, #0
 8007436:	9300      	str	r3, [sp, #0]
 8007438:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800743c:	68f8      	ldr	r0, [r7, #12]
 800743e:	f000 fbeb 	bl	8007c18 <I2C_TransferConfig>
 8007442:	e00f      	b.n	8007464 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007448:	b29a      	uxth	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007452:	b2da      	uxtb	r2, r3
 8007454:	8979      	ldrh	r1, [r7, #10]
 8007456:	2300      	movs	r3, #0
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800745e:	68f8      	ldr	r0, [r7, #12]
 8007460:	f000 fbda 	bl	8007c18 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007468:	b29b      	uxth	r3, r3
 800746a:	2b00      	cmp	r3, #0
 800746c:	d19e      	bne.n	80073ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007472:	68f8      	ldr	r0, [r7, #12]
 8007474:	f000 faac 	bl	80079d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d001      	beq.n	8007482 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e01a      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	2220      	movs	r2, #32
 8007488:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	6859      	ldr	r1, [r3, #4]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	4b0a      	ldr	r3, [pc, #40]	@ (80074c0 <HAL_I2C_Mem_Write+0x224>)
 8007496:	400b      	ands	r3, r1
 8007498:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2220      	movs	r2, #32
 800749e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074b2:	2300      	movs	r3, #0
 80074b4:	e000      	b.n	80074b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80074b6:	2302      	movs	r3, #2
  }
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3718      	adds	r7, #24
 80074bc:	46bd      	mov	sp, r7
 80074be:	bd80      	pop	{r7, pc}
 80074c0:	fe00e800 	.word	0xfe00e800

080074c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b088      	sub	sp, #32
 80074c8:	af02      	add	r7, sp, #8
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	4608      	mov	r0, r1
 80074ce:	4611      	mov	r1, r2
 80074d0:	461a      	mov	r2, r3
 80074d2:	4603      	mov	r3, r0
 80074d4:	817b      	strh	r3, [r7, #10]
 80074d6:	460b      	mov	r3, r1
 80074d8:	813b      	strh	r3, [r7, #8]
 80074da:	4613      	mov	r3, r2
 80074dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b20      	cmp	r3, #32
 80074e8:	f040 80fd 	bne.w	80076e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80074ec:	6a3b      	ldr	r3, [r7, #32]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d002      	beq.n	80074f8 <HAL_I2C_Mem_Read+0x34>
 80074f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d105      	bne.n	8007504 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e0f1      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800750a:	2b01      	cmp	r3, #1
 800750c:	d101      	bne.n	8007512 <HAL_I2C_Mem_Read+0x4e>
 800750e:	2302      	movs	r3, #2
 8007510:	e0ea      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800751a:	f7fc fe4f 	bl	80041bc <HAL_GetTick>
 800751e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	2319      	movs	r3, #25
 8007526:	2201      	movs	r2, #1
 8007528:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f000 f9af 	bl	8007890 <I2C_WaitOnFlagUntilTimeout>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d001      	beq.n	800753c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007538:	2301      	movs	r3, #1
 800753a:	e0d5      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2222      	movs	r2, #34	@ 0x22
 8007540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2240      	movs	r2, #64	@ 0x40
 8007548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6a3a      	ldr	r2, [r7, #32]
 8007556:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800755c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007564:	88f8      	ldrh	r0, [r7, #6]
 8007566:	893a      	ldrh	r2, [r7, #8]
 8007568:	8979      	ldrh	r1, [r7, #10]
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	9301      	str	r3, [sp, #4]
 800756e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	4603      	mov	r3, r0
 8007574:	68f8      	ldr	r0, [r7, #12]
 8007576:	f000 f913 	bl	80077a0 <I2C_RequestMemoryRead>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d005      	beq.n	800758c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e0ad      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007590:	b29b      	uxth	r3, r3
 8007592:	2bff      	cmp	r3, #255	@ 0xff
 8007594:	d90e      	bls.n	80075b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2201      	movs	r2, #1
 800759a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	8979      	ldrh	r1, [r7, #10]
 80075a4:	4b52      	ldr	r3, [pc, #328]	@ (80076f0 <HAL_I2C_Mem_Read+0x22c>)
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f000 fb33 	bl	8007c18 <I2C_TransferConfig>
 80075b2:	e00f      	b.n	80075d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	8979      	ldrh	r1, [r7, #10]
 80075c6:	4b4a      	ldr	r3, [pc, #296]	@ (80076f0 <HAL_I2C_Mem_Read+0x22c>)
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80075ce:	68f8      	ldr	r0, [r7, #12]
 80075d0:	f000 fb22 	bl	8007c18 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075da:	2200      	movs	r2, #0
 80075dc:	2104      	movs	r1, #4
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f000 f956 	bl	8007890 <I2C_WaitOnFlagUntilTimeout>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e07c      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f8:	b2d2      	uxtb	r2, r2
 80075fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007600:	1c5a      	adds	r2, r3, #1
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800760a:	3b01      	subs	r3, #1
 800760c:	b29a      	uxth	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007616:	b29b      	uxth	r3, r3
 8007618:	3b01      	subs	r3, #1
 800761a:	b29a      	uxth	r2, r3
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007624:	b29b      	uxth	r3, r3
 8007626:	2b00      	cmp	r3, #0
 8007628:	d034      	beq.n	8007694 <HAL_I2C_Mem_Read+0x1d0>
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800762e:	2b00      	cmp	r3, #0
 8007630:	d130      	bne.n	8007694 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	9300      	str	r3, [sp, #0]
 8007636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007638:	2200      	movs	r2, #0
 800763a:	2180      	movs	r1, #128	@ 0x80
 800763c:	68f8      	ldr	r0, [r7, #12]
 800763e:	f000 f927 	bl	8007890 <I2C_WaitOnFlagUntilTimeout>
 8007642:	4603      	mov	r3, r0
 8007644:	2b00      	cmp	r3, #0
 8007646:	d001      	beq.n	800764c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e04d      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007650:	b29b      	uxth	r3, r3
 8007652:	2bff      	cmp	r3, #255	@ 0xff
 8007654:	d90e      	bls.n	8007674 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2201      	movs	r2, #1
 800765a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007660:	b2da      	uxtb	r2, r3
 8007662:	8979      	ldrh	r1, [r7, #10]
 8007664:	2300      	movs	r3, #0
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800766c:	68f8      	ldr	r0, [r7, #12]
 800766e:	f000 fad3 	bl	8007c18 <I2C_TransferConfig>
 8007672:	e00f      	b.n	8007694 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007678:	b29a      	uxth	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007682:	b2da      	uxtb	r2, r3
 8007684:	8979      	ldrh	r1, [r7, #10]
 8007686:	2300      	movs	r3, #0
 8007688:	9300      	str	r3, [sp, #0]
 800768a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800768e:	68f8      	ldr	r0, [r7, #12]
 8007690:	f000 fac2 	bl	8007c18 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007698:	b29b      	uxth	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d19a      	bne.n	80075d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f000 f994 	bl	80079d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e01a      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2220      	movs	r2, #32
 80076b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	6859      	ldr	r1, [r3, #4]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	4b0b      	ldr	r3, [pc, #44]	@ (80076f4 <HAL_I2C_Mem_Read+0x230>)
 80076c6:	400b      	ands	r3, r1
 80076c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2220      	movs	r2, #32
 80076ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80076e2:	2300      	movs	r3, #0
 80076e4:	e000      	b.n	80076e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80076e6:	2302      	movs	r3, #2
  }
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3718      	adds	r7, #24
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	80002400 	.word	0x80002400
 80076f4:	fe00e800 	.word	0xfe00e800

080076f8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af02      	add	r7, sp, #8
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	4608      	mov	r0, r1
 8007702:	4611      	mov	r1, r2
 8007704:	461a      	mov	r2, r3
 8007706:	4603      	mov	r3, r0
 8007708:	817b      	strh	r3, [r7, #10]
 800770a:	460b      	mov	r3, r1
 800770c:	813b      	strh	r3, [r7, #8]
 800770e:	4613      	mov	r3, r2
 8007710:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8007712:	88fb      	ldrh	r3, [r7, #6]
 8007714:	b2da      	uxtb	r2, r3
 8007716:	8979      	ldrh	r1, [r7, #10]
 8007718:	4b20      	ldr	r3, [pc, #128]	@ (800779c <I2C_RequestMemoryWrite+0xa4>)
 800771a:	9300      	str	r3, [sp, #0]
 800771c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 fa79 	bl	8007c18 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007726:	69fa      	ldr	r2, [r7, #28]
 8007728:	69b9      	ldr	r1, [r7, #24]
 800772a:	68f8      	ldr	r0, [r7, #12]
 800772c:	f000 f909 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e02c      	b.n	8007794 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800773a:	88fb      	ldrh	r3, [r7, #6]
 800773c:	2b01      	cmp	r3, #1
 800773e:	d105      	bne.n	800774c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007740:	893b      	ldrh	r3, [r7, #8]
 8007742:	b2da      	uxtb	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	629a      	str	r2, [r3, #40]	@ 0x28
 800774a:	e015      	b.n	8007778 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800774c:	893b      	ldrh	r3, [r7, #8]
 800774e:	0a1b      	lsrs	r3, r3, #8
 8007750:	b29b      	uxth	r3, r3
 8007752:	b2da      	uxtb	r2, r3
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800775a:	69fa      	ldr	r2, [r7, #28]
 800775c:	69b9      	ldr	r1, [r7, #24]
 800775e:	68f8      	ldr	r0, [r7, #12]
 8007760:	f000 f8ef 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 8007764:	4603      	mov	r3, r0
 8007766:	2b00      	cmp	r3, #0
 8007768:	d001      	beq.n	800776e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e012      	b.n	8007794 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800776e:	893b      	ldrh	r3, [r7, #8]
 8007770:	b2da      	uxtb	r2, r3
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	9300      	str	r3, [sp, #0]
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	2200      	movs	r2, #0
 8007780:	2180      	movs	r1, #128	@ 0x80
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f000 f884 	bl	8007890 <I2C_WaitOnFlagUntilTimeout>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d001      	beq.n	8007792 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e000      	b.n	8007794 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	80002000 	.word	0x80002000

080077a0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b086      	sub	sp, #24
 80077a4:	af02      	add	r7, sp, #8
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	4608      	mov	r0, r1
 80077aa:	4611      	mov	r1, r2
 80077ac:	461a      	mov	r2, r3
 80077ae:	4603      	mov	r3, r0
 80077b0:	817b      	strh	r3, [r7, #10]
 80077b2:	460b      	mov	r3, r1
 80077b4:	813b      	strh	r3, [r7, #8]
 80077b6:	4613      	mov	r3, r2
 80077b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80077ba:	88fb      	ldrh	r3, [r7, #6]
 80077bc:	b2da      	uxtb	r2, r3
 80077be:	8979      	ldrh	r1, [r7, #10]
 80077c0:	4b20      	ldr	r3, [pc, #128]	@ (8007844 <I2C_RequestMemoryRead+0xa4>)
 80077c2:	9300      	str	r3, [sp, #0]
 80077c4:	2300      	movs	r3, #0
 80077c6:	68f8      	ldr	r0, [r7, #12]
 80077c8:	f000 fa26 	bl	8007c18 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077cc:	69fa      	ldr	r2, [r7, #28]
 80077ce:	69b9      	ldr	r1, [r7, #24]
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f000 f8b6 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d001      	beq.n	80077e0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e02c      	b.n	800783a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80077e0:	88fb      	ldrh	r3, [r7, #6]
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d105      	bne.n	80077f2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80077e6:	893b      	ldrh	r3, [r7, #8]
 80077e8:	b2da      	uxtb	r2, r3
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80077f0:	e015      	b.n	800781e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80077f2:	893b      	ldrh	r3, [r7, #8]
 80077f4:	0a1b      	lsrs	r3, r3, #8
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	b2da      	uxtb	r2, r3
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007800:	69fa      	ldr	r2, [r7, #28]
 8007802:	69b9      	ldr	r1, [r7, #24]
 8007804:	68f8      	ldr	r0, [r7, #12]
 8007806:	f000 f89c 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d001      	beq.n	8007814 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e012      	b.n	800783a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007814:	893b      	ldrh	r3, [r7, #8]
 8007816:	b2da      	uxtb	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	2200      	movs	r2, #0
 8007826:	2140      	movs	r1, #64	@ 0x40
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f000 f831 	bl	8007890 <I2C_WaitOnFlagUntilTimeout>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	e000      	b.n	800783a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3710      	adds	r7, #16
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	80002000 	.word	0x80002000

08007848 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	699b      	ldr	r3, [r3, #24]
 8007856:	f003 0302 	and.w	r3, r3, #2
 800785a:	2b02      	cmp	r3, #2
 800785c:	d103      	bne.n	8007866 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2200      	movs	r2, #0
 8007864:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	699b      	ldr	r3, [r3, #24]
 800786c:	f003 0301 	and.w	r3, r3, #1
 8007870:	2b01      	cmp	r3, #1
 8007872:	d007      	beq.n	8007884 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	699a      	ldr	r2, [r3, #24]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f042 0201 	orr.w	r2, r2, #1
 8007882:	619a      	str	r2, [r3, #24]
  }
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr

08007890 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	603b      	str	r3, [r7, #0]
 800789c:	4613      	mov	r3, r2
 800789e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078a0:	e03b      	b.n	800791a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	6839      	ldr	r1, [r7, #0]
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f000 f8d6 	bl	8007a58 <I2C_IsErrorOccurred>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e041      	b.n	800793a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078bc:	d02d      	beq.n	800791a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078be:	f7fc fc7d 	bl	80041bc <HAL_GetTick>
 80078c2:	4602      	mov	r2, r0
 80078c4:	69bb      	ldr	r3, [r7, #24]
 80078c6:	1ad3      	subs	r3, r2, r3
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d302      	bcc.n	80078d4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d122      	bne.n	800791a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	699a      	ldr	r2, [r3, #24]
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	4013      	ands	r3, r2
 80078de:	68ba      	ldr	r2, [r7, #8]
 80078e0:	429a      	cmp	r2, r3
 80078e2:	bf0c      	ite	eq
 80078e4:	2301      	moveq	r3, #1
 80078e6:	2300      	movne	r3, #0
 80078e8:	b2db      	uxtb	r3, r3
 80078ea:	461a      	mov	r2, r3
 80078ec:	79fb      	ldrb	r3, [r7, #7]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d113      	bne.n	800791a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078f6:	f043 0220 	orr.w	r2, r3, #32
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2220      	movs	r2, #32
 8007902:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e00f      	b.n	800793a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	699a      	ldr	r2, [r3, #24]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	4013      	ands	r3, r2
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	429a      	cmp	r2, r3
 8007928:	bf0c      	ite	eq
 800792a:	2301      	moveq	r3, #1
 800792c:	2300      	movne	r3, #0
 800792e:	b2db      	uxtb	r3, r3
 8007930:	461a      	mov	r2, r3
 8007932:	79fb      	ldrb	r3, [r7, #7]
 8007934:	429a      	cmp	r2, r3
 8007936:	d0b4      	beq.n	80078a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b084      	sub	sp, #16
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	60b9      	str	r1, [r7, #8]
 800794c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800794e:	e033      	b.n	80079b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	68b9      	ldr	r1, [r7, #8]
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f000 f87f 	bl	8007a58 <I2C_IsErrorOccurred>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e031      	b.n	80079c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800796a:	d025      	beq.n	80079b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800796c:	f7fc fc26 	bl	80041bc <HAL_GetTick>
 8007970:	4602      	mov	r2, r0
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	68ba      	ldr	r2, [r7, #8]
 8007978:	429a      	cmp	r2, r3
 800797a:	d302      	bcc.n	8007982 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d11a      	bne.n	80079b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	699b      	ldr	r3, [r3, #24]
 8007988:	f003 0302 	and.w	r3, r3, #2
 800798c:	2b02      	cmp	r3, #2
 800798e:	d013      	beq.n	80079b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007994:	f043 0220 	orr.w	r2, r3, #32
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2220      	movs	r2, #32
 80079a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e007      	b.n	80079c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	f003 0302 	and.w	r3, r3, #2
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	d1c4      	bne.n	8007950 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079dc:	e02f      	b.n	8007a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	68b9      	ldr	r1, [r7, #8]
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f000 f838 	bl	8007a58 <I2C_IsErrorOccurred>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d001      	beq.n	80079f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	e02d      	b.n	8007a4e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079f2:	f7fc fbe3 	bl	80041bc <HAL_GetTick>
 80079f6:	4602      	mov	r2, r0
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	1ad3      	subs	r3, r2, r3
 80079fc:	68ba      	ldr	r2, [r7, #8]
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d302      	bcc.n	8007a08 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d11a      	bne.n	8007a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	699b      	ldr	r3, [r3, #24]
 8007a0e:	f003 0320 	and.w	r3, r3, #32
 8007a12:	2b20      	cmp	r3, #32
 8007a14:	d013      	beq.n	8007a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a1a:	f043 0220 	orr.w	r2, r3, #32
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2220      	movs	r2, #32
 8007a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2200      	movs	r2, #0
 8007a36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e007      	b.n	8007a4e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	699b      	ldr	r3, [r3, #24]
 8007a44:	f003 0320 	and.w	r3, r3, #32
 8007a48:	2b20      	cmp	r3, #32
 8007a4a:	d1c8      	bne.n	80079de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
	...

08007a58 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b08a      	sub	sp, #40	@ 0x28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a64:	2300      	movs	r3, #0
 8007a66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007a72:	2300      	movs	r3, #0
 8007a74:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	f003 0310 	and.w	r3, r3, #16
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d068      	beq.n	8007b56 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2210      	movs	r2, #16
 8007a8a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007a8c:	e049      	b.n	8007b22 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a94:	d045      	beq.n	8007b22 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007a96:	f7fc fb91 	bl	80041bc <HAL_GetTick>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	1ad3      	subs	r3, r2, r3
 8007aa0:	68ba      	ldr	r2, [r7, #8]
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d302      	bcc.n	8007aac <I2C_IsErrorOccurred+0x54>
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d13a      	bne.n	8007b22 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ab6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007abe:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007aca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ace:	d121      	bne.n	8007b14 <I2C_IsErrorOccurred+0xbc>
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ad6:	d01d      	beq.n	8007b14 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007ad8:	7cfb      	ldrb	r3, [r7, #19]
 8007ada:	2b20      	cmp	r3, #32
 8007adc:	d01a      	beq.n	8007b14 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	685a      	ldr	r2, [r3, #4]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007aec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007aee:	f7fc fb65 	bl	80041bc <HAL_GetTick>
 8007af2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007af4:	e00e      	b.n	8007b14 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007af6:	f7fc fb61 	bl	80041bc <HAL_GetTick>
 8007afa:	4602      	mov	r2, r0
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	1ad3      	subs	r3, r2, r3
 8007b00:	2b19      	cmp	r3, #25
 8007b02:	d907      	bls.n	8007b14 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007b04:	6a3b      	ldr	r3, [r7, #32]
 8007b06:	f043 0320 	orr.w	r3, r3, #32
 8007b0a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007b12:	e006      	b.n	8007b22 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	699b      	ldr	r3, [r3, #24]
 8007b1a:	f003 0320 	and.w	r3, r3, #32
 8007b1e:	2b20      	cmp	r3, #32
 8007b20:	d1e9      	bne.n	8007af6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	f003 0320 	and.w	r3, r3, #32
 8007b2c:	2b20      	cmp	r3, #32
 8007b2e:	d003      	beq.n	8007b38 <I2C_IsErrorOccurred+0xe0>
 8007b30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d0aa      	beq.n	8007a8e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007b38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d103      	bne.n	8007b48 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	2220      	movs	r2, #32
 8007b46:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007b48:	6a3b      	ldr	r3, [r7, #32]
 8007b4a:	f043 0304 	orr.w	r3, r3, #4
 8007b4e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007b50:	2301      	movs	r3, #1
 8007b52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	699b      	ldr	r3, [r3, #24]
 8007b5c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00b      	beq.n	8007b80 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	f043 0301 	orr.w	r3, r3, #1
 8007b6e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007b78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00b      	beq.n	8007ba2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007b8a:	6a3b      	ldr	r3, [r7, #32]
 8007b8c:	f043 0308 	orr.w	r3, r3, #8
 8007b90:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007b9a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00b      	beq.n	8007bc4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007bac:	6a3b      	ldr	r3, [r7, #32]
 8007bae:	f043 0302 	orr.w	r3, r3, #2
 8007bb2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bbc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007bc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d01c      	beq.n	8007c06 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f7ff fe3b 	bl	8007848 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	6859      	ldr	r1, [r3, #4]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8007c14 <I2C_IsErrorOccurred+0x1bc>)
 8007bde:	400b      	ands	r3, r1
 8007be0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	431a      	orrs	r2, r3
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007c06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3728      	adds	r7, #40	@ 0x28
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	fe00e800 	.word	0xfe00e800

08007c18 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b087      	sub	sp, #28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	607b      	str	r3, [r7, #4]
 8007c22:	460b      	mov	r3, r1
 8007c24:	817b      	strh	r3, [r7, #10]
 8007c26:	4613      	mov	r3, r2
 8007c28:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007c2a:	897b      	ldrh	r3, [r7, #10]
 8007c2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007c30:	7a7b      	ldrb	r3, [r7, #9]
 8007c32:	041b      	lsls	r3, r3, #16
 8007c34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007c38:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c46:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	685a      	ldr	r2, [r3, #4]
 8007c4e:	6a3b      	ldr	r3, [r7, #32]
 8007c50:	0d5b      	lsrs	r3, r3, #21
 8007c52:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007c56:	4b08      	ldr	r3, [pc, #32]	@ (8007c78 <I2C_TransferConfig+0x60>)
 8007c58:	430b      	orrs	r3, r1
 8007c5a:	43db      	mvns	r3, r3
 8007c5c:	ea02 0103 	and.w	r1, r2, r3
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	697a      	ldr	r2, [r7, #20]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007c6a:	bf00      	nop
 8007c6c:	371c      	adds	r7, #28
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop
 8007c78:	03ff63ff 	.word	0x03ff63ff

08007c7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b20      	cmp	r3, #32
 8007c90:	d138      	bne.n	8007d04 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d101      	bne.n	8007ca0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007c9c:	2302      	movs	r3, #2
 8007c9e:	e032      	b.n	8007d06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2224      	movs	r2, #36	@ 0x24
 8007cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f022 0201 	bic.w	r2, r2, #1
 8007cbe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007cce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6819      	ldr	r1, [r3, #0]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	683a      	ldr	r2, [r7, #0]
 8007cdc:	430a      	orrs	r2, r1
 8007cde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f042 0201 	orr.w	r2, r2, #1
 8007cee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007d00:	2300      	movs	r3, #0
 8007d02:	e000      	b.n	8007d06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007d04:	2302      	movs	r3, #2
  }
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	370c      	adds	r7, #12
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr

08007d12 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007d12:	b480      	push	{r7}
 8007d14:	b085      	sub	sp, #20
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
 8007d1a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	2b20      	cmp	r3, #32
 8007d26:	d139      	bne.n	8007d9c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d101      	bne.n	8007d36 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007d32:	2302      	movs	r3, #2
 8007d34:	e033      	b.n	8007d9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2201      	movs	r2, #1
 8007d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2224      	movs	r2, #36	@ 0x24
 8007d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f022 0201 	bic.w	r2, r2, #1
 8007d54:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007d64:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	021b      	lsls	r3, r3, #8
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f042 0201 	orr.w	r2, r2, #1
 8007d86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2220      	movs	r2, #32
 8007d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e000      	b.n	8007d9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007d9c:	2302      	movs	r3, #2
  }
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
	...

08007dac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007dac:	b480      	push	{r7}
 8007dae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007db0:	4b04      	ldr	r3, [pc, #16]	@ (8007dc4 <HAL_PWREx_GetVoltageRange+0x18>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	40007000 	.word	0x40007000

08007dc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dd6:	d130      	bne.n	8007e3a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007dd8:	4b23      	ldr	r3, [pc, #140]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007de0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007de4:	d038      	beq.n	8007e58 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007de6:	4b20      	ldr	r3, [pc, #128]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007dee:	4a1e      	ldr	r2, [pc, #120]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007df0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007df4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007df6:	4b1d      	ldr	r3, [pc, #116]	@ (8007e6c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	2232      	movs	r2, #50	@ 0x32
 8007dfc:	fb02 f303 	mul.w	r3, r2, r3
 8007e00:	4a1b      	ldr	r2, [pc, #108]	@ (8007e70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8007e02:	fba2 2303 	umull	r2, r3, r2, r3
 8007e06:	0c9b      	lsrs	r3, r3, #18
 8007e08:	3301      	adds	r3, #1
 8007e0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007e0c:	e002      	b.n	8007e14 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007e14:	4b14      	ldr	r3, [pc, #80]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007e16:	695b      	ldr	r3, [r3, #20]
 8007e18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e20:	d102      	bne.n	8007e28 <HAL_PWREx_ControlVoltageScaling+0x60>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1f2      	bne.n	8007e0e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007e28:	4b0f      	ldr	r3, [pc, #60]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007e2a:	695b      	ldr	r3, [r3, #20]
 8007e2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e34:	d110      	bne.n	8007e58 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e00f      	b.n	8007e5a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007e42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e46:	d007      	beq.n	8007e58 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007e48:	4b07      	ldr	r3, [pc, #28]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007e50:	4a05      	ldr	r2, [pc, #20]	@ (8007e68 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007e52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007e56:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3714      	adds	r7, #20
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	40007000 	.word	0x40007000
 8007e6c:	20000028 	.word	0x20000028
 8007e70:	431bde83 	.word	0x431bde83

08007e74 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b088      	sub	sp, #32
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d102      	bne.n	8007e88 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007e82:	2301      	movs	r3, #1
 8007e84:	f000 bc08 	b.w	8008698 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e88:	4b96      	ldr	r3, [pc, #600]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	f003 030c 	and.w	r3, r3, #12
 8007e90:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e92:	4b94      	ldr	r3, [pc, #592]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	f003 0303 	and.w	r3, r3, #3
 8007e9a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0310 	and.w	r3, r3, #16
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f000 80e4 	beq.w	8008072 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d007      	beq.n	8007ec0 <HAL_RCC_OscConfig+0x4c>
 8007eb0:	69bb      	ldr	r3, [r7, #24]
 8007eb2:	2b0c      	cmp	r3, #12
 8007eb4:	f040 808b 	bne.w	8007fce <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	f040 8087 	bne.w	8007fce <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007ec0:	4b88      	ldr	r3, [pc, #544]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f003 0302 	and.w	r3, r3, #2
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d005      	beq.n	8007ed8 <HAL_RCC_OscConfig+0x64>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d101      	bne.n	8007ed8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e3df      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6a1a      	ldr	r2, [r3, #32]
 8007edc:	4b81      	ldr	r3, [pc, #516]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f003 0308 	and.w	r3, r3, #8
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d004      	beq.n	8007ef2 <HAL_RCC_OscConfig+0x7e>
 8007ee8:	4b7e      	ldr	r3, [pc, #504]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ef0:	e005      	b.n	8007efe <HAL_RCC_OscConfig+0x8a>
 8007ef2:	4b7c      	ldr	r3, [pc, #496]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ef8:	091b      	lsrs	r3, r3, #4
 8007efa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d223      	bcs.n	8007f4a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a1b      	ldr	r3, [r3, #32]
 8007f06:	4618      	mov	r0, r3
 8007f08:	f000 fdc4 	bl	8008a94 <RCC_SetFlashLatencyFromMSIRange>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d001      	beq.n	8007f16 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	e3c0      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f16:	4b73      	ldr	r3, [pc, #460]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a72      	ldr	r2, [pc, #456]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f1c:	f043 0308 	orr.w	r3, r3, #8
 8007f20:	6013      	str	r3, [r2, #0]
 8007f22:	4b70      	ldr	r3, [pc, #448]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6a1b      	ldr	r3, [r3, #32]
 8007f2e:	496d      	ldr	r1, [pc, #436]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f30:	4313      	orrs	r3, r2
 8007f32:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f34:	4b6b      	ldr	r3, [pc, #428]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	69db      	ldr	r3, [r3, #28]
 8007f40:	021b      	lsls	r3, r3, #8
 8007f42:	4968      	ldr	r1, [pc, #416]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f44:	4313      	orrs	r3, r2
 8007f46:	604b      	str	r3, [r1, #4]
 8007f48:	e025      	b.n	8007f96 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007f4a:	4b66      	ldr	r3, [pc, #408]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a65      	ldr	r2, [pc, #404]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f50:	f043 0308 	orr.w	r3, r3, #8
 8007f54:	6013      	str	r3, [r2, #0]
 8007f56:	4b63      	ldr	r3, [pc, #396]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a1b      	ldr	r3, [r3, #32]
 8007f62:	4960      	ldr	r1, [pc, #384]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f64:	4313      	orrs	r3, r2
 8007f66:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007f68:	4b5e      	ldr	r3, [pc, #376]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	021b      	lsls	r3, r3, #8
 8007f76:	495b      	ldr	r1, [pc, #364]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d109      	bne.n	8007f96 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6a1b      	ldr	r3, [r3, #32]
 8007f86:	4618      	mov	r0, r3
 8007f88:	f000 fd84 	bl	8008a94 <RCC_SetFlashLatencyFromMSIRange>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d001      	beq.n	8007f96 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e380      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f96:	f000 fc87 	bl	80088a8 <HAL_RCC_GetSysClockFreq>
 8007f9a:	4602      	mov	r2, r0
 8007f9c:	4b51      	ldr	r3, [pc, #324]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	091b      	lsrs	r3, r3, #4
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	4950      	ldr	r1, [pc, #320]	@ (80080e8 <HAL_RCC_OscConfig+0x274>)
 8007fa8:	5ccb      	ldrb	r3, [r1, r3]
 8007faa:	f003 031f 	and.w	r3, r3, #31
 8007fae:	fa22 f303 	lsr.w	r3, r2, r3
 8007fb2:	4a4e      	ldr	r2, [pc, #312]	@ (80080ec <HAL_RCC_OscConfig+0x278>)
 8007fb4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007fb6:	4b4e      	ldr	r3, [pc, #312]	@ (80080f0 <HAL_RCC_OscConfig+0x27c>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4618      	mov	r0, r3
 8007fbc:	f7fa ff22 	bl	8002e04 <HAL_InitTick>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007fc4:	7bfb      	ldrb	r3, [r7, #15]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d052      	beq.n	8008070 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007fca:	7bfb      	ldrb	r3, [r7, #15]
 8007fcc:	e364      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	699b      	ldr	r3, [r3, #24]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d032      	beq.n	800803c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007fd6:	4b43      	ldr	r3, [pc, #268]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a42      	ldr	r2, [pc, #264]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007fdc:	f043 0301 	orr.w	r3, r3, #1
 8007fe0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007fe2:	f7fc f8eb 	bl	80041bc <HAL_GetTick>
 8007fe6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007fe8:	e008      	b.n	8007ffc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007fea:	f7fc f8e7 	bl	80041bc <HAL_GetTick>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	1ad3      	subs	r3, r2, r3
 8007ff4:	2b02      	cmp	r3, #2
 8007ff6:	d901      	bls.n	8007ffc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	e34d      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007ffc:	4b39      	ldr	r3, [pc, #228]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0302 	and.w	r3, r3, #2
 8008004:	2b00      	cmp	r3, #0
 8008006:	d0f0      	beq.n	8007fea <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008008:	4b36      	ldr	r3, [pc, #216]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a35      	ldr	r2, [pc, #212]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 800800e:	f043 0308 	orr.w	r3, r3, #8
 8008012:	6013      	str	r3, [r2, #0]
 8008014:	4b33      	ldr	r3, [pc, #204]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	4930      	ldr	r1, [pc, #192]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8008022:	4313      	orrs	r3, r2
 8008024:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008026:	4b2f      	ldr	r3, [pc, #188]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	69db      	ldr	r3, [r3, #28]
 8008032:	021b      	lsls	r3, r3, #8
 8008034:	492b      	ldr	r1, [pc, #172]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8008036:	4313      	orrs	r3, r2
 8008038:	604b      	str	r3, [r1, #4]
 800803a:	e01a      	b.n	8008072 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800803c:	4b29      	ldr	r3, [pc, #164]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a28      	ldr	r2, [pc, #160]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8008042:	f023 0301 	bic.w	r3, r3, #1
 8008046:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008048:	f7fc f8b8 	bl	80041bc <HAL_GetTick>
 800804c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800804e:	e008      	b.n	8008062 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008050:	f7fc f8b4 	bl	80041bc <HAL_GetTick>
 8008054:	4602      	mov	r2, r0
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	1ad3      	subs	r3, r2, r3
 800805a:	2b02      	cmp	r3, #2
 800805c:	d901      	bls.n	8008062 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800805e:	2303      	movs	r3, #3
 8008060:	e31a      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008062:	4b20      	ldr	r3, [pc, #128]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 0302 	and.w	r3, r3, #2
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1f0      	bne.n	8008050 <HAL_RCC_OscConfig+0x1dc>
 800806e:	e000      	b.n	8008072 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008070:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0301 	and.w	r3, r3, #1
 800807a:	2b00      	cmp	r3, #0
 800807c:	d073      	beq.n	8008166 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	2b08      	cmp	r3, #8
 8008082:	d005      	beq.n	8008090 <HAL_RCC_OscConfig+0x21c>
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	2b0c      	cmp	r3, #12
 8008088:	d10e      	bne.n	80080a8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	2b03      	cmp	r3, #3
 800808e:	d10b      	bne.n	80080a8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008090:	4b14      	ldr	r3, [pc, #80]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008098:	2b00      	cmp	r3, #0
 800809a:	d063      	beq.n	8008164 <HAL_RCC_OscConfig+0x2f0>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d15f      	bne.n	8008164 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	e2f7      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80080b0:	d106      	bne.n	80080c0 <HAL_RCC_OscConfig+0x24c>
 80080b2:	4b0c      	ldr	r3, [pc, #48]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a0b      	ldr	r2, [pc, #44]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 80080b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080bc:	6013      	str	r3, [r2, #0]
 80080be:	e025      	b.n	800810c <HAL_RCC_OscConfig+0x298>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80080c8:	d114      	bne.n	80080f4 <HAL_RCC_OscConfig+0x280>
 80080ca:	4b06      	ldr	r3, [pc, #24]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a05      	ldr	r2, [pc, #20]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 80080d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80080d4:	6013      	str	r3, [r2, #0]
 80080d6:	4b03      	ldr	r3, [pc, #12]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a02      	ldr	r2, [pc, #8]	@ (80080e4 <HAL_RCC_OscConfig+0x270>)
 80080dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080e0:	6013      	str	r3, [r2, #0]
 80080e2:	e013      	b.n	800810c <HAL_RCC_OscConfig+0x298>
 80080e4:	40021000 	.word	0x40021000
 80080e8:	0800f104 	.word	0x0800f104
 80080ec:	20000028 	.word	0x20000028
 80080f0:	2000002c 	.word	0x2000002c
 80080f4:	4ba0      	ldr	r3, [pc, #640]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a9f      	ldr	r2, [pc, #636]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80080fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080fe:	6013      	str	r3, [r2, #0]
 8008100:	4b9d      	ldr	r3, [pc, #628]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a9c      	ldr	r2, [pc, #624]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008106:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800810a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d013      	beq.n	800813c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008114:	f7fc f852 	bl	80041bc <HAL_GetTick>
 8008118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800811a:	e008      	b.n	800812e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800811c:	f7fc f84e 	bl	80041bc <HAL_GetTick>
 8008120:	4602      	mov	r2, r0
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	1ad3      	subs	r3, r2, r3
 8008126:	2b64      	cmp	r3, #100	@ 0x64
 8008128:	d901      	bls.n	800812e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800812a:	2303      	movs	r3, #3
 800812c:	e2b4      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800812e:	4b92      	ldr	r3, [pc, #584]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008136:	2b00      	cmp	r3, #0
 8008138:	d0f0      	beq.n	800811c <HAL_RCC_OscConfig+0x2a8>
 800813a:	e014      	b.n	8008166 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800813c:	f7fc f83e 	bl	80041bc <HAL_GetTick>
 8008140:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008142:	e008      	b.n	8008156 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008144:	f7fc f83a 	bl	80041bc <HAL_GetTick>
 8008148:	4602      	mov	r2, r0
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	2b64      	cmp	r3, #100	@ 0x64
 8008150:	d901      	bls.n	8008156 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008152:	2303      	movs	r3, #3
 8008154:	e2a0      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008156:	4b88      	ldr	r3, [pc, #544]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800815e:	2b00      	cmp	r3, #0
 8008160:	d1f0      	bne.n	8008144 <HAL_RCC_OscConfig+0x2d0>
 8008162:	e000      	b.n	8008166 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008164:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0302 	and.w	r3, r3, #2
 800816e:	2b00      	cmp	r3, #0
 8008170:	d060      	beq.n	8008234 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	2b04      	cmp	r3, #4
 8008176:	d005      	beq.n	8008184 <HAL_RCC_OscConfig+0x310>
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	2b0c      	cmp	r3, #12
 800817c:	d119      	bne.n	80081b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	2b02      	cmp	r3, #2
 8008182:	d116      	bne.n	80081b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008184:	4b7c      	ldr	r3, [pc, #496]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800818c:	2b00      	cmp	r3, #0
 800818e:	d005      	beq.n	800819c <HAL_RCC_OscConfig+0x328>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d101      	bne.n	800819c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8008198:	2301      	movs	r3, #1
 800819a:	e27d      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800819c:	4b76      	ldr	r3, [pc, #472]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	061b      	lsls	r3, r3, #24
 80081aa:	4973      	ldr	r1, [pc, #460]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80081ac:	4313      	orrs	r3, r2
 80081ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80081b0:	e040      	b.n	8008234 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d023      	beq.n	8008202 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80081ba:	4b6f      	ldr	r3, [pc, #444]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a6e      	ldr	r2, [pc, #440]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80081c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081c6:	f7fb fff9 	bl	80041bc <HAL_GetTick>
 80081ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081cc:	e008      	b.n	80081e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081ce:	f7fb fff5 	bl	80041bc <HAL_GetTick>
 80081d2:	4602      	mov	r2, r0
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	1ad3      	subs	r3, r2, r3
 80081d8:	2b02      	cmp	r3, #2
 80081da:	d901      	bls.n	80081e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e25b      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081e0:	4b65      	ldr	r3, [pc, #404]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d0f0      	beq.n	80081ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081ec:	4b62      	ldr	r3, [pc, #392]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	061b      	lsls	r3, r3, #24
 80081fa:	495f      	ldr	r1, [pc, #380]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80081fc:	4313      	orrs	r3, r2
 80081fe:	604b      	str	r3, [r1, #4]
 8008200:	e018      	b.n	8008234 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008202:	4b5d      	ldr	r3, [pc, #372]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a5c      	ldr	r2, [pc, #368]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800820c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800820e:	f7fb ffd5 	bl	80041bc <HAL_GetTick>
 8008212:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008214:	e008      	b.n	8008228 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008216:	f7fb ffd1 	bl	80041bc <HAL_GetTick>
 800821a:	4602      	mov	r2, r0
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	2b02      	cmp	r3, #2
 8008222:	d901      	bls.n	8008228 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008224:	2303      	movs	r3, #3
 8008226:	e237      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008228:	4b53      	ldr	r3, [pc, #332]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1f0      	bne.n	8008216 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0308 	and.w	r3, r3, #8
 800823c:	2b00      	cmp	r3, #0
 800823e:	d03c      	beq.n	80082ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	695b      	ldr	r3, [r3, #20]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d01c      	beq.n	8008282 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008248:	4b4b      	ldr	r3, [pc, #300]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 800824a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800824e:	4a4a      	ldr	r2, [pc, #296]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008250:	f043 0301 	orr.w	r3, r3, #1
 8008254:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008258:	f7fb ffb0 	bl	80041bc <HAL_GetTick>
 800825c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800825e:	e008      	b.n	8008272 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008260:	f7fb ffac 	bl	80041bc <HAL_GetTick>
 8008264:	4602      	mov	r2, r0
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	1ad3      	subs	r3, r2, r3
 800826a:	2b02      	cmp	r3, #2
 800826c:	d901      	bls.n	8008272 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	e212      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008272:	4b41      	ldr	r3, [pc, #260]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008274:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008278:	f003 0302 	and.w	r3, r3, #2
 800827c:	2b00      	cmp	r3, #0
 800827e:	d0ef      	beq.n	8008260 <HAL_RCC_OscConfig+0x3ec>
 8008280:	e01b      	b.n	80082ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008282:	4b3d      	ldr	r3, [pc, #244]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008288:	4a3b      	ldr	r2, [pc, #236]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 800828a:	f023 0301 	bic.w	r3, r3, #1
 800828e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008292:	f7fb ff93 	bl	80041bc <HAL_GetTick>
 8008296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008298:	e008      	b.n	80082ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800829a:	f7fb ff8f 	bl	80041bc <HAL_GetTick>
 800829e:	4602      	mov	r2, r0
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	1ad3      	subs	r3, r2, r3
 80082a4:	2b02      	cmp	r3, #2
 80082a6:	d901      	bls.n	80082ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80082a8:	2303      	movs	r3, #3
 80082aa:	e1f5      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80082ac:	4b32      	ldr	r3, [pc, #200]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80082ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80082b2:	f003 0302 	and.w	r3, r3, #2
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d1ef      	bne.n	800829a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0304 	and.w	r3, r3, #4
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f000 80a6 	beq.w	8008414 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80082c8:	2300      	movs	r3, #0
 80082ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80082cc:	4b2a      	ldr	r3, [pc, #168]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80082ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d10d      	bne.n	80082f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80082d8:	4b27      	ldr	r3, [pc, #156]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80082da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082dc:	4a26      	ldr	r2, [pc, #152]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80082de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80082e4:	4b24      	ldr	r3, [pc, #144]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 80082e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082ec:	60bb      	str	r3, [r7, #8]
 80082ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80082f0:	2301      	movs	r3, #1
 80082f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80082f4:	4b21      	ldr	r3, [pc, #132]	@ (800837c <HAL_RCC_OscConfig+0x508>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d118      	bne.n	8008332 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008300:	4b1e      	ldr	r3, [pc, #120]	@ (800837c <HAL_RCC_OscConfig+0x508>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a1d      	ldr	r2, [pc, #116]	@ (800837c <HAL_RCC_OscConfig+0x508>)
 8008306:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800830a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800830c:	f7fb ff56 	bl	80041bc <HAL_GetTick>
 8008310:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008312:	e008      	b.n	8008326 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008314:	f7fb ff52 	bl	80041bc <HAL_GetTick>
 8008318:	4602      	mov	r2, r0
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	2b02      	cmp	r3, #2
 8008320:	d901      	bls.n	8008326 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	e1b8      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008326:	4b15      	ldr	r3, [pc, #84]	@ (800837c <HAL_RCC_OscConfig+0x508>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800832e:	2b00      	cmp	r3, #0
 8008330:	d0f0      	beq.n	8008314 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d108      	bne.n	800834c <HAL_RCC_OscConfig+0x4d8>
 800833a:	4b0f      	ldr	r3, [pc, #60]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 800833c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008340:	4a0d      	ldr	r2, [pc, #52]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008342:	f043 0301 	orr.w	r3, r3, #1
 8008346:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800834a:	e029      	b.n	80083a0 <HAL_RCC_OscConfig+0x52c>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	2b05      	cmp	r3, #5
 8008352:	d115      	bne.n	8008380 <HAL_RCC_OscConfig+0x50c>
 8008354:	4b08      	ldr	r3, [pc, #32]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800835a:	4a07      	ldr	r2, [pc, #28]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 800835c:	f043 0304 	orr.w	r3, r3, #4
 8008360:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008364:	4b04      	ldr	r3, [pc, #16]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 8008366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800836a:	4a03      	ldr	r2, [pc, #12]	@ (8008378 <HAL_RCC_OscConfig+0x504>)
 800836c:	f043 0301 	orr.w	r3, r3, #1
 8008370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008374:	e014      	b.n	80083a0 <HAL_RCC_OscConfig+0x52c>
 8008376:	bf00      	nop
 8008378:	40021000 	.word	0x40021000
 800837c:	40007000 	.word	0x40007000
 8008380:	4b9d      	ldr	r3, [pc, #628]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008386:	4a9c      	ldr	r2, [pc, #624]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008388:	f023 0301 	bic.w	r3, r3, #1
 800838c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008390:	4b99      	ldr	r3, [pc, #612]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008396:	4a98      	ldr	r2, [pc, #608]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008398:	f023 0304 	bic.w	r3, r3, #4
 800839c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d016      	beq.n	80083d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083a8:	f7fb ff08 	bl	80041bc <HAL_GetTick>
 80083ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80083ae:	e00a      	b.n	80083c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083b0:	f7fb ff04 	bl	80041bc <HAL_GetTick>
 80083b4:	4602      	mov	r2, r0
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083be:	4293      	cmp	r3, r2
 80083c0:	d901      	bls.n	80083c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80083c2:	2303      	movs	r3, #3
 80083c4:	e168      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80083c6:	4b8c      	ldr	r3, [pc, #560]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80083c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083cc:	f003 0302 	and.w	r3, r3, #2
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d0ed      	beq.n	80083b0 <HAL_RCC_OscConfig+0x53c>
 80083d4:	e015      	b.n	8008402 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083d6:	f7fb fef1 	bl	80041bc <HAL_GetTick>
 80083da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80083dc:	e00a      	b.n	80083f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083de:	f7fb feed 	bl	80041bc <HAL_GetTick>
 80083e2:	4602      	mov	r2, r0
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	1ad3      	subs	r3, r2, r3
 80083e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d901      	bls.n	80083f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80083f0:	2303      	movs	r3, #3
 80083f2:	e151      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80083f4:	4b80      	ldr	r3, [pc, #512]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80083f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083fa:	f003 0302 	and.w	r3, r3, #2
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1ed      	bne.n	80083de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008402:	7ffb      	ldrb	r3, [r7, #31]
 8008404:	2b01      	cmp	r3, #1
 8008406:	d105      	bne.n	8008414 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008408:	4b7b      	ldr	r3, [pc, #492]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 800840a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800840c:	4a7a      	ldr	r2, [pc, #488]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 800840e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008412:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 0320 	and.w	r3, r3, #32
 800841c:	2b00      	cmp	r3, #0
 800841e:	d03c      	beq.n	800849a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008424:	2b00      	cmp	r3, #0
 8008426:	d01c      	beq.n	8008462 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008428:	4b73      	ldr	r3, [pc, #460]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 800842a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800842e:	4a72      	ldr	r2, [pc, #456]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008430:	f043 0301 	orr.w	r3, r3, #1
 8008434:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008438:	f7fb fec0 	bl	80041bc <HAL_GetTick>
 800843c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800843e:	e008      	b.n	8008452 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008440:	f7fb febc 	bl	80041bc <HAL_GetTick>
 8008444:	4602      	mov	r2, r0
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	1ad3      	subs	r3, r2, r3
 800844a:	2b02      	cmp	r3, #2
 800844c:	d901      	bls.n	8008452 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800844e:	2303      	movs	r3, #3
 8008450:	e122      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008452:	4b69      	ldr	r3, [pc, #420]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008454:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008458:	f003 0302 	and.w	r3, r3, #2
 800845c:	2b00      	cmp	r3, #0
 800845e:	d0ef      	beq.n	8008440 <HAL_RCC_OscConfig+0x5cc>
 8008460:	e01b      	b.n	800849a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008462:	4b65      	ldr	r3, [pc, #404]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008464:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008468:	4a63      	ldr	r2, [pc, #396]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 800846a:	f023 0301 	bic.w	r3, r3, #1
 800846e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008472:	f7fb fea3 	bl	80041bc <HAL_GetTick>
 8008476:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008478:	e008      	b.n	800848c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800847a:	f7fb fe9f 	bl	80041bc <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	2b02      	cmp	r3, #2
 8008486:	d901      	bls.n	800848c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e105      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800848c:	4b5a      	ldr	r3, [pc, #360]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 800848e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008492:	f003 0302 	and.w	r3, r3, #2
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1ef      	bne.n	800847a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f000 80f9 	beq.w	8008696 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a8:	2b02      	cmp	r3, #2
 80084aa:	f040 80cf 	bne.w	800864c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80084ae:	4b52      	ldr	r3, [pc, #328]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80084b0:	68db      	ldr	r3, [r3, #12]
 80084b2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	f003 0203 	and.w	r2, r3, #3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084be:	429a      	cmp	r2, r3
 80084c0:	d12c      	bne.n	800851c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084cc:	3b01      	subs	r3, #1
 80084ce:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d123      	bne.n	800851c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084de:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d11b      	bne.n	800851c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ee:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d113      	bne.n	800851c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fe:	085b      	lsrs	r3, r3, #1
 8008500:	3b01      	subs	r3, #1
 8008502:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008504:	429a      	cmp	r2, r3
 8008506:	d109      	bne.n	800851c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008512:	085b      	lsrs	r3, r3, #1
 8008514:	3b01      	subs	r3, #1
 8008516:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008518:	429a      	cmp	r2, r3
 800851a:	d071      	beq.n	8008600 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	2b0c      	cmp	r3, #12
 8008520:	d068      	beq.n	80085f4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008522:	4b35      	ldr	r3, [pc, #212]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d105      	bne.n	800853a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800852e:	4b32      	ldr	r3, [pc, #200]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	e0ac      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800853e:	4b2e      	ldr	r3, [pc, #184]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a2d      	ldr	r2, [pc, #180]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008544:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008548:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800854a:	f7fb fe37 	bl	80041bc <HAL_GetTick>
 800854e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008550:	e008      	b.n	8008564 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008552:	f7fb fe33 	bl	80041bc <HAL_GetTick>
 8008556:	4602      	mov	r2, r0
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	1ad3      	subs	r3, r2, r3
 800855c:	2b02      	cmp	r3, #2
 800855e:	d901      	bls.n	8008564 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8008560:	2303      	movs	r3, #3
 8008562:	e099      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008564:	4b24      	ldr	r3, [pc, #144]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1f0      	bne.n	8008552 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008570:	4b21      	ldr	r3, [pc, #132]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 8008572:	68da      	ldr	r2, [r3, #12]
 8008574:	4b21      	ldr	r3, [pc, #132]	@ (80085fc <HAL_RCC_OscConfig+0x788>)
 8008576:	4013      	ands	r3, r2
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008580:	3a01      	subs	r2, #1
 8008582:	0112      	lsls	r2, r2, #4
 8008584:	4311      	orrs	r1, r2
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800858a:	0212      	lsls	r2, r2, #8
 800858c:	4311      	orrs	r1, r2
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008592:	0852      	lsrs	r2, r2, #1
 8008594:	3a01      	subs	r2, #1
 8008596:	0552      	lsls	r2, r2, #21
 8008598:	4311      	orrs	r1, r2
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800859e:	0852      	lsrs	r2, r2, #1
 80085a0:	3a01      	subs	r2, #1
 80085a2:	0652      	lsls	r2, r2, #25
 80085a4:	4311      	orrs	r1, r2
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80085aa:	06d2      	lsls	r2, r2, #27
 80085ac:	430a      	orrs	r2, r1
 80085ae:	4912      	ldr	r1, [pc, #72]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80085b0:	4313      	orrs	r3, r2
 80085b2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80085b4:	4b10      	ldr	r3, [pc, #64]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a0f      	ldr	r2, [pc, #60]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80085ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80085be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80085c0:	4b0d      	ldr	r3, [pc, #52]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	4a0c      	ldr	r2, [pc, #48]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80085c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80085ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80085cc:	f7fb fdf6 	bl	80041bc <HAL_GetTick>
 80085d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80085d2:	e008      	b.n	80085e6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085d4:	f7fb fdf2 	bl	80041bc <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e058      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80085e6:	4b04      	ldr	r3, [pc, #16]	@ (80085f8 <HAL_RCC_OscConfig+0x784>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d0f0      	beq.n	80085d4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80085f2:	e050      	b.n	8008696 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	e04f      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
 80085f8:	40021000 	.word	0x40021000
 80085fc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008600:	4b27      	ldr	r3, [pc, #156]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008608:	2b00      	cmp	r3, #0
 800860a:	d144      	bne.n	8008696 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800860c:	4b24      	ldr	r3, [pc, #144]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a23      	ldr	r2, [pc, #140]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 8008612:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008616:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008618:	4b21      	ldr	r3, [pc, #132]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	4a20      	ldr	r2, [pc, #128]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 800861e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008622:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008624:	f7fb fdca 	bl	80041bc <HAL_GetTick>
 8008628:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800862a:	e008      	b.n	800863e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800862c:	f7fb fdc6 	bl	80041bc <HAL_GetTick>
 8008630:	4602      	mov	r2, r0
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	1ad3      	subs	r3, r2, r3
 8008636:	2b02      	cmp	r3, #2
 8008638:	d901      	bls.n	800863e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800863a:	2303      	movs	r3, #3
 800863c:	e02c      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800863e:	4b18      	ldr	r3, [pc, #96]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008646:	2b00      	cmp	r3, #0
 8008648:	d0f0      	beq.n	800862c <HAL_RCC_OscConfig+0x7b8>
 800864a:	e024      	b.n	8008696 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800864c:	69bb      	ldr	r3, [r7, #24]
 800864e:	2b0c      	cmp	r3, #12
 8008650:	d01f      	beq.n	8008692 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008652:	4b13      	ldr	r3, [pc, #76]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a12      	ldr	r2, [pc, #72]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 8008658:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800865c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800865e:	f7fb fdad 	bl	80041bc <HAL_GetTick>
 8008662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008664:	e008      	b.n	8008678 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008666:	f7fb fda9 	bl	80041bc <HAL_GetTick>
 800866a:	4602      	mov	r2, r0
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	2b02      	cmp	r3, #2
 8008672:	d901      	bls.n	8008678 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8008674:	2303      	movs	r3, #3
 8008676:	e00f      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008678:	4b09      	ldr	r3, [pc, #36]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1f0      	bne.n	8008666 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008684:	4b06      	ldr	r3, [pc, #24]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 8008686:	68da      	ldr	r2, [r3, #12]
 8008688:	4905      	ldr	r1, [pc, #20]	@ (80086a0 <HAL_RCC_OscConfig+0x82c>)
 800868a:	4b06      	ldr	r3, [pc, #24]	@ (80086a4 <HAL_RCC_OscConfig+0x830>)
 800868c:	4013      	ands	r3, r2
 800868e:	60cb      	str	r3, [r1, #12]
 8008690:	e001      	b.n	8008696 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e000      	b.n	8008698 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8008696:	2300      	movs	r3, #0
}
 8008698:	4618      	mov	r0, r3
 800869a:	3720      	adds	r7, #32
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	40021000 	.word	0x40021000
 80086a4:	feeefffc 	.word	0xfeeefffc

080086a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b084      	sub	sp, #16
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d101      	bne.n	80086bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e0e7      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80086bc:	4b75      	ldr	r3, [pc, #468]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f003 0307 	and.w	r3, r3, #7
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d910      	bls.n	80086ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086ca:	4b72      	ldr	r3, [pc, #456]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f023 0207 	bic.w	r2, r3, #7
 80086d2:	4970      	ldr	r1, [pc, #448]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	4313      	orrs	r3, r2
 80086d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086da:	4b6e      	ldr	r3, [pc, #440]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0307 	and.w	r3, r3, #7
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	429a      	cmp	r2, r3
 80086e6:	d001      	beq.n	80086ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	e0cf      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f003 0302 	and.w	r3, r3, #2
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d010      	beq.n	800871a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	689a      	ldr	r2, [r3, #8]
 80086fc:	4b66      	ldr	r3, [pc, #408]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008704:	429a      	cmp	r2, r3
 8008706:	d908      	bls.n	800871a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008708:	4b63      	ldr	r3, [pc, #396]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	4960      	ldr	r1, [pc, #384]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008716:	4313      	orrs	r3, r2
 8008718:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 0301 	and.w	r3, r3, #1
 8008722:	2b00      	cmp	r3, #0
 8008724:	d04c      	beq.n	80087c0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	2b03      	cmp	r3, #3
 800872c:	d107      	bne.n	800873e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800872e:	4b5a      	ldr	r3, [pc, #360]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008736:	2b00      	cmp	r3, #0
 8008738:	d121      	bne.n	800877e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800873a:	2301      	movs	r3, #1
 800873c:	e0a6      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	2b02      	cmp	r3, #2
 8008744:	d107      	bne.n	8008756 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008746:	4b54      	ldr	r3, [pc, #336]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800874e:	2b00      	cmp	r3, #0
 8008750:	d115      	bne.n	800877e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008752:	2301      	movs	r3, #1
 8008754:	e09a      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d107      	bne.n	800876e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800875e:	4b4e      	ldr	r3, [pc, #312]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f003 0302 	and.w	r3, r3, #2
 8008766:	2b00      	cmp	r3, #0
 8008768:	d109      	bne.n	800877e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800876a:	2301      	movs	r3, #1
 800876c:	e08e      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800876e:	4b4a      	ldr	r3, [pc, #296]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008776:	2b00      	cmp	r3, #0
 8008778:	d101      	bne.n	800877e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	e086      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800877e:	4b46      	ldr	r3, [pc, #280]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	f023 0203 	bic.w	r2, r3, #3
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	4943      	ldr	r1, [pc, #268]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 800878c:	4313      	orrs	r3, r2
 800878e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008790:	f7fb fd14 	bl	80041bc <HAL_GetTick>
 8008794:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008796:	e00a      	b.n	80087ae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008798:	f7fb fd10 	bl	80041bc <HAL_GetTick>
 800879c:	4602      	mov	r2, r0
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	1ad3      	subs	r3, r2, r3
 80087a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d901      	bls.n	80087ae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80087aa:	2303      	movs	r3, #3
 80087ac:	e06e      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80087ae:	4b3a      	ldr	r3, [pc, #232]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	f003 020c 	and.w	r2, r3, #12
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	429a      	cmp	r2, r3
 80087be:	d1eb      	bne.n	8008798 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 0302 	and.w	r3, r3, #2
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d010      	beq.n	80087ee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	689a      	ldr	r2, [r3, #8]
 80087d0:	4b31      	ldr	r3, [pc, #196]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 80087d2:	689b      	ldr	r3, [r3, #8]
 80087d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80087d8:	429a      	cmp	r2, r3
 80087da:	d208      	bcs.n	80087ee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087dc:	4b2e      	ldr	r3, [pc, #184]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	492b      	ldr	r1, [pc, #172]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 80087ea:	4313      	orrs	r3, r2
 80087ec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80087ee:	4b29      	ldr	r3, [pc, #164]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f003 0307 	and.w	r3, r3, #7
 80087f6:	683a      	ldr	r2, [r7, #0]
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d210      	bcs.n	800881e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087fc:	4b25      	ldr	r3, [pc, #148]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f023 0207 	bic.w	r2, r3, #7
 8008804:	4923      	ldr	r1, [pc, #140]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	4313      	orrs	r3, r2
 800880a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800880c:	4b21      	ldr	r3, [pc, #132]	@ (8008894 <HAL_RCC_ClockConfig+0x1ec>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f003 0307 	and.w	r3, r3, #7
 8008814:	683a      	ldr	r2, [r7, #0]
 8008816:	429a      	cmp	r2, r3
 8008818:	d001      	beq.n	800881e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e036      	b.n	800888c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f003 0304 	and.w	r3, r3, #4
 8008826:	2b00      	cmp	r3, #0
 8008828:	d008      	beq.n	800883c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800882a:	4b1b      	ldr	r3, [pc, #108]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	4918      	ldr	r1, [pc, #96]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008838:	4313      	orrs	r3, r2
 800883a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f003 0308 	and.w	r3, r3, #8
 8008844:	2b00      	cmp	r3, #0
 8008846:	d009      	beq.n	800885c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008848:	4b13      	ldr	r3, [pc, #76]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	00db      	lsls	r3, r3, #3
 8008856:	4910      	ldr	r1, [pc, #64]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008858:	4313      	orrs	r3, r2
 800885a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800885c:	f000 f824 	bl	80088a8 <HAL_RCC_GetSysClockFreq>
 8008860:	4602      	mov	r2, r0
 8008862:	4b0d      	ldr	r3, [pc, #52]	@ (8008898 <HAL_RCC_ClockConfig+0x1f0>)
 8008864:	689b      	ldr	r3, [r3, #8]
 8008866:	091b      	lsrs	r3, r3, #4
 8008868:	f003 030f 	and.w	r3, r3, #15
 800886c:	490b      	ldr	r1, [pc, #44]	@ (800889c <HAL_RCC_ClockConfig+0x1f4>)
 800886e:	5ccb      	ldrb	r3, [r1, r3]
 8008870:	f003 031f 	and.w	r3, r3, #31
 8008874:	fa22 f303 	lsr.w	r3, r2, r3
 8008878:	4a09      	ldr	r2, [pc, #36]	@ (80088a0 <HAL_RCC_ClockConfig+0x1f8>)
 800887a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800887c:	4b09      	ldr	r3, [pc, #36]	@ (80088a4 <HAL_RCC_ClockConfig+0x1fc>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4618      	mov	r0, r3
 8008882:	f7fa fabf 	bl	8002e04 <HAL_InitTick>
 8008886:	4603      	mov	r3, r0
 8008888:	72fb      	strb	r3, [r7, #11]

  return status;
 800888a:	7afb      	ldrb	r3, [r7, #11]
}
 800888c:	4618      	mov	r0, r3
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}
 8008894:	40022000 	.word	0x40022000
 8008898:	40021000 	.word	0x40021000
 800889c:	0800f104 	.word	0x0800f104
 80088a0:	20000028 	.word	0x20000028
 80088a4:	2000002c 	.word	0x2000002c

080088a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b089      	sub	sp, #36	@ 0x24
 80088ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80088ae:	2300      	movs	r3, #0
 80088b0:	61fb      	str	r3, [r7, #28]
 80088b2:	2300      	movs	r3, #0
 80088b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088b6:	4b3e      	ldr	r3, [pc, #248]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	f003 030c 	and.w	r3, r3, #12
 80088be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088c0:	4b3b      	ldr	r3, [pc, #236]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80088c2:	68db      	ldr	r3, [r3, #12]
 80088c4:	f003 0303 	and.w	r3, r3, #3
 80088c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d005      	beq.n	80088dc <HAL_RCC_GetSysClockFreq+0x34>
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	2b0c      	cmp	r3, #12
 80088d4:	d121      	bne.n	800891a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d11e      	bne.n	800891a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80088dc:	4b34      	ldr	r3, [pc, #208]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 0308 	and.w	r3, r3, #8
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d107      	bne.n	80088f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80088e8:	4b31      	ldr	r3, [pc, #196]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80088ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088ee:	0a1b      	lsrs	r3, r3, #8
 80088f0:	f003 030f 	and.w	r3, r3, #15
 80088f4:	61fb      	str	r3, [r7, #28]
 80088f6:	e005      	b.n	8008904 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80088f8:	4b2d      	ldr	r3, [pc, #180]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	091b      	lsrs	r3, r3, #4
 80088fe:	f003 030f 	and.w	r3, r3, #15
 8008902:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008904:	4a2b      	ldr	r2, [pc, #172]	@ (80089b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800890c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d10d      	bne.n	8008930 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008914:	69fb      	ldr	r3, [r7, #28]
 8008916:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008918:	e00a      	b.n	8008930 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	2b04      	cmp	r3, #4
 800891e:	d102      	bne.n	8008926 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008920:	4b25      	ldr	r3, [pc, #148]	@ (80089b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8008922:	61bb      	str	r3, [r7, #24]
 8008924:	e004      	b.n	8008930 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	2b08      	cmp	r3, #8
 800892a:	d101      	bne.n	8008930 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800892c:	4b23      	ldr	r3, [pc, #140]	@ (80089bc <HAL_RCC_GetSysClockFreq+0x114>)
 800892e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	2b0c      	cmp	r3, #12
 8008934:	d134      	bne.n	80089a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008936:	4b1e      	ldr	r3, [pc, #120]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8008938:	68db      	ldr	r3, [r3, #12]
 800893a:	f003 0303 	and.w	r3, r3, #3
 800893e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	2b02      	cmp	r3, #2
 8008944:	d003      	beq.n	800894e <HAL_RCC_GetSysClockFreq+0xa6>
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	2b03      	cmp	r3, #3
 800894a:	d003      	beq.n	8008954 <HAL_RCC_GetSysClockFreq+0xac>
 800894c:	e005      	b.n	800895a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800894e:	4b1a      	ldr	r3, [pc, #104]	@ (80089b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8008950:	617b      	str	r3, [r7, #20]
      break;
 8008952:	e005      	b.n	8008960 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008954:	4b19      	ldr	r3, [pc, #100]	@ (80089bc <HAL_RCC_GetSysClockFreq+0x114>)
 8008956:	617b      	str	r3, [r7, #20]
      break;
 8008958:	e002      	b.n	8008960 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	617b      	str	r3, [r7, #20]
      break;
 800895e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008960:	4b13      	ldr	r3, [pc, #76]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	091b      	lsrs	r3, r3, #4
 8008966:	f003 0307 	and.w	r3, r3, #7
 800896a:	3301      	adds	r3, #1
 800896c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800896e:	4b10      	ldr	r3, [pc, #64]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	0a1b      	lsrs	r3, r3, #8
 8008974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008978:	697a      	ldr	r2, [r7, #20]
 800897a:	fb03 f202 	mul.w	r2, r3, r2
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	fbb2 f3f3 	udiv	r3, r2, r3
 8008984:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008986:	4b0a      	ldr	r3, [pc, #40]	@ (80089b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8008988:	68db      	ldr	r3, [r3, #12]
 800898a:	0e5b      	lsrs	r3, r3, #25
 800898c:	f003 0303 	and.w	r3, r3, #3
 8008990:	3301      	adds	r3, #1
 8008992:	005b      	lsls	r3, r3, #1
 8008994:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008996:	697a      	ldr	r2, [r7, #20]
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	fbb2 f3f3 	udiv	r3, r2, r3
 800899e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80089a0:	69bb      	ldr	r3, [r7, #24]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3724      	adds	r7, #36	@ 0x24
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	40021000 	.word	0x40021000
 80089b4:	0800f11c 	.word	0x0800f11c
 80089b8:	00f42400 	.word	0x00f42400
 80089bc:	007a1200 	.word	0x007a1200

080089c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80089c0:	b480      	push	{r7}
 80089c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80089c4:	4b03      	ldr	r3, [pc, #12]	@ (80089d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80089c6:	681b      	ldr	r3, [r3, #0]
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	20000028 	.word	0x20000028

080089d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80089dc:	f7ff fff0 	bl	80089c0 <HAL_RCC_GetHCLKFreq>
 80089e0:	4602      	mov	r2, r0
 80089e2:	4b06      	ldr	r3, [pc, #24]	@ (80089fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	0a1b      	lsrs	r3, r3, #8
 80089e8:	f003 0307 	and.w	r3, r3, #7
 80089ec:	4904      	ldr	r1, [pc, #16]	@ (8008a00 <HAL_RCC_GetPCLK1Freq+0x28>)
 80089ee:	5ccb      	ldrb	r3, [r1, r3]
 80089f0:	f003 031f 	and.w	r3, r3, #31
 80089f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	bd80      	pop	{r7, pc}
 80089fc:	40021000 	.word	0x40021000
 8008a00:	0800f114 	.word	0x0800f114

08008a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008a08:	f7ff ffda 	bl	80089c0 <HAL_RCC_GetHCLKFreq>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	4b06      	ldr	r3, [pc, #24]	@ (8008a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	0adb      	lsrs	r3, r3, #11
 8008a14:	f003 0307 	and.w	r3, r3, #7
 8008a18:	4904      	ldr	r1, [pc, #16]	@ (8008a2c <HAL_RCC_GetPCLK2Freq+0x28>)
 8008a1a:	5ccb      	ldrb	r3, [r1, r3]
 8008a1c:	f003 031f 	and.w	r3, r3, #31
 8008a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	bd80      	pop	{r7, pc}
 8008a28:	40021000 	.word	0x40021000
 8008a2c:	0800f114 	.word	0x0800f114

08008a30 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	220f      	movs	r2, #15
 8008a3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008a40:	4b12      	ldr	r3, [pc, #72]	@ (8008a8c <HAL_RCC_GetClockConfig+0x5c>)
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	f003 0203 	and.w	r2, r3, #3
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8008a8c <HAL_RCC_GetClockConfig+0x5c>)
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008a58:	4b0c      	ldr	r3, [pc, #48]	@ (8008a8c <HAL_RCC_GetClockConfig+0x5c>)
 8008a5a:	689b      	ldr	r3, [r3, #8]
 8008a5c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008a64:	4b09      	ldr	r3, [pc, #36]	@ (8008a8c <HAL_RCC_GetClockConfig+0x5c>)
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	08db      	lsrs	r3, r3, #3
 8008a6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008a72:	4b07      	ldr	r3, [pc, #28]	@ (8008a90 <HAL_RCC_GetClockConfig+0x60>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0207 	and.w	r2, r3, #7
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	601a      	str	r2, [r3, #0]
}
 8008a7e:	bf00      	nop
 8008a80:	370c      	adds	r7, #12
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	40021000 	.word	0x40021000
 8008a90:	40022000 	.word	0x40022000

08008a94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b086      	sub	sp, #24
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8008b4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d003      	beq.n	8008ab4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008aac:	f7ff f97e 	bl	8007dac <HAL_PWREx_GetVoltageRange>
 8008ab0:	6178      	str	r0, [r7, #20]
 8008ab2:	e014      	b.n	8008ade <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008ab4:	4b25      	ldr	r3, [pc, #148]	@ (8008b4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ab6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ab8:	4a24      	ldr	r2, [pc, #144]	@ (8008b4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008aba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008abe:	6593      	str	r3, [r2, #88]	@ 0x58
 8008ac0:	4b22      	ldr	r3, [pc, #136]	@ (8008b4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ac8:	60fb      	str	r3, [r7, #12]
 8008aca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008acc:	f7ff f96e 	bl	8007dac <HAL_PWREx_GetVoltageRange>
 8008ad0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8008b4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ad6:	4a1d      	ldr	r2, [pc, #116]	@ (8008b4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ad8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008adc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ae4:	d10b      	bne.n	8008afe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2b80      	cmp	r3, #128	@ 0x80
 8008aea:	d919      	bls.n	8008b20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2ba0      	cmp	r3, #160	@ 0xa0
 8008af0:	d902      	bls.n	8008af8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008af2:	2302      	movs	r3, #2
 8008af4:	613b      	str	r3, [r7, #16]
 8008af6:	e013      	b.n	8008b20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008af8:	2301      	movs	r3, #1
 8008afa:	613b      	str	r3, [r7, #16]
 8008afc:	e010      	b.n	8008b20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2b80      	cmp	r3, #128	@ 0x80
 8008b02:	d902      	bls.n	8008b0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008b04:	2303      	movs	r3, #3
 8008b06:	613b      	str	r3, [r7, #16]
 8008b08:	e00a      	b.n	8008b20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2b80      	cmp	r3, #128	@ 0x80
 8008b0e:	d102      	bne.n	8008b16 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008b10:	2302      	movs	r3, #2
 8008b12:	613b      	str	r3, [r7, #16]
 8008b14:	e004      	b.n	8008b20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2b70      	cmp	r3, #112	@ 0x70
 8008b1a:	d101      	bne.n	8008b20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008b20:	4b0b      	ldr	r3, [pc, #44]	@ (8008b50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f023 0207 	bic.w	r2, r3, #7
 8008b28:	4909      	ldr	r1, [pc, #36]	@ (8008b50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008b30:	4b07      	ldr	r3, [pc, #28]	@ (8008b50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 0307 	and.w	r3, r3, #7
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	429a      	cmp	r2, r3
 8008b3c:	d001      	beq.n	8008b42 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e000      	b.n	8008b44 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3718      	adds	r7, #24
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	40021000 	.word	0x40021000
 8008b50:	40022000 	.word	0x40022000

08008b54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b086      	sub	sp, #24
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008b60:	2300      	movs	r3, #0
 8008b62:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d041      	beq.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008b74:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008b78:	d02a      	beq.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008b7a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008b7e:	d824      	bhi.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008b80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008b84:	d008      	beq.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008b86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008b8a:	d81e      	bhi.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00a      	beq.n	8008ba6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008b90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b94:	d010      	beq.n	8008bb8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008b96:	e018      	b.n	8008bca <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008b98:	4b86      	ldr	r3, [pc, #536]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	4a85      	ldr	r2, [pc, #532]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008b9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ba2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008ba4:	e015      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	3304      	adds	r3, #4
 8008baa:	2100      	movs	r1, #0
 8008bac:	4618      	mov	r0, r3
 8008bae:	f000 facd 	bl	800914c <RCCEx_PLLSAI1_Config>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008bb6:	e00c      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3320      	adds	r3, #32
 8008bbc:	2100      	movs	r1, #0
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f000 fbb6 	bl	8009330 <RCCEx_PLLSAI2_Config>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008bc8:	e003      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	74fb      	strb	r3, [r7, #19]
      break;
 8008bce:	e000      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8008bd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008bd2:	7cfb      	ldrb	r3, [r7, #19]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10b      	bne.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008bd8:	4b76      	ldr	r3, [pc, #472]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bde:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008be6:	4973      	ldr	r1, [pc, #460]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008be8:	4313      	orrs	r3, r2
 8008bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008bee:	e001      	b.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bf0:	7cfb      	ldrb	r3, [r7, #19]
 8008bf2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d041      	beq.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c04:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008c08:	d02a      	beq.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8008c0a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008c0e:	d824      	bhi.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008c10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c14:	d008      	beq.n	8008c28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008c16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c1a:	d81e      	bhi.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00a      	beq.n	8008c36 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8008c20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c24:	d010      	beq.n	8008c48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008c26:	e018      	b.n	8008c5a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008c28:	4b62      	ldr	r3, [pc, #392]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	4a61      	ldr	r2, [pc, #388]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008c2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c32:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008c34:	e015      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	3304      	adds	r3, #4
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f000 fa85 	bl	800914c <RCCEx_PLLSAI1_Config>
 8008c42:	4603      	mov	r3, r0
 8008c44:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008c46:	e00c      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	3320      	adds	r3, #32
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f000 fb6e 	bl	8009330 <RCCEx_PLLSAI2_Config>
 8008c54:	4603      	mov	r3, r0
 8008c56:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008c58:	e003      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	74fb      	strb	r3, [r7, #19]
      break;
 8008c5e:	e000      	b.n	8008c62 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8008c60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008c62:	7cfb      	ldrb	r3, [r7, #19]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d10b      	bne.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008c68:	4b52      	ldr	r3, [pc, #328]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c6e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c76:	494f      	ldr	r1, [pc, #316]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8008c7e:	e001      	b.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c80:	7cfb      	ldrb	r3, [r7, #19]
 8008c82:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f000 80a0 	beq.w	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c92:	2300      	movs	r3, #0
 8008c94:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008c96:	4b47      	ldr	r3, [pc, #284]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d101      	bne.n	8008ca6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	e000      	b.n	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00d      	beq.n	8008cc8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008cac:	4b41      	ldr	r3, [pc, #260]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cb0:	4a40      	ldr	r2, [pc, #256]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008cb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8008cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cc0:	60bb      	str	r3, [r7, #8]
 8008cc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008cc8:	4b3b      	ldr	r3, [pc, #236]	@ (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a3a      	ldr	r2, [pc, #232]	@ (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008cce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008cd2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008cd4:	f7fb fa72 	bl	80041bc <HAL_GetTick>
 8008cd8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008cda:	e009      	b.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008cdc:	f7fb fa6e 	bl	80041bc <HAL_GetTick>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	1ad3      	subs	r3, r2, r3
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	d902      	bls.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8008cea:	2303      	movs	r3, #3
 8008cec:	74fb      	strb	r3, [r7, #19]
        break;
 8008cee:	e005      	b.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008cf0:	4b31      	ldr	r3, [pc, #196]	@ (8008db8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d0ef      	beq.n	8008cdc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8008cfc:	7cfb      	ldrb	r3, [r7, #19]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d15c      	bne.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008d02:	4b2c      	ldr	r3, [pc, #176]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d0c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d01f      	beq.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d019      	beq.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008d20:	4b24      	ldr	r3, [pc, #144]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008d2c:	4b21      	ldr	r3, [pc, #132]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d32:	4a20      	ldr	r2, [pc, #128]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d42:	4a1c      	ldr	r2, [pc, #112]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008d4c:	4a19      	ldr	r2, [pc, #100]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	f003 0301 	and.w	r3, r3, #1
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d016      	beq.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d5e:	f7fb fa2d 	bl	80041bc <HAL_GetTick>
 8008d62:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008d64:	e00b      	b.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d66:	f7fb fa29 	bl	80041bc <HAL_GetTick>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	1ad3      	subs	r3, r2, r3
 8008d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d902      	bls.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8008d78:	2303      	movs	r3, #3
 8008d7a:	74fb      	strb	r3, [r7, #19]
            break;
 8008d7c:	e006      	b.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d84:	f003 0302 	and.w	r3, r3, #2
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d0ec      	beq.n	8008d66 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8008d8c:	7cfb      	ldrb	r3, [r7, #19]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d10c      	bne.n	8008dac <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008d92:	4b08      	ldr	r3, [pc, #32]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008da2:	4904      	ldr	r1, [pc, #16]	@ (8008db4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008da4:	4313      	orrs	r3, r2
 8008da6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008daa:	e009      	b.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008dac:	7cfb      	ldrb	r3, [r7, #19]
 8008dae:	74bb      	strb	r3, [r7, #18]
 8008db0:	e006      	b.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8008db2:	bf00      	nop
 8008db4:	40021000 	.word	0x40021000
 8008db8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dbc:	7cfb      	ldrb	r3, [r7, #19]
 8008dbe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008dc0:	7c7b      	ldrb	r3, [r7, #17]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d105      	bne.n	8008dd2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008dc6:	4ba6      	ldr	r3, [pc, #664]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008dca:	4aa5      	ldr	r2, [pc, #660]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008dcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008dd0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 0301 	and.w	r3, r3, #1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d00a      	beq.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008dde:	4ba0      	ldr	r3, [pc, #640]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008de4:	f023 0203 	bic.w	r2, r3, #3
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dec:	499c      	ldr	r1, [pc, #624]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008dee:	4313      	orrs	r3, r2
 8008df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f003 0302 	and.w	r3, r3, #2
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d00a      	beq.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008e00:	4b97      	ldr	r3, [pc, #604]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e06:	f023 020c 	bic.w	r2, r3, #12
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e0e:	4994      	ldr	r1, [pc, #592]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e10:	4313      	orrs	r3, r2
 8008e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f003 0304 	and.w	r3, r3, #4
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d00a      	beq.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008e22:	4b8f      	ldr	r3, [pc, #572]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e28:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e30:	498b      	ldr	r1, [pc, #556]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e32:	4313      	orrs	r3, r2
 8008e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f003 0308 	and.w	r3, r3, #8
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d00a      	beq.n	8008e5a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008e44:	4b86      	ldr	r3, [pc, #536]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e4a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e52:	4983      	ldr	r1, [pc, #524]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e54:	4313      	orrs	r3, r2
 8008e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f003 0310 	and.w	r3, r3, #16
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d00a      	beq.n	8008e7c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008e66:	4b7e      	ldr	r3, [pc, #504]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e74:	497a      	ldr	r1, [pc, #488]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e76:	4313      	orrs	r3, r2
 8008e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f003 0320 	and.w	r3, r3, #32
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00a      	beq.n	8008e9e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008e88:	4b75      	ldr	r3, [pc, #468]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e8e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e96:	4972      	ldr	r1, [pc, #456]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00a      	beq.n	8008ec0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008eaa:	4b6d      	ldr	r3, [pc, #436]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008eb0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008eb8:	4969      	ldr	r1, [pc, #420]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00a      	beq.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008ecc:	4b64      	ldr	r3, [pc, #400]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ed2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008eda:	4961      	ldr	r1, [pc, #388]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008edc:	4313      	orrs	r3, r2
 8008ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00a      	beq.n	8008f04 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008eee:	4b5c      	ldr	r3, [pc, #368]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ef4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008efc:	4958      	ldr	r1, [pc, #352]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008efe:	4313      	orrs	r3, r2
 8008f00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d00a      	beq.n	8008f26 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008f10:	4b53      	ldr	r3, [pc, #332]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f16:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f1e:	4950      	ldr	r1, [pc, #320]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f20:	4313      	orrs	r3, r2
 8008f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d00a      	beq.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008f32:	4b4b      	ldr	r3, [pc, #300]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f40:	4947      	ldr	r1, [pc, #284]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f42:	4313      	orrs	r3, r2
 8008f44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d00a      	beq.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008f54:	4b42      	ldr	r3, [pc, #264]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008f5a:	f023 0203 	bic.w	r2, r3, #3
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f62:	493f      	ldr	r1, [pc, #252]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f64:	4313      	orrs	r3, r2
 8008f66:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d028      	beq.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008f76:	4b3a      	ldr	r3, [pc, #232]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f7c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f84:	4936      	ldr	r1, [pc, #216]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f86:	4313      	orrs	r3, r2
 8008f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f94:	d106      	bne.n	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008f96:	4b32      	ldr	r3, [pc, #200]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f98:	68db      	ldr	r3, [r3, #12]
 8008f9a:	4a31      	ldr	r2, [pc, #196]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008f9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008fa0:	60d3      	str	r3, [r2, #12]
 8008fa2:	e011      	b.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008fa8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008fac:	d10c      	bne.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	3304      	adds	r3, #4
 8008fb2:	2101      	movs	r1, #1
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 f8c9 	bl	800914c <RCCEx_PLLSAI1_Config>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008fbe:	7cfb      	ldrb	r3, [r7, #19]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d001      	beq.n	8008fc8 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8008fc4:	7cfb      	ldrb	r3, [r7, #19]
 8008fc6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d028      	beq.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008fd4:	4b22      	ldr	r3, [pc, #136]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fda:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fe2:	491f      	ldr	r1, [pc, #124]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ff2:	d106      	bne.n	8009002 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	4a19      	ldr	r2, [pc, #100]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ffe:	60d3      	str	r3, [r2, #12]
 8009000:	e011      	b.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009006:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800900a:	d10c      	bne.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	3304      	adds	r3, #4
 8009010:	2101      	movs	r1, #1
 8009012:	4618      	mov	r0, r3
 8009014:	f000 f89a 	bl	800914c <RCCEx_PLLSAI1_Config>
 8009018:	4603      	mov	r3, r0
 800901a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800901c:	7cfb      	ldrb	r3, [r7, #19]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d001      	beq.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8009022:	7cfb      	ldrb	r3, [r7, #19]
 8009024:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800902e:	2b00      	cmp	r3, #0
 8009030:	d02a      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009032:	4b0b      	ldr	r3, [pc, #44]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009038:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009040:	4907      	ldr	r1, [pc, #28]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009042:	4313      	orrs	r3, r2
 8009044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800904c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009050:	d108      	bne.n	8009064 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009052:	4b03      	ldr	r3, [pc, #12]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	4a02      	ldr	r2, [pc, #8]	@ (8009060 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8009058:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800905c:	60d3      	str	r3, [r2, #12]
 800905e:	e013      	b.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8009060:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009068:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800906c:	d10c      	bne.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	3304      	adds	r3, #4
 8009072:	2101      	movs	r1, #1
 8009074:	4618      	mov	r0, r3
 8009076:	f000 f869 	bl	800914c <RCCEx_PLLSAI1_Config>
 800907a:	4603      	mov	r3, r0
 800907c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800907e:	7cfb      	ldrb	r3, [r7, #19]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8009084:	7cfb      	ldrb	r3, [r7, #19]
 8009086:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009090:	2b00      	cmp	r3, #0
 8009092:	d02f      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009094:	4b2c      	ldr	r3, [pc, #176]	@ (8009148 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800909a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090a2:	4929      	ldr	r1, [pc, #164]	@ (8009148 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80090a4:	4313      	orrs	r3, r2
 80090a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090b2:	d10d      	bne.n	80090d0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	3304      	adds	r3, #4
 80090b8:	2102      	movs	r1, #2
 80090ba:	4618      	mov	r0, r3
 80090bc:	f000 f846 	bl	800914c <RCCEx_PLLSAI1_Config>
 80090c0:	4603      	mov	r3, r0
 80090c2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80090c4:	7cfb      	ldrb	r3, [r7, #19]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d014      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80090ca:	7cfb      	ldrb	r3, [r7, #19]
 80090cc:	74bb      	strb	r3, [r7, #18]
 80090ce:	e011      	b.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090d8:	d10c      	bne.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	3320      	adds	r3, #32
 80090de:	2102      	movs	r1, #2
 80090e0:	4618      	mov	r0, r3
 80090e2:	f000 f925 	bl	8009330 <RCCEx_PLLSAI2_Config>
 80090e6:	4603      	mov	r3, r0
 80090e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80090ea:	7cfb      	ldrb	r3, [r7, #19]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d001      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80090f0:	7cfb      	ldrb	r3, [r7, #19]
 80090f2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00b      	beq.n	8009118 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009100:	4b11      	ldr	r3, [pc, #68]	@ (8009148 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009106:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009110:	490d      	ldr	r1, [pc, #52]	@ (8009148 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009112:	4313      	orrs	r3, r2
 8009114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009120:	2b00      	cmp	r3, #0
 8009122:	d00b      	beq.n	800913c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009124:	4b08      	ldr	r3, [pc, #32]	@ (8009148 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800912a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009134:	4904      	ldr	r1, [pc, #16]	@ (8009148 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8009136:	4313      	orrs	r3, r2
 8009138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800913c:	7cbb      	ldrb	r3, [r7, #18]
}
 800913e:	4618      	mov	r0, r3
 8009140:	3718      	adds	r7, #24
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
 8009146:	bf00      	nop
 8009148:	40021000 	.word	0x40021000

0800914c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b084      	sub	sp, #16
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009156:	2300      	movs	r3, #0
 8009158:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800915a:	4b74      	ldr	r3, [pc, #464]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	f003 0303 	and.w	r3, r3, #3
 8009162:	2b00      	cmp	r3, #0
 8009164:	d018      	beq.n	8009198 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009166:	4b71      	ldr	r3, [pc, #452]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	f003 0203 	and.w	r2, r3, #3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	429a      	cmp	r2, r3
 8009174:	d10d      	bne.n	8009192 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
       ||
 800917a:	2b00      	cmp	r3, #0
 800917c:	d009      	beq.n	8009192 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800917e:	4b6b      	ldr	r3, [pc, #428]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	091b      	lsrs	r3, r3, #4
 8009184:	f003 0307 	and.w	r3, r3, #7
 8009188:	1c5a      	adds	r2, r3, #1
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	685b      	ldr	r3, [r3, #4]
       ||
 800918e:	429a      	cmp	r2, r3
 8009190:	d047      	beq.n	8009222 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	73fb      	strb	r3, [r7, #15]
 8009196:	e044      	b.n	8009222 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2b03      	cmp	r3, #3
 800919e:	d018      	beq.n	80091d2 <RCCEx_PLLSAI1_Config+0x86>
 80091a0:	2b03      	cmp	r3, #3
 80091a2:	d825      	bhi.n	80091f0 <RCCEx_PLLSAI1_Config+0xa4>
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d002      	beq.n	80091ae <RCCEx_PLLSAI1_Config+0x62>
 80091a8:	2b02      	cmp	r3, #2
 80091aa:	d009      	beq.n	80091c0 <RCCEx_PLLSAI1_Config+0x74>
 80091ac:	e020      	b.n	80091f0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80091ae:	4b5f      	ldr	r3, [pc, #380]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f003 0302 	and.w	r3, r3, #2
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d11d      	bne.n	80091f6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80091ba:	2301      	movs	r3, #1
 80091bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80091be:	e01a      	b.n	80091f6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80091c0:	4b5a      	ldr	r3, [pc, #360]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d116      	bne.n	80091fa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80091d0:	e013      	b.n	80091fa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80091d2:	4b56      	ldr	r3, [pc, #344]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10f      	bne.n	80091fe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80091de:	4b53      	ldr	r3, [pc, #332]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d109      	bne.n	80091fe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80091ee:	e006      	b.n	80091fe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80091f0:	2301      	movs	r3, #1
 80091f2:	73fb      	strb	r3, [r7, #15]
      break;
 80091f4:	e004      	b.n	8009200 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80091f6:	bf00      	nop
 80091f8:	e002      	b.n	8009200 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80091fa:	bf00      	nop
 80091fc:	e000      	b.n	8009200 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80091fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8009200:	7bfb      	ldrb	r3, [r7, #15]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d10d      	bne.n	8009222 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8009206:	4b49      	ldr	r3, [pc, #292]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6819      	ldr	r1, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	3b01      	subs	r3, #1
 8009218:	011b      	lsls	r3, r3, #4
 800921a:	430b      	orrs	r3, r1
 800921c:	4943      	ldr	r1, [pc, #268]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 800921e:	4313      	orrs	r3, r2
 8009220:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009222:	7bfb      	ldrb	r3, [r7, #15]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d17c      	bne.n	8009322 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8009228:	4b40      	ldr	r3, [pc, #256]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a3f      	ldr	r2, [pc, #252]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 800922e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009232:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009234:	f7fa ffc2 	bl	80041bc <HAL_GetTick>
 8009238:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800923a:	e009      	b.n	8009250 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800923c:	f7fa ffbe 	bl	80041bc <HAL_GetTick>
 8009240:	4602      	mov	r2, r0
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	1ad3      	subs	r3, r2, r3
 8009246:	2b02      	cmp	r3, #2
 8009248:	d902      	bls.n	8009250 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800924a:	2303      	movs	r3, #3
 800924c:	73fb      	strb	r3, [r7, #15]
        break;
 800924e:	e005      	b.n	800925c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009250:	4b36      	ldr	r3, [pc, #216]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d1ef      	bne.n	800923c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800925c:	7bfb      	ldrb	r3, [r7, #15]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d15f      	bne.n	8009322 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d110      	bne.n	800928a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009268:	4b30      	ldr	r3, [pc, #192]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 800926a:	691b      	ldr	r3, [r3, #16]
 800926c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8009270:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	6892      	ldr	r2, [r2, #8]
 8009278:	0211      	lsls	r1, r2, #8
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	68d2      	ldr	r2, [r2, #12]
 800927e:	06d2      	lsls	r2, r2, #27
 8009280:	430a      	orrs	r2, r1
 8009282:	492a      	ldr	r1, [pc, #168]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009284:	4313      	orrs	r3, r2
 8009286:	610b      	str	r3, [r1, #16]
 8009288:	e027      	b.n	80092da <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d112      	bne.n	80092b6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009290:	4b26      	ldr	r3, [pc, #152]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009292:	691b      	ldr	r3, [r3, #16]
 8009294:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8009298:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800929c:	687a      	ldr	r2, [r7, #4]
 800929e:	6892      	ldr	r2, [r2, #8]
 80092a0:	0211      	lsls	r1, r2, #8
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	6912      	ldr	r2, [r2, #16]
 80092a6:	0852      	lsrs	r2, r2, #1
 80092a8:	3a01      	subs	r2, #1
 80092aa:	0552      	lsls	r2, r2, #21
 80092ac:	430a      	orrs	r2, r1
 80092ae:	491f      	ldr	r1, [pc, #124]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80092b0:	4313      	orrs	r3, r2
 80092b2:	610b      	str	r3, [r1, #16]
 80092b4:	e011      	b.n	80092da <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80092b6:	4b1d      	ldr	r3, [pc, #116]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80092be:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	6892      	ldr	r2, [r2, #8]
 80092c6:	0211      	lsls	r1, r2, #8
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	6952      	ldr	r2, [r2, #20]
 80092cc:	0852      	lsrs	r2, r2, #1
 80092ce:	3a01      	subs	r2, #1
 80092d0:	0652      	lsls	r2, r2, #25
 80092d2:	430a      	orrs	r2, r1
 80092d4:	4915      	ldr	r1, [pc, #84]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80092d6:	4313      	orrs	r3, r2
 80092d8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80092da:	4b14      	ldr	r3, [pc, #80]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a13      	ldr	r2, [pc, #76]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 80092e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80092e4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092e6:	f7fa ff69 	bl	80041bc <HAL_GetTick>
 80092ea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80092ec:	e009      	b.n	8009302 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80092ee:	f7fa ff65 	bl	80041bc <HAL_GetTick>
 80092f2:	4602      	mov	r2, r0
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	1ad3      	subs	r3, r2, r3
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d902      	bls.n	8009302 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80092fc:	2303      	movs	r3, #3
 80092fe:	73fb      	strb	r3, [r7, #15]
          break;
 8009300:	e005      	b.n	800930e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009302:	4b0a      	ldr	r3, [pc, #40]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800930a:	2b00      	cmp	r3, #0
 800930c:	d0ef      	beq.n	80092ee <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800930e:	7bfb      	ldrb	r3, [r7, #15]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d106      	bne.n	8009322 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8009314:	4b05      	ldr	r3, [pc, #20]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 8009316:	691a      	ldr	r2, [r3, #16]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	4903      	ldr	r1, [pc, #12]	@ (800932c <RCCEx_PLLSAI1_Config+0x1e0>)
 800931e:	4313      	orrs	r3, r2
 8009320:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009322:	7bfb      	ldrb	r3, [r7, #15]
}
 8009324:	4618      	mov	r0, r3
 8009326:	3710      	adds	r7, #16
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}
 800932c:	40021000 	.word	0x40021000

08009330 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800933a:	2300      	movs	r3, #0
 800933c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800933e:	4b69      	ldr	r3, [pc, #420]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	f003 0303 	and.w	r3, r3, #3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d018      	beq.n	800937c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800934a:	4b66      	ldr	r3, [pc, #408]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800934c:	68db      	ldr	r3, [r3, #12]
 800934e:	f003 0203 	and.w	r2, r3, #3
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	429a      	cmp	r2, r3
 8009358:	d10d      	bne.n	8009376 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
       ||
 800935e:	2b00      	cmp	r3, #0
 8009360:	d009      	beq.n	8009376 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8009362:	4b60      	ldr	r3, [pc, #384]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	091b      	lsrs	r3, r3, #4
 8009368:	f003 0307 	and.w	r3, r3, #7
 800936c:	1c5a      	adds	r2, r3, #1
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	685b      	ldr	r3, [r3, #4]
       ||
 8009372:	429a      	cmp	r2, r3
 8009374:	d047      	beq.n	8009406 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	73fb      	strb	r3, [r7, #15]
 800937a:	e044      	b.n	8009406 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b03      	cmp	r3, #3
 8009382:	d018      	beq.n	80093b6 <RCCEx_PLLSAI2_Config+0x86>
 8009384:	2b03      	cmp	r3, #3
 8009386:	d825      	bhi.n	80093d4 <RCCEx_PLLSAI2_Config+0xa4>
 8009388:	2b01      	cmp	r3, #1
 800938a:	d002      	beq.n	8009392 <RCCEx_PLLSAI2_Config+0x62>
 800938c:	2b02      	cmp	r3, #2
 800938e:	d009      	beq.n	80093a4 <RCCEx_PLLSAI2_Config+0x74>
 8009390:	e020      	b.n	80093d4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8009392:	4b54      	ldr	r3, [pc, #336]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0302 	and.w	r3, r3, #2
 800939a:	2b00      	cmp	r3, #0
 800939c:	d11d      	bne.n	80093da <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80093a2:	e01a      	b.n	80093da <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80093a4:	4b4f      	ldr	r3, [pc, #316]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d116      	bne.n	80093de <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80093b0:	2301      	movs	r3, #1
 80093b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80093b4:	e013      	b.n	80093de <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80093b6:	4b4b      	ldr	r3, [pc, #300]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d10f      	bne.n	80093e2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80093c2:	4b48      	ldr	r3, [pc, #288]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d109      	bne.n	80093e2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80093d2:	e006      	b.n	80093e2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80093d4:	2301      	movs	r3, #1
 80093d6:	73fb      	strb	r3, [r7, #15]
      break;
 80093d8:	e004      	b.n	80093e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80093da:	bf00      	nop
 80093dc:	e002      	b.n	80093e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80093de:	bf00      	nop
 80093e0:	e000      	b.n	80093e4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80093e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80093e4:	7bfb      	ldrb	r3, [r7, #15]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d10d      	bne.n	8009406 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80093ea:	4b3e      	ldr	r3, [pc, #248]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80093ec:	68db      	ldr	r3, [r3, #12]
 80093ee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6819      	ldr	r1, [r3, #0]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	3b01      	subs	r3, #1
 80093fc:	011b      	lsls	r3, r3, #4
 80093fe:	430b      	orrs	r3, r1
 8009400:	4938      	ldr	r1, [pc, #224]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009402:	4313      	orrs	r3, r2
 8009404:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009406:	7bfb      	ldrb	r3, [r7, #15]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d166      	bne.n	80094da <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800940c:	4b35      	ldr	r3, [pc, #212]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a34      	ldr	r2, [pc, #208]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009416:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009418:	f7fa fed0 	bl	80041bc <HAL_GetTick>
 800941c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800941e:	e009      	b.n	8009434 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009420:	f7fa fecc 	bl	80041bc <HAL_GetTick>
 8009424:	4602      	mov	r2, r0
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	1ad3      	subs	r3, r2, r3
 800942a:	2b02      	cmp	r3, #2
 800942c:	d902      	bls.n	8009434 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800942e:	2303      	movs	r3, #3
 8009430:	73fb      	strb	r3, [r7, #15]
        break;
 8009432:	e005      	b.n	8009440 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009434:	4b2b      	ldr	r3, [pc, #172]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1ef      	bne.n	8009420 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009440:	7bfb      	ldrb	r3, [r7, #15]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d149      	bne.n	80094da <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d110      	bne.n	800946e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800944c:	4b25      	ldr	r3, [pc, #148]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800944e:	695b      	ldr	r3, [r3, #20]
 8009450:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8009454:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	6892      	ldr	r2, [r2, #8]
 800945c:	0211      	lsls	r1, r2, #8
 800945e:	687a      	ldr	r2, [r7, #4]
 8009460:	68d2      	ldr	r2, [r2, #12]
 8009462:	06d2      	lsls	r2, r2, #27
 8009464:	430a      	orrs	r2, r1
 8009466:	491f      	ldr	r1, [pc, #124]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009468:	4313      	orrs	r3, r2
 800946a:	614b      	str	r3, [r1, #20]
 800946c:	e011      	b.n	8009492 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800946e:	4b1d      	ldr	r3, [pc, #116]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009470:	695b      	ldr	r3, [r3, #20]
 8009472:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8009476:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800947a:	687a      	ldr	r2, [r7, #4]
 800947c:	6892      	ldr	r2, [r2, #8]
 800947e:	0211      	lsls	r1, r2, #8
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	6912      	ldr	r2, [r2, #16]
 8009484:	0852      	lsrs	r2, r2, #1
 8009486:	3a01      	subs	r2, #1
 8009488:	0652      	lsls	r2, r2, #25
 800948a:	430a      	orrs	r2, r1
 800948c:	4915      	ldr	r1, [pc, #84]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800948e:	4313      	orrs	r3, r2
 8009490:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8009492:	4b14      	ldr	r3, [pc, #80]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a13      	ldr	r2, [pc, #76]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8009498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800949c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800949e:	f7fa fe8d 	bl	80041bc <HAL_GetTick>
 80094a2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80094a4:	e009      	b.n	80094ba <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80094a6:	f7fa fe89 	bl	80041bc <HAL_GetTick>
 80094aa:	4602      	mov	r2, r0
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d902      	bls.n	80094ba <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80094b4:	2303      	movs	r3, #3
 80094b6:	73fb      	strb	r3, [r7, #15]
          break;
 80094b8:	e005      	b.n	80094c6 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80094ba:	4b0a      	ldr	r3, [pc, #40]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d0ef      	beq.n	80094a6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80094c6:	7bfb      	ldrb	r3, [r7, #15]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d106      	bne.n	80094da <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80094cc:	4b05      	ldr	r3, [pc, #20]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80094ce:	695a      	ldr	r2, [r3, #20]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	695b      	ldr	r3, [r3, #20]
 80094d4:	4903      	ldr	r1, [pc, #12]	@ (80094e4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80094d6:	4313      	orrs	r3, r2
 80094d8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80094da:	7bfb      	ldrb	r3, [r7, #15]
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3710      	adds	r7, #16
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}
 80094e4:	40021000 	.word	0x40021000

080094e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d101      	bne.n	80094fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	e095      	b.n	8009626 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d108      	bne.n	8009514 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800950a:	d009      	beq.n	8009520 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	61da      	str	r2, [r3, #28]
 8009512:	e005      	b.n	8009520 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2200      	movs	r2, #0
 8009524:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800952c:	b2db      	uxtb	r3, r3
 800952e:	2b00      	cmp	r3, #0
 8009530:	d106      	bne.n	8009540 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f7f9 fb46 	bl	8002bcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2202      	movs	r2, #2
 8009544:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009556:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009560:	d902      	bls.n	8009568 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009562:	2300      	movs	r3, #0
 8009564:	60fb      	str	r3, [r7, #12]
 8009566:	e002      	b.n	800956e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009568:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800956c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009576:	d007      	beq.n	8009588 <HAL_SPI_Init+0xa0>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009580:	d002      	beq.n	8009588 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2200      	movs	r2, #0
 8009586:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009598:	431a      	orrs	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	f003 0302 	and.w	r3, r3, #2
 80095a2:	431a      	orrs	r2, r3
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	695b      	ldr	r3, [r3, #20]
 80095a8:	f003 0301 	and.w	r3, r3, #1
 80095ac:	431a      	orrs	r2, r3
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	699b      	ldr	r3, [r3, #24]
 80095b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80095b6:	431a      	orrs	r2, r3
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	69db      	ldr	r3, [r3, #28]
 80095bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80095c0:	431a      	orrs	r2, r3
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6a1b      	ldr	r3, [r3, #32]
 80095c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095ca:	ea42 0103 	orr.w	r1, r2, r3
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	430a      	orrs	r2, r1
 80095dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	699b      	ldr	r3, [r3, #24]
 80095e2:	0c1b      	lsrs	r3, r3, #16
 80095e4:	f003 0204 	and.w	r2, r3, #4
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095ec:	f003 0310 	and.w	r3, r3, #16
 80095f0:	431a      	orrs	r2, r3
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095f6:	f003 0308 	and.w	r3, r3, #8
 80095fa:	431a      	orrs	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009604:	ea42 0103 	orr.w	r1, r2, r3
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	430a      	orrs	r2, r1
 8009614:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2201      	movs	r2, #1
 8009620:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	3710      	adds	r7, #16
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b082      	sub	sp, #8
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800963c:	2301      	movs	r3, #1
 800963e:	e049      	b.n	80096d4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009646:	b2db      	uxtb	r3, r3
 8009648:	2b00      	cmp	r3, #0
 800964a:	d106      	bne.n	800965a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2200      	movs	r2, #0
 8009650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f7f9 fb49 	bl	8002cec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2202      	movs	r2, #2
 800965e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	3304      	adds	r3, #4
 800966a:	4619      	mov	r1, r3
 800966c:	4610      	mov	r0, r2
 800966e:	f000 fa9d 	bl	8009bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2201      	movs	r2, #1
 80096ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2201      	movs	r2, #1
 80096be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2201      	movs	r2, #1
 80096c6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2201      	movs	r2, #1
 80096ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80096dc:	b480      	push	{r7}
 80096de:	b085      	sub	sp, #20
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d001      	beq.n	80096f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e04f      	b.n	8009794 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2202      	movs	r2, #2
 80096f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	68da      	ldr	r2, [r3, #12]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f042 0201 	orr.w	r2, r2, #1
 800970a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a23      	ldr	r2, [pc, #140]	@ (80097a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d01d      	beq.n	8009752 <HAL_TIM_Base_Start_IT+0x76>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800971e:	d018      	beq.n	8009752 <HAL_TIM_Base_Start_IT+0x76>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a1f      	ldr	r2, [pc, #124]	@ (80097a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d013      	beq.n	8009752 <HAL_TIM_Base_Start_IT+0x76>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a1e      	ldr	r2, [pc, #120]	@ (80097a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d00e      	beq.n	8009752 <HAL_TIM_Base_Start_IT+0x76>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a1c      	ldr	r2, [pc, #112]	@ (80097ac <HAL_TIM_Base_Start_IT+0xd0>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d009      	beq.n	8009752 <HAL_TIM_Base_Start_IT+0x76>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a1b      	ldr	r2, [pc, #108]	@ (80097b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d004      	beq.n	8009752 <HAL_TIM_Base_Start_IT+0x76>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4a19      	ldr	r2, [pc, #100]	@ (80097b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d115      	bne.n	800977e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	689a      	ldr	r2, [r3, #8]
 8009758:	4b17      	ldr	r3, [pc, #92]	@ (80097b8 <HAL_TIM_Base_Start_IT+0xdc>)
 800975a:	4013      	ands	r3, r2
 800975c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2b06      	cmp	r3, #6
 8009762:	d015      	beq.n	8009790 <HAL_TIM_Base_Start_IT+0xb4>
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800976a:	d011      	beq.n	8009790 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f042 0201 	orr.w	r2, r2, #1
 800977a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800977c:	e008      	b.n	8009790 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f042 0201 	orr.w	r2, r2, #1
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	e000      	b.n	8009792 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009790:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3714      	adds	r7, #20
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr
 80097a0:	40012c00 	.word	0x40012c00
 80097a4:	40000400 	.word	0x40000400
 80097a8:	40000800 	.word	0x40000800
 80097ac:	40000c00 	.word	0x40000c00
 80097b0:	40013400 	.word	0x40013400
 80097b4:	40014000 	.word	0x40014000
 80097b8:	00010007 	.word	0x00010007

080097bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b084      	sub	sp, #16
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	691b      	ldr	r3, [r3, #16]
 80097d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	f003 0302 	and.w	r3, r3, #2
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d020      	beq.n	8009820 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f003 0302 	and.w	r3, r3, #2
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d01b      	beq.n	8009820 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f06f 0202 	mvn.w	r2, #2
 80097f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2201      	movs	r2, #1
 80097f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	699b      	ldr	r3, [r3, #24]
 80097fe:	f003 0303 	and.w	r3, r3, #3
 8009802:	2b00      	cmp	r3, #0
 8009804:	d003      	beq.n	800980e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 f9b2 	bl	8009b70 <HAL_TIM_IC_CaptureCallback>
 800980c:	e005      	b.n	800981a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 f9a4 	bl	8009b5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 f9b5 	bl	8009b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	f003 0304 	and.w	r3, r3, #4
 8009826:	2b00      	cmp	r3, #0
 8009828:	d020      	beq.n	800986c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f003 0304 	and.w	r3, r3, #4
 8009830:	2b00      	cmp	r3, #0
 8009832:	d01b      	beq.n	800986c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f06f 0204 	mvn.w	r2, #4
 800983c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2202      	movs	r2, #2
 8009842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	699b      	ldr	r3, [r3, #24]
 800984a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800984e:	2b00      	cmp	r3, #0
 8009850:	d003      	beq.n	800985a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 f98c 	bl	8009b70 <HAL_TIM_IC_CaptureCallback>
 8009858:	e005      	b.n	8009866 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 f97e 	bl	8009b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f000 f98f 	bl	8009b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	f003 0308 	and.w	r3, r3, #8
 8009872:	2b00      	cmp	r3, #0
 8009874:	d020      	beq.n	80098b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f003 0308 	and.w	r3, r3, #8
 800987c:	2b00      	cmp	r3, #0
 800987e:	d01b      	beq.n	80098b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f06f 0208 	mvn.w	r2, #8
 8009888:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2204      	movs	r2, #4
 800988e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	69db      	ldr	r3, [r3, #28]
 8009896:	f003 0303 	and.w	r3, r3, #3
 800989a:	2b00      	cmp	r3, #0
 800989c:	d003      	beq.n	80098a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 f966 	bl	8009b70 <HAL_TIM_IC_CaptureCallback>
 80098a4:	e005      	b.n	80098b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f958 	bl	8009b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 f969 	bl	8009b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2200      	movs	r2, #0
 80098b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	f003 0310 	and.w	r3, r3, #16
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d020      	beq.n	8009904 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f003 0310 	and.w	r3, r3, #16
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d01b      	beq.n	8009904 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f06f 0210 	mvn.w	r2, #16
 80098d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2208      	movs	r2, #8
 80098da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	69db      	ldr	r3, [r3, #28]
 80098e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d003      	beq.n	80098f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 f940 	bl	8009b70 <HAL_TIM_IC_CaptureCallback>
 80098f0:	e005      	b.n	80098fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 f932 	bl	8009b5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 f943 	bl	8009b84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2200      	movs	r2, #0
 8009902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	f003 0301 	and.w	r3, r3, #1
 800990a:	2b00      	cmp	r3, #0
 800990c:	d00c      	beq.n	8009928 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f003 0301 	and.w	r3, r3, #1
 8009914:	2b00      	cmp	r3, #0
 8009916:	d007      	beq.n	8009928 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f06f 0201 	mvn.w	r2, #1
 8009920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f7f8 ff6a 	bl	80027fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009928:	68bb      	ldr	r3, [r7, #8]
 800992a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800992e:	2b00      	cmp	r3, #0
 8009930:	d104      	bne.n	800993c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00c      	beq.n	8009956 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009942:	2b00      	cmp	r3, #0
 8009944:	d007      	beq.n	8009956 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800994e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 fafd 	bl	8009f50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00c      	beq.n	800997a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009966:	2b00      	cmp	r3, #0
 8009968:	d007      	beq.n	800997a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 faf5 	bl	8009f64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00c      	beq.n	800999e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800998a:	2b00      	cmp	r3, #0
 800998c:	d007      	beq.n	800999e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009996:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f000 f8fd 	bl	8009b98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	f003 0320 	and.w	r3, r3, #32
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d00c      	beq.n	80099c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f003 0320 	and.w	r3, r3, #32
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d007      	beq.n	80099c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f06f 0220 	mvn.w	r2, #32
 80099ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 fabd 	bl	8009f3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80099c2:	bf00      	nop
 80099c4:	3710      	adds	r7, #16
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}

080099ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80099ca:	b580      	push	{r7, lr}
 80099cc:	b084      	sub	sp, #16
 80099ce:	af00      	add	r7, sp, #0
 80099d0:	6078      	str	r0, [r7, #4]
 80099d2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099d4:	2300      	movs	r3, #0
 80099d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099de:	2b01      	cmp	r3, #1
 80099e0:	d101      	bne.n	80099e6 <HAL_TIM_ConfigClockSource+0x1c>
 80099e2:	2302      	movs	r3, #2
 80099e4:	e0b6      	b.n	8009b54 <HAL_TIM_ConfigClockSource+0x18a>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2201      	movs	r2, #1
 80099ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2202      	movs	r2, #2
 80099f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	689b      	ldr	r3, [r3, #8]
 80099fc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a04:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009a08:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009a10:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	68ba      	ldr	r2, [r7, #8]
 8009a18:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a22:	d03e      	beq.n	8009aa2 <HAL_TIM_ConfigClockSource+0xd8>
 8009a24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a28:	f200 8087 	bhi.w	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a30:	f000 8086 	beq.w	8009b40 <HAL_TIM_ConfigClockSource+0x176>
 8009a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a38:	d87f      	bhi.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a3a:	2b70      	cmp	r3, #112	@ 0x70
 8009a3c:	d01a      	beq.n	8009a74 <HAL_TIM_ConfigClockSource+0xaa>
 8009a3e:	2b70      	cmp	r3, #112	@ 0x70
 8009a40:	d87b      	bhi.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a42:	2b60      	cmp	r3, #96	@ 0x60
 8009a44:	d050      	beq.n	8009ae8 <HAL_TIM_ConfigClockSource+0x11e>
 8009a46:	2b60      	cmp	r3, #96	@ 0x60
 8009a48:	d877      	bhi.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a4a:	2b50      	cmp	r3, #80	@ 0x50
 8009a4c:	d03c      	beq.n	8009ac8 <HAL_TIM_ConfigClockSource+0xfe>
 8009a4e:	2b50      	cmp	r3, #80	@ 0x50
 8009a50:	d873      	bhi.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a52:	2b40      	cmp	r3, #64	@ 0x40
 8009a54:	d058      	beq.n	8009b08 <HAL_TIM_ConfigClockSource+0x13e>
 8009a56:	2b40      	cmp	r3, #64	@ 0x40
 8009a58:	d86f      	bhi.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a5a:	2b30      	cmp	r3, #48	@ 0x30
 8009a5c:	d064      	beq.n	8009b28 <HAL_TIM_ConfigClockSource+0x15e>
 8009a5e:	2b30      	cmp	r3, #48	@ 0x30
 8009a60:	d86b      	bhi.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a62:	2b20      	cmp	r3, #32
 8009a64:	d060      	beq.n	8009b28 <HAL_TIM_ConfigClockSource+0x15e>
 8009a66:	2b20      	cmp	r3, #32
 8009a68:	d867      	bhi.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d05c      	beq.n	8009b28 <HAL_TIM_ConfigClockSource+0x15e>
 8009a6e:	2b10      	cmp	r3, #16
 8009a70:	d05a      	beq.n	8009b28 <HAL_TIM_ConfigClockSource+0x15e>
 8009a72:	e062      	b.n	8009b3a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009a84:	f000 f9b2 	bl	8009dec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009a96:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	68ba      	ldr	r2, [r7, #8]
 8009a9e:	609a      	str	r2, [r3, #8]
      break;
 8009aa0:	e04f      	b.n	8009b42 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009ab2:	f000 f99b 	bl	8009dec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	689a      	ldr	r2, [r3, #8]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009ac4:	609a      	str	r2, [r3, #8]
      break;
 8009ac6:	e03c      	b.n	8009b42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	f000 f90f 	bl	8009cf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	2150      	movs	r1, #80	@ 0x50
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f000 f968 	bl	8009db6 <TIM_ITRx_SetConfig>
      break;
 8009ae6:	e02c      	b.n	8009b42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009af4:	461a      	mov	r2, r3
 8009af6:	f000 f92e 	bl	8009d56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2160      	movs	r1, #96	@ 0x60
 8009b00:	4618      	mov	r0, r3
 8009b02:	f000 f958 	bl	8009db6 <TIM_ITRx_SetConfig>
      break;
 8009b06:	e01c      	b.n	8009b42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b14:	461a      	mov	r2, r3
 8009b16:	f000 f8ef 	bl	8009cf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2140      	movs	r1, #64	@ 0x40
 8009b20:	4618      	mov	r0, r3
 8009b22:	f000 f948 	bl	8009db6 <TIM_ITRx_SetConfig>
      break;
 8009b26:	e00c      	b.n	8009b42 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681a      	ldr	r2, [r3, #0]
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	4619      	mov	r1, r3
 8009b32:	4610      	mov	r0, r2
 8009b34:	f000 f93f 	bl	8009db6 <TIM_ITRx_SetConfig>
      break;
 8009b38:	e003      	b.n	8009b42 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	73fb      	strb	r3, [r7, #15]
      break;
 8009b3e:	e000      	b.n	8009b42 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009b40:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2201      	movs	r2, #1
 8009b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3710      	adds	r7, #16
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b083      	sub	sp, #12
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b64:	bf00      	nop
 8009b66:	370c      	adds	r7, #12
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b083      	sub	sp, #12
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009b78:	bf00      	nop
 8009b7a:	370c      	adds	r7, #12
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr

08009b84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b083      	sub	sp, #12
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009b8c:	bf00      	nop
 8009b8e:	370c      	adds	r7, #12
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr

08009b98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ba0:	bf00      	nop
 8009ba2:	370c      	adds	r7, #12
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	4a46      	ldr	r2, [pc, #280]	@ (8009cd8 <TIM_Base_SetConfig+0x12c>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d013      	beq.n	8009bec <TIM_Base_SetConfig+0x40>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bca:	d00f      	beq.n	8009bec <TIM_Base_SetConfig+0x40>
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	4a43      	ldr	r2, [pc, #268]	@ (8009cdc <TIM_Base_SetConfig+0x130>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d00b      	beq.n	8009bec <TIM_Base_SetConfig+0x40>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	4a42      	ldr	r2, [pc, #264]	@ (8009ce0 <TIM_Base_SetConfig+0x134>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d007      	beq.n	8009bec <TIM_Base_SetConfig+0x40>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	4a41      	ldr	r2, [pc, #260]	@ (8009ce4 <TIM_Base_SetConfig+0x138>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d003      	beq.n	8009bec <TIM_Base_SetConfig+0x40>
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	4a40      	ldr	r2, [pc, #256]	@ (8009ce8 <TIM_Base_SetConfig+0x13c>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d108      	bne.n	8009bfe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bf2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	4a35      	ldr	r2, [pc, #212]	@ (8009cd8 <TIM_Base_SetConfig+0x12c>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d01f      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c0c:	d01b      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	4a32      	ldr	r2, [pc, #200]	@ (8009cdc <TIM_Base_SetConfig+0x130>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d017      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	4a31      	ldr	r2, [pc, #196]	@ (8009ce0 <TIM_Base_SetConfig+0x134>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d013      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a30      	ldr	r2, [pc, #192]	@ (8009ce4 <TIM_Base_SetConfig+0x138>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d00f      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	4a2f      	ldr	r2, [pc, #188]	@ (8009ce8 <TIM_Base_SetConfig+0x13c>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d00b      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	4a2e      	ldr	r2, [pc, #184]	@ (8009cec <TIM_Base_SetConfig+0x140>)
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d007      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	4a2d      	ldr	r2, [pc, #180]	@ (8009cf0 <TIM_Base_SetConfig+0x144>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d003      	beq.n	8009c46 <TIM_Base_SetConfig+0x9a>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	4a2c      	ldr	r2, [pc, #176]	@ (8009cf4 <TIM_Base_SetConfig+0x148>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d108      	bne.n	8009c58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	68fa      	ldr	r2, [r7, #12]
 8009c54:	4313      	orrs	r3, r2
 8009c56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	695b      	ldr	r3, [r3, #20]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	689a      	ldr	r2, [r3, #8]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a16      	ldr	r2, [pc, #88]	@ (8009cd8 <TIM_Base_SetConfig+0x12c>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d00f      	beq.n	8009ca4 <TIM_Base_SetConfig+0xf8>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4a18      	ldr	r2, [pc, #96]	@ (8009ce8 <TIM_Base_SetConfig+0x13c>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	d00b      	beq.n	8009ca4 <TIM_Base_SetConfig+0xf8>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a17      	ldr	r2, [pc, #92]	@ (8009cec <TIM_Base_SetConfig+0x140>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d007      	beq.n	8009ca4 <TIM_Base_SetConfig+0xf8>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a16      	ldr	r2, [pc, #88]	@ (8009cf0 <TIM_Base_SetConfig+0x144>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d003      	beq.n	8009ca4 <TIM_Base_SetConfig+0xf8>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	4a15      	ldr	r2, [pc, #84]	@ (8009cf4 <TIM_Base_SetConfig+0x148>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d103      	bne.n	8009cac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	691a      	ldr	r2, [r3, #16]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	691b      	ldr	r3, [r3, #16]
 8009cb6:	f003 0301 	and.w	r3, r3, #1
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d105      	bne.n	8009cca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	691b      	ldr	r3, [r3, #16]
 8009cc2:	f023 0201 	bic.w	r2, r3, #1
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	611a      	str	r2, [r3, #16]
  }
}
 8009cca:	bf00      	nop
 8009ccc:	3714      	adds	r7, #20
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr
 8009cd6:	bf00      	nop
 8009cd8:	40012c00 	.word	0x40012c00
 8009cdc:	40000400 	.word	0x40000400
 8009ce0:	40000800 	.word	0x40000800
 8009ce4:	40000c00 	.word	0x40000c00
 8009ce8:	40013400 	.word	0x40013400
 8009cec:	40014000 	.word	0x40014000
 8009cf0:	40014400 	.word	0x40014400
 8009cf4:	40014800 	.word	0x40014800

08009cf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b087      	sub	sp, #28
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6a1b      	ldr	r3, [r3, #32]
 8009d0e:	f023 0201 	bic.w	r2, r3, #1
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	011b      	lsls	r3, r3, #4
 8009d28:	693a      	ldr	r2, [r7, #16]
 8009d2a:	4313      	orrs	r3, r2
 8009d2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	f023 030a 	bic.w	r3, r3, #10
 8009d34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d36:	697a      	ldr	r2, [r7, #20]
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	4313      	orrs	r3, r2
 8009d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	693a      	ldr	r2, [r7, #16]
 8009d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	697a      	ldr	r2, [r7, #20]
 8009d48:	621a      	str	r2, [r3, #32]
}
 8009d4a:	bf00      	nop
 8009d4c:	371c      	adds	r7, #28
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d54:	4770      	bx	lr

08009d56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d56:	b480      	push	{r7}
 8009d58:	b087      	sub	sp, #28
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	60f8      	str	r0, [r7, #12]
 8009d5e:	60b9      	str	r1, [r7, #8]
 8009d60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6a1b      	ldr	r3, [r3, #32]
 8009d66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6a1b      	ldr	r3, [r3, #32]
 8009d6c:	f023 0210 	bic.w	r2, r3, #16
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009d80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	031b      	lsls	r3, r3, #12
 8009d86:	693a      	ldr	r2, [r7, #16]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009d92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	011b      	lsls	r3, r3, #4
 8009d98:	697a      	ldr	r2, [r7, #20]
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	693a      	ldr	r2, [r7, #16]
 8009da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	697a      	ldr	r2, [r7, #20]
 8009da8:	621a      	str	r2, [r3, #32]
}
 8009daa:	bf00      	nop
 8009dac:	371c      	adds	r7, #28
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009db6:	b480      	push	{r7}
 8009db8:	b085      	sub	sp, #20
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
 8009dbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	689b      	ldr	r3, [r3, #8]
 8009dc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009dcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009dce:	683a      	ldr	r2, [r7, #0]
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	f043 0307 	orr.w	r3, r3, #7
 8009dd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	609a      	str	r2, [r3, #8]
}
 8009de0:	bf00      	nop
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b087      	sub	sp, #28
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	60b9      	str	r1, [r7, #8]
 8009df6:	607a      	str	r2, [r7, #4]
 8009df8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	689b      	ldr	r3, [r3, #8]
 8009dfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009e06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	021a      	lsls	r2, r3, #8
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	431a      	orrs	r2, r3
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	4313      	orrs	r3, r2
 8009e14:	697a      	ldr	r2, [r7, #20]
 8009e16:	4313      	orrs	r3, r2
 8009e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	697a      	ldr	r2, [r7, #20]
 8009e1e:	609a      	str	r2, [r3, #8]
}
 8009e20:	bf00      	nop
 8009e22:	371c      	adds	r7, #28
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b085      	sub	sp, #20
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d101      	bne.n	8009e44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e40:	2302      	movs	r3, #2
 8009e42:	e068      	b.n	8009f16 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2202      	movs	r2, #2
 8009e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	689b      	ldr	r3, [r3, #8]
 8009e62:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a2e      	ldr	r2, [pc, #184]	@ (8009f24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d004      	beq.n	8009e78 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4a2d      	ldr	r2, [pc, #180]	@ (8009f28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d108      	bne.n	8009e8a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8009e7e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	68fa      	ldr	r2, [r7, #12]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e90:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	68fa      	ldr	r2, [r7, #12]
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	68fa      	ldr	r2, [r7, #12]
 8009ea2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a1e      	ldr	r2, [pc, #120]	@ (8009f24 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d01d      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009eb6:	d018      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8009f2c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d013      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a1a      	ldr	r2, [pc, #104]	@ (8009f30 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d00e      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a18      	ldr	r2, [pc, #96]	@ (8009f34 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d009      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a13      	ldr	r2, [pc, #76]	@ (8009f28 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d004      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a14      	ldr	r2, [pc, #80]	@ (8009f38 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d10c      	bne.n	8009f04 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ef0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	689b      	ldr	r3, [r3, #8]
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68ba      	ldr	r2, [r7, #8]
 8009f02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009f14:	2300      	movs	r3, #0
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3714      	adds	r7, #20
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr
 8009f22:	bf00      	nop
 8009f24:	40012c00 	.word	0x40012c00
 8009f28:	40013400 	.word	0x40013400
 8009f2c:	40000400 	.word	0x40000400
 8009f30:	40000800 	.word	0x40000800
 8009f34:	40000c00 	.word	0x40000c00
 8009f38:	40014000 	.word	0x40014000

08009f3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f44:	bf00      	nop
 8009f46:	370c      	adds	r7, #12
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4e:	4770      	bx	lr

08009f50 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f50:	b480      	push	{r7}
 8009f52:	b083      	sub	sp, #12
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f58:	bf00      	nop
 8009f5a:	370c      	adds	r7, #12
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009f6c:	bf00      	nop
 8009f6e:	370c      	adds	r7, #12
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d101      	bne.n	8009f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f86:	2301      	movs	r3, #1
 8009f88:	e040      	b.n	800a00c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d106      	bne.n	8009fa0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f7f8 fecc 	bl	8002d38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2224      	movs	r2, #36	@ 0x24
 8009fa4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f022 0201 	bic.w	r2, r2, #1
 8009fb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d002      	beq.n	8009fc4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 fe52 	bl	800ac68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f000 fb97 	bl	800a6f8 <UART_SetConfig>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d101      	bne.n	8009fd4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	e01b      	b.n	800a00c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	685a      	ldr	r2, [r3, #4]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009fe2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	689a      	ldr	r2, [r3, #8]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009ff2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f042 0201 	orr.w	r2, r2, #1
 800a002:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 fed1 	bl	800adac <UART_CheckIdleState>
 800a00a:	4603      	mov	r3, r0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3708      	adds	r7, #8
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b08a      	sub	sp, #40	@ 0x28
 800a018:	af00      	add	r7, sp, #0
 800a01a:	60f8      	str	r0, [r7, #12]
 800a01c:	60b9      	str	r1, [r7, #8]
 800a01e:	4613      	mov	r3, r2
 800a020:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a028:	2b20      	cmp	r3, #32
 800a02a:	d137      	bne.n	800a09c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d002      	beq.n	800a038 <HAL_UART_Receive_IT+0x24>
 800a032:	88fb      	ldrh	r3, [r7, #6]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d101      	bne.n	800a03c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	e030      	b.n	800a09e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2200      	movs	r2, #0
 800a040:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a18      	ldr	r2, [pc, #96]	@ (800a0a8 <HAL_UART_Receive_IT+0x94>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d01f      	beq.n	800a08c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a056:	2b00      	cmp	r3, #0
 800a058:	d018      	beq.n	800a08c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	e853 3f00 	ldrex	r3, [r3]
 800a066:	613b      	str	r3, [r7, #16]
   return(result);
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a06e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	461a      	mov	r2, r3
 800a076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a078:	623b      	str	r3, [r7, #32]
 800a07a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a07c:	69f9      	ldr	r1, [r7, #28]
 800a07e:	6a3a      	ldr	r2, [r7, #32]
 800a080:	e841 2300 	strex	r3, r2, [r1]
 800a084:	61bb      	str	r3, [r7, #24]
   return(result);
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d1e6      	bne.n	800a05a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a08c:	88fb      	ldrh	r3, [r7, #6]
 800a08e:	461a      	mov	r2, r3
 800a090:	68b9      	ldr	r1, [r7, #8]
 800a092:	68f8      	ldr	r0, [r7, #12]
 800a094:	f000 ffa0 	bl	800afd8 <UART_Start_Receive_IT>
 800a098:	4603      	mov	r3, r0
 800a09a:	e000      	b.n	800a09e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a09c:	2302      	movs	r3, #2
  }
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3728      	adds	r7, #40	@ 0x28
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
 800a0a6:	bf00      	nop
 800a0a8:	40008000 	.word	0x40008000

0800a0ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b0ba      	sub	sp, #232	@ 0xe8
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	69db      	ldr	r3, [r3, #28]
 800a0ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a0d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a0d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a0da:	4013      	ands	r3, r2
 800a0dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a0e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d115      	bne.n	800a114 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a0e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a0ec:	f003 0320 	and.w	r3, r3, #32
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d00f      	beq.n	800a114 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a0f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a0f8:	f003 0320 	and.w	r3, r3, #32
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d009      	beq.n	800a114 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a104:	2b00      	cmp	r3, #0
 800a106:	f000 82ca 	beq.w	800a69e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	4798      	blx	r3
      }
      return;
 800a112:	e2c4      	b.n	800a69e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800a114:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f000 8117 	beq.w	800a34c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a11e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a122:	f003 0301 	and.w	r3, r3, #1
 800a126:	2b00      	cmp	r3, #0
 800a128:	d106      	bne.n	800a138 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a12a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a12e:	4b85      	ldr	r3, [pc, #532]	@ (800a344 <HAL_UART_IRQHandler+0x298>)
 800a130:	4013      	ands	r3, r2
 800a132:	2b00      	cmp	r3, #0
 800a134:	f000 810a 	beq.w	800a34c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a13c:	f003 0301 	and.w	r3, r3, #1
 800a140:	2b00      	cmp	r3, #0
 800a142:	d011      	beq.n	800a168 <HAL_UART_IRQHandler+0xbc>
 800a144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00b      	beq.n	800a168 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	2201      	movs	r2, #1
 800a156:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a15e:	f043 0201 	orr.w	r2, r3, #1
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a16c:	f003 0302 	and.w	r3, r3, #2
 800a170:	2b00      	cmp	r3, #0
 800a172:	d011      	beq.n	800a198 <HAL_UART_IRQHandler+0xec>
 800a174:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a178:	f003 0301 	and.w	r3, r3, #1
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d00b      	beq.n	800a198 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2202      	movs	r2, #2
 800a186:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a18e:	f043 0204 	orr.w	r2, r3, #4
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a19c:	f003 0304 	and.w	r3, r3, #4
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d011      	beq.n	800a1c8 <HAL_UART_IRQHandler+0x11c>
 800a1a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a1a8:	f003 0301 	and.w	r3, r3, #1
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d00b      	beq.n	800a1c8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	2204      	movs	r2, #4
 800a1b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1be:	f043 0202 	orr.w	r2, r3, #2
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a1c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a1cc:	f003 0308 	and.w	r3, r3, #8
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d017      	beq.n	800a204 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a1d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a1d8:	f003 0320 	and.w	r3, r3, #32
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d105      	bne.n	800a1ec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a1e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a1e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d00b      	beq.n	800a204 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2208      	movs	r2, #8
 800a1f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1fa:	f043 0208 	orr.w	r2, r3, #8
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d012      	beq.n	800a236 <HAL_UART_IRQHandler+0x18a>
 800a210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a214:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d00c      	beq.n	800a236 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a224:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a22c:	f043 0220 	orr.w	r2, r3, #32
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 8230 	beq.w	800a6a2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a246:	f003 0320 	and.w	r3, r3, #32
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d00d      	beq.n	800a26a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a24e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a252:	f003 0320 	and.w	r3, r3, #32
 800a256:	2b00      	cmp	r3, #0
 800a258:	d007      	beq.n	800a26a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d003      	beq.n	800a26a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a270:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a27e:	2b40      	cmp	r3, #64	@ 0x40
 800a280:	d005      	beq.n	800a28e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a282:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a286:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d04f      	beq.n	800a32e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 ff68 	bl	800b164 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	689b      	ldr	r3, [r3, #8]
 800a29a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a29e:	2b40      	cmp	r3, #64	@ 0x40
 800a2a0:	d141      	bne.n	800a326 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	3308      	adds	r3, #8
 800a2a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a2b0:	e853 3f00 	ldrex	r3, [r3]
 800a2b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a2b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a2bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	3308      	adds	r3, #8
 800a2ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a2ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a2d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a2da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a2de:	e841 2300 	strex	r3, r2, [r1]
 800a2e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a2e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d1d9      	bne.n	800a2a2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d013      	beq.n	800a31e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a2fa:	4a13      	ldr	r2, [pc, #76]	@ (800a348 <HAL_UART_IRQHandler+0x29c>)
 800a2fc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a302:	4618      	mov	r0, r3
 800a304:	f7fc fc32 	bl	8006b6c <HAL_DMA_Abort_IT>
 800a308:	4603      	mov	r3, r0
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d017      	beq.n	800a33e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a314:	687a      	ldr	r2, [r7, #4]
 800a316:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800a318:	4610      	mov	r0, r2
 800a31a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a31c:	e00f      	b.n	800a33e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 f9d4 	bl	800a6cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a324:	e00b      	b.n	800a33e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 f9d0 	bl	800a6cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a32c:	e007      	b.n	800a33e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 f9cc 	bl	800a6cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800a33c:	e1b1      	b.n	800a6a2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a33e:	bf00      	nop
    return;
 800a340:	e1af      	b.n	800a6a2 <HAL_UART_IRQHandler+0x5f6>
 800a342:	bf00      	nop
 800a344:	04000120 	.word	0x04000120
 800a348:	0800b22d 	.word	0x0800b22d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a350:	2b01      	cmp	r3, #1
 800a352:	f040 816a 	bne.w	800a62a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a35a:	f003 0310 	and.w	r3, r3, #16
 800a35e:	2b00      	cmp	r3, #0
 800a360:	f000 8163 	beq.w	800a62a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a368:	f003 0310 	and.w	r3, r3, #16
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	f000 815c 	beq.w	800a62a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	2210      	movs	r2, #16
 800a378:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	689b      	ldr	r3, [r3, #8]
 800a380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a384:	2b40      	cmp	r3, #64	@ 0x40
 800a386:	f040 80d4 	bne.w	800a532 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a396:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f000 80ad 	beq.w	800a4fa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a3a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	f080 80a5 	bcs.w	800a4fa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a3b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f003 0320 	and.w	r3, r3, #32
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	f040 8086 	bne.w	800a4d8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a3d8:	e853 3f00 	ldrex	r3, [r3]
 800a3dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a3e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a3e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a3e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a3f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a3fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a402:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a406:	e841 2300 	strex	r3, r2, [r1]
 800a40a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a40e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a412:	2b00      	cmp	r3, #0
 800a414:	d1da      	bne.n	800a3cc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	3308      	adds	r3, #8
 800a41c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a41e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a420:	e853 3f00 	ldrex	r3, [r3]
 800a424:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a426:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a428:	f023 0301 	bic.w	r3, r3, #1
 800a42c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	3308      	adds	r3, #8
 800a436:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a43a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a43e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a440:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a442:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a446:	e841 2300 	strex	r3, r2, [r1]
 800a44a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a44c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d1e1      	bne.n	800a416 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	3308      	adds	r3, #8
 800a458:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a45c:	e853 3f00 	ldrex	r3, [r3]
 800a460:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a462:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a464:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a468:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	3308      	adds	r3, #8
 800a472:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a476:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a478:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a47c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a47e:	e841 2300 	strex	r3, r2, [r1]
 800a482:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a486:	2b00      	cmp	r3, #0
 800a488:	d1e3      	bne.n	800a452 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2220      	movs	r2, #32
 800a48e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4a0:	e853 3f00 	ldrex	r3, [r3]
 800a4a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a4a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4a8:	f023 0310 	bic.w	r3, r3, #16
 800a4ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a4bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a4c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a4c2:	e841 2300 	strex	r3, r2, [r1]
 800a4c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a4c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d1e4      	bne.n	800a498 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f7fc fb0c 	bl	8006af0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	2202      	movs	r2, #2
 800a4dc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a4ea:	b29b      	uxth	r3, r3
 800a4ec:	1ad3      	subs	r3, r2, r3
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 f8f4 	bl	800a6e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a4f8:	e0d5      	b.n	800a6a6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a500:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a504:	429a      	cmp	r2, r3
 800a506:	f040 80ce 	bne.w	800a6a6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f003 0320 	and.w	r3, r3, #32
 800a516:	2b20      	cmp	r3, #32
 800a518:	f040 80c5 	bne.w	800a6a6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2202      	movs	r2, #2
 800a520:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a528:	4619      	mov	r1, r3
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 f8d8 	bl	800a6e0 <HAL_UARTEx_RxEventCallback>
      return;
 800a530:	e0b9      	b.n	800a6a6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a53e:	b29b      	uxth	r3, r3
 800a540:	1ad3      	subs	r3, r2, r3
 800a542:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800a54c:	b29b      	uxth	r3, r3
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f000 80ab 	beq.w	800a6aa <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 800a554:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f000 80a6 	beq.w	800a6aa <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a566:	e853 3f00 	ldrex	r3, [r3]
 800a56a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a56c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a56e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a572:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	461a      	mov	r2, r3
 800a57c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a580:	647b      	str	r3, [r7, #68]	@ 0x44
 800a582:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a584:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a586:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a588:	e841 2300 	strex	r3, r2, [r1]
 800a58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a58e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a590:	2b00      	cmp	r3, #0
 800a592:	d1e4      	bne.n	800a55e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	3308      	adds	r3, #8
 800a59a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59e:	e853 3f00 	ldrex	r3, [r3]
 800a5a2:	623b      	str	r3, [r7, #32]
   return(result);
 800a5a4:	6a3b      	ldr	r3, [r7, #32]
 800a5a6:	f023 0301 	bic.w	r3, r3, #1
 800a5aa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	3308      	adds	r3, #8
 800a5b4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a5b8:	633a      	str	r2, [r7, #48]	@ 0x30
 800a5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5c0:	e841 2300 	strex	r3, r2, [r1]
 800a5c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d1e3      	bne.n	800a594 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2220      	movs	r2, #32
 800a5d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	e853 3f00 	ldrex	r3, [r3]
 800a5ec:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f023 0310 	bic.w	r3, r3, #16
 800a5f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a602:	61fb      	str	r3, [r7, #28]
 800a604:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a606:	69b9      	ldr	r1, [r7, #24]
 800a608:	69fa      	ldr	r2, [r7, #28]
 800a60a:	e841 2300 	strex	r3, r2, [r1]
 800a60e:	617b      	str	r3, [r7, #20]
   return(result);
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d1e4      	bne.n	800a5e0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2202      	movs	r2, #2
 800a61a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a61c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a620:	4619      	mov	r1, r3
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 f85c 	bl	800a6e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a628:	e03f      	b.n	800a6aa <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a62a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a62e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a632:	2b00      	cmp	r3, #0
 800a634:	d00e      	beq.n	800a654 <HAL_UART_IRQHandler+0x5a8>
 800a636:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a63a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d008      	beq.n	800a654 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a64a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f000 ffe9 	bl	800b624 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a652:	e02d      	b.n	800a6b0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a658:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d00e      	beq.n	800a67e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d008      	beq.n	800a67e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a670:	2b00      	cmp	r3, #0
 800a672:	d01c      	beq.n	800a6ae <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	4798      	blx	r3
    }
    return;
 800a67c:	e017      	b.n	800a6ae <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a67e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a686:	2b00      	cmp	r3, #0
 800a688:	d012      	beq.n	800a6b0 <HAL_UART_IRQHandler+0x604>
 800a68a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a68e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a692:	2b00      	cmp	r3, #0
 800a694:	d00c      	beq.n	800a6b0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f000 fdde 	bl	800b258 <UART_EndTransmit_IT>
    return;
 800a69c:	e008      	b.n	800a6b0 <HAL_UART_IRQHandler+0x604>
      return;
 800a69e:	bf00      	nop
 800a6a0:	e006      	b.n	800a6b0 <HAL_UART_IRQHandler+0x604>
    return;
 800a6a2:	bf00      	nop
 800a6a4:	e004      	b.n	800a6b0 <HAL_UART_IRQHandler+0x604>
      return;
 800a6a6:	bf00      	nop
 800a6a8:	e002      	b.n	800a6b0 <HAL_UART_IRQHandler+0x604>
      return;
 800a6aa:	bf00      	nop
 800a6ac:	e000      	b.n	800a6b0 <HAL_UART_IRQHandler+0x604>
    return;
 800a6ae:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a6b0:	37e8      	adds	r7, #232	@ 0xe8
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop

0800a6b8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a6c0:	bf00      	nop
 800a6c2:	370c      	adds	r7, #12
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr

0800a6cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b083      	sub	sp, #12
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a6d4:	bf00      	nop
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b083      	sub	sp, #12
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a6ec:	bf00      	nop
 800a6ee:	370c      	adds	r7, #12
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f6:	4770      	bx	lr

0800a6f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6fc:	b08a      	sub	sp, #40	@ 0x28
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a702:	2300      	movs	r3, #0
 800a704:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	689a      	ldr	r2, [r3, #8]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	691b      	ldr	r3, [r3, #16]
 800a710:	431a      	orrs	r2, r3
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	695b      	ldr	r3, [r3, #20]
 800a716:	431a      	orrs	r2, r3
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	69db      	ldr	r3, [r3, #28]
 800a71c:	4313      	orrs	r3, r2
 800a71e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	681a      	ldr	r2, [r3, #0]
 800a726:	4ba4      	ldr	r3, [pc, #656]	@ (800a9b8 <UART_SetConfig+0x2c0>)
 800a728:	4013      	ands	r3, r2
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	6812      	ldr	r2, [r2, #0]
 800a72e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a730:	430b      	orrs	r3, r1
 800a732:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	68da      	ldr	r2, [r3, #12]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	430a      	orrs	r2, r1
 800a748:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	699b      	ldr	r3, [r3, #24]
 800a74e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4a99      	ldr	r2, [pc, #612]	@ (800a9bc <UART_SetConfig+0x2c4>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d004      	beq.n	800a764 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a760:	4313      	orrs	r3, r2
 800a762:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	689b      	ldr	r3, [r3, #8]
 800a76a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a774:	430a      	orrs	r2, r1
 800a776:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	4a90      	ldr	r2, [pc, #576]	@ (800a9c0 <UART_SetConfig+0x2c8>)
 800a77e:	4293      	cmp	r3, r2
 800a780:	d126      	bne.n	800a7d0 <UART_SetConfig+0xd8>
 800a782:	4b90      	ldr	r3, [pc, #576]	@ (800a9c4 <UART_SetConfig+0x2cc>)
 800a784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a788:	f003 0303 	and.w	r3, r3, #3
 800a78c:	2b03      	cmp	r3, #3
 800a78e:	d81b      	bhi.n	800a7c8 <UART_SetConfig+0xd0>
 800a790:	a201      	add	r2, pc, #4	@ (adr r2, 800a798 <UART_SetConfig+0xa0>)
 800a792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a796:	bf00      	nop
 800a798:	0800a7a9 	.word	0x0800a7a9
 800a79c:	0800a7b9 	.word	0x0800a7b9
 800a7a0:	0800a7b1 	.word	0x0800a7b1
 800a7a4:	0800a7c1 	.word	0x0800a7c1
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7ae:	e116      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a7b0:	2302      	movs	r3, #2
 800a7b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7b6:	e112      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a7b8:	2304      	movs	r3, #4
 800a7ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7be:	e10e      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a7c0:	2308      	movs	r3, #8
 800a7c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7c6:	e10a      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a7c8:	2310      	movs	r3, #16
 800a7ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a7ce:	e106      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4a7c      	ldr	r2, [pc, #496]	@ (800a9c8 <UART_SetConfig+0x2d0>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d138      	bne.n	800a84c <UART_SetConfig+0x154>
 800a7da:	4b7a      	ldr	r3, [pc, #488]	@ (800a9c4 <UART_SetConfig+0x2cc>)
 800a7dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7e0:	f003 030c 	and.w	r3, r3, #12
 800a7e4:	2b0c      	cmp	r3, #12
 800a7e6:	d82d      	bhi.n	800a844 <UART_SetConfig+0x14c>
 800a7e8:	a201      	add	r2, pc, #4	@ (adr r2, 800a7f0 <UART_SetConfig+0xf8>)
 800a7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ee:	bf00      	nop
 800a7f0:	0800a825 	.word	0x0800a825
 800a7f4:	0800a845 	.word	0x0800a845
 800a7f8:	0800a845 	.word	0x0800a845
 800a7fc:	0800a845 	.word	0x0800a845
 800a800:	0800a835 	.word	0x0800a835
 800a804:	0800a845 	.word	0x0800a845
 800a808:	0800a845 	.word	0x0800a845
 800a80c:	0800a845 	.word	0x0800a845
 800a810:	0800a82d 	.word	0x0800a82d
 800a814:	0800a845 	.word	0x0800a845
 800a818:	0800a845 	.word	0x0800a845
 800a81c:	0800a845 	.word	0x0800a845
 800a820:	0800a83d 	.word	0x0800a83d
 800a824:	2300      	movs	r3, #0
 800a826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a82a:	e0d8      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a82c:	2302      	movs	r3, #2
 800a82e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a832:	e0d4      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a834:	2304      	movs	r3, #4
 800a836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a83a:	e0d0      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a83c:	2308      	movs	r3, #8
 800a83e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a842:	e0cc      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a844:	2310      	movs	r3, #16
 800a846:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a84a:	e0c8      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a5e      	ldr	r2, [pc, #376]	@ (800a9cc <UART_SetConfig+0x2d4>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d125      	bne.n	800a8a2 <UART_SetConfig+0x1aa>
 800a856:	4b5b      	ldr	r3, [pc, #364]	@ (800a9c4 <UART_SetConfig+0x2cc>)
 800a858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a85c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a860:	2b30      	cmp	r3, #48	@ 0x30
 800a862:	d016      	beq.n	800a892 <UART_SetConfig+0x19a>
 800a864:	2b30      	cmp	r3, #48	@ 0x30
 800a866:	d818      	bhi.n	800a89a <UART_SetConfig+0x1a2>
 800a868:	2b20      	cmp	r3, #32
 800a86a:	d00a      	beq.n	800a882 <UART_SetConfig+0x18a>
 800a86c:	2b20      	cmp	r3, #32
 800a86e:	d814      	bhi.n	800a89a <UART_SetConfig+0x1a2>
 800a870:	2b00      	cmp	r3, #0
 800a872:	d002      	beq.n	800a87a <UART_SetConfig+0x182>
 800a874:	2b10      	cmp	r3, #16
 800a876:	d008      	beq.n	800a88a <UART_SetConfig+0x192>
 800a878:	e00f      	b.n	800a89a <UART_SetConfig+0x1a2>
 800a87a:	2300      	movs	r3, #0
 800a87c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a880:	e0ad      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a882:	2302      	movs	r3, #2
 800a884:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a888:	e0a9      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a88a:	2304      	movs	r3, #4
 800a88c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a890:	e0a5      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a892:	2308      	movs	r3, #8
 800a894:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a898:	e0a1      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a89a:	2310      	movs	r3, #16
 800a89c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8a0:	e09d      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	4a4a      	ldr	r2, [pc, #296]	@ (800a9d0 <UART_SetConfig+0x2d8>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d125      	bne.n	800a8f8 <UART_SetConfig+0x200>
 800a8ac:	4b45      	ldr	r3, [pc, #276]	@ (800a9c4 <UART_SetConfig+0x2cc>)
 800a8ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a8b6:	2bc0      	cmp	r3, #192	@ 0xc0
 800a8b8:	d016      	beq.n	800a8e8 <UART_SetConfig+0x1f0>
 800a8ba:	2bc0      	cmp	r3, #192	@ 0xc0
 800a8bc:	d818      	bhi.n	800a8f0 <UART_SetConfig+0x1f8>
 800a8be:	2b80      	cmp	r3, #128	@ 0x80
 800a8c0:	d00a      	beq.n	800a8d8 <UART_SetConfig+0x1e0>
 800a8c2:	2b80      	cmp	r3, #128	@ 0x80
 800a8c4:	d814      	bhi.n	800a8f0 <UART_SetConfig+0x1f8>
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d002      	beq.n	800a8d0 <UART_SetConfig+0x1d8>
 800a8ca:	2b40      	cmp	r3, #64	@ 0x40
 800a8cc:	d008      	beq.n	800a8e0 <UART_SetConfig+0x1e8>
 800a8ce:	e00f      	b.n	800a8f0 <UART_SetConfig+0x1f8>
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8d6:	e082      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a8d8:	2302      	movs	r3, #2
 800a8da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8de:	e07e      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a8e0:	2304      	movs	r3, #4
 800a8e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8e6:	e07a      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a8e8:	2308      	movs	r3, #8
 800a8ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8ee:	e076      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a8f0:	2310      	movs	r3, #16
 800a8f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a8f6:	e072      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a35      	ldr	r2, [pc, #212]	@ (800a9d4 <UART_SetConfig+0x2dc>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d12a      	bne.n	800a958 <UART_SetConfig+0x260>
 800a902:	4b30      	ldr	r3, [pc, #192]	@ (800a9c4 <UART_SetConfig+0x2cc>)
 800a904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a908:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a90c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a910:	d01a      	beq.n	800a948 <UART_SetConfig+0x250>
 800a912:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a916:	d81b      	bhi.n	800a950 <UART_SetConfig+0x258>
 800a918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a91c:	d00c      	beq.n	800a938 <UART_SetConfig+0x240>
 800a91e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a922:	d815      	bhi.n	800a950 <UART_SetConfig+0x258>
 800a924:	2b00      	cmp	r3, #0
 800a926:	d003      	beq.n	800a930 <UART_SetConfig+0x238>
 800a928:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a92c:	d008      	beq.n	800a940 <UART_SetConfig+0x248>
 800a92e:	e00f      	b.n	800a950 <UART_SetConfig+0x258>
 800a930:	2300      	movs	r3, #0
 800a932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a936:	e052      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a938:	2302      	movs	r3, #2
 800a93a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a93e:	e04e      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a940:	2304      	movs	r3, #4
 800a942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a946:	e04a      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a948:	2308      	movs	r3, #8
 800a94a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a94e:	e046      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a950:	2310      	movs	r3, #16
 800a952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a956:	e042      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a17      	ldr	r2, [pc, #92]	@ (800a9bc <UART_SetConfig+0x2c4>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d13a      	bne.n	800a9d8 <UART_SetConfig+0x2e0>
 800a962:	4b18      	ldr	r3, [pc, #96]	@ (800a9c4 <UART_SetConfig+0x2cc>)
 800a964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a968:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a96c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a970:	d01a      	beq.n	800a9a8 <UART_SetConfig+0x2b0>
 800a972:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a976:	d81b      	bhi.n	800a9b0 <UART_SetConfig+0x2b8>
 800a978:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a97c:	d00c      	beq.n	800a998 <UART_SetConfig+0x2a0>
 800a97e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a982:	d815      	bhi.n	800a9b0 <UART_SetConfig+0x2b8>
 800a984:	2b00      	cmp	r3, #0
 800a986:	d003      	beq.n	800a990 <UART_SetConfig+0x298>
 800a988:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a98c:	d008      	beq.n	800a9a0 <UART_SetConfig+0x2a8>
 800a98e:	e00f      	b.n	800a9b0 <UART_SetConfig+0x2b8>
 800a990:	2300      	movs	r3, #0
 800a992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a996:	e022      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a998:	2302      	movs	r3, #2
 800a99a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a99e:	e01e      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a9a0:	2304      	movs	r3, #4
 800a9a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a9a6:	e01a      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a9a8:	2308      	movs	r3, #8
 800a9aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a9ae:	e016      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a9b0:	2310      	movs	r3, #16
 800a9b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a9b6:	e012      	b.n	800a9de <UART_SetConfig+0x2e6>
 800a9b8:	efff69f3 	.word	0xefff69f3
 800a9bc:	40008000 	.word	0x40008000
 800a9c0:	40013800 	.word	0x40013800
 800a9c4:	40021000 	.word	0x40021000
 800a9c8:	40004400 	.word	0x40004400
 800a9cc:	40004800 	.word	0x40004800
 800a9d0:	40004c00 	.word	0x40004c00
 800a9d4:	40005000 	.word	0x40005000
 800a9d8:	2310      	movs	r3, #16
 800a9da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4a9f      	ldr	r2, [pc, #636]	@ (800ac60 <UART_SetConfig+0x568>)
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d17a      	bne.n	800aade <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a9e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a9ec:	2b08      	cmp	r3, #8
 800a9ee:	d824      	bhi.n	800aa3a <UART_SetConfig+0x342>
 800a9f0:	a201      	add	r2, pc, #4	@ (adr r2, 800a9f8 <UART_SetConfig+0x300>)
 800a9f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f6:	bf00      	nop
 800a9f8:	0800aa1d 	.word	0x0800aa1d
 800a9fc:	0800aa3b 	.word	0x0800aa3b
 800aa00:	0800aa25 	.word	0x0800aa25
 800aa04:	0800aa3b 	.word	0x0800aa3b
 800aa08:	0800aa2b 	.word	0x0800aa2b
 800aa0c:	0800aa3b 	.word	0x0800aa3b
 800aa10:	0800aa3b 	.word	0x0800aa3b
 800aa14:	0800aa3b 	.word	0x0800aa3b
 800aa18:	0800aa33 	.word	0x0800aa33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa1c:	f7fd ffdc 	bl	80089d8 <HAL_RCC_GetPCLK1Freq>
 800aa20:	61f8      	str	r0, [r7, #28]
        break;
 800aa22:	e010      	b.n	800aa46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa24:	4b8f      	ldr	r3, [pc, #572]	@ (800ac64 <UART_SetConfig+0x56c>)
 800aa26:	61fb      	str	r3, [r7, #28]
        break;
 800aa28:	e00d      	b.n	800aa46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa2a:	f7fd ff3d 	bl	80088a8 <HAL_RCC_GetSysClockFreq>
 800aa2e:	61f8      	str	r0, [r7, #28]
        break;
 800aa30:	e009      	b.n	800aa46 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa36:	61fb      	str	r3, [r7, #28]
        break;
 800aa38:	e005      	b.n	800aa46 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800aa3e:	2301      	movs	r3, #1
 800aa40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800aa44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	f000 80fb 	beq.w	800ac44 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	685a      	ldr	r2, [r3, #4]
 800aa52:	4613      	mov	r3, r2
 800aa54:	005b      	lsls	r3, r3, #1
 800aa56:	4413      	add	r3, r2
 800aa58:	69fa      	ldr	r2, [r7, #28]
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	d305      	bcc.n	800aa6a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	685b      	ldr	r3, [r3, #4]
 800aa62:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800aa64:	69fa      	ldr	r2, [r7, #28]
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d903      	bls.n	800aa72 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800aa70:	e0e8      	b.n	800ac44 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	2200      	movs	r2, #0
 800aa76:	461c      	mov	r4, r3
 800aa78:	4615      	mov	r5, r2
 800aa7a:	f04f 0200 	mov.w	r2, #0
 800aa7e:	f04f 0300 	mov.w	r3, #0
 800aa82:	022b      	lsls	r3, r5, #8
 800aa84:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800aa88:	0222      	lsls	r2, r4, #8
 800aa8a:	68f9      	ldr	r1, [r7, #12]
 800aa8c:	6849      	ldr	r1, [r1, #4]
 800aa8e:	0849      	lsrs	r1, r1, #1
 800aa90:	2000      	movs	r0, #0
 800aa92:	4688      	mov	r8, r1
 800aa94:	4681      	mov	r9, r0
 800aa96:	eb12 0a08 	adds.w	sl, r2, r8
 800aa9a:	eb43 0b09 	adc.w	fp, r3, r9
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	685b      	ldr	r3, [r3, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	603b      	str	r3, [r7, #0]
 800aaa6:	607a      	str	r2, [r7, #4]
 800aaa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aaac:	4650      	mov	r0, sl
 800aaae:	4659      	mov	r1, fp
 800aab0:	f7f6 f80c 	bl	8000acc <__aeabi_uldivmod>
 800aab4:	4602      	mov	r2, r0
 800aab6:	460b      	mov	r3, r1
 800aab8:	4613      	mov	r3, r2
 800aaba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aac2:	d308      	bcc.n	800aad6 <UART_SetConfig+0x3de>
 800aac4:	69bb      	ldr	r3, [r7, #24]
 800aac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aaca:	d204      	bcs.n	800aad6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	69ba      	ldr	r2, [r7, #24]
 800aad2:	60da      	str	r2, [r3, #12]
 800aad4:	e0b6      	b.n	800ac44 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800aadc:	e0b2      	b.n	800ac44 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	69db      	ldr	r3, [r3, #28]
 800aae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aae6:	d15e      	bne.n	800aba6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800aae8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800aaec:	2b08      	cmp	r3, #8
 800aaee:	d828      	bhi.n	800ab42 <UART_SetConfig+0x44a>
 800aaf0:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf8 <UART_SetConfig+0x400>)
 800aaf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf6:	bf00      	nop
 800aaf8:	0800ab1d 	.word	0x0800ab1d
 800aafc:	0800ab25 	.word	0x0800ab25
 800ab00:	0800ab2d 	.word	0x0800ab2d
 800ab04:	0800ab43 	.word	0x0800ab43
 800ab08:	0800ab33 	.word	0x0800ab33
 800ab0c:	0800ab43 	.word	0x0800ab43
 800ab10:	0800ab43 	.word	0x0800ab43
 800ab14:	0800ab43 	.word	0x0800ab43
 800ab18:	0800ab3b 	.word	0x0800ab3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab1c:	f7fd ff5c 	bl	80089d8 <HAL_RCC_GetPCLK1Freq>
 800ab20:	61f8      	str	r0, [r7, #28]
        break;
 800ab22:	e014      	b.n	800ab4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab24:	f7fd ff6e 	bl	8008a04 <HAL_RCC_GetPCLK2Freq>
 800ab28:	61f8      	str	r0, [r7, #28]
        break;
 800ab2a:	e010      	b.n	800ab4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ab2c:	4b4d      	ldr	r3, [pc, #308]	@ (800ac64 <UART_SetConfig+0x56c>)
 800ab2e:	61fb      	str	r3, [r7, #28]
        break;
 800ab30:	e00d      	b.n	800ab4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ab32:	f7fd feb9 	bl	80088a8 <HAL_RCC_GetSysClockFreq>
 800ab36:	61f8      	str	r0, [r7, #28]
        break;
 800ab38:	e009      	b.n	800ab4e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ab3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab3e:	61fb      	str	r3, [r7, #28]
        break;
 800ab40:	e005      	b.n	800ab4e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800ab42:	2300      	movs	r3, #0
 800ab44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ab46:	2301      	movs	r3, #1
 800ab48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ab4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ab4e:	69fb      	ldr	r3, [r7, #28]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d077      	beq.n	800ac44 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ab54:	69fb      	ldr	r3, [r7, #28]
 800ab56:	005a      	lsls	r2, r3, #1
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	085b      	lsrs	r3, r3, #1
 800ab5e:	441a      	add	r2, r3
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	685b      	ldr	r3, [r3, #4]
 800ab64:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab68:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	2b0f      	cmp	r3, #15
 800ab6e:	d916      	bls.n	800ab9e <UART_SetConfig+0x4a6>
 800ab70:	69bb      	ldr	r3, [r7, #24]
 800ab72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab76:	d212      	bcs.n	800ab9e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ab78:	69bb      	ldr	r3, [r7, #24]
 800ab7a:	b29b      	uxth	r3, r3
 800ab7c:	f023 030f 	bic.w	r3, r3, #15
 800ab80:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	085b      	lsrs	r3, r3, #1
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	f003 0307 	and.w	r3, r3, #7
 800ab8c:	b29a      	uxth	r2, r3
 800ab8e:	8afb      	ldrh	r3, [r7, #22]
 800ab90:	4313      	orrs	r3, r2
 800ab92:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	8afa      	ldrh	r2, [r7, #22]
 800ab9a:	60da      	str	r2, [r3, #12]
 800ab9c:	e052      	b.n	800ac44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ab9e:	2301      	movs	r3, #1
 800aba0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800aba4:	e04e      	b.n	800ac44 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aba6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800abaa:	2b08      	cmp	r3, #8
 800abac:	d827      	bhi.n	800abfe <UART_SetConfig+0x506>
 800abae:	a201      	add	r2, pc, #4	@ (adr r2, 800abb4 <UART_SetConfig+0x4bc>)
 800abb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb4:	0800abd9 	.word	0x0800abd9
 800abb8:	0800abe1 	.word	0x0800abe1
 800abbc:	0800abe9 	.word	0x0800abe9
 800abc0:	0800abff 	.word	0x0800abff
 800abc4:	0800abef 	.word	0x0800abef
 800abc8:	0800abff 	.word	0x0800abff
 800abcc:	0800abff 	.word	0x0800abff
 800abd0:	0800abff 	.word	0x0800abff
 800abd4:	0800abf7 	.word	0x0800abf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800abd8:	f7fd fefe 	bl	80089d8 <HAL_RCC_GetPCLK1Freq>
 800abdc:	61f8      	str	r0, [r7, #28]
        break;
 800abde:	e014      	b.n	800ac0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800abe0:	f7fd ff10 	bl	8008a04 <HAL_RCC_GetPCLK2Freq>
 800abe4:	61f8      	str	r0, [r7, #28]
        break;
 800abe6:	e010      	b.n	800ac0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800abe8:	4b1e      	ldr	r3, [pc, #120]	@ (800ac64 <UART_SetConfig+0x56c>)
 800abea:	61fb      	str	r3, [r7, #28]
        break;
 800abec:	e00d      	b.n	800ac0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800abee:	f7fd fe5b 	bl	80088a8 <HAL_RCC_GetSysClockFreq>
 800abf2:	61f8      	str	r0, [r7, #28]
        break;
 800abf4:	e009      	b.n	800ac0a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800abfa:	61fb      	str	r3, [r7, #28]
        break;
 800abfc:	e005      	b.n	800ac0a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800abfe:	2300      	movs	r3, #0
 800ac00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ac02:	2301      	movs	r3, #1
 800ac04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800ac08:	bf00      	nop
    }

    if (pclk != 0U)
 800ac0a:	69fb      	ldr	r3, [r7, #28]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d019      	beq.n	800ac44 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	685b      	ldr	r3, [r3, #4]
 800ac14:	085a      	lsrs	r2, r3, #1
 800ac16:	69fb      	ldr	r3, [r7, #28]
 800ac18:	441a      	add	r2, r3
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	685b      	ldr	r3, [r3, #4]
 800ac1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac22:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	2b0f      	cmp	r3, #15
 800ac28:	d909      	bls.n	800ac3e <UART_SetConfig+0x546>
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac30:	d205      	bcs.n	800ac3e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	b29a      	uxth	r2, r3
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	60da      	str	r2, [r3, #12]
 800ac3c:	e002      	b.n	800ac44 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2200      	movs	r2, #0
 800ac48:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800ac50:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3728      	adds	r7, #40	@ 0x28
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac5e:	bf00      	nop
 800ac60:	40008000 	.word	0x40008000
 800ac64:	00f42400 	.word	0x00f42400

0800ac68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b083      	sub	sp, #12
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac74:	f003 0308 	and.w	r3, r3, #8
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d00a      	beq.n	800ac92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	685b      	ldr	r3, [r3, #4]
 800ac82:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	430a      	orrs	r2, r1
 800ac90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac96:	f003 0301 	and.w	r3, r3, #1
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d00a      	beq.n	800acb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	430a      	orrs	r2, r1
 800acb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb8:	f003 0302 	and.w	r3, r3, #2
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00a      	beq.n	800acd6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	685b      	ldr	r3, [r3, #4]
 800acc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	430a      	orrs	r2, r1
 800acd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acda:	f003 0304 	and.w	r3, r3, #4
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d00a      	beq.n	800acf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	430a      	orrs	r2, r1
 800acf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acfc:	f003 0310 	and.w	r3, r3, #16
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d00a      	beq.n	800ad1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	689b      	ldr	r3, [r3, #8]
 800ad0a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	430a      	orrs	r2, r1
 800ad18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad1e:	f003 0320 	and.w	r3, r3, #32
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00a      	beq.n	800ad3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	430a      	orrs	r2, r1
 800ad3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d01a      	beq.n	800ad7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	685b      	ldr	r3, [r3, #4]
 800ad4e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	430a      	orrs	r2, r1
 800ad5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad66:	d10a      	bne.n	800ad7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	430a      	orrs	r2, r1
 800ad7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d00a      	beq.n	800ada0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	430a      	orrs	r2, r1
 800ad9e:	605a      	str	r2, [r3, #4]
  }
}
 800ada0:	bf00      	nop
 800ada2:	370c      	adds	r7, #12
 800ada4:	46bd      	mov	sp, r7
 800ada6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adaa:	4770      	bx	lr

0800adac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b098      	sub	sp, #96	@ 0x60
 800adb0:	af02      	add	r7, sp, #8
 800adb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2200      	movs	r2, #0
 800adb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800adbc:	f7f9 f9fe 	bl	80041bc <HAL_GetTick>
 800adc0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f003 0308 	and.w	r3, r3, #8
 800adcc:	2b08      	cmp	r3, #8
 800adce:	d12e      	bne.n	800ae2e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800add0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800add4:	9300      	str	r3, [sp, #0]
 800add6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800add8:	2200      	movs	r2, #0
 800adda:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 f88c 	bl	800aefc <UART_WaitOnFlagUntilTimeout>
 800ade4:	4603      	mov	r3, r0
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d021      	beq.n	800ae2e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adf2:	e853 3f00 	ldrex	r3, [r3]
 800adf6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800adf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800adfe:	653b      	str	r3, [r7, #80]	@ 0x50
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	461a      	mov	r2, r3
 800ae06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae08:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae0a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae10:	e841 2300 	strex	r3, r2, [r1]
 800ae14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d1e6      	bne.n	800adea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2220      	movs	r2, #32
 800ae20:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2200      	movs	r2, #0
 800ae26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae2a:	2303      	movs	r3, #3
 800ae2c:	e062      	b.n	800aef4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 0304 	and.w	r3, r3, #4
 800ae38:	2b04      	cmp	r3, #4
 800ae3a:	d149      	bne.n	800aed0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae3c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ae40:	9300      	str	r3, [sp, #0]
 800ae42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae44:	2200      	movs	r2, #0
 800ae46:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 f856 	bl	800aefc <UART_WaitOnFlagUntilTimeout>
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d03c      	beq.n	800aed0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae5e:	e853 3f00 	ldrex	r3, [r3]
 800ae62:	623b      	str	r3, [r7, #32]
   return(result);
 800ae64:	6a3b      	ldr	r3, [r7, #32]
 800ae66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	461a      	mov	r2, r3
 800ae72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae74:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae76:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae7c:	e841 2300 	strex	r3, r2, [r1]
 800ae80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d1e6      	bne.n	800ae56 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	3308      	adds	r3, #8
 800ae8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	e853 3f00 	ldrex	r3, [r3]
 800ae96:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	f023 0301 	bic.w	r3, r3, #1
 800ae9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	3308      	adds	r3, #8
 800aea6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aea8:	61fa      	str	r2, [r7, #28]
 800aeaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeac:	69b9      	ldr	r1, [r7, #24]
 800aeae:	69fa      	ldr	r2, [r7, #28]
 800aeb0:	e841 2300 	strex	r3, r2, [r1]
 800aeb4:	617b      	str	r3, [r7, #20]
   return(result);
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d1e5      	bne.n	800ae88 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2220      	movs	r2, #32
 800aec0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aecc:	2303      	movs	r3, #3
 800aece:	e011      	b.n	800aef4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2220      	movs	r2, #32
 800aed4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2220      	movs	r2, #32
 800aeda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2200      	movs	r2, #0
 800aee2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	2200      	movs	r2, #0
 800aee8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2200      	movs	r2, #0
 800aeee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800aef2:	2300      	movs	r3, #0
}
 800aef4:	4618      	mov	r0, r3
 800aef6:	3758      	adds	r7, #88	@ 0x58
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b084      	sub	sp, #16
 800af00:	af00      	add	r7, sp, #0
 800af02:	60f8      	str	r0, [r7, #12]
 800af04:	60b9      	str	r1, [r7, #8]
 800af06:	603b      	str	r3, [r7, #0]
 800af08:	4613      	mov	r3, r2
 800af0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af0c:	e04f      	b.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af14:	d04b      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af16:	f7f9 f951 	bl	80041bc <HAL_GetTick>
 800af1a:	4602      	mov	r2, r0
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	1ad3      	subs	r3, r2, r3
 800af20:	69ba      	ldr	r2, [r7, #24]
 800af22:	429a      	cmp	r2, r3
 800af24:	d302      	bcc.n	800af2c <UART_WaitOnFlagUntilTimeout+0x30>
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d101      	bne.n	800af30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800af2c:	2303      	movs	r3, #3
 800af2e:	e04e      	b.n	800afce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	f003 0304 	and.w	r3, r3, #4
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d037      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	2b80      	cmp	r3, #128	@ 0x80
 800af42:	d034      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	2b40      	cmp	r3, #64	@ 0x40
 800af48:	d031      	beq.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	69db      	ldr	r3, [r3, #28]
 800af50:	f003 0308 	and.w	r3, r3, #8
 800af54:	2b08      	cmp	r3, #8
 800af56:	d110      	bne.n	800af7a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	2208      	movs	r2, #8
 800af5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af60:	68f8      	ldr	r0, [r7, #12]
 800af62:	f000 f8ff 	bl	800b164 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	2208      	movs	r2, #8
 800af6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2200      	movs	r2, #0
 800af72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800af76:	2301      	movs	r3, #1
 800af78:	e029      	b.n	800afce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	69db      	ldr	r3, [r3, #28]
 800af80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af88:	d111      	bne.n	800afae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800af92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f000 f8e5 	bl	800b164 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2220      	movs	r2, #32
 800af9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	2200      	movs	r2, #0
 800afa6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800afaa:	2303      	movs	r3, #3
 800afac:	e00f      	b.n	800afce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	69da      	ldr	r2, [r3, #28]
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	4013      	ands	r3, r2
 800afb8:	68ba      	ldr	r2, [r7, #8]
 800afba:	429a      	cmp	r2, r3
 800afbc:	bf0c      	ite	eq
 800afbe:	2301      	moveq	r3, #1
 800afc0:	2300      	movne	r3, #0
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	461a      	mov	r2, r3
 800afc6:	79fb      	ldrb	r3, [r7, #7]
 800afc8:	429a      	cmp	r2, r3
 800afca:	d0a0      	beq.n	800af0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800afcc:	2300      	movs	r3, #0
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
	...

0800afd8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800afd8:	b480      	push	{r7}
 800afda:	b097      	sub	sp, #92	@ 0x5c
 800afdc:	af00      	add	r7, sp, #0
 800afde:	60f8      	str	r0, [r7, #12]
 800afe0:	60b9      	str	r1, [r7, #8]
 800afe2:	4613      	mov	r3, r2
 800afe4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	68ba      	ldr	r2, [r7, #8]
 800afea:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	88fa      	ldrh	r2, [r7, #6]
 800aff0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	88fa      	ldrh	r2, [r7, #6]
 800aff8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	2200      	movs	r2, #0
 800b000:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	689b      	ldr	r3, [r3, #8]
 800b006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b00a:	d10e      	bne.n	800b02a <UART_Start_Receive_IT+0x52>
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	691b      	ldr	r3, [r3, #16]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d105      	bne.n	800b020 <UART_Start_Receive_IT+0x48>
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b01a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b01e:	e02d      	b.n	800b07c <UART_Start_Receive_IT+0xa4>
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	22ff      	movs	r2, #255	@ 0xff
 800b024:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b028:	e028      	b.n	800b07c <UART_Start_Receive_IT+0xa4>
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	689b      	ldr	r3, [r3, #8]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d10d      	bne.n	800b04e <UART_Start_Receive_IT+0x76>
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d104      	bne.n	800b044 <UART_Start_Receive_IT+0x6c>
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	22ff      	movs	r2, #255	@ 0xff
 800b03e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b042:	e01b      	b.n	800b07c <UART_Start_Receive_IT+0xa4>
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	227f      	movs	r2, #127	@ 0x7f
 800b048:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b04c:	e016      	b.n	800b07c <UART_Start_Receive_IT+0xa4>
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	689b      	ldr	r3, [r3, #8]
 800b052:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b056:	d10d      	bne.n	800b074 <UART_Start_Receive_IT+0x9c>
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	691b      	ldr	r3, [r3, #16]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d104      	bne.n	800b06a <UART_Start_Receive_IT+0x92>
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	227f      	movs	r2, #127	@ 0x7f
 800b064:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b068:	e008      	b.n	800b07c <UART_Start_Receive_IT+0xa4>
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	223f      	movs	r2, #63	@ 0x3f
 800b06e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b072:	e003      	b.n	800b07c <UART_Start_Receive_IT+0xa4>
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2200      	movs	r2, #0
 800b078:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	2200      	movs	r2, #0
 800b080:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	2222      	movs	r2, #34	@ 0x22
 800b088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	3308      	adds	r3, #8
 800b092:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b096:	e853 3f00 	ldrex	r3, [r3]
 800b09a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b09c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b09e:	f043 0301 	orr.w	r3, r3, #1
 800b0a2:	657b      	str	r3, [r7, #84]	@ 0x54
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	3308      	adds	r3, #8
 800b0aa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b0ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b0ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b0b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0b4:	e841 2300 	strex	r3, r2, [r1]
 800b0b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b0ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d1e5      	bne.n	800b08c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	689b      	ldr	r3, [r3, #8]
 800b0c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0c8:	d107      	bne.n	800b0da <UART_Start_Receive_IT+0x102>
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	691b      	ldr	r3, [r3, #16]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d103      	bne.n	800b0da <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	4a21      	ldr	r2, [pc, #132]	@ (800b15c <UART_Start_Receive_IT+0x184>)
 800b0d6:	669a      	str	r2, [r3, #104]	@ 0x68
 800b0d8:	e002      	b.n	800b0e0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	4a20      	ldr	r2, [pc, #128]	@ (800b160 <UART_Start_Receive_IT+0x188>)
 800b0de:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	691b      	ldr	r3, [r3, #16]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d019      	beq.n	800b11c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0f0:	e853 3f00 	ldrex	r3, [r3]
 800b0f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b0fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	461a      	mov	r2, r3
 800b104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b106:	637b      	str	r3, [r7, #52]	@ 0x34
 800b108:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b10a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b10c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b10e:	e841 2300 	strex	r3, r2, [r1]
 800b112:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b116:	2b00      	cmp	r3, #0
 800b118:	d1e6      	bne.n	800b0e8 <UART_Start_Receive_IT+0x110>
 800b11a:	e018      	b.n	800b14e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	e853 3f00 	ldrex	r3, [r3]
 800b128:	613b      	str	r3, [r7, #16]
   return(result);
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	f043 0320 	orr.w	r3, r3, #32
 800b130:	653b      	str	r3, [r7, #80]	@ 0x50
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	461a      	mov	r2, r3
 800b138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b13a:	623b      	str	r3, [r7, #32]
 800b13c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13e:	69f9      	ldr	r1, [r7, #28]
 800b140:	6a3a      	ldr	r2, [r7, #32]
 800b142:	e841 2300 	strex	r3, r2, [r1]
 800b146:	61bb      	str	r3, [r7, #24]
   return(result);
 800b148:	69bb      	ldr	r3, [r7, #24]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d1e6      	bne.n	800b11c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800b14e:	2300      	movs	r3, #0
}
 800b150:	4618      	mov	r0, r3
 800b152:	375c      	adds	r7, #92	@ 0x5c
 800b154:	46bd      	mov	sp, r7
 800b156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15a:	4770      	bx	lr
 800b15c:	0800b469 	.word	0x0800b469
 800b160:	0800b2ad 	.word	0x0800b2ad

0800b164 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b164:	b480      	push	{r7}
 800b166:	b095      	sub	sp, #84	@ 0x54
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b174:	e853 3f00 	ldrex	r3, [r3]
 800b178:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b17a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b17c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b180:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	461a      	mov	r2, r3
 800b188:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b18a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b18c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b18e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b190:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b192:	e841 2300 	strex	r3, r2, [r1]
 800b196:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d1e6      	bne.n	800b16c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	3308      	adds	r3, #8
 800b1a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1a6:	6a3b      	ldr	r3, [r7, #32]
 800b1a8:	e853 3f00 	ldrex	r3, [r3]
 800b1ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800b1ae:	69fb      	ldr	r3, [r7, #28]
 800b1b0:	f023 0301 	bic.w	r3, r3, #1
 800b1b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	3308      	adds	r3, #8
 800b1bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b1be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b1c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b1c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b1c6:	e841 2300 	strex	r3, r2, [r1]
 800b1ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d1e5      	bne.n	800b19e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d118      	bne.n	800b20c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	e853 3f00 	ldrex	r3, [r3]
 800b1e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	f023 0310 	bic.w	r3, r3, #16
 800b1ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	461a      	mov	r2, r3
 800b1f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1f8:	61bb      	str	r3, [r7, #24]
 800b1fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1fc:	6979      	ldr	r1, [r7, #20]
 800b1fe:	69ba      	ldr	r2, [r7, #24]
 800b200:	e841 2300 	strex	r3, r2, [r1]
 800b204:	613b      	str	r3, [r7, #16]
   return(result);
 800b206:	693b      	ldr	r3, [r7, #16]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d1e6      	bne.n	800b1da <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2220      	movs	r2, #32
 800b210:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2200      	movs	r2, #0
 800b218:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	2200      	movs	r2, #0
 800b21e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b220:	bf00      	nop
 800b222:	3754      	adds	r7, #84	@ 0x54
 800b224:	46bd      	mov	sp, r7
 800b226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22a:	4770      	bx	lr

0800b22c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b084      	sub	sp, #16
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b238:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2200      	movs	r2, #0
 800b23e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2200      	movs	r2, #0
 800b246:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b24a:	68f8      	ldr	r0, [r7, #12]
 800b24c:	f7ff fa3e 	bl	800a6cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b250:	bf00      	nop
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b088      	sub	sp, #32
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	e853 3f00 	ldrex	r3, [r3]
 800b26c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b274:	61fb      	str	r3, [r7, #28]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	461a      	mov	r2, r3
 800b27c:	69fb      	ldr	r3, [r7, #28]
 800b27e:	61bb      	str	r3, [r7, #24]
 800b280:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b282:	6979      	ldr	r1, [r7, #20]
 800b284:	69ba      	ldr	r2, [r7, #24]
 800b286:	e841 2300 	strex	r3, r2, [r1]
 800b28a:	613b      	str	r3, [r7, #16]
   return(result);
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1e6      	bne.n	800b260 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2220      	movs	r2, #32
 800b296:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2200      	movs	r2, #0
 800b29c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f7ff fa0a 	bl	800a6b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b2a4:	bf00      	nop
 800b2a6:	3720      	adds	r7, #32
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b09c      	sub	sp, #112	@ 0x70
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b2ba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2c4:	2b22      	cmp	r3, #34	@ 0x22
 800b2c6:	f040 80be 	bne.w	800b446 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b2d0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b2d4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b2d8:	b2d9      	uxtb	r1, r3
 800b2da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b2de:	b2da      	uxtb	r2, r3
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2e4:	400a      	ands	r2, r1
 800b2e6:	b2d2      	uxtb	r2, r2
 800b2e8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2ee:	1c5a      	adds	r2, r3, #1
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b2fa:	b29b      	uxth	r3, r3
 800b2fc:	3b01      	subs	r3, #1
 800b2fe:	b29a      	uxth	r2, r3
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b30c:	b29b      	uxth	r3, r3
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f040 80a3 	bne.w	800b45a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b31a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b31c:	e853 3f00 	ldrex	r3, [r3]
 800b320:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b322:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b324:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b328:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	461a      	mov	r2, r3
 800b330:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b332:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b334:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b336:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b338:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b33a:	e841 2300 	strex	r3, r2, [r1]
 800b33e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b340:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b342:	2b00      	cmp	r3, #0
 800b344:	d1e6      	bne.n	800b314 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	3308      	adds	r3, #8
 800b34c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b34e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b350:	e853 3f00 	ldrex	r3, [r3]
 800b354:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b358:	f023 0301 	bic.w	r3, r3, #1
 800b35c:	667b      	str	r3, [r7, #100]	@ 0x64
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	3308      	adds	r3, #8
 800b364:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b366:	647a      	str	r2, [r7, #68]	@ 0x44
 800b368:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b36a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b36c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b36e:	e841 2300 	strex	r3, r2, [r1]
 800b372:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b376:	2b00      	cmp	r3, #0
 800b378:	d1e5      	bne.n	800b346 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2220      	movs	r2, #32
 800b37e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2200      	movs	r2, #0
 800b386:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2200      	movs	r2, #0
 800b38c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	4a34      	ldr	r2, [pc, #208]	@ (800b464 <UART_RxISR_8BIT+0x1b8>)
 800b394:	4293      	cmp	r3, r2
 800b396:	d01f      	beq.n	800b3d8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	685b      	ldr	r3, [r3, #4]
 800b39e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d018      	beq.n	800b3d8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3ae:	e853 3f00 	ldrex	r3, [r3]
 800b3b2:	623b      	str	r3, [r7, #32]
   return(result);
 800b3b4:	6a3b      	ldr	r3, [r7, #32]
 800b3b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b3ba:	663b      	str	r3, [r7, #96]	@ 0x60
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	461a      	mov	r2, r3
 800b3c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3c4:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b3ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3cc:	e841 2300 	strex	r3, r2, [r1]
 800b3d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b3d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d1e6      	bne.n	800b3a6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d12e      	bne.n	800b43e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	e853 3f00 	ldrex	r3, [r3]
 800b3f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f023 0310 	bic.w	r3, r3, #16
 800b3fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	461a      	mov	r2, r3
 800b402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b404:	61fb      	str	r3, [r7, #28]
 800b406:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b408:	69b9      	ldr	r1, [r7, #24]
 800b40a:	69fa      	ldr	r2, [r7, #28]
 800b40c:	e841 2300 	strex	r3, r2, [r1]
 800b410:	617b      	str	r3, [r7, #20]
   return(result);
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d1e6      	bne.n	800b3e6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	69db      	ldr	r3, [r3, #28]
 800b41e:	f003 0310 	and.w	r3, r3, #16
 800b422:	2b10      	cmp	r3, #16
 800b424:	d103      	bne.n	800b42e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	2210      	movs	r2, #16
 800b42c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b434:	4619      	mov	r1, r3
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f7ff f952 	bl	800a6e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b43c:	e00d      	b.n	800b45a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800b43e:	6878      	ldr	r0, [r7, #4]
 800b440:	f7f6 fc80 	bl	8001d44 <HAL_UART_RxCpltCallback>
}
 800b444:	e009      	b.n	800b45a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	8b1b      	ldrh	r3, [r3, #24]
 800b44c:	b29a      	uxth	r2, r3
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f042 0208 	orr.w	r2, r2, #8
 800b456:	b292      	uxth	r2, r2
 800b458:	831a      	strh	r2, [r3, #24]
}
 800b45a:	bf00      	nop
 800b45c:	3770      	adds	r7, #112	@ 0x70
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}
 800b462:	bf00      	nop
 800b464:	40008000 	.word	0x40008000

0800b468 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b09c      	sub	sp, #112	@ 0x70
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b476:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b480:	2b22      	cmp	r3, #34	@ 0x22
 800b482:	f040 80be 	bne.w	800b602 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800b48c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b494:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b496:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800b49a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b49e:	4013      	ands	r3, r2
 800b4a0:	b29a      	uxth	r2, r3
 800b4a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b4a4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4aa:	1c9a      	adds	r2, r3, #2
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b4b6:	b29b      	uxth	r3, r3
 800b4b8:	3b01      	subs	r3, #1
 800b4ba:	b29a      	uxth	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	f040 80a3 	bne.w	800b616 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4d8:	e853 3f00 	ldrex	r3, [r3]
 800b4dc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b4de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4e4:	667b      	str	r3, [r7, #100]	@ 0x64
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	461a      	mov	r2, r3
 800b4ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4ee:	657b      	str	r3, [r7, #84]	@ 0x54
 800b4f0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b4f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b4f6:	e841 2300 	strex	r3, r2, [r1]
 800b4fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b4fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d1e6      	bne.n	800b4d0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	3308      	adds	r3, #8
 800b508:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b50a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b50c:	e853 3f00 	ldrex	r3, [r3]
 800b510:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b514:	f023 0301 	bic.w	r3, r3, #1
 800b518:	663b      	str	r3, [r7, #96]	@ 0x60
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	3308      	adds	r3, #8
 800b520:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b522:	643a      	str	r2, [r7, #64]	@ 0x40
 800b524:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b526:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b528:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b52a:	e841 2300 	strex	r3, r2, [r1]
 800b52e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b532:	2b00      	cmp	r3, #0
 800b534:	d1e5      	bne.n	800b502 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2220      	movs	r2, #32
 800b53a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2200      	movs	r2, #0
 800b542:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	2200      	movs	r2, #0
 800b548:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	4a34      	ldr	r2, [pc, #208]	@ (800b620 <UART_RxISR_16BIT+0x1b8>)
 800b550:	4293      	cmp	r3, r2
 800b552:	d01f      	beq.n	800b594 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	685b      	ldr	r3, [r3, #4]
 800b55a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d018      	beq.n	800b594 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b568:	6a3b      	ldr	r3, [r7, #32]
 800b56a:	e853 3f00 	ldrex	r3, [r3]
 800b56e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b570:	69fb      	ldr	r3, [r7, #28]
 800b572:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b576:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	461a      	mov	r2, r3
 800b57e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b580:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b582:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b584:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b588:	e841 2300 	strex	r3, r2, [r1]
 800b58c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b590:	2b00      	cmp	r3, #0
 800b592:	d1e6      	bne.n	800b562 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b598:	2b01      	cmp	r3, #1
 800b59a:	d12e      	bne.n	800b5fa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	e853 3f00 	ldrex	r3, [r3]
 800b5ae:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	f023 0310 	bic.w	r3, r3, #16
 800b5b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	461a      	mov	r2, r3
 800b5be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b5c0:	61bb      	str	r3, [r7, #24]
 800b5c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5c4:	6979      	ldr	r1, [r7, #20]
 800b5c6:	69ba      	ldr	r2, [r7, #24]
 800b5c8:	e841 2300 	strex	r3, r2, [r1]
 800b5cc:	613b      	str	r3, [r7, #16]
   return(result);
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d1e6      	bne.n	800b5a2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	69db      	ldr	r3, [r3, #28]
 800b5da:	f003 0310 	and.w	r3, r3, #16
 800b5de:	2b10      	cmp	r3, #16
 800b5e0:	d103      	bne.n	800b5ea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2210      	movs	r2, #16
 800b5e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b5f0:	4619      	mov	r1, r3
 800b5f2:	6878      	ldr	r0, [r7, #4]
 800b5f4:	f7ff f874 	bl	800a6e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b5f8:	e00d      	b.n	800b616 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	f7f6 fba2 	bl	8001d44 <HAL_UART_RxCpltCallback>
}
 800b600:	e009      	b.n	800b616 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	8b1b      	ldrh	r3, [r3, #24]
 800b608:	b29a      	uxth	r2, r3
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f042 0208 	orr.w	r2, r2, #8
 800b612:	b292      	uxth	r2, r2
 800b614:	831a      	strh	r2, [r3, #24]
}
 800b616:	bf00      	nop
 800b618:	3770      	adds	r7, #112	@ 0x70
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	40008000 	.word	0x40008000

0800b624 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b624:	b480      	push	{r7}
 800b626:	b083      	sub	sp, #12
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b62c:	bf00      	nop
 800b62e:	370c      	adds	r7, #12
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr

0800b638 <__NVIC_SetPriority>:
{
 800b638:	b480      	push	{r7}
 800b63a:	b083      	sub	sp, #12
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	4603      	mov	r3, r0
 800b640:	6039      	str	r1, [r7, #0]
 800b642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	db0a      	blt.n	800b662 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	b2da      	uxtb	r2, r3
 800b650:	490c      	ldr	r1, [pc, #48]	@ (800b684 <__NVIC_SetPriority+0x4c>)
 800b652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b656:	0112      	lsls	r2, r2, #4
 800b658:	b2d2      	uxtb	r2, r2
 800b65a:	440b      	add	r3, r1
 800b65c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b660:	e00a      	b.n	800b678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	b2da      	uxtb	r2, r3
 800b666:	4908      	ldr	r1, [pc, #32]	@ (800b688 <__NVIC_SetPriority+0x50>)
 800b668:	79fb      	ldrb	r3, [r7, #7]
 800b66a:	f003 030f 	and.w	r3, r3, #15
 800b66e:	3b04      	subs	r3, #4
 800b670:	0112      	lsls	r2, r2, #4
 800b672:	b2d2      	uxtb	r2, r2
 800b674:	440b      	add	r3, r1
 800b676:	761a      	strb	r2, [r3, #24]
}
 800b678:	bf00      	nop
 800b67a:	370c      	adds	r7, #12
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr
 800b684:	e000e100 	.word	0xe000e100
 800b688:	e000ed00 	.word	0xe000ed00

0800b68c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b68c:	b580      	push	{r7, lr}
 800b68e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b690:	4b05      	ldr	r3, [pc, #20]	@ (800b6a8 <SysTick_Handler+0x1c>)
 800b692:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b694:	f001 fec6 	bl	800d424 <xTaskGetSchedulerState>
 800b698:	4603      	mov	r3, r0
 800b69a:	2b01      	cmp	r3, #1
 800b69c:	d001      	beq.n	800b6a2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b69e:	f002 fcbb 	bl	800e018 <xPortSysTickHandler>
  }
}
 800b6a2:	bf00      	nop
 800b6a4:	bd80      	pop	{r7, pc}
 800b6a6:	bf00      	nop
 800b6a8:	e000e010 	.word	0xe000e010

0800b6ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b6b0:	2100      	movs	r1, #0
 800b6b2:	f06f 0004 	mvn.w	r0, #4
 800b6b6:	f7ff ffbf 	bl	800b638 <__NVIC_SetPriority>
#endif
}
 800b6ba:	bf00      	nop
 800b6bc:	bd80      	pop	{r7, pc}
	...

0800b6c0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6c6:	f3ef 8305 	mrs	r3, IPSR
 800b6ca:	603b      	str	r3, [r7, #0]
  return(result);
 800b6cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d003      	beq.n	800b6da <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b6d2:	f06f 0305 	mvn.w	r3, #5
 800b6d6:	607b      	str	r3, [r7, #4]
 800b6d8:	e00c      	b.n	800b6f4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b6da:	4b0a      	ldr	r3, [pc, #40]	@ (800b704 <osKernelInitialize+0x44>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d105      	bne.n	800b6ee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b6e2:	4b08      	ldr	r3, [pc, #32]	@ (800b704 <osKernelInitialize+0x44>)
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	607b      	str	r3, [r7, #4]
 800b6ec:	e002      	b.n	800b6f4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b6ee:	f04f 33ff 	mov.w	r3, #4294967295
 800b6f2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b6f4:	687b      	ldr	r3, [r7, #4]
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	370c      	adds	r7, #12
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b700:	4770      	bx	lr
 800b702:	bf00      	nop
 800b704:	20000490 	.word	0x20000490

0800b708 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b708:	b580      	push	{r7, lr}
 800b70a:	b082      	sub	sp, #8
 800b70c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b70e:	f3ef 8305 	mrs	r3, IPSR
 800b712:	603b      	str	r3, [r7, #0]
  return(result);
 800b714:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b716:	2b00      	cmp	r3, #0
 800b718:	d003      	beq.n	800b722 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b71a:	f06f 0305 	mvn.w	r3, #5
 800b71e:	607b      	str	r3, [r7, #4]
 800b720:	e010      	b.n	800b744 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b722:	4b0b      	ldr	r3, [pc, #44]	@ (800b750 <osKernelStart+0x48>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	2b01      	cmp	r3, #1
 800b728:	d109      	bne.n	800b73e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b72a:	f7ff ffbf 	bl	800b6ac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b72e:	4b08      	ldr	r3, [pc, #32]	@ (800b750 <osKernelStart+0x48>)
 800b730:	2202      	movs	r2, #2
 800b732:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b734:	f001 fa12 	bl	800cb5c <vTaskStartScheduler>
      stat = osOK;
 800b738:	2300      	movs	r3, #0
 800b73a:	607b      	str	r3, [r7, #4]
 800b73c:	e002      	b.n	800b744 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b73e:	f04f 33ff 	mov.w	r3, #4294967295
 800b742:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b744:	687b      	ldr	r3, [r7, #4]
}
 800b746:	4618      	mov	r0, r3
 800b748:	3708      	adds	r7, #8
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}
 800b74e:	bf00      	nop
 800b750:	20000490 	.word	0x20000490

0800b754 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b754:	b580      	push	{r7, lr}
 800b756:	b08e      	sub	sp, #56	@ 0x38
 800b758:	af04      	add	r7, sp, #16
 800b75a:	60f8      	str	r0, [r7, #12]
 800b75c:	60b9      	str	r1, [r7, #8]
 800b75e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b760:	2300      	movs	r3, #0
 800b762:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b764:	f3ef 8305 	mrs	r3, IPSR
 800b768:	617b      	str	r3, [r7, #20]
  return(result);
 800b76a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d17e      	bne.n	800b86e <osThreadNew+0x11a>
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d07b      	beq.n	800b86e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b776:	2380      	movs	r3, #128	@ 0x80
 800b778:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b77a:	2318      	movs	r3, #24
 800b77c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b77e:	2300      	movs	r3, #0
 800b780:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b782:	f04f 33ff 	mov.w	r3, #4294967295
 800b786:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d045      	beq.n	800b81a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d002      	beq.n	800b79c <osThreadNew+0x48>
        name = attr->name;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	699b      	ldr	r3, [r3, #24]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d002      	beq.n	800b7aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	699b      	ldr	r3, [r3, #24]
 800b7a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b7aa:	69fb      	ldr	r3, [r7, #28]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d008      	beq.n	800b7c2 <osThreadNew+0x6e>
 800b7b0:	69fb      	ldr	r3, [r7, #28]
 800b7b2:	2b38      	cmp	r3, #56	@ 0x38
 800b7b4:	d805      	bhi.n	800b7c2 <osThreadNew+0x6e>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	685b      	ldr	r3, [r3, #4]
 800b7ba:	f003 0301 	and.w	r3, r3, #1
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d001      	beq.n	800b7c6 <osThreadNew+0x72>
        return (NULL);
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	e054      	b.n	800b870 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	695b      	ldr	r3, [r3, #20]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d003      	beq.n	800b7d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	695b      	ldr	r3, [r3, #20]
 800b7d2:	089b      	lsrs	r3, r3, #2
 800b7d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00e      	beq.n	800b7fc <osThreadNew+0xa8>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	68db      	ldr	r3, [r3, #12]
 800b7e2:	2ba7      	cmp	r3, #167	@ 0xa7
 800b7e4:	d90a      	bls.n	800b7fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d006      	beq.n	800b7fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	695b      	ldr	r3, [r3, #20]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d002      	beq.n	800b7fc <osThreadNew+0xa8>
        mem = 1;
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	61bb      	str	r3, [r7, #24]
 800b7fa:	e010      	b.n	800b81e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	689b      	ldr	r3, [r3, #8]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d10c      	bne.n	800b81e <osThreadNew+0xca>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	68db      	ldr	r3, [r3, #12]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d108      	bne.n	800b81e <osThreadNew+0xca>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	691b      	ldr	r3, [r3, #16]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d104      	bne.n	800b81e <osThreadNew+0xca>
          mem = 0;
 800b814:	2300      	movs	r3, #0
 800b816:	61bb      	str	r3, [r7, #24]
 800b818:	e001      	b.n	800b81e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b81a:	2300      	movs	r3, #0
 800b81c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b81e:	69bb      	ldr	r3, [r7, #24]
 800b820:	2b01      	cmp	r3, #1
 800b822:	d110      	bne.n	800b846 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b828:	687a      	ldr	r2, [r7, #4]
 800b82a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b82c:	9202      	str	r2, [sp, #8]
 800b82e:	9301      	str	r3, [sp, #4]
 800b830:	69fb      	ldr	r3, [r7, #28]
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	6a3a      	ldr	r2, [r7, #32]
 800b838:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b83a:	68f8      	ldr	r0, [r7, #12]
 800b83c:	f000 ff9a 	bl	800c774 <xTaskCreateStatic>
 800b840:	4603      	mov	r3, r0
 800b842:	613b      	str	r3, [r7, #16]
 800b844:	e013      	b.n	800b86e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b846:	69bb      	ldr	r3, [r7, #24]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d110      	bne.n	800b86e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b84c:	6a3b      	ldr	r3, [r7, #32]
 800b84e:	b29a      	uxth	r2, r3
 800b850:	f107 0310 	add.w	r3, r7, #16
 800b854:	9301      	str	r3, [sp, #4]
 800b856:	69fb      	ldr	r3, [r7, #28]
 800b858:	9300      	str	r3, [sp, #0]
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b85e:	68f8      	ldr	r0, [r7, #12]
 800b860:	f000 ffe8 	bl	800c834 <xTaskCreate>
 800b864:	4603      	mov	r3, r0
 800b866:	2b01      	cmp	r3, #1
 800b868:	d001      	beq.n	800b86e <osThreadNew+0x11a>
            hTask = NULL;
 800b86a:	2300      	movs	r3, #0
 800b86c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b86e:	693b      	ldr	r3, [r7, #16]
}
 800b870:	4618      	mov	r0, r3
 800b872:	3728      	adds	r7, #40	@ 0x28
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b878:	b580      	push	{r7, lr}
 800b87a:	b084      	sub	sp, #16
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b880:	f3ef 8305 	mrs	r3, IPSR
 800b884:	60bb      	str	r3, [r7, #8]
  return(result);
 800b886:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d003      	beq.n	800b894 <osDelay+0x1c>
    stat = osErrorISR;
 800b88c:	f06f 0305 	mvn.w	r3, #5
 800b890:	60fb      	str	r3, [r7, #12]
 800b892:	e007      	b.n	800b8a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b894:	2300      	movs	r3, #0
 800b896:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d002      	beq.n	800b8a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f001 f926 	bl	800caf0 <vTaskDelay>
    }
  }

  return (stat);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3710      	adds	r7, #16
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}

0800b8ae <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b8ae:	b580      	push	{r7, lr}
 800b8b0:	b08a      	sub	sp, #40	@ 0x28
 800b8b2:	af02      	add	r7, sp, #8
 800b8b4:	60f8      	str	r0, [r7, #12]
 800b8b6:	60b9      	str	r1, [r7, #8]
 800b8b8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b8be:	f3ef 8305 	mrs	r3, IPSR
 800b8c2:	613b      	str	r3, [r7, #16]
  return(result);
 800b8c4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d175      	bne.n	800b9b6 <osSemaphoreNew+0x108>
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d072      	beq.n	800b9b6 <osSemaphoreNew+0x108>
 800b8d0:	68ba      	ldr	r2, [r7, #8]
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d86e      	bhi.n	800b9b6 <osSemaphoreNew+0x108>
    mem = -1;
 800b8d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b8dc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d015      	beq.n	800b910 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d006      	beq.n	800b8fa <osSemaphoreNew+0x4c>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	68db      	ldr	r3, [r3, #12]
 800b8f0:	2b4f      	cmp	r3, #79	@ 0x4f
 800b8f2:	d902      	bls.n	800b8fa <osSemaphoreNew+0x4c>
        mem = 1;
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	61bb      	str	r3, [r7, #24]
 800b8f8:	e00c      	b.n	800b914 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	689b      	ldr	r3, [r3, #8]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d108      	bne.n	800b914 <osSemaphoreNew+0x66>
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	68db      	ldr	r3, [r3, #12]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d104      	bne.n	800b914 <osSemaphoreNew+0x66>
          mem = 0;
 800b90a:	2300      	movs	r3, #0
 800b90c:	61bb      	str	r3, [r7, #24]
 800b90e:	e001      	b.n	800b914 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800b910:	2300      	movs	r3, #0
 800b912:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800b914:	69bb      	ldr	r3, [r7, #24]
 800b916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b91a:	d04c      	beq.n	800b9b6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d128      	bne.n	800b974 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800b922:	69bb      	ldr	r3, [r7, #24]
 800b924:	2b01      	cmp	r3, #1
 800b926:	d10a      	bne.n	800b93e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	689b      	ldr	r3, [r3, #8]
 800b92c:	2203      	movs	r2, #3
 800b92e:	9200      	str	r2, [sp, #0]
 800b930:	2200      	movs	r2, #0
 800b932:	2100      	movs	r1, #0
 800b934:	2001      	movs	r0, #1
 800b936:	f000 f995 	bl	800bc64 <xQueueGenericCreateStatic>
 800b93a:	61f8      	str	r0, [r7, #28]
 800b93c:	e005      	b.n	800b94a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800b93e:	2203      	movs	r2, #3
 800b940:	2100      	movs	r1, #0
 800b942:	2001      	movs	r0, #1
 800b944:	f000 fa0b 	bl	800bd5e <xQueueGenericCreate>
 800b948:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d022      	beq.n	800b996 <osSemaphoreNew+0xe8>
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d01f      	beq.n	800b996 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b956:	2300      	movs	r3, #0
 800b958:	2200      	movs	r2, #0
 800b95a:	2100      	movs	r1, #0
 800b95c:	69f8      	ldr	r0, [r7, #28]
 800b95e:	f000 facb 	bl	800bef8 <xQueueGenericSend>
 800b962:	4603      	mov	r3, r0
 800b964:	2b01      	cmp	r3, #1
 800b966:	d016      	beq.n	800b996 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800b968:	69f8      	ldr	r0, [r7, #28]
 800b96a:	f000 fd47 	bl	800c3fc <vQueueDelete>
            hSemaphore = NULL;
 800b96e:	2300      	movs	r3, #0
 800b970:	61fb      	str	r3, [r7, #28]
 800b972:	e010      	b.n	800b996 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800b974:	69bb      	ldr	r3, [r7, #24]
 800b976:	2b01      	cmp	r3, #1
 800b978:	d108      	bne.n	800b98c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	689b      	ldr	r3, [r3, #8]
 800b97e:	461a      	mov	r2, r3
 800b980:	68b9      	ldr	r1, [r7, #8]
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f000 fa49 	bl	800be1a <xQueueCreateCountingSemaphoreStatic>
 800b988:	61f8      	str	r0, [r7, #28]
 800b98a:	e004      	b.n	800b996 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800b98c:	68b9      	ldr	r1, [r7, #8]
 800b98e:	68f8      	ldr	r0, [r7, #12]
 800b990:	f000 fa7c 	bl	800be8c <xQueueCreateCountingSemaphore>
 800b994:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800b996:	69fb      	ldr	r3, [r7, #28]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d00c      	beq.n	800b9b6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d003      	beq.n	800b9aa <osSemaphoreNew+0xfc>
          name = attr->name;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	617b      	str	r3, [r7, #20]
 800b9a8:	e001      	b.n	800b9ae <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800b9ae:	6979      	ldr	r1, [r7, #20]
 800b9b0:	69f8      	ldr	r0, [r7, #28]
 800b9b2:	f000 fe57 	bl	800c664 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800b9b6:	69fb      	ldr	r3, [r7, #28]
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3720      	adds	r7, #32
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b9c0:	b480      	push	{r7}
 800b9c2:	b085      	sub	sp, #20
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	60f8      	str	r0, [r7, #12]
 800b9c8:	60b9      	str	r1, [r7, #8]
 800b9ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	4a07      	ldr	r2, [pc, #28]	@ (800b9ec <vApplicationGetIdleTaskMemory+0x2c>)
 800b9d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	4a06      	ldr	r2, [pc, #24]	@ (800b9f0 <vApplicationGetIdleTaskMemory+0x30>)
 800b9d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2280      	movs	r2, #128	@ 0x80
 800b9dc:	601a      	str	r2, [r3, #0]
}
 800b9de:	bf00      	nop
 800b9e0:	3714      	adds	r7, #20
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr
 800b9ea:	bf00      	nop
 800b9ec:	20000494 	.word	0x20000494
 800b9f0:	2000053c 	.word	0x2000053c

0800b9f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b9f4:	b480      	push	{r7}
 800b9f6:	b085      	sub	sp, #20
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	60f8      	str	r0, [r7, #12]
 800b9fc:	60b9      	str	r1, [r7, #8]
 800b9fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	4a07      	ldr	r2, [pc, #28]	@ (800ba20 <vApplicationGetTimerTaskMemory+0x2c>)
 800ba04:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	4a06      	ldr	r2, [pc, #24]	@ (800ba24 <vApplicationGetTimerTaskMemory+0x30>)
 800ba0a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ba12:	601a      	str	r2, [r3, #0]
}
 800ba14:	bf00      	nop
 800ba16:	3714      	adds	r7, #20
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr
 800ba20:	2000073c 	.word	0x2000073c
 800ba24:	200007e4 	.word	0x200007e4

0800ba28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b083      	sub	sp, #12
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f103 0208 	add.w	r2, r3, #8
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	f103 0208 	add.w	r2, r3, #8
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f103 0208 	add.w	r2, r3, #8
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2200      	movs	r2, #0
 800ba5a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ba5c:	bf00      	nop
 800ba5e:	370c      	adds	r7, #12
 800ba60:	46bd      	mov	sp, r7
 800ba62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba66:	4770      	bx	lr

0800ba68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b083      	sub	sp, #12
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ba76:	bf00      	nop
 800ba78:	370c      	adds	r7, #12
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba80:	4770      	bx	lr

0800ba82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ba82:	b480      	push	{r7}
 800ba84:	b085      	sub	sp, #20
 800ba86:	af00      	add	r7, sp, #0
 800ba88:	6078      	str	r0, [r7, #4]
 800ba8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	685b      	ldr	r3, [r3, #4]
 800ba90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	68fa      	ldr	r2, [r7, #12]
 800ba96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	689a      	ldr	r2, [r3, #8]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	683a      	ldr	r2, [r7, #0]
 800baa6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	683a      	ldr	r2, [r7, #0]
 800baac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	687a      	ldr	r2, [r7, #4]
 800bab2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	1c5a      	adds	r2, r3, #1
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	601a      	str	r2, [r3, #0]
}
 800babe:	bf00      	nop
 800bac0:	3714      	adds	r7, #20
 800bac2:	46bd      	mov	sp, r7
 800bac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bac8:	4770      	bx	lr

0800baca <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800baca:	b480      	push	{r7}
 800bacc:	b085      	sub	sp, #20
 800bace:	af00      	add	r7, sp, #0
 800bad0:	6078      	str	r0, [r7, #4]
 800bad2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae0:	d103      	bne.n	800baea <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	691b      	ldr	r3, [r3, #16]
 800bae6:	60fb      	str	r3, [r7, #12]
 800bae8:	e00c      	b.n	800bb04 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	3308      	adds	r3, #8
 800baee:	60fb      	str	r3, [r7, #12]
 800baf0:	e002      	b.n	800baf8 <vListInsert+0x2e>
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	685b      	ldr	r3, [r3, #4]
 800baf6:	60fb      	str	r3, [r7, #12]
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	68ba      	ldr	r2, [r7, #8]
 800bb00:	429a      	cmp	r2, r3
 800bb02:	d2f6      	bcs.n	800baf2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	685a      	ldr	r2, [r3, #4]
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	683a      	ldr	r2, [r7, #0]
 800bb12:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	68fa      	ldr	r2, [r7, #12]
 800bb18:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	683a      	ldr	r2, [r7, #0]
 800bb1e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	1c5a      	adds	r2, r3, #1
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	601a      	str	r2, [r3, #0]
}
 800bb30:	bf00      	nop
 800bb32:	3714      	adds	r7, #20
 800bb34:	46bd      	mov	sp, r7
 800bb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3a:	4770      	bx	lr

0800bb3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b085      	sub	sp, #20
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	6892      	ldr	r2, [r2, #8]
 800bb52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	689b      	ldr	r3, [r3, #8]
 800bb58:	687a      	ldr	r2, [r7, #4]
 800bb5a:	6852      	ldr	r2, [r2, #4]
 800bb5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	685b      	ldr	r3, [r3, #4]
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d103      	bne.n	800bb70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	689a      	ldr	r2, [r3, #8]
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2200      	movs	r2, #0
 800bb74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	1e5a      	subs	r2, r3, #1
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3714      	adds	r7, #20
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
 800bb98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d10b      	bne.n	800bbbc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba8:	f383 8811 	msr	BASEPRI, r3
 800bbac:	f3bf 8f6f 	isb	sy
 800bbb0:	f3bf 8f4f 	dsb	sy
 800bbb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bbb6:	bf00      	nop
 800bbb8:	bf00      	nop
 800bbba:	e7fd      	b.n	800bbb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bbbc:	f002 f99c 	bl	800def8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbc8:	68f9      	ldr	r1, [r7, #12]
 800bbca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bbcc:	fb01 f303 	mul.w	r3, r1, r3
 800bbd0:	441a      	add	r2, r3
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681a      	ldr	r2, [r3, #0]
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	681a      	ldr	r2, [r3, #0]
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbec:	3b01      	subs	r3, #1
 800bbee:	68f9      	ldr	r1, [r7, #12]
 800bbf0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800bbf2:	fb01 f303 	mul.w	r3, r1, r3
 800bbf6:	441a      	add	r2, r3
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	22ff      	movs	r2, #255	@ 0xff
 800bc00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	22ff      	movs	r2, #255	@ 0xff
 800bc08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d114      	bne.n	800bc3c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	691b      	ldr	r3, [r3, #16]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d01a      	beq.n	800bc50 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	3310      	adds	r3, #16
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f001 fa3a 	bl	800d098 <xTaskRemoveFromEventList>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d012      	beq.n	800bc50 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bc2a:	4b0d      	ldr	r3, [pc, #52]	@ (800bc60 <xQueueGenericReset+0xd0>)
 800bc2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc30:	601a      	str	r2, [r3, #0]
 800bc32:	f3bf 8f4f 	dsb	sy
 800bc36:	f3bf 8f6f 	isb	sy
 800bc3a:	e009      	b.n	800bc50 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	3310      	adds	r3, #16
 800bc40:	4618      	mov	r0, r3
 800bc42:	f7ff fef1 	bl	800ba28 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	3324      	adds	r3, #36	@ 0x24
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f7ff feec 	bl	800ba28 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bc50:	f002 f984 	bl	800df5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bc54:	2301      	movs	r3, #1
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3710      	adds	r7, #16
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}
 800bc5e:	bf00      	nop
 800bc60:	e000ed04 	.word	0xe000ed04

0800bc64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b08e      	sub	sp, #56	@ 0x38
 800bc68:	af02      	add	r7, sp, #8
 800bc6a:	60f8      	str	r0, [r7, #12]
 800bc6c:	60b9      	str	r1, [r7, #8]
 800bc6e:	607a      	str	r2, [r7, #4]
 800bc70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d10b      	bne.n	800bc90 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800bc78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc7c:	f383 8811 	msr	BASEPRI, r3
 800bc80:	f3bf 8f6f 	isb	sy
 800bc84:	f3bf 8f4f 	dsb	sy
 800bc88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bc8a:	bf00      	nop
 800bc8c:	bf00      	nop
 800bc8e:	e7fd      	b.n	800bc8c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d10b      	bne.n	800bcae <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800bc96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc9a:	f383 8811 	msr	BASEPRI, r3
 800bc9e:	f3bf 8f6f 	isb	sy
 800bca2:	f3bf 8f4f 	dsb	sy
 800bca6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bca8:	bf00      	nop
 800bcaa:	bf00      	nop
 800bcac:	e7fd      	b.n	800bcaa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d002      	beq.n	800bcba <xQueueGenericCreateStatic+0x56>
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d001      	beq.n	800bcbe <xQueueGenericCreateStatic+0x5a>
 800bcba:	2301      	movs	r3, #1
 800bcbc:	e000      	b.n	800bcc0 <xQueueGenericCreateStatic+0x5c>
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d10b      	bne.n	800bcdc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800bcc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc8:	f383 8811 	msr	BASEPRI, r3
 800bccc:	f3bf 8f6f 	isb	sy
 800bcd0:	f3bf 8f4f 	dsb	sy
 800bcd4:	623b      	str	r3, [r7, #32]
}
 800bcd6:	bf00      	nop
 800bcd8:	bf00      	nop
 800bcda:	e7fd      	b.n	800bcd8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d102      	bne.n	800bce8 <xQueueGenericCreateStatic+0x84>
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d101      	bne.n	800bcec <xQueueGenericCreateStatic+0x88>
 800bce8:	2301      	movs	r3, #1
 800bcea:	e000      	b.n	800bcee <xQueueGenericCreateStatic+0x8a>
 800bcec:	2300      	movs	r3, #0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d10b      	bne.n	800bd0a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800bcf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf6:	f383 8811 	msr	BASEPRI, r3
 800bcfa:	f3bf 8f6f 	isb	sy
 800bcfe:	f3bf 8f4f 	dsb	sy
 800bd02:	61fb      	str	r3, [r7, #28]
}
 800bd04:	bf00      	nop
 800bd06:	bf00      	nop
 800bd08:	e7fd      	b.n	800bd06 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bd0a:	2350      	movs	r3, #80	@ 0x50
 800bd0c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	2b50      	cmp	r3, #80	@ 0x50
 800bd12:	d00b      	beq.n	800bd2c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800bd14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd18:	f383 8811 	msr	BASEPRI, r3
 800bd1c:	f3bf 8f6f 	isb	sy
 800bd20:	f3bf 8f4f 	dsb	sy
 800bd24:	61bb      	str	r3, [r7, #24]
}
 800bd26:	bf00      	nop
 800bd28:	bf00      	nop
 800bd2a:	e7fd      	b.n	800bd28 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bd2c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800bd32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d00d      	beq.n	800bd54 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bd38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bd40:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800bd44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd46:	9300      	str	r3, [sp, #0]
 800bd48:	4613      	mov	r3, r2
 800bd4a:	687a      	ldr	r2, [r7, #4]
 800bd4c:	68b9      	ldr	r1, [r7, #8]
 800bd4e:	68f8      	ldr	r0, [r7, #12]
 800bd50:	f000 f840 	bl	800bdd4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bd54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3730      	adds	r7, #48	@ 0x30
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}

0800bd5e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bd5e:	b580      	push	{r7, lr}
 800bd60:	b08a      	sub	sp, #40	@ 0x28
 800bd62:	af02      	add	r7, sp, #8
 800bd64:	60f8      	str	r0, [r7, #12]
 800bd66:	60b9      	str	r1, [r7, #8]
 800bd68:	4613      	mov	r3, r2
 800bd6a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d10b      	bne.n	800bd8a <xQueueGenericCreate+0x2c>
	__asm volatile
 800bd72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd76:	f383 8811 	msr	BASEPRI, r3
 800bd7a:	f3bf 8f6f 	isb	sy
 800bd7e:	f3bf 8f4f 	dsb	sy
 800bd82:	613b      	str	r3, [r7, #16]
}
 800bd84:	bf00      	nop
 800bd86:	bf00      	nop
 800bd88:	e7fd      	b.n	800bd86 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	68ba      	ldr	r2, [r7, #8]
 800bd8e:	fb02 f303 	mul.w	r3, r2, r3
 800bd92:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bd94:	69fb      	ldr	r3, [r7, #28]
 800bd96:	3350      	adds	r3, #80	@ 0x50
 800bd98:	4618      	mov	r0, r3
 800bd9a:	f002 f9cf 	bl	800e13c <pvPortMalloc>
 800bd9e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bda0:	69bb      	ldr	r3, [r7, #24]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d011      	beq.n	800bdca <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bda6:	69bb      	ldr	r3, [r7, #24]
 800bda8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	3350      	adds	r3, #80	@ 0x50
 800bdae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bdb0:	69bb      	ldr	r3, [r7, #24]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bdb8:	79fa      	ldrb	r2, [r7, #7]
 800bdba:	69bb      	ldr	r3, [r7, #24]
 800bdbc:	9300      	str	r3, [sp, #0]
 800bdbe:	4613      	mov	r3, r2
 800bdc0:	697a      	ldr	r2, [r7, #20]
 800bdc2:	68b9      	ldr	r1, [r7, #8]
 800bdc4:	68f8      	ldr	r0, [r7, #12]
 800bdc6:	f000 f805 	bl	800bdd4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bdca:	69bb      	ldr	r3, [r7, #24]
	}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	3720      	adds	r7, #32
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}

0800bdd4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b084      	sub	sp, #16
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	60f8      	str	r0, [r7, #12]
 800bddc:	60b9      	str	r1, [r7, #8]
 800bdde:	607a      	str	r2, [r7, #4]
 800bde0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bde2:	68bb      	ldr	r3, [r7, #8]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d103      	bne.n	800bdf0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bde8:	69bb      	ldr	r3, [r7, #24]
 800bdea:	69ba      	ldr	r2, [r7, #24]
 800bdec:	601a      	str	r2, [r3, #0]
 800bdee:	e002      	b.n	800bdf6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bdf0:	69bb      	ldr	r3, [r7, #24]
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bdf6:	69bb      	ldr	r3, [r7, #24]
 800bdf8:	68fa      	ldr	r2, [r7, #12]
 800bdfa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bdfc:	69bb      	ldr	r3, [r7, #24]
 800bdfe:	68ba      	ldr	r2, [r7, #8]
 800be00:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800be02:	2101      	movs	r1, #1
 800be04:	69b8      	ldr	r0, [r7, #24]
 800be06:	f7ff fec3 	bl	800bb90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800be0a:	69bb      	ldr	r3, [r7, #24]
 800be0c:	78fa      	ldrb	r2, [r7, #3]
 800be0e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800be12:	bf00      	nop
 800be14:	3710      	adds	r7, #16
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}

0800be1a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800be1a:	b580      	push	{r7, lr}
 800be1c:	b08a      	sub	sp, #40	@ 0x28
 800be1e:	af02      	add	r7, sp, #8
 800be20:	60f8      	str	r0, [r7, #12]
 800be22:	60b9      	str	r1, [r7, #8]
 800be24:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d10b      	bne.n	800be44 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800be2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be30:	f383 8811 	msr	BASEPRI, r3
 800be34:	f3bf 8f6f 	isb	sy
 800be38:	f3bf 8f4f 	dsb	sy
 800be3c:	61bb      	str	r3, [r7, #24]
}
 800be3e:	bf00      	nop
 800be40:	bf00      	nop
 800be42:	e7fd      	b.n	800be40 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800be44:	68ba      	ldr	r2, [r7, #8]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	429a      	cmp	r2, r3
 800be4a:	d90b      	bls.n	800be64 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800be4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be50:	f383 8811 	msr	BASEPRI, r3
 800be54:	f3bf 8f6f 	isb	sy
 800be58:	f3bf 8f4f 	dsb	sy
 800be5c:	617b      	str	r3, [r7, #20]
}
 800be5e:	bf00      	nop
 800be60:	bf00      	nop
 800be62:	e7fd      	b.n	800be60 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800be64:	2302      	movs	r3, #2
 800be66:	9300      	str	r3, [sp, #0]
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	2200      	movs	r2, #0
 800be6c:	2100      	movs	r1, #0
 800be6e:	68f8      	ldr	r0, [r7, #12]
 800be70:	f7ff fef8 	bl	800bc64 <xQueueGenericCreateStatic>
 800be74:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800be76:	69fb      	ldr	r3, [r7, #28]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d002      	beq.n	800be82 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800be7c:	69fb      	ldr	r3, [r7, #28]
 800be7e:	68ba      	ldr	r2, [r7, #8]
 800be80:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800be82:	69fb      	ldr	r3, [r7, #28]
	}
 800be84:	4618      	mov	r0, r3
 800be86:	3720      	adds	r7, #32
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b086      	sub	sp, #24
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d10b      	bne.n	800beb4 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800be9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bea0:	f383 8811 	msr	BASEPRI, r3
 800bea4:	f3bf 8f6f 	isb	sy
 800bea8:	f3bf 8f4f 	dsb	sy
 800beac:	613b      	str	r3, [r7, #16]
}
 800beae:	bf00      	nop
 800beb0:	bf00      	nop
 800beb2:	e7fd      	b.n	800beb0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800beb4:	683a      	ldr	r2, [r7, #0]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	429a      	cmp	r2, r3
 800beba:	d90b      	bls.n	800bed4 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800bebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec0:	f383 8811 	msr	BASEPRI, r3
 800bec4:	f3bf 8f6f 	isb	sy
 800bec8:	f3bf 8f4f 	dsb	sy
 800becc:	60fb      	str	r3, [r7, #12]
}
 800bece:	bf00      	nop
 800bed0:	bf00      	nop
 800bed2:	e7fd      	b.n	800bed0 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800bed4:	2202      	movs	r2, #2
 800bed6:	2100      	movs	r1, #0
 800bed8:	6878      	ldr	r0, [r7, #4]
 800beda:	f7ff ff40 	bl	800bd5e <xQueueGenericCreate>
 800bede:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800bee0:	697b      	ldr	r3, [r7, #20]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d002      	beq.n	800beec <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	683a      	ldr	r2, [r7, #0]
 800beea:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800beec:	697b      	ldr	r3, [r7, #20]
	}
 800beee:	4618      	mov	r0, r3
 800bef0:	3718      	adds	r7, #24
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}
	...

0800bef8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b08e      	sub	sp, #56	@ 0x38
 800befc:	af00      	add	r7, sp, #0
 800befe:	60f8      	str	r0, [r7, #12]
 800bf00:	60b9      	str	r1, [r7, #8]
 800bf02:	607a      	str	r2, [r7, #4]
 800bf04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bf06:	2300      	movs	r3, #0
 800bf08:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800bf0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d10b      	bne.n	800bf2c <xQueueGenericSend+0x34>
	__asm volatile
 800bf14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf18:	f383 8811 	msr	BASEPRI, r3
 800bf1c:	f3bf 8f6f 	isb	sy
 800bf20:	f3bf 8f4f 	dsb	sy
 800bf24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bf26:	bf00      	nop
 800bf28:	bf00      	nop
 800bf2a:	e7fd      	b.n	800bf28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d103      	bne.n	800bf3a <xQueueGenericSend+0x42>
 800bf32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d101      	bne.n	800bf3e <xQueueGenericSend+0x46>
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	e000      	b.n	800bf40 <xQueueGenericSend+0x48>
 800bf3e:	2300      	movs	r3, #0
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d10b      	bne.n	800bf5c <xQueueGenericSend+0x64>
	__asm volatile
 800bf44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf48:	f383 8811 	msr	BASEPRI, r3
 800bf4c:	f3bf 8f6f 	isb	sy
 800bf50:	f3bf 8f4f 	dsb	sy
 800bf54:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bf56:	bf00      	nop
 800bf58:	bf00      	nop
 800bf5a:	e7fd      	b.n	800bf58 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	2b02      	cmp	r3, #2
 800bf60:	d103      	bne.n	800bf6a <xQueueGenericSend+0x72>
 800bf62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d101      	bne.n	800bf6e <xQueueGenericSend+0x76>
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	e000      	b.n	800bf70 <xQueueGenericSend+0x78>
 800bf6e:	2300      	movs	r3, #0
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d10b      	bne.n	800bf8c <xQueueGenericSend+0x94>
	__asm volatile
 800bf74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf78:	f383 8811 	msr	BASEPRI, r3
 800bf7c:	f3bf 8f6f 	isb	sy
 800bf80:	f3bf 8f4f 	dsb	sy
 800bf84:	623b      	str	r3, [r7, #32]
}
 800bf86:	bf00      	nop
 800bf88:	bf00      	nop
 800bf8a:	e7fd      	b.n	800bf88 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf8c:	f001 fa4a 	bl	800d424 <xTaskGetSchedulerState>
 800bf90:	4603      	mov	r3, r0
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d102      	bne.n	800bf9c <xQueueGenericSend+0xa4>
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d101      	bne.n	800bfa0 <xQueueGenericSend+0xa8>
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	e000      	b.n	800bfa2 <xQueueGenericSend+0xaa>
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d10b      	bne.n	800bfbe <xQueueGenericSend+0xc6>
	__asm volatile
 800bfa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfaa:	f383 8811 	msr	BASEPRI, r3
 800bfae:	f3bf 8f6f 	isb	sy
 800bfb2:	f3bf 8f4f 	dsb	sy
 800bfb6:	61fb      	str	r3, [r7, #28]
}
 800bfb8:	bf00      	nop
 800bfba:	bf00      	nop
 800bfbc:	e7fd      	b.n	800bfba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bfbe:	f001 ff9b 	bl	800def8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bfc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bfc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d302      	bcc.n	800bfd4 <xQueueGenericSend+0xdc>
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	2b02      	cmp	r3, #2
 800bfd2:	d129      	bne.n	800c028 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bfd4:	683a      	ldr	r2, [r7, #0]
 800bfd6:	68b9      	ldr	r1, [r7, #8]
 800bfd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800bfda:	f000 fa33 	bl	800c444 <prvCopyDataToQueue>
 800bfde:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bfe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d010      	beq.n	800c00a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bfe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfea:	3324      	adds	r3, #36	@ 0x24
 800bfec:	4618      	mov	r0, r3
 800bfee:	f001 f853 	bl	800d098 <xTaskRemoveFromEventList>
 800bff2:	4603      	mov	r3, r0
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d013      	beq.n	800c020 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bff8:	4b3f      	ldr	r3, [pc, #252]	@ (800c0f8 <xQueueGenericSend+0x200>)
 800bffa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bffe:	601a      	str	r2, [r3, #0]
 800c000:	f3bf 8f4f 	dsb	sy
 800c004:	f3bf 8f6f 	isb	sy
 800c008:	e00a      	b.n	800c020 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d007      	beq.n	800c020 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c010:	4b39      	ldr	r3, [pc, #228]	@ (800c0f8 <xQueueGenericSend+0x200>)
 800c012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c016:	601a      	str	r2, [r3, #0]
 800c018:	f3bf 8f4f 	dsb	sy
 800c01c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c020:	f001 ff9c 	bl	800df5c <vPortExitCritical>
				return pdPASS;
 800c024:	2301      	movs	r3, #1
 800c026:	e063      	b.n	800c0f0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d103      	bne.n	800c036 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c02e:	f001 ff95 	bl	800df5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c032:	2300      	movs	r3, #0
 800c034:	e05c      	b.n	800c0f0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d106      	bne.n	800c04a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c03c:	f107 0314 	add.w	r3, r7, #20
 800c040:	4618      	mov	r0, r3
 800c042:	f001 f88d 	bl	800d160 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c046:	2301      	movs	r3, #1
 800c048:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c04a:	f001 ff87 	bl	800df5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c04e:	f000 fdf5 	bl	800cc3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c052:	f001 ff51 	bl	800def8 <vPortEnterCritical>
 800c056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c058:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c05c:	b25b      	sxtb	r3, r3
 800c05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c062:	d103      	bne.n	800c06c <xQueueGenericSend+0x174>
 800c064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c066:	2200      	movs	r2, #0
 800c068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c06c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c06e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c072:	b25b      	sxtb	r3, r3
 800c074:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c078:	d103      	bne.n	800c082 <xQueueGenericSend+0x18a>
 800c07a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c07c:	2200      	movs	r2, #0
 800c07e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c082:	f001 ff6b 	bl	800df5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c086:	1d3a      	adds	r2, r7, #4
 800c088:	f107 0314 	add.w	r3, r7, #20
 800c08c:	4611      	mov	r1, r2
 800c08e:	4618      	mov	r0, r3
 800c090:	f001 f87c 	bl	800d18c <xTaskCheckForTimeOut>
 800c094:	4603      	mov	r3, r0
 800c096:	2b00      	cmp	r3, #0
 800c098:	d124      	bne.n	800c0e4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c09a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c09c:	f000 faca 	bl	800c634 <prvIsQueueFull>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d018      	beq.n	800c0d8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0a8:	3310      	adds	r3, #16
 800c0aa:	687a      	ldr	r2, [r7, #4]
 800c0ac:	4611      	mov	r1, r2
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f000 ffa0 	bl	800cff4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c0b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c0b6:	f000 fa55 	bl	800c564 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c0ba:	f000 fdcd 	bl	800cc58 <xTaskResumeAll>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	f47f af7c 	bne.w	800bfbe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c0c6:	4b0c      	ldr	r3, [pc, #48]	@ (800c0f8 <xQueueGenericSend+0x200>)
 800c0c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0cc:	601a      	str	r2, [r3, #0]
 800c0ce:	f3bf 8f4f 	dsb	sy
 800c0d2:	f3bf 8f6f 	isb	sy
 800c0d6:	e772      	b.n	800bfbe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c0d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c0da:	f000 fa43 	bl	800c564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0de:	f000 fdbb 	bl	800cc58 <xTaskResumeAll>
 800c0e2:	e76c      	b.n	800bfbe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c0e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c0e6:	f000 fa3d 	bl	800c564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0ea:	f000 fdb5 	bl	800cc58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c0ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3738      	adds	r7, #56	@ 0x38
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}
 800c0f8:	e000ed04 	.word	0xe000ed04

0800c0fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b090      	sub	sp, #64	@ 0x40
 800c100:	af00      	add	r7, sp, #0
 800c102:	60f8      	str	r0, [r7, #12]
 800c104:	60b9      	str	r1, [r7, #8]
 800c106:	607a      	str	r2, [r7, #4]
 800c108:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c10e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c110:	2b00      	cmp	r3, #0
 800c112:	d10b      	bne.n	800c12c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c118:	f383 8811 	msr	BASEPRI, r3
 800c11c:	f3bf 8f6f 	isb	sy
 800c120:	f3bf 8f4f 	dsb	sy
 800c124:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c126:	bf00      	nop
 800c128:	bf00      	nop
 800c12a:	e7fd      	b.n	800c128 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c12c:	68bb      	ldr	r3, [r7, #8]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d103      	bne.n	800c13a <xQueueGenericSendFromISR+0x3e>
 800c132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c136:	2b00      	cmp	r3, #0
 800c138:	d101      	bne.n	800c13e <xQueueGenericSendFromISR+0x42>
 800c13a:	2301      	movs	r3, #1
 800c13c:	e000      	b.n	800c140 <xQueueGenericSendFromISR+0x44>
 800c13e:	2300      	movs	r3, #0
 800c140:	2b00      	cmp	r3, #0
 800c142:	d10b      	bne.n	800c15c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c148:	f383 8811 	msr	BASEPRI, r3
 800c14c:	f3bf 8f6f 	isb	sy
 800c150:	f3bf 8f4f 	dsb	sy
 800c154:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c156:	bf00      	nop
 800c158:	bf00      	nop
 800c15a:	e7fd      	b.n	800c158 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	2b02      	cmp	r3, #2
 800c160:	d103      	bne.n	800c16a <xQueueGenericSendFromISR+0x6e>
 800c162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c166:	2b01      	cmp	r3, #1
 800c168:	d101      	bne.n	800c16e <xQueueGenericSendFromISR+0x72>
 800c16a:	2301      	movs	r3, #1
 800c16c:	e000      	b.n	800c170 <xQueueGenericSendFromISR+0x74>
 800c16e:	2300      	movs	r3, #0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d10b      	bne.n	800c18c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c178:	f383 8811 	msr	BASEPRI, r3
 800c17c:	f3bf 8f6f 	isb	sy
 800c180:	f3bf 8f4f 	dsb	sy
 800c184:	623b      	str	r3, [r7, #32]
}
 800c186:	bf00      	nop
 800c188:	bf00      	nop
 800c18a:	e7fd      	b.n	800c188 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c18c:	f001 ff94 	bl	800e0b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c190:	f3ef 8211 	mrs	r2, BASEPRI
 800c194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c198:	f383 8811 	msr	BASEPRI, r3
 800c19c:	f3bf 8f6f 	isb	sy
 800c1a0:	f3bf 8f4f 	dsb	sy
 800c1a4:	61fa      	str	r2, [r7, #28]
 800c1a6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c1a8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c1aa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d302      	bcc.n	800c1be <xQueueGenericSendFromISR+0xc2>
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	2b02      	cmp	r3, #2
 800c1bc:	d12f      	bne.n	800c21e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c1be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c1c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c1ce:	683a      	ldr	r2, [r7, #0]
 800c1d0:	68b9      	ldr	r1, [r7, #8]
 800c1d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c1d4:	f000 f936 	bl	800c444 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c1d8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c1dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1e0:	d112      	bne.n	800c208 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c1e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d016      	beq.n	800c218 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c1ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ec:	3324      	adds	r3, #36	@ 0x24
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f000 ff52 	bl	800d098 <xTaskRemoveFromEventList>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d00e      	beq.n	800c218 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d00b      	beq.n	800c218 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2201      	movs	r2, #1
 800c204:	601a      	str	r2, [r3, #0]
 800c206:	e007      	b.n	800c218 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c208:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c20c:	3301      	adds	r3, #1
 800c20e:	b2db      	uxtb	r3, r3
 800c210:	b25a      	sxtb	r2, r3
 800c212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c214:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c218:	2301      	movs	r3, #1
 800c21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c21c:	e001      	b.n	800c222 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c21e:	2300      	movs	r3, #0
 800c220:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c224:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c22c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c22e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c230:	4618      	mov	r0, r3
 800c232:	3740      	adds	r7, #64	@ 0x40
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b08c      	sub	sp, #48	@ 0x30
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c244:	2300      	movs	r3, #0
 800c246:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d10b      	bne.n	800c26a <xQueueReceive+0x32>
	__asm volatile
 800c252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c256:	f383 8811 	msr	BASEPRI, r3
 800c25a:	f3bf 8f6f 	isb	sy
 800c25e:	f3bf 8f4f 	dsb	sy
 800c262:	623b      	str	r3, [r7, #32]
}
 800c264:	bf00      	nop
 800c266:	bf00      	nop
 800c268:	e7fd      	b.n	800c266 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d103      	bne.n	800c278 <xQueueReceive+0x40>
 800c270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c274:	2b00      	cmp	r3, #0
 800c276:	d101      	bne.n	800c27c <xQueueReceive+0x44>
 800c278:	2301      	movs	r3, #1
 800c27a:	e000      	b.n	800c27e <xQueueReceive+0x46>
 800c27c:	2300      	movs	r3, #0
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d10b      	bne.n	800c29a <xQueueReceive+0x62>
	__asm volatile
 800c282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c286:	f383 8811 	msr	BASEPRI, r3
 800c28a:	f3bf 8f6f 	isb	sy
 800c28e:	f3bf 8f4f 	dsb	sy
 800c292:	61fb      	str	r3, [r7, #28]
}
 800c294:	bf00      	nop
 800c296:	bf00      	nop
 800c298:	e7fd      	b.n	800c296 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c29a:	f001 f8c3 	bl	800d424 <xTaskGetSchedulerState>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d102      	bne.n	800c2aa <xQueueReceive+0x72>
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d101      	bne.n	800c2ae <xQueueReceive+0x76>
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	e000      	b.n	800c2b0 <xQueueReceive+0x78>
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d10b      	bne.n	800c2cc <xQueueReceive+0x94>
	__asm volatile
 800c2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2b8:	f383 8811 	msr	BASEPRI, r3
 800c2bc:	f3bf 8f6f 	isb	sy
 800c2c0:	f3bf 8f4f 	dsb	sy
 800c2c4:	61bb      	str	r3, [r7, #24]
}
 800c2c6:	bf00      	nop
 800c2c8:	bf00      	nop
 800c2ca:	e7fd      	b.n	800c2c8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c2cc:	f001 fe14 	bl	800def8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c2d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2d4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d01f      	beq.n	800c31c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c2dc:	68b9      	ldr	r1, [r7, #8]
 800c2de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2e0:	f000 f91a 	bl	800c518 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c2e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2e6:	1e5a      	subs	r2, r3, #1
 800c2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ee:	691b      	ldr	r3, [r3, #16]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d00f      	beq.n	800c314 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2f6:	3310      	adds	r3, #16
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f000 fecd 	bl	800d098 <xTaskRemoveFromEventList>
 800c2fe:	4603      	mov	r3, r0
 800c300:	2b00      	cmp	r3, #0
 800c302:	d007      	beq.n	800c314 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c304:	4b3c      	ldr	r3, [pc, #240]	@ (800c3f8 <xQueueReceive+0x1c0>)
 800c306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c30a:	601a      	str	r2, [r3, #0]
 800c30c:	f3bf 8f4f 	dsb	sy
 800c310:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c314:	f001 fe22 	bl	800df5c <vPortExitCritical>
				return pdPASS;
 800c318:	2301      	movs	r3, #1
 800c31a:	e069      	b.n	800c3f0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d103      	bne.n	800c32a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c322:	f001 fe1b 	bl	800df5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c326:	2300      	movs	r3, #0
 800c328:	e062      	b.n	800c3f0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d106      	bne.n	800c33e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c330:	f107 0310 	add.w	r3, r7, #16
 800c334:	4618      	mov	r0, r3
 800c336:	f000 ff13 	bl	800d160 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c33a:	2301      	movs	r3, #1
 800c33c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c33e:	f001 fe0d 	bl	800df5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c342:	f000 fc7b 	bl	800cc3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c346:	f001 fdd7 	bl	800def8 <vPortEnterCritical>
 800c34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c34c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c350:	b25b      	sxtb	r3, r3
 800c352:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c356:	d103      	bne.n	800c360 <xQueueReceive+0x128>
 800c358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c35a:	2200      	movs	r2, #0
 800c35c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c362:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c366:	b25b      	sxtb	r3, r3
 800c368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c36c:	d103      	bne.n	800c376 <xQueueReceive+0x13e>
 800c36e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c370:	2200      	movs	r2, #0
 800c372:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c376:	f001 fdf1 	bl	800df5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c37a:	1d3a      	adds	r2, r7, #4
 800c37c:	f107 0310 	add.w	r3, r7, #16
 800c380:	4611      	mov	r1, r2
 800c382:	4618      	mov	r0, r3
 800c384:	f000 ff02 	bl	800d18c <xTaskCheckForTimeOut>
 800c388:	4603      	mov	r3, r0
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d123      	bne.n	800c3d6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c38e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c390:	f000 f93a 	bl	800c608 <prvIsQueueEmpty>
 800c394:	4603      	mov	r3, r0
 800c396:	2b00      	cmp	r3, #0
 800c398:	d017      	beq.n	800c3ca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c39a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c39c:	3324      	adds	r3, #36	@ 0x24
 800c39e:	687a      	ldr	r2, [r7, #4]
 800c3a0:	4611      	mov	r1, r2
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f000 fe26 	bl	800cff4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c3a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3aa:	f000 f8db 	bl	800c564 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c3ae:	f000 fc53 	bl	800cc58 <xTaskResumeAll>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d189      	bne.n	800c2cc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c3b8:	4b0f      	ldr	r3, [pc, #60]	@ (800c3f8 <xQueueReceive+0x1c0>)
 800c3ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c3be:	601a      	str	r2, [r3, #0]
 800c3c0:	f3bf 8f4f 	dsb	sy
 800c3c4:	f3bf 8f6f 	isb	sy
 800c3c8:	e780      	b.n	800c2cc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c3ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3cc:	f000 f8ca 	bl	800c564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c3d0:	f000 fc42 	bl	800cc58 <xTaskResumeAll>
 800c3d4:	e77a      	b.n	800c2cc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c3d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3d8:	f000 f8c4 	bl	800c564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c3dc:	f000 fc3c 	bl	800cc58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c3e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3e2:	f000 f911 	bl	800c608 <prvIsQueueEmpty>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	f43f af6f 	beq.w	800c2cc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c3ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c3f0:	4618      	mov	r0, r3
 800c3f2:	3730      	adds	r7, #48	@ 0x30
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	bd80      	pop	{r7, pc}
 800c3f8:	e000ed04 	.word	0xe000ed04

0800c3fc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b084      	sub	sp, #16
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d10b      	bne.n	800c426 <vQueueDelete+0x2a>
	__asm volatile
 800c40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c412:	f383 8811 	msr	BASEPRI, r3
 800c416:	f3bf 8f6f 	isb	sy
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	60bb      	str	r3, [r7, #8]
}
 800c420:	bf00      	nop
 800c422:	bf00      	nop
 800c424:	e7fd      	b.n	800c422 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c426:	68f8      	ldr	r0, [r7, #12]
 800c428:	f000 f946 	bl	800c6b8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800c432:	2b00      	cmp	r3, #0
 800c434:	d102      	bne.n	800c43c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	f001 ff4e 	bl	800e2d8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c43c:	bf00      	nop
 800c43e:	3710      	adds	r7, #16
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}

0800c444 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b086      	sub	sp, #24
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	60b9      	str	r1, [r7, #8]
 800c44e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c450:	2300      	movs	r3, #0
 800c452:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c458:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d10d      	bne.n	800c47e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d14d      	bne.n	800c506 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	689b      	ldr	r3, [r3, #8]
 800c46e:	4618      	mov	r0, r3
 800c470:	f000 fff6 	bl	800d460 <xTaskPriorityDisinherit>
 800c474:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	2200      	movs	r2, #0
 800c47a:	609a      	str	r2, [r3, #8]
 800c47c:	e043      	b.n	800c506 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d119      	bne.n	800c4b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	6858      	ldr	r0, [r3, #4]
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c48c:	461a      	mov	r2, r3
 800c48e:	68b9      	ldr	r1, [r7, #8]
 800c490:	f002 f9ca 	bl	800e828 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	685a      	ldr	r2, [r3, #4]
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c49c:	441a      	add	r2, r3
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	685a      	ldr	r2, [r3, #4]
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d32b      	bcc.n	800c506 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	681a      	ldr	r2, [r3, #0]
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	605a      	str	r2, [r3, #4]
 800c4b6:	e026      	b.n	800c506 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	68d8      	ldr	r0, [r3, #12]
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	68b9      	ldr	r1, [r7, #8]
 800c4c4:	f002 f9b0 	bl	800e828 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	68da      	ldr	r2, [r3, #12]
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4d0:	425b      	negs	r3, r3
 800c4d2:	441a      	add	r2, r3
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	68da      	ldr	r2, [r3, #12]
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	429a      	cmp	r2, r3
 800c4e2:	d207      	bcs.n	800c4f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	689a      	ldr	r2, [r3, #8]
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4ec:	425b      	negs	r3, r3
 800c4ee:	441a      	add	r2, r3
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2b02      	cmp	r3, #2
 800c4f8:	d105      	bne.n	800c506 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c4fa:	693b      	ldr	r3, [r7, #16]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d002      	beq.n	800c506 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c500:	693b      	ldr	r3, [r7, #16]
 800c502:	3b01      	subs	r3, #1
 800c504:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	1c5a      	adds	r2, r3, #1
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c50e:	697b      	ldr	r3, [r7, #20]
}
 800c510:	4618      	mov	r0, r3
 800c512:	3718      	adds	r7, #24
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b082      	sub	sp, #8
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
 800c520:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c526:	2b00      	cmp	r3, #0
 800c528:	d018      	beq.n	800c55c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	68da      	ldr	r2, [r3, #12]
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c532:	441a      	add	r2, r3
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	68da      	ldr	r2, [r3, #12]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	689b      	ldr	r3, [r3, #8]
 800c540:	429a      	cmp	r2, r3
 800c542:	d303      	bcc.n	800c54c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681a      	ldr	r2, [r3, #0]
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	68d9      	ldr	r1, [r3, #12]
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c554:	461a      	mov	r2, r3
 800c556:	6838      	ldr	r0, [r7, #0]
 800c558:	f002 f966 	bl	800e828 <memcpy>
	}
}
 800c55c:	bf00      	nop
 800c55e:	3708      	adds	r7, #8
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}

0800c564 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b084      	sub	sp, #16
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c56c:	f001 fcc4 	bl	800def8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c576:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c578:	e011      	b.n	800c59e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d012      	beq.n	800c5a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	3324      	adds	r3, #36	@ 0x24
 800c586:	4618      	mov	r0, r3
 800c588:	f000 fd86 	bl	800d098 <xTaskRemoveFromEventList>
 800c58c:	4603      	mov	r3, r0
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d001      	beq.n	800c596 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c592:	f000 fe5f 	bl	800d254 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c596:	7bfb      	ldrb	r3, [r7, #15]
 800c598:	3b01      	subs	r3, #1
 800c59a:	b2db      	uxtb	r3, r3
 800c59c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c59e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	dce9      	bgt.n	800c57a <prvUnlockQueue+0x16>
 800c5a6:	e000      	b.n	800c5aa <prvUnlockQueue+0x46>
					break;
 800c5a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	22ff      	movs	r2, #255	@ 0xff
 800c5ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c5b2:	f001 fcd3 	bl	800df5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c5b6:	f001 fc9f 	bl	800def8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c5c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c5c2:	e011      	b.n	800c5e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	691b      	ldr	r3, [r3, #16]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d012      	beq.n	800c5f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	3310      	adds	r3, #16
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	f000 fd61 	bl	800d098 <xTaskRemoveFromEventList>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d001      	beq.n	800c5e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c5dc:	f000 fe3a 	bl	800d254 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c5e0:	7bbb      	ldrb	r3, [r7, #14]
 800c5e2:	3b01      	subs	r3, #1
 800c5e4:	b2db      	uxtb	r3, r3
 800c5e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c5e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	dce9      	bgt.n	800c5c4 <prvUnlockQueue+0x60>
 800c5f0:	e000      	b.n	800c5f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c5f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	22ff      	movs	r2, #255	@ 0xff
 800c5f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800c5fc:	f001 fcae 	bl	800df5c <vPortExitCritical>
}
 800c600:	bf00      	nop
 800c602:	3710      	adds	r7, #16
 800c604:	46bd      	mov	sp, r7
 800c606:	bd80      	pop	{r7, pc}

0800c608 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b084      	sub	sp, #16
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c610:	f001 fc72 	bl	800def8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d102      	bne.n	800c622 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c61c:	2301      	movs	r3, #1
 800c61e:	60fb      	str	r3, [r7, #12]
 800c620:	e001      	b.n	800c626 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c622:	2300      	movs	r3, #0
 800c624:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c626:	f001 fc99 	bl	800df5c <vPortExitCritical>

	return xReturn;
 800c62a:	68fb      	ldr	r3, [r7, #12]
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3710      	adds	r7, #16
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}

0800c634 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b084      	sub	sp, #16
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c63c:	f001 fc5c 	bl	800def8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c648:	429a      	cmp	r2, r3
 800c64a:	d102      	bne.n	800c652 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c64c:	2301      	movs	r3, #1
 800c64e:	60fb      	str	r3, [r7, #12]
 800c650:	e001      	b.n	800c656 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c652:	2300      	movs	r3, #0
 800c654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c656:	f001 fc81 	bl	800df5c <vPortExitCritical>

	return xReturn;
 800c65a:	68fb      	ldr	r3, [r7, #12]
}
 800c65c:	4618      	mov	r0, r3
 800c65e:	3710      	adds	r7, #16
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}

0800c664 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c664:	b480      	push	{r7}
 800c666:	b085      	sub	sp, #20
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c66e:	2300      	movs	r3, #0
 800c670:	60fb      	str	r3, [r7, #12]
 800c672:	e014      	b.n	800c69e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c674:	4a0f      	ldr	r2, [pc, #60]	@ (800c6b4 <vQueueAddToRegistry+0x50>)
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d10b      	bne.n	800c698 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c680:	490c      	ldr	r1, [pc, #48]	@ (800c6b4 <vQueueAddToRegistry+0x50>)
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	683a      	ldr	r2, [r7, #0]
 800c686:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c68a:	4a0a      	ldr	r2, [pc, #40]	@ (800c6b4 <vQueueAddToRegistry+0x50>)
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	00db      	lsls	r3, r3, #3
 800c690:	4413      	add	r3, r2
 800c692:	687a      	ldr	r2, [r7, #4]
 800c694:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c696:	e006      	b.n	800c6a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	3301      	adds	r3, #1
 800c69c:	60fb      	str	r3, [r7, #12]
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	2b07      	cmp	r3, #7
 800c6a2:	d9e7      	bls.n	800c674 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c6a4:	bf00      	nop
 800c6a6:	bf00      	nop
 800c6a8:	3714      	adds	r7, #20
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b0:	4770      	bx	lr
 800c6b2:	bf00      	nop
 800c6b4:	20000be4 	.word	0x20000be4

0800c6b8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c6b8:	b480      	push	{r7}
 800c6ba:	b085      	sub	sp, #20
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	60fb      	str	r3, [r7, #12]
 800c6c4:	e016      	b.n	800c6f4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c6c6:	4a10      	ldr	r2, [pc, #64]	@ (800c708 <vQueueUnregisterQueue+0x50>)
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	00db      	lsls	r3, r3, #3
 800c6cc:	4413      	add	r3, r2
 800c6ce:	685b      	ldr	r3, [r3, #4]
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	d10b      	bne.n	800c6ee <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c6d6:	4a0c      	ldr	r2, [pc, #48]	@ (800c708 <vQueueUnregisterQueue+0x50>)
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	2100      	movs	r1, #0
 800c6dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c6e0:	4a09      	ldr	r2, [pc, #36]	@ (800c708 <vQueueUnregisterQueue+0x50>)
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	00db      	lsls	r3, r3, #3
 800c6e6:	4413      	add	r3, r2
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	605a      	str	r2, [r3, #4]
				break;
 800c6ec:	e006      	b.n	800c6fc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	3301      	adds	r3, #1
 800c6f2:	60fb      	str	r3, [r7, #12]
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	2b07      	cmp	r3, #7
 800c6f8:	d9e5      	bls.n	800c6c6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c6fa:	bf00      	nop
 800c6fc:	bf00      	nop
 800c6fe:	3714      	adds	r7, #20
 800c700:	46bd      	mov	sp, r7
 800c702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c706:	4770      	bx	lr
 800c708:	20000be4 	.word	0x20000be4

0800c70c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b086      	sub	sp, #24
 800c710:	af00      	add	r7, sp, #0
 800c712:	60f8      	str	r0, [r7, #12]
 800c714:	60b9      	str	r1, [r7, #8]
 800c716:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c71c:	f001 fbec 	bl	800def8 <vPortEnterCritical>
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c726:	b25b      	sxtb	r3, r3
 800c728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c72c:	d103      	bne.n	800c736 <vQueueWaitForMessageRestricted+0x2a>
 800c72e:	697b      	ldr	r3, [r7, #20]
 800c730:	2200      	movs	r2, #0
 800c732:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c736:	697b      	ldr	r3, [r7, #20]
 800c738:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c73c:	b25b      	sxtb	r3, r3
 800c73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c742:	d103      	bne.n	800c74c <vQueueWaitForMessageRestricted+0x40>
 800c744:	697b      	ldr	r3, [r7, #20]
 800c746:	2200      	movs	r2, #0
 800c748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c74c:	f001 fc06 	bl	800df5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c750:	697b      	ldr	r3, [r7, #20]
 800c752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c754:	2b00      	cmp	r3, #0
 800c756:	d106      	bne.n	800c766 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	3324      	adds	r3, #36	@ 0x24
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	68b9      	ldr	r1, [r7, #8]
 800c760:	4618      	mov	r0, r3
 800c762:	f000 fc6d 	bl	800d040 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c766:	6978      	ldr	r0, [r7, #20]
 800c768:	f7ff fefc 	bl	800c564 <prvUnlockQueue>
	}
 800c76c:	bf00      	nop
 800c76e:	3718      	adds	r7, #24
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c774:	b580      	push	{r7, lr}
 800c776:	b08e      	sub	sp, #56	@ 0x38
 800c778:	af04      	add	r7, sp, #16
 800c77a:	60f8      	str	r0, [r7, #12]
 800c77c:	60b9      	str	r1, [r7, #8]
 800c77e:	607a      	str	r2, [r7, #4]
 800c780:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c784:	2b00      	cmp	r3, #0
 800c786:	d10b      	bne.n	800c7a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800c788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c78c:	f383 8811 	msr	BASEPRI, r3
 800c790:	f3bf 8f6f 	isb	sy
 800c794:	f3bf 8f4f 	dsb	sy
 800c798:	623b      	str	r3, [r7, #32]
}
 800c79a:	bf00      	nop
 800c79c:	bf00      	nop
 800c79e:	e7fd      	b.n	800c79c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c7a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d10b      	bne.n	800c7be <xTaskCreateStatic+0x4a>
	__asm volatile
 800c7a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7aa:	f383 8811 	msr	BASEPRI, r3
 800c7ae:	f3bf 8f6f 	isb	sy
 800c7b2:	f3bf 8f4f 	dsb	sy
 800c7b6:	61fb      	str	r3, [r7, #28]
}
 800c7b8:	bf00      	nop
 800c7ba:	bf00      	nop
 800c7bc:	e7fd      	b.n	800c7ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c7be:	23a8      	movs	r3, #168	@ 0xa8
 800c7c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	2ba8      	cmp	r3, #168	@ 0xa8
 800c7c6:	d00b      	beq.n	800c7e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800c7c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7cc:	f383 8811 	msr	BASEPRI, r3
 800c7d0:	f3bf 8f6f 	isb	sy
 800c7d4:	f3bf 8f4f 	dsb	sy
 800c7d8:	61bb      	str	r3, [r7, #24]
}
 800c7da:	bf00      	nop
 800c7dc:	bf00      	nop
 800c7de:	e7fd      	b.n	800c7dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c7e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c7e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d01e      	beq.n	800c826 <xTaskCreateStatic+0xb2>
 800c7e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d01b      	beq.n	800c826 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c7f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fa:	2202      	movs	r2, #2
 800c7fc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c800:	2300      	movs	r3, #0
 800c802:	9303      	str	r3, [sp, #12]
 800c804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c806:	9302      	str	r3, [sp, #8]
 800c808:	f107 0314 	add.w	r3, r7, #20
 800c80c:	9301      	str	r3, [sp, #4]
 800c80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c810:	9300      	str	r3, [sp, #0]
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	68b9      	ldr	r1, [r7, #8]
 800c818:	68f8      	ldr	r0, [r7, #12]
 800c81a:	f000 f851 	bl	800c8c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c81e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c820:	f000 f8f6 	bl	800ca10 <prvAddNewTaskToReadyList>
 800c824:	e001      	b.n	800c82a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c826:	2300      	movs	r3, #0
 800c828:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c82a:	697b      	ldr	r3, [r7, #20]
	}
 800c82c:	4618      	mov	r0, r3
 800c82e:	3728      	adds	r7, #40	@ 0x28
 800c830:	46bd      	mov	sp, r7
 800c832:	bd80      	pop	{r7, pc}

0800c834 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c834:	b580      	push	{r7, lr}
 800c836:	b08c      	sub	sp, #48	@ 0x30
 800c838:	af04      	add	r7, sp, #16
 800c83a:	60f8      	str	r0, [r7, #12]
 800c83c:	60b9      	str	r1, [r7, #8]
 800c83e:	603b      	str	r3, [r7, #0]
 800c840:	4613      	mov	r3, r2
 800c842:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c844:	88fb      	ldrh	r3, [r7, #6]
 800c846:	009b      	lsls	r3, r3, #2
 800c848:	4618      	mov	r0, r3
 800c84a:	f001 fc77 	bl	800e13c <pvPortMalloc>
 800c84e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d00e      	beq.n	800c874 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c856:	20a8      	movs	r0, #168	@ 0xa8
 800c858:	f001 fc70 	bl	800e13c <pvPortMalloc>
 800c85c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c85e:	69fb      	ldr	r3, [r7, #28]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d003      	beq.n	800c86c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	697a      	ldr	r2, [r7, #20]
 800c868:	631a      	str	r2, [r3, #48]	@ 0x30
 800c86a:	e005      	b.n	800c878 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c86c:	6978      	ldr	r0, [r7, #20]
 800c86e:	f001 fd33 	bl	800e2d8 <vPortFree>
 800c872:	e001      	b.n	800c878 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c874:	2300      	movs	r3, #0
 800c876:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c878:	69fb      	ldr	r3, [r7, #28]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d017      	beq.n	800c8ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c87e:	69fb      	ldr	r3, [r7, #28]
 800c880:	2200      	movs	r2, #0
 800c882:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c886:	88fa      	ldrh	r2, [r7, #6]
 800c888:	2300      	movs	r3, #0
 800c88a:	9303      	str	r3, [sp, #12]
 800c88c:	69fb      	ldr	r3, [r7, #28]
 800c88e:	9302      	str	r3, [sp, #8]
 800c890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c892:	9301      	str	r3, [sp, #4]
 800c894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c896:	9300      	str	r3, [sp, #0]
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	68b9      	ldr	r1, [r7, #8]
 800c89c:	68f8      	ldr	r0, [r7, #12]
 800c89e:	f000 f80f 	bl	800c8c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c8a2:	69f8      	ldr	r0, [r7, #28]
 800c8a4:	f000 f8b4 	bl	800ca10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	61bb      	str	r3, [r7, #24]
 800c8ac:	e002      	b.n	800c8b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c8ae:	f04f 33ff 	mov.w	r3, #4294967295
 800c8b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c8b4:	69bb      	ldr	r3, [r7, #24]
	}
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3720      	adds	r7, #32
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}
	...

0800c8c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b088      	sub	sp, #32
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	60f8      	str	r0, [r7, #12]
 800c8c8:	60b9      	str	r1, [r7, #8]
 800c8ca:	607a      	str	r2, [r7, #4]
 800c8cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	009b      	lsls	r3, r3, #2
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	21a5      	movs	r1, #165	@ 0xa5
 800c8da:	f001 ff0b 	bl	800e6f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800c8e8:	3b01      	subs	r3, #1
 800c8ea:	009b      	lsls	r3, r3, #2
 800c8ec:	4413      	add	r3, r2
 800c8ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c8f0:	69bb      	ldr	r3, [r7, #24]
 800c8f2:	f023 0307 	bic.w	r3, r3, #7
 800c8f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	f003 0307 	and.w	r3, r3, #7
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d00b      	beq.n	800c91a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800c902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c906:	f383 8811 	msr	BASEPRI, r3
 800c90a:	f3bf 8f6f 	isb	sy
 800c90e:	f3bf 8f4f 	dsb	sy
 800c912:	617b      	str	r3, [r7, #20]
}
 800c914:	bf00      	nop
 800c916:	bf00      	nop
 800c918:	e7fd      	b.n	800c916 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d01f      	beq.n	800c960 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c920:	2300      	movs	r3, #0
 800c922:	61fb      	str	r3, [r7, #28]
 800c924:	e012      	b.n	800c94c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c926:	68ba      	ldr	r2, [r7, #8]
 800c928:	69fb      	ldr	r3, [r7, #28]
 800c92a:	4413      	add	r3, r2
 800c92c:	7819      	ldrb	r1, [r3, #0]
 800c92e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c930:	69fb      	ldr	r3, [r7, #28]
 800c932:	4413      	add	r3, r2
 800c934:	3334      	adds	r3, #52	@ 0x34
 800c936:	460a      	mov	r2, r1
 800c938:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c93a:	68ba      	ldr	r2, [r7, #8]
 800c93c:	69fb      	ldr	r3, [r7, #28]
 800c93e:	4413      	add	r3, r2
 800c940:	781b      	ldrb	r3, [r3, #0]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d006      	beq.n	800c954 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c946:	69fb      	ldr	r3, [r7, #28]
 800c948:	3301      	adds	r3, #1
 800c94a:	61fb      	str	r3, [r7, #28]
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	2b0f      	cmp	r3, #15
 800c950:	d9e9      	bls.n	800c926 <prvInitialiseNewTask+0x66>
 800c952:	e000      	b.n	800c956 <prvInitialiseNewTask+0x96>
			{
				break;
 800c954:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c958:	2200      	movs	r2, #0
 800c95a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c95e:	e003      	b.n	800c968 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c962:	2200      	movs	r2, #0
 800c964:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c96a:	2b37      	cmp	r3, #55	@ 0x37
 800c96c:	d901      	bls.n	800c972 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c96e:	2337      	movs	r3, #55	@ 0x37
 800c970:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c974:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c976:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c978:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c97a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c97c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c980:	2200      	movs	r2, #0
 800c982:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c986:	3304      	adds	r3, #4
 800c988:	4618      	mov	r0, r3
 800c98a:	f7ff f86d 	bl	800ba68 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c990:	3318      	adds	r3, #24
 800c992:	4618      	mov	r0, r3
 800c994:	f7ff f868 	bl	800ba68 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c99a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c99c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c9a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c9b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c9be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9c0:	3354      	adds	r3, #84	@ 0x54
 800c9c2:	224c      	movs	r2, #76	@ 0x4c
 800c9c4:	2100      	movs	r1, #0
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f001 fe94 	bl	800e6f4 <memset>
 800c9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ce:	4a0d      	ldr	r2, [pc, #52]	@ (800ca04 <prvInitialiseNewTask+0x144>)
 800c9d0:	659a      	str	r2, [r3, #88]	@ 0x58
 800c9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d4:	4a0c      	ldr	r2, [pc, #48]	@ (800ca08 <prvInitialiseNewTask+0x148>)
 800c9d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800c9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9da:	4a0c      	ldr	r2, [pc, #48]	@ (800ca0c <prvInitialiseNewTask+0x14c>)
 800c9dc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c9de:	683a      	ldr	r2, [r7, #0]
 800c9e0:	68f9      	ldr	r1, [r7, #12]
 800c9e2:	69b8      	ldr	r0, [r7, #24]
 800c9e4:	f001 f95a 	bl	800dc9c <pxPortInitialiseStack>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c9ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d002      	beq.n	800c9fa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c9f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c9fa:	bf00      	nop
 800c9fc:	3720      	adds	r7, #32
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bd80      	pop	{r7, pc}
 800ca02:	bf00      	nop
 800ca04:	200029f0 	.word	0x200029f0
 800ca08:	20002a58 	.word	0x20002a58
 800ca0c:	20002ac0 	.word	0x20002ac0

0800ca10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b082      	sub	sp, #8
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ca18:	f001 fa6e 	bl	800def8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ca1c:	4b2d      	ldr	r3, [pc, #180]	@ (800cad4 <prvAddNewTaskToReadyList+0xc4>)
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	3301      	adds	r3, #1
 800ca22:	4a2c      	ldr	r2, [pc, #176]	@ (800cad4 <prvAddNewTaskToReadyList+0xc4>)
 800ca24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ca26:	4b2c      	ldr	r3, [pc, #176]	@ (800cad8 <prvAddNewTaskToReadyList+0xc8>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d109      	bne.n	800ca42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ca2e:	4a2a      	ldr	r2, [pc, #168]	@ (800cad8 <prvAddNewTaskToReadyList+0xc8>)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ca34:	4b27      	ldr	r3, [pc, #156]	@ (800cad4 <prvAddNewTaskToReadyList+0xc4>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d110      	bne.n	800ca5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ca3c:	f000 fc2e 	bl	800d29c <prvInitialiseTaskLists>
 800ca40:	e00d      	b.n	800ca5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ca42:	4b26      	ldr	r3, [pc, #152]	@ (800cadc <prvAddNewTaskToReadyList+0xcc>)
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d109      	bne.n	800ca5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ca4a:	4b23      	ldr	r3, [pc, #140]	@ (800cad8 <prvAddNewTaskToReadyList+0xc8>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca54:	429a      	cmp	r2, r3
 800ca56:	d802      	bhi.n	800ca5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ca58:	4a1f      	ldr	r2, [pc, #124]	@ (800cad8 <prvAddNewTaskToReadyList+0xc8>)
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ca5e:	4b20      	ldr	r3, [pc, #128]	@ (800cae0 <prvAddNewTaskToReadyList+0xd0>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	3301      	adds	r3, #1
 800ca64:	4a1e      	ldr	r2, [pc, #120]	@ (800cae0 <prvAddNewTaskToReadyList+0xd0>)
 800ca66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ca68:	4b1d      	ldr	r3, [pc, #116]	@ (800cae0 <prvAddNewTaskToReadyList+0xd0>)
 800ca6a:	681a      	ldr	r2, [r3, #0]
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca74:	4b1b      	ldr	r3, [pc, #108]	@ (800cae4 <prvAddNewTaskToReadyList+0xd4>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	429a      	cmp	r2, r3
 800ca7a:	d903      	bls.n	800ca84 <prvAddNewTaskToReadyList+0x74>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca80:	4a18      	ldr	r2, [pc, #96]	@ (800cae4 <prvAddNewTaskToReadyList+0xd4>)
 800ca82:	6013      	str	r3, [r2, #0]
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ca88:	4613      	mov	r3, r2
 800ca8a:	009b      	lsls	r3, r3, #2
 800ca8c:	4413      	add	r3, r2
 800ca8e:	009b      	lsls	r3, r3, #2
 800ca90:	4a15      	ldr	r2, [pc, #84]	@ (800cae8 <prvAddNewTaskToReadyList+0xd8>)
 800ca92:	441a      	add	r2, r3
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	3304      	adds	r3, #4
 800ca98:	4619      	mov	r1, r3
 800ca9a:	4610      	mov	r0, r2
 800ca9c:	f7fe fff1 	bl	800ba82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800caa0:	f001 fa5c 	bl	800df5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800caa4:	4b0d      	ldr	r3, [pc, #52]	@ (800cadc <prvAddNewTaskToReadyList+0xcc>)
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d00e      	beq.n	800caca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800caac:	4b0a      	ldr	r3, [pc, #40]	@ (800cad8 <prvAddNewTaskToReadyList+0xc8>)
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d207      	bcs.n	800caca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800caba:	4b0c      	ldr	r3, [pc, #48]	@ (800caec <prvAddNewTaskToReadyList+0xdc>)
 800cabc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cac0:	601a      	str	r2, [r3, #0]
 800cac2:	f3bf 8f4f 	dsb	sy
 800cac6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800caca:	bf00      	nop
 800cacc:	3708      	adds	r7, #8
 800cace:	46bd      	mov	sp, r7
 800cad0:	bd80      	pop	{r7, pc}
 800cad2:	bf00      	nop
 800cad4:	200010f8 	.word	0x200010f8
 800cad8:	20000c24 	.word	0x20000c24
 800cadc:	20001104 	.word	0x20001104
 800cae0:	20001114 	.word	0x20001114
 800cae4:	20001100 	.word	0x20001100
 800cae8:	20000c28 	.word	0x20000c28
 800caec:	e000ed04 	.word	0xe000ed04

0800caf0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800caf8:	2300      	movs	r3, #0
 800cafa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d018      	beq.n	800cb34 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cb02:	4b14      	ldr	r3, [pc, #80]	@ (800cb54 <vTaskDelay+0x64>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d00b      	beq.n	800cb22 <vTaskDelay+0x32>
	__asm volatile
 800cb0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb0e:	f383 8811 	msr	BASEPRI, r3
 800cb12:	f3bf 8f6f 	isb	sy
 800cb16:	f3bf 8f4f 	dsb	sy
 800cb1a:	60bb      	str	r3, [r7, #8]
}
 800cb1c:	bf00      	nop
 800cb1e:	bf00      	nop
 800cb20:	e7fd      	b.n	800cb1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800cb22:	f000 f88b 	bl	800cc3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cb26:	2100      	movs	r1, #0
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f000 fd09 	bl	800d540 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cb2e:	f000 f893 	bl	800cc58 <xTaskResumeAll>
 800cb32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d107      	bne.n	800cb4a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800cb3a:	4b07      	ldr	r3, [pc, #28]	@ (800cb58 <vTaskDelay+0x68>)
 800cb3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb40:	601a      	str	r2, [r3, #0]
 800cb42:	f3bf 8f4f 	dsb	sy
 800cb46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cb4a:	bf00      	nop
 800cb4c:	3710      	adds	r7, #16
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	bf00      	nop
 800cb54:	20001120 	.word	0x20001120
 800cb58:	e000ed04 	.word	0xe000ed04

0800cb5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b08a      	sub	sp, #40	@ 0x28
 800cb60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cb62:	2300      	movs	r3, #0
 800cb64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cb66:	2300      	movs	r3, #0
 800cb68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cb6a:	463a      	mov	r2, r7
 800cb6c:	1d39      	adds	r1, r7, #4
 800cb6e:	f107 0308 	add.w	r3, r7, #8
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7fe ff24 	bl	800b9c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cb78:	6839      	ldr	r1, [r7, #0]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	68ba      	ldr	r2, [r7, #8]
 800cb7e:	9202      	str	r2, [sp, #8]
 800cb80:	9301      	str	r3, [sp, #4]
 800cb82:	2300      	movs	r3, #0
 800cb84:	9300      	str	r3, [sp, #0]
 800cb86:	2300      	movs	r3, #0
 800cb88:	460a      	mov	r2, r1
 800cb8a:	4924      	ldr	r1, [pc, #144]	@ (800cc1c <vTaskStartScheduler+0xc0>)
 800cb8c:	4824      	ldr	r0, [pc, #144]	@ (800cc20 <vTaskStartScheduler+0xc4>)
 800cb8e:	f7ff fdf1 	bl	800c774 <xTaskCreateStatic>
 800cb92:	4603      	mov	r3, r0
 800cb94:	4a23      	ldr	r2, [pc, #140]	@ (800cc24 <vTaskStartScheduler+0xc8>)
 800cb96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cb98:	4b22      	ldr	r3, [pc, #136]	@ (800cc24 <vTaskStartScheduler+0xc8>)
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d002      	beq.n	800cba6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cba0:	2301      	movs	r3, #1
 800cba2:	617b      	str	r3, [r7, #20]
 800cba4:	e001      	b.n	800cbaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cba6:	2300      	movs	r3, #0
 800cba8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cbaa:	697b      	ldr	r3, [r7, #20]
 800cbac:	2b01      	cmp	r3, #1
 800cbae:	d102      	bne.n	800cbb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cbb0:	f000 fd1a 	bl	800d5e8 <xTimerCreateTimerTask>
 800cbb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	2b01      	cmp	r3, #1
 800cbba:	d11b      	bne.n	800cbf4 <vTaskStartScheduler+0x98>
	__asm volatile
 800cbbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbc0:	f383 8811 	msr	BASEPRI, r3
 800cbc4:	f3bf 8f6f 	isb	sy
 800cbc8:	f3bf 8f4f 	dsb	sy
 800cbcc:	613b      	str	r3, [r7, #16]
}
 800cbce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cbd0:	4b15      	ldr	r3, [pc, #84]	@ (800cc28 <vTaskStartScheduler+0xcc>)
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	3354      	adds	r3, #84	@ 0x54
 800cbd6:	4a15      	ldr	r2, [pc, #84]	@ (800cc2c <vTaskStartScheduler+0xd0>)
 800cbd8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cbda:	4b15      	ldr	r3, [pc, #84]	@ (800cc30 <vTaskStartScheduler+0xd4>)
 800cbdc:	f04f 32ff 	mov.w	r2, #4294967295
 800cbe0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cbe2:	4b14      	ldr	r3, [pc, #80]	@ (800cc34 <vTaskStartScheduler+0xd8>)
 800cbe4:	2201      	movs	r2, #1
 800cbe6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cbe8:	4b13      	ldr	r3, [pc, #76]	@ (800cc38 <vTaskStartScheduler+0xdc>)
 800cbea:	2200      	movs	r2, #0
 800cbec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cbee:	f001 f8df 	bl	800ddb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cbf2:	e00f      	b.n	800cc14 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cbf4:	697b      	ldr	r3, [r7, #20]
 800cbf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbfa:	d10b      	bne.n	800cc14 <vTaskStartScheduler+0xb8>
	__asm volatile
 800cbfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc00:	f383 8811 	msr	BASEPRI, r3
 800cc04:	f3bf 8f6f 	isb	sy
 800cc08:	f3bf 8f4f 	dsb	sy
 800cc0c:	60fb      	str	r3, [r7, #12]
}
 800cc0e:	bf00      	nop
 800cc10:	bf00      	nop
 800cc12:	e7fd      	b.n	800cc10 <vTaskStartScheduler+0xb4>
}
 800cc14:	bf00      	nop
 800cc16:	3718      	adds	r7, #24
 800cc18:	46bd      	mov	sp, r7
 800cc1a:	bd80      	pop	{r7, pc}
 800cc1c:	0800f028 	.word	0x0800f028
 800cc20:	0800d26d 	.word	0x0800d26d
 800cc24:	2000111c 	.word	0x2000111c
 800cc28:	20000c24 	.word	0x20000c24
 800cc2c:	20000038 	.word	0x20000038
 800cc30:	20001118 	.word	0x20001118
 800cc34:	20001104 	.word	0x20001104
 800cc38:	200010fc 	.word	0x200010fc

0800cc3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cc40:	4b04      	ldr	r3, [pc, #16]	@ (800cc54 <vTaskSuspendAll+0x18>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	3301      	adds	r3, #1
 800cc46:	4a03      	ldr	r2, [pc, #12]	@ (800cc54 <vTaskSuspendAll+0x18>)
 800cc48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cc4a:	bf00      	nop
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc52:	4770      	bx	lr
 800cc54:	20001120 	.word	0x20001120

0800cc58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b084      	sub	sp, #16
 800cc5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cc62:	2300      	movs	r3, #0
 800cc64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cc66:	4b42      	ldr	r3, [pc, #264]	@ (800cd70 <xTaskResumeAll+0x118>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d10b      	bne.n	800cc86 <xTaskResumeAll+0x2e>
	__asm volatile
 800cc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc72:	f383 8811 	msr	BASEPRI, r3
 800cc76:	f3bf 8f6f 	isb	sy
 800cc7a:	f3bf 8f4f 	dsb	sy
 800cc7e:	603b      	str	r3, [r7, #0]
}
 800cc80:	bf00      	nop
 800cc82:	bf00      	nop
 800cc84:	e7fd      	b.n	800cc82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cc86:	f001 f937 	bl	800def8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cc8a:	4b39      	ldr	r3, [pc, #228]	@ (800cd70 <xTaskResumeAll+0x118>)
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	3b01      	subs	r3, #1
 800cc90:	4a37      	ldr	r2, [pc, #220]	@ (800cd70 <xTaskResumeAll+0x118>)
 800cc92:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc94:	4b36      	ldr	r3, [pc, #216]	@ (800cd70 <xTaskResumeAll+0x118>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d162      	bne.n	800cd62 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cc9c:	4b35      	ldr	r3, [pc, #212]	@ (800cd74 <xTaskResumeAll+0x11c>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d05e      	beq.n	800cd62 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cca4:	e02f      	b.n	800cd06 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cca6:	4b34      	ldr	r3, [pc, #208]	@ (800cd78 <xTaskResumeAll+0x120>)
 800cca8:	68db      	ldr	r3, [r3, #12]
 800ccaa:	68db      	ldr	r3, [r3, #12]
 800ccac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	3318      	adds	r3, #24
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	f7fe ff42 	bl	800bb3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	3304      	adds	r3, #4
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	f7fe ff3d 	bl	800bb3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccc6:	4b2d      	ldr	r3, [pc, #180]	@ (800cd7c <xTaskResumeAll+0x124>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	429a      	cmp	r2, r3
 800cccc:	d903      	bls.n	800ccd6 <xTaskResumeAll+0x7e>
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccd2:	4a2a      	ldr	r2, [pc, #168]	@ (800cd7c <xTaskResumeAll+0x124>)
 800ccd4:	6013      	str	r3, [r2, #0]
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccda:	4613      	mov	r3, r2
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	4413      	add	r3, r2
 800cce0:	009b      	lsls	r3, r3, #2
 800cce2:	4a27      	ldr	r2, [pc, #156]	@ (800cd80 <xTaskResumeAll+0x128>)
 800cce4:	441a      	add	r2, r3
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	3304      	adds	r3, #4
 800ccea:	4619      	mov	r1, r3
 800ccec:	4610      	mov	r0, r2
 800ccee:	f7fe fec8 	bl	800ba82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ccf6:	4b23      	ldr	r3, [pc, #140]	@ (800cd84 <xTaskResumeAll+0x12c>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccfc:	429a      	cmp	r2, r3
 800ccfe:	d302      	bcc.n	800cd06 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800cd00:	4b21      	ldr	r3, [pc, #132]	@ (800cd88 <xTaskResumeAll+0x130>)
 800cd02:	2201      	movs	r2, #1
 800cd04:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cd06:	4b1c      	ldr	r3, [pc, #112]	@ (800cd78 <xTaskResumeAll+0x120>)
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d1cb      	bne.n	800cca6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d001      	beq.n	800cd18 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cd14:	f000 fb66 	bl	800d3e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cd18:	4b1c      	ldr	r3, [pc, #112]	@ (800cd8c <xTaskResumeAll+0x134>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d010      	beq.n	800cd46 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cd24:	f000 f846 	bl	800cdb4 <xTaskIncrementTick>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d002      	beq.n	800cd34 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800cd2e:	4b16      	ldr	r3, [pc, #88]	@ (800cd88 <xTaskResumeAll+0x130>)
 800cd30:	2201      	movs	r2, #1
 800cd32:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	3b01      	subs	r3, #1
 800cd38:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d1f1      	bne.n	800cd24 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800cd40:	4b12      	ldr	r3, [pc, #72]	@ (800cd8c <xTaskResumeAll+0x134>)
 800cd42:	2200      	movs	r2, #0
 800cd44:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cd46:	4b10      	ldr	r3, [pc, #64]	@ (800cd88 <xTaskResumeAll+0x130>)
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d009      	beq.n	800cd62 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cd4e:	2301      	movs	r3, #1
 800cd50:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cd52:	4b0f      	ldr	r3, [pc, #60]	@ (800cd90 <xTaskResumeAll+0x138>)
 800cd54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd58:	601a      	str	r2, [r3, #0]
 800cd5a:	f3bf 8f4f 	dsb	sy
 800cd5e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cd62:	f001 f8fb 	bl	800df5c <vPortExitCritical>

	return xAlreadyYielded;
 800cd66:	68bb      	ldr	r3, [r7, #8]
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	3710      	adds	r7, #16
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	20001120 	.word	0x20001120
 800cd74:	200010f8 	.word	0x200010f8
 800cd78:	200010b8 	.word	0x200010b8
 800cd7c:	20001100 	.word	0x20001100
 800cd80:	20000c28 	.word	0x20000c28
 800cd84:	20000c24 	.word	0x20000c24
 800cd88:	2000110c 	.word	0x2000110c
 800cd8c:	20001108 	.word	0x20001108
 800cd90:	e000ed04 	.word	0xe000ed04

0800cd94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cd94:	b480      	push	{r7}
 800cd96:	b083      	sub	sp, #12
 800cd98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cd9a:	4b05      	ldr	r3, [pc, #20]	@ (800cdb0 <xTaskGetTickCount+0x1c>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cda0:	687b      	ldr	r3, [r7, #4]
}
 800cda2:	4618      	mov	r0, r3
 800cda4:	370c      	adds	r7, #12
 800cda6:	46bd      	mov	sp, r7
 800cda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdac:	4770      	bx	lr
 800cdae:	bf00      	nop
 800cdb0:	200010fc 	.word	0x200010fc

0800cdb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b086      	sub	sp, #24
 800cdb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cdba:	2300      	movs	r3, #0
 800cdbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cdbe:	4b4f      	ldr	r3, [pc, #316]	@ (800cefc <xTaskIncrementTick+0x148>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	f040 8090 	bne.w	800cee8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cdc8:	4b4d      	ldr	r3, [pc, #308]	@ (800cf00 <xTaskIncrementTick+0x14c>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	3301      	adds	r3, #1
 800cdce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cdd0:	4a4b      	ldr	r2, [pc, #300]	@ (800cf00 <xTaskIncrementTick+0x14c>)
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cdd6:	693b      	ldr	r3, [r7, #16]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d121      	bne.n	800ce20 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cddc:	4b49      	ldr	r3, [pc, #292]	@ (800cf04 <xTaskIncrementTick+0x150>)
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d00b      	beq.n	800cdfe <xTaskIncrementTick+0x4a>
	__asm volatile
 800cde6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdea:	f383 8811 	msr	BASEPRI, r3
 800cdee:	f3bf 8f6f 	isb	sy
 800cdf2:	f3bf 8f4f 	dsb	sy
 800cdf6:	603b      	str	r3, [r7, #0]
}
 800cdf8:	bf00      	nop
 800cdfa:	bf00      	nop
 800cdfc:	e7fd      	b.n	800cdfa <xTaskIncrementTick+0x46>
 800cdfe:	4b41      	ldr	r3, [pc, #260]	@ (800cf04 <xTaskIncrementTick+0x150>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	60fb      	str	r3, [r7, #12]
 800ce04:	4b40      	ldr	r3, [pc, #256]	@ (800cf08 <xTaskIncrementTick+0x154>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	4a3e      	ldr	r2, [pc, #248]	@ (800cf04 <xTaskIncrementTick+0x150>)
 800ce0a:	6013      	str	r3, [r2, #0]
 800ce0c:	4a3e      	ldr	r2, [pc, #248]	@ (800cf08 <xTaskIncrementTick+0x154>)
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	6013      	str	r3, [r2, #0]
 800ce12:	4b3e      	ldr	r3, [pc, #248]	@ (800cf0c <xTaskIncrementTick+0x158>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	3301      	adds	r3, #1
 800ce18:	4a3c      	ldr	r2, [pc, #240]	@ (800cf0c <xTaskIncrementTick+0x158>)
 800ce1a:	6013      	str	r3, [r2, #0]
 800ce1c:	f000 fae2 	bl	800d3e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ce20:	4b3b      	ldr	r3, [pc, #236]	@ (800cf10 <xTaskIncrementTick+0x15c>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	693a      	ldr	r2, [r7, #16]
 800ce26:	429a      	cmp	r2, r3
 800ce28:	d349      	bcc.n	800cebe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ce2a:	4b36      	ldr	r3, [pc, #216]	@ (800cf04 <xTaskIncrementTick+0x150>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d104      	bne.n	800ce3e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce34:	4b36      	ldr	r3, [pc, #216]	@ (800cf10 <xTaskIncrementTick+0x15c>)
 800ce36:	f04f 32ff 	mov.w	r2, #4294967295
 800ce3a:	601a      	str	r2, [r3, #0]
					break;
 800ce3c:	e03f      	b.n	800cebe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce3e:	4b31      	ldr	r3, [pc, #196]	@ (800cf04 <xTaskIncrementTick+0x150>)
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	68db      	ldr	r3, [r3, #12]
 800ce44:	68db      	ldr	r3, [r3, #12]
 800ce46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ce4e:	693a      	ldr	r2, [r7, #16]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	429a      	cmp	r2, r3
 800ce54:	d203      	bcs.n	800ce5e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ce56:	4a2e      	ldr	r2, [pc, #184]	@ (800cf10 <xTaskIncrementTick+0x15c>)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ce5c:	e02f      	b.n	800cebe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	3304      	adds	r3, #4
 800ce62:	4618      	mov	r0, r3
 800ce64:	f7fe fe6a 	bl	800bb3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ce68:	68bb      	ldr	r3, [r7, #8]
 800ce6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d004      	beq.n	800ce7a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	3318      	adds	r3, #24
 800ce74:	4618      	mov	r0, r3
 800ce76:	f7fe fe61 	bl	800bb3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce7e:	4b25      	ldr	r3, [pc, #148]	@ (800cf14 <xTaskIncrementTick+0x160>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	429a      	cmp	r2, r3
 800ce84:	d903      	bls.n	800ce8e <xTaskIncrementTick+0xda>
 800ce86:	68bb      	ldr	r3, [r7, #8]
 800ce88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce8a:	4a22      	ldr	r2, [pc, #136]	@ (800cf14 <xTaskIncrementTick+0x160>)
 800ce8c:	6013      	str	r3, [r2, #0]
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce92:	4613      	mov	r3, r2
 800ce94:	009b      	lsls	r3, r3, #2
 800ce96:	4413      	add	r3, r2
 800ce98:	009b      	lsls	r3, r3, #2
 800ce9a:	4a1f      	ldr	r2, [pc, #124]	@ (800cf18 <xTaskIncrementTick+0x164>)
 800ce9c:	441a      	add	r2, r3
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	3304      	adds	r3, #4
 800cea2:	4619      	mov	r1, r3
 800cea4:	4610      	mov	r0, r2
 800cea6:	f7fe fdec 	bl	800ba82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ceaa:	68bb      	ldr	r3, [r7, #8]
 800ceac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ceae:	4b1b      	ldr	r3, [pc, #108]	@ (800cf1c <xTaskIncrementTick+0x168>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	d3b8      	bcc.n	800ce2a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ceb8:	2301      	movs	r3, #1
 800ceba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cebc:	e7b5      	b.n	800ce2a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cebe:	4b17      	ldr	r3, [pc, #92]	@ (800cf1c <xTaskIncrementTick+0x168>)
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cec4:	4914      	ldr	r1, [pc, #80]	@ (800cf18 <xTaskIncrementTick+0x164>)
 800cec6:	4613      	mov	r3, r2
 800cec8:	009b      	lsls	r3, r3, #2
 800ceca:	4413      	add	r3, r2
 800cecc:	009b      	lsls	r3, r3, #2
 800cece:	440b      	add	r3, r1
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	2b01      	cmp	r3, #1
 800ced4:	d901      	bls.n	800ceda <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ced6:	2301      	movs	r3, #1
 800ced8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ceda:	4b11      	ldr	r3, [pc, #68]	@ (800cf20 <xTaskIncrementTick+0x16c>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d007      	beq.n	800cef2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800cee2:	2301      	movs	r3, #1
 800cee4:	617b      	str	r3, [r7, #20]
 800cee6:	e004      	b.n	800cef2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cee8:	4b0e      	ldr	r3, [pc, #56]	@ (800cf24 <xTaskIncrementTick+0x170>)
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	3301      	adds	r3, #1
 800ceee:	4a0d      	ldr	r2, [pc, #52]	@ (800cf24 <xTaskIncrementTick+0x170>)
 800cef0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cef2:	697b      	ldr	r3, [r7, #20]
}
 800cef4:	4618      	mov	r0, r3
 800cef6:	3718      	adds	r7, #24
 800cef8:	46bd      	mov	sp, r7
 800cefa:	bd80      	pop	{r7, pc}
 800cefc:	20001120 	.word	0x20001120
 800cf00:	200010fc 	.word	0x200010fc
 800cf04:	200010b0 	.word	0x200010b0
 800cf08:	200010b4 	.word	0x200010b4
 800cf0c:	20001110 	.word	0x20001110
 800cf10:	20001118 	.word	0x20001118
 800cf14:	20001100 	.word	0x20001100
 800cf18:	20000c28 	.word	0x20000c28
 800cf1c:	20000c24 	.word	0x20000c24
 800cf20:	2000110c 	.word	0x2000110c
 800cf24:	20001108 	.word	0x20001108

0800cf28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cf28:	b480      	push	{r7}
 800cf2a:	b085      	sub	sp, #20
 800cf2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cf2e:	4b2b      	ldr	r3, [pc, #172]	@ (800cfdc <vTaskSwitchContext+0xb4>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d003      	beq.n	800cf3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cf36:	4b2a      	ldr	r3, [pc, #168]	@ (800cfe0 <vTaskSwitchContext+0xb8>)
 800cf38:	2201      	movs	r2, #1
 800cf3a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cf3c:	e047      	b.n	800cfce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800cf3e:	4b28      	ldr	r3, [pc, #160]	@ (800cfe0 <vTaskSwitchContext+0xb8>)
 800cf40:	2200      	movs	r2, #0
 800cf42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf44:	4b27      	ldr	r3, [pc, #156]	@ (800cfe4 <vTaskSwitchContext+0xbc>)
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	60fb      	str	r3, [r7, #12]
 800cf4a:	e011      	b.n	800cf70 <vTaskSwitchContext+0x48>
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d10b      	bne.n	800cf6a <vTaskSwitchContext+0x42>
	__asm volatile
 800cf52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf56:	f383 8811 	msr	BASEPRI, r3
 800cf5a:	f3bf 8f6f 	isb	sy
 800cf5e:	f3bf 8f4f 	dsb	sy
 800cf62:	607b      	str	r3, [r7, #4]
}
 800cf64:	bf00      	nop
 800cf66:	bf00      	nop
 800cf68:	e7fd      	b.n	800cf66 <vTaskSwitchContext+0x3e>
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	3b01      	subs	r3, #1
 800cf6e:	60fb      	str	r3, [r7, #12]
 800cf70:	491d      	ldr	r1, [pc, #116]	@ (800cfe8 <vTaskSwitchContext+0xc0>)
 800cf72:	68fa      	ldr	r2, [r7, #12]
 800cf74:	4613      	mov	r3, r2
 800cf76:	009b      	lsls	r3, r3, #2
 800cf78:	4413      	add	r3, r2
 800cf7a:	009b      	lsls	r3, r3, #2
 800cf7c:	440b      	add	r3, r1
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d0e3      	beq.n	800cf4c <vTaskSwitchContext+0x24>
 800cf84:	68fa      	ldr	r2, [r7, #12]
 800cf86:	4613      	mov	r3, r2
 800cf88:	009b      	lsls	r3, r3, #2
 800cf8a:	4413      	add	r3, r2
 800cf8c:	009b      	lsls	r3, r3, #2
 800cf8e:	4a16      	ldr	r2, [pc, #88]	@ (800cfe8 <vTaskSwitchContext+0xc0>)
 800cf90:	4413      	add	r3, r2
 800cf92:	60bb      	str	r3, [r7, #8]
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	685b      	ldr	r3, [r3, #4]
 800cf98:	685a      	ldr	r2, [r3, #4]
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	605a      	str	r2, [r3, #4]
 800cf9e:	68bb      	ldr	r3, [r7, #8]
 800cfa0:	685a      	ldr	r2, [r3, #4]
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	3308      	adds	r3, #8
 800cfa6:	429a      	cmp	r2, r3
 800cfa8:	d104      	bne.n	800cfb4 <vTaskSwitchContext+0x8c>
 800cfaa:	68bb      	ldr	r3, [r7, #8]
 800cfac:	685b      	ldr	r3, [r3, #4]
 800cfae:	685a      	ldr	r2, [r3, #4]
 800cfb0:	68bb      	ldr	r3, [r7, #8]
 800cfb2:	605a      	str	r2, [r3, #4]
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	68db      	ldr	r3, [r3, #12]
 800cfba:	4a0c      	ldr	r2, [pc, #48]	@ (800cfec <vTaskSwitchContext+0xc4>)
 800cfbc:	6013      	str	r3, [r2, #0]
 800cfbe:	4a09      	ldr	r2, [pc, #36]	@ (800cfe4 <vTaskSwitchContext+0xbc>)
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cfc4:	4b09      	ldr	r3, [pc, #36]	@ (800cfec <vTaskSwitchContext+0xc4>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	3354      	adds	r3, #84	@ 0x54
 800cfca:	4a09      	ldr	r2, [pc, #36]	@ (800cff0 <vTaskSwitchContext+0xc8>)
 800cfcc:	6013      	str	r3, [r2, #0]
}
 800cfce:	bf00      	nop
 800cfd0:	3714      	adds	r7, #20
 800cfd2:	46bd      	mov	sp, r7
 800cfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd8:	4770      	bx	lr
 800cfda:	bf00      	nop
 800cfdc:	20001120 	.word	0x20001120
 800cfe0:	2000110c 	.word	0x2000110c
 800cfe4:	20001100 	.word	0x20001100
 800cfe8:	20000c28 	.word	0x20000c28
 800cfec:	20000c24 	.word	0x20000c24
 800cff0:	20000038 	.word	0x20000038

0800cff4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b084      	sub	sp, #16
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d10b      	bne.n	800d01c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d008:	f383 8811 	msr	BASEPRI, r3
 800d00c:	f3bf 8f6f 	isb	sy
 800d010:	f3bf 8f4f 	dsb	sy
 800d014:	60fb      	str	r3, [r7, #12]
}
 800d016:	bf00      	nop
 800d018:	bf00      	nop
 800d01a:	e7fd      	b.n	800d018 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d01c:	4b07      	ldr	r3, [pc, #28]	@ (800d03c <vTaskPlaceOnEventList+0x48>)
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	3318      	adds	r3, #24
 800d022:	4619      	mov	r1, r3
 800d024:	6878      	ldr	r0, [r7, #4]
 800d026:	f7fe fd50 	bl	800baca <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d02a:	2101      	movs	r1, #1
 800d02c:	6838      	ldr	r0, [r7, #0]
 800d02e:	f000 fa87 	bl	800d540 <prvAddCurrentTaskToDelayedList>
}
 800d032:	bf00      	nop
 800d034:	3710      	adds	r7, #16
 800d036:	46bd      	mov	sp, r7
 800d038:	bd80      	pop	{r7, pc}
 800d03a:	bf00      	nop
 800d03c:	20000c24 	.word	0x20000c24

0800d040 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d040:	b580      	push	{r7, lr}
 800d042:	b086      	sub	sp, #24
 800d044:	af00      	add	r7, sp, #0
 800d046:	60f8      	str	r0, [r7, #12]
 800d048:	60b9      	str	r1, [r7, #8]
 800d04a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d10b      	bne.n	800d06a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d056:	f383 8811 	msr	BASEPRI, r3
 800d05a:	f3bf 8f6f 	isb	sy
 800d05e:	f3bf 8f4f 	dsb	sy
 800d062:	617b      	str	r3, [r7, #20]
}
 800d064:	bf00      	nop
 800d066:	bf00      	nop
 800d068:	e7fd      	b.n	800d066 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d06a:	4b0a      	ldr	r3, [pc, #40]	@ (800d094 <vTaskPlaceOnEventListRestricted+0x54>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	3318      	adds	r3, #24
 800d070:	4619      	mov	r1, r3
 800d072:	68f8      	ldr	r0, [r7, #12]
 800d074:	f7fe fd05 	bl	800ba82 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d002      	beq.n	800d084 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d07e:	f04f 33ff 	mov.w	r3, #4294967295
 800d082:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d084:	6879      	ldr	r1, [r7, #4]
 800d086:	68b8      	ldr	r0, [r7, #8]
 800d088:	f000 fa5a 	bl	800d540 <prvAddCurrentTaskToDelayedList>
	}
 800d08c:	bf00      	nop
 800d08e:	3718      	adds	r7, #24
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}
 800d094:	20000c24 	.word	0x20000c24

0800d098 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b086      	sub	sp, #24
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	68db      	ldr	r3, [r3, #12]
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d0a8:	693b      	ldr	r3, [r7, #16]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d10b      	bne.n	800d0c6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d0ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0b2:	f383 8811 	msr	BASEPRI, r3
 800d0b6:	f3bf 8f6f 	isb	sy
 800d0ba:	f3bf 8f4f 	dsb	sy
 800d0be:	60fb      	str	r3, [r7, #12]
}
 800d0c0:	bf00      	nop
 800d0c2:	bf00      	nop
 800d0c4:	e7fd      	b.n	800d0c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d0c6:	693b      	ldr	r3, [r7, #16]
 800d0c8:	3318      	adds	r3, #24
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f7fe fd36 	bl	800bb3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0d0:	4b1d      	ldr	r3, [pc, #116]	@ (800d148 <xTaskRemoveFromEventList+0xb0>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d11d      	bne.n	800d114 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	3304      	adds	r3, #4
 800d0dc:	4618      	mov	r0, r3
 800d0de:	f7fe fd2d 	bl	800bb3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d0e2:	693b      	ldr	r3, [r7, #16]
 800d0e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0e6:	4b19      	ldr	r3, [pc, #100]	@ (800d14c <xTaskRemoveFromEventList+0xb4>)
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	429a      	cmp	r2, r3
 800d0ec:	d903      	bls.n	800d0f6 <xTaskRemoveFromEventList+0x5e>
 800d0ee:	693b      	ldr	r3, [r7, #16]
 800d0f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0f2:	4a16      	ldr	r2, [pc, #88]	@ (800d14c <xTaskRemoveFromEventList+0xb4>)
 800d0f4:	6013      	str	r3, [r2, #0]
 800d0f6:	693b      	ldr	r3, [r7, #16]
 800d0f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d0fa:	4613      	mov	r3, r2
 800d0fc:	009b      	lsls	r3, r3, #2
 800d0fe:	4413      	add	r3, r2
 800d100:	009b      	lsls	r3, r3, #2
 800d102:	4a13      	ldr	r2, [pc, #76]	@ (800d150 <xTaskRemoveFromEventList+0xb8>)
 800d104:	441a      	add	r2, r3
 800d106:	693b      	ldr	r3, [r7, #16]
 800d108:	3304      	adds	r3, #4
 800d10a:	4619      	mov	r1, r3
 800d10c:	4610      	mov	r0, r2
 800d10e:	f7fe fcb8 	bl	800ba82 <vListInsertEnd>
 800d112:	e005      	b.n	800d120 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d114:	693b      	ldr	r3, [r7, #16]
 800d116:	3318      	adds	r3, #24
 800d118:	4619      	mov	r1, r3
 800d11a:	480e      	ldr	r0, [pc, #56]	@ (800d154 <xTaskRemoveFromEventList+0xbc>)
 800d11c:	f7fe fcb1 	bl	800ba82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d124:	4b0c      	ldr	r3, [pc, #48]	@ (800d158 <xTaskRemoveFromEventList+0xc0>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d12a:	429a      	cmp	r2, r3
 800d12c:	d905      	bls.n	800d13a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d12e:	2301      	movs	r3, #1
 800d130:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d132:	4b0a      	ldr	r3, [pc, #40]	@ (800d15c <xTaskRemoveFromEventList+0xc4>)
 800d134:	2201      	movs	r2, #1
 800d136:	601a      	str	r2, [r3, #0]
 800d138:	e001      	b.n	800d13e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d13a:	2300      	movs	r3, #0
 800d13c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d13e:	697b      	ldr	r3, [r7, #20]
}
 800d140:	4618      	mov	r0, r3
 800d142:	3718      	adds	r7, #24
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}
 800d148:	20001120 	.word	0x20001120
 800d14c:	20001100 	.word	0x20001100
 800d150:	20000c28 	.word	0x20000c28
 800d154:	200010b8 	.word	0x200010b8
 800d158:	20000c24 	.word	0x20000c24
 800d15c:	2000110c 	.word	0x2000110c

0800d160 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d160:	b480      	push	{r7}
 800d162:	b083      	sub	sp, #12
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d168:	4b06      	ldr	r3, [pc, #24]	@ (800d184 <vTaskInternalSetTimeOutState+0x24>)
 800d16a:	681a      	ldr	r2, [r3, #0]
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d170:	4b05      	ldr	r3, [pc, #20]	@ (800d188 <vTaskInternalSetTimeOutState+0x28>)
 800d172:	681a      	ldr	r2, [r3, #0]
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	605a      	str	r2, [r3, #4]
}
 800d178:	bf00      	nop
 800d17a:	370c      	adds	r7, #12
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr
 800d184:	20001110 	.word	0x20001110
 800d188:	200010fc 	.word	0x200010fc

0800d18c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b088      	sub	sp, #32
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d10b      	bne.n	800d1b4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1a0:	f383 8811 	msr	BASEPRI, r3
 800d1a4:	f3bf 8f6f 	isb	sy
 800d1a8:	f3bf 8f4f 	dsb	sy
 800d1ac:	613b      	str	r3, [r7, #16]
}
 800d1ae:	bf00      	nop
 800d1b0:	bf00      	nop
 800d1b2:	e7fd      	b.n	800d1b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d10b      	bne.n	800d1d2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d1ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1be:	f383 8811 	msr	BASEPRI, r3
 800d1c2:	f3bf 8f6f 	isb	sy
 800d1c6:	f3bf 8f4f 	dsb	sy
 800d1ca:	60fb      	str	r3, [r7, #12]
}
 800d1cc:	bf00      	nop
 800d1ce:	bf00      	nop
 800d1d0:	e7fd      	b.n	800d1ce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d1d2:	f000 fe91 	bl	800def8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d1d6:	4b1d      	ldr	r3, [pc, #116]	@ (800d24c <xTaskCheckForTimeOut+0xc0>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	685b      	ldr	r3, [r3, #4]
 800d1e0:	69ba      	ldr	r2, [r7, #24]
 800d1e2:	1ad3      	subs	r3, r2, r3
 800d1e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1ee:	d102      	bne.n	800d1f6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	61fb      	str	r3, [r7, #28]
 800d1f4:	e023      	b.n	800d23e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681a      	ldr	r2, [r3, #0]
 800d1fa:	4b15      	ldr	r3, [pc, #84]	@ (800d250 <xTaskCheckForTimeOut+0xc4>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d007      	beq.n	800d212 <xTaskCheckForTimeOut+0x86>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	69ba      	ldr	r2, [r7, #24]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d302      	bcc.n	800d212 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d20c:	2301      	movs	r3, #1
 800d20e:	61fb      	str	r3, [r7, #28]
 800d210:	e015      	b.n	800d23e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d212:	683b      	ldr	r3, [r7, #0]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	697a      	ldr	r2, [r7, #20]
 800d218:	429a      	cmp	r2, r3
 800d21a:	d20b      	bcs.n	800d234 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d21c:	683b      	ldr	r3, [r7, #0]
 800d21e:	681a      	ldr	r2, [r3, #0]
 800d220:	697b      	ldr	r3, [r7, #20]
 800d222:	1ad2      	subs	r2, r2, r3
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	f7ff ff99 	bl	800d160 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d22e:	2300      	movs	r3, #0
 800d230:	61fb      	str	r3, [r7, #28]
 800d232:	e004      	b.n	800d23e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	2200      	movs	r2, #0
 800d238:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d23a:	2301      	movs	r3, #1
 800d23c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d23e:	f000 fe8d 	bl	800df5c <vPortExitCritical>

	return xReturn;
 800d242:	69fb      	ldr	r3, [r7, #28]
}
 800d244:	4618      	mov	r0, r3
 800d246:	3720      	adds	r7, #32
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}
 800d24c:	200010fc 	.word	0x200010fc
 800d250:	20001110 	.word	0x20001110

0800d254 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d254:	b480      	push	{r7}
 800d256:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d258:	4b03      	ldr	r3, [pc, #12]	@ (800d268 <vTaskMissedYield+0x14>)
 800d25a:	2201      	movs	r2, #1
 800d25c:	601a      	str	r2, [r3, #0]
}
 800d25e:	bf00      	nop
 800d260:	46bd      	mov	sp, r7
 800d262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d266:	4770      	bx	lr
 800d268:	2000110c 	.word	0x2000110c

0800d26c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b082      	sub	sp, #8
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d274:	f000 f852 	bl	800d31c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d278:	4b06      	ldr	r3, [pc, #24]	@ (800d294 <prvIdleTask+0x28>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	2b01      	cmp	r3, #1
 800d27e:	d9f9      	bls.n	800d274 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d280:	4b05      	ldr	r3, [pc, #20]	@ (800d298 <prvIdleTask+0x2c>)
 800d282:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d286:	601a      	str	r2, [r3, #0]
 800d288:	f3bf 8f4f 	dsb	sy
 800d28c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d290:	e7f0      	b.n	800d274 <prvIdleTask+0x8>
 800d292:	bf00      	nop
 800d294:	20000c28 	.word	0x20000c28
 800d298:	e000ed04 	.word	0xe000ed04

0800d29c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b082      	sub	sp, #8
 800d2a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	607b      	str	r3, [r7, #4]
 800d2a6:	e00c      	b.n	800d2c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d2a8:	687a      	ldr	r2, [r7, #4]
 800d2aa:	4613      	mov	r3, r2
 800d2ac:	009b      	lsls	r3, r3, #2
 800d2ae:	4413      	add	r3, r2
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	4a12      	ldr	r2, [pc, #72]	@ (800d2fc <prvInitialiseTaskLists+0x60>)
 800d2b4:	4413      	add	r3, r2
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7fe fbb6 	bl	800ba28 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	3301      	adds	r3, #1
 800d2c0:	607b      	str	r3, [r7, #4]
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2b37      	cmp	r3, #55	@ 0x37
 800d2c6:	d9ef      	bls.n	800d2a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d2c8:	480d      	ldr	r0, [pc, #52]	@ (800d300 <prvInitialiseTaskLists+0x64>)
 800d2ca:	f7fe fbad 	bl	800ba28 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d2ce:	480d      	ldr	r0, [pc, #52]	@ (800d304 <prvInitialiseTaskLists+0x68>)
 800d2d0:	f7fe fbaa 	bl	800ba28 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d2d4:	480c      	ldr	r0, [pc, #48]	@ (800d308 <prvInitialiseTaskLists+0x6c>)
 800d2d6:	f7fe fba7 	bl	800ba28 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d2da:	480c      	ldr	r0, [pc, #48]	@ (800d30c <prvInitialiseTaskLists+0x70>)
 800d2dc:	f7fe fba4 	bl	800ba28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d2e0:	480b      	ldr	r0, [pc, #44]	@ (800d310 <prvInitialiseTaskLists+0x74>)
 800d2e2:	f7fe fba1 	bl	800ba28 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d2e6:	4b0b      	ldr	r3, [pc, #44]	@ (800d314 <prvInitialiseTaskLists+0x78>)
 800d2e8:	4a05      	ldr	r2, [pc, #20]	@ (800d300 <prvInitialiseTaskLists+0x64>)
 800d2ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d2ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d318 <prvInitialiseTaskLists+0x7c>)
 800d2ee:	4a05      	ldr	r2, [pc, #20]	@ (800d304 <prvInitialiseTaskLists+0x68>)
 800d2f0:	601a      	str	r2, [r3, #0]
}
 800d2f2:	bf00      	nop
 800d2f4:	3708      	adds	r7, #8
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	bd80      	pop	{r7, pc}
 800d2fa:	bf00      	nop
 800d2fc:	20000c28 	.word	0x20000c28
 800d300:	20001088 	.word	0x20001088
 800d304:	2000109c 	.word	0x2000109c
 800d308:	200010b8 	.word	0x200010b8
 800d30c:	200010cc 	.word	0x200010cc
 800d310:	200010e4 	.word	0x200010e4
 800d314:	200010b0 	.word	0x200010b0
 800d318:	200010b4 	.word	0x200010b4

0800d31c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b082      	sub	sp, #8
 800d320:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d322:	e019      	b.n	800d358 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d324:	f000 fde8 	bl	800def8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d328:	4b10      	ldr	r3, [pc, #64]	@ (800d36c <prvCheckTasksWaitingTermination+0x50>)
 800d32a:	68db      	ldr	r3, [r3, #12]
 800d32c:	68db      	ldr	r3, [r3, #12]
 800d32e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	3304      	adds	r3, #4
 800d334:	4618      	mov	r0, r3
 800d336:	f7fe fc01 	bl	800bb3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d33a:	4b0d      	ldr	r3, [pc, #52]	@ (800d370 <prvCheckTasksWaitingTermination+0x54>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	3b01      	subs	r3, #1
 800d340:	4a0b      	ldr	r2, [pc, #44]	@ (800d370 <prvCheckTasksWaitingTermination+0x54>)
 800d342:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d344:	4b0b      	ldr	r3, [pc, #44]	@ (800d374 <prvCheckTasksWaitingTermination+0x58>)
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	3b01      	subs	r3, #1
 800d34a:	4a0a      	ldr	r2, [pc, #40]	@ (800d374 <prvCheckTasksWaitingTermination+0x58>)
 800d34c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d34e:	f000 fe05 	bl	800df5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d352:	6878      	ldr	r0, [r7, #4]
 800d354:	f000 f810 	bl	800d378 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d358:	4b06      	ldr	r3, [pc, #24]	@ (800d374 <prvCheckTasksWaitingTermination+0x58>)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d1e1      	bne.n	800d324 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d360:	bf00      	nop
 800d362:	bf00      	nop
 800d364:	3708      	adds	r7, #8
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}
 800d36a:	bf00      	nop
 800d36c:	200010cc 	.word	0x200010cc
 800d370:	200010f8 	.word	0x200010f8
 800d374:	200010e0 	.word	0x200010e0

0800d378 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b084      	sub	sp, #16
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	3354      	adds	r3, #84	@ 0x54
 800d384:	4618      	mov	r0, r3
 800d386:	f001 f9bd 	bl	800e704 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d390:	2b00      	cmp	r3, #0
 800d392:	d108      	bne.n	800d3a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d398:	4618      	mov	r0, r3
 800d39a:	f000 ff9d 	bl	800e2d8 <vPortFree>
				vPortFree( pxTCB );
 800d39e:	6878      	ldr	r0, [r7, #4]
 800d3a0:	f000 ff9a 	bl	800e2d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d3a4:	e019      	b.n	800d3da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d103      	bne.n	800d3b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d3b0:	6878      	ldr	r0, [r7, #4]
 800d3b2:	f000 ff91 	bl	800e2d8 <vPortFree>
	}
 800d3b6:	e010      	b.n	800d3da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d3be:	2b02      	cmp	r3, #2
 800d3c0:	d00b      	beq.n	800d3da <prvDeleteTCB+0x62>
	__asm volatile
 800d3c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3c6:	f383 8811 	msr	BASEPRI, r3
 800d3ca:	f3bf 8f6f 	isb	sy
 800d3ce:	f3bf 8f4f 	dsb	sy
 800d3d2:	60fb      	str	r3, [r7, #12]
}
 800d3d4:	bf00      	nop
 800d3d6:	bf00      	nop
 800d3d8:	e7fd      	b.n	800d3d6 <prvDeleteTCB+0x5e>
	}
 800d3da:	bf00      	nop
 800d3dc:	3710      	adds	r7, #16
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}
	...

0800d3e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d3e4:	b480      	push	{r7}
 800d3e6:	b083      	sub	sp, #12
 800d3e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d3ea:	4b0c      	ldr	r3, [pc, #48]	@ (800d41c <prvResetNextTaskUnblockTime+0x38>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d104      	bne.n	800d3fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d3f4:	4b0a      	ldr	r3, [pc, #40]	@ (800d420 <prvResetNextTaskUnblockTime+0x3c>)
 800d3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800d3fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d3fc:	e008      	b.n	800d410 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3fe:	4b07      	ldr	r3, [pc, #28]	@ (800d41c <prvResetNextTaskUnblockTime+0x38>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	68db      	ldr	r3, [r3, #12]
 800d404:	68db      	ldr	r3, [r3, #12]
 800d406:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	685b      	ldr	r3, [r3, #4]
 800d40c:	4a04      	ldr	r2, [pc, #16]	@ (800d420 <prvResetNextTaskUnblockTime+0x3c>)
 800d40e:	6013      	str	r3, [r2, #0]
}
 800d410:	bf00      	nop
 800d412:	370c      	adds	r7, #12
 800d414:	46bd      	mov	sp, r7
 800d416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41a:	4770      	bx	lr
 800d41c:	200010b0 	.word	0x200010b0
 800d420:	20001118 	.word	0x20001118

0800d424 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d424:	b480      	push	{r7}
 800d426:	b083      	sub	sp, #12
 800d428:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d42a:	4b0b      	ldr	r3, [pc, #44]	@ (800d458 <xTaskGetSchedulerState+0x34>)
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d102      	bne.n	800d438 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d432:	2301      	movs	r3, #1
 800d434:	607b      	str	r3, [r7, #4]
 800d436:	e008      	b.n	800d44a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d438:	4b08      	ldr	r3, [pc, #32]	@ (800d45c <xTaskGetSchedulerState+0x38>)
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d102      	bne.n	800d446 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d440:	2302      	movs	r3, #2
 800d442:	607b      	str	r3, [r7, #4]
 800d444:	e001      	b.n	800d44a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d446:	2300      	movs	r3, #0
 800d448:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d44a:	687b      	ldr	r3, [r7, #4]
	}
 800d44c:	4618      	mov	r0, r3
 800d44e:	370c      	adds	r7, #12
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr
 800d458:	20001104 	.word	0x20001104
 800d45c:	20001120 	.word	0x20001120

0800d460 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d460:	b580      	push	{r7, lr}
 800d462:	b086      	sub	sp, #24
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d46c:	2300      	movs	r3, #0
 800d46e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d058      	beq.n	800d528 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d476:	4b2f      	ldr	r3, [pc, #188]	@ (800d534 <xTaskPriorityDisinherit+0xd4>)
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	693a      	ldr	r2, [r7, #16]
 800d47c:	429a      	cmp	r2, r3
 800d47e:	d00b      	beq.n	800d498 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d484:	f383 8811 	msr	BASEPRI, r3
 800d488:	f3bf 8f6f 	isb	sy
 800d48c:	f3bf 8f4f 	dsb	sy
 800d490:	60fb      	str	r3, [r7, #12]
}
 800d492:	bf00      	nop
 800d494:	bf00      	nop
 800d496:	e7fd      	b.n	800d494 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d10b      	bne.n	800d4b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4a4:	f383 8811 	msr	BASEPRI, r3
 800d4a8:	f3bf 8f6f 	isb	sy
 800d4ac:	f3bf 8f4f 	dsb	sy
 800d4b0:	60bb      	str	r3, [r7, #8]
}
 800d4b2:	bf00      	nop
 800d4b4:	bf00      	nop
 800d4b6:	e7fd      	b.n	800d4b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d4b8:	693b      	ldr	r3, [r7, #16]
 800d4ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4bc:	1e5a      	subs	r2, r3, #1
 800d4be:	693b      	ldr	r3, [r7, #16]
 800d4c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d4c2:	693b      	ldr	r3, [r7, #16]
 800d4c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4c6:	693b      	ldr	r3, [r7, #16]
 800d4c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	d02c      	beq.n	800d528 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d128      	bne.n	800d528 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	3304      	adds	r3, #4
 800d4da:	4618      	mov	r0, r3
 800d4dc:	f7fe fb2e 	bl	800bb3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d4e0:	693b      	ldr	r3, [r7, #16]
 800d4e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d4f4:	693b      	ldr	r3, [r7, #16]
 800d4f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4f8:	4b0f      	ldr	r3, [pc, #60]	@ (800d538 <xTaskPriorityDisinherit+0xd8>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	429a      	cmp	r2, r3
 800d4fe:	d903      	bls.n	800d508 <xTaskPriorityDisinherit+0xa8>
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d504:	4a0c      	ldr	r2, [pc, #48]	@ (800d538 <xTaskPriorityDisinherit+0xd8>)
 800d506:	6013      	str	r3, [r2, #0]
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d50c:	4613      	mov	r3, r2
 800d50e:	009b      	lsls	r3, r3, #2
 800d510:	4413      	add	r3, r2
 800d512:	009b      	lsls	r3, r3, #2
 800d514:	4a09      	ldr	r2, [pc, #36]	@ (800d53c <xTaskPriorityDisinherit+0xdc>)
 800d516:	441a      	add	r2, r3
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	3304      	adds	r3, #4
 800d51c:	4619      	mov	r1, r3
 800d51e:	4610      	mov	r0, r2
 800d520:	f7fe faaf 	bl	800ba82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d524:	2301      	movs	r3, #1
 800d526:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d528:	697b      	ldr	r3, [r7, #20]
	}
 800d52a:	4618      	mov	r0, r3
 800d52c:	3718      	adds	r7, #24
 800d52e:	46bd      	mov	sp, r7
 800d530:	bd80      	pop	{r7, pc}
 800d532:	bf00      	nop
 800d534:	20000c24 	.word	0x20000c24
 800d538:	20001100 	.word	0x20001100
 800d53c:	20000c28 	.word	0x20000c28

0800d540 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b084      	sub	sp, #16
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d54a:	4b21      	ldr	r3, [pc, #132]	@ (800d5d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d550:	4b20      	ldr	r3, [pc, #128]	@ (800d5d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	3304      	adds	r3, #4
 800d556:	4618      	mov	r0, r3
 800d558:	f7fe faf0 	bl	800bb3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d562:	d10a      	bne.n	800d57a <prvAddCurrentTaskToDelayedList+0x3a>
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d007      	beq.n	800d57a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d56a:	4b1a      	ldr	r3, [pc, #104]	@ (800d5d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	3304      	adds	r3, #4
 800d570:	4619      	mov	r1, r3
 800d572:	4819      	ldr	r0, [pc, #100]	@ (800d5d8 <prvAddCurrentTaskToDelayedList+0x98>)
 800d574:	f7fe fa85 	bl	800ba82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d578:	e026      	b.n	800d5c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d57a:	68fa      	ldr	r2, [r7, #12]
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	4413      	add	r3, r2
 800d580:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d582:	4b14      	ldr	r3, [pc, #80]	@ (800d5d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	68ba      	ldr	r2, [r7, #8]
 800d588:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d58a:	68ba      	ldr	r2, [r7, #8]
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	429a      	cmp	r2, r3
 800d590:	d209      	bcs.n	800d5a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d592:	4b12      	ldr	r3, [pc, #72]	@ (800d5dc <prvAddCurrentTaskToDelayedList+0x9c>)
 800d594:	681a      	ldr	r2, [r3, #0]
 800d596:	4b0f      	ldr	r3, [pc, #60]	@ (800d5d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	3304      	adds	r3, #4
 800d59c:	4619      	mov	r1, r3
 800d59e:	4610      	mov	r0, r2
 800d5a0:	f7fe fa93 	bl	800baca <vListInsert>
}
 800d5a4:	e010      	b.n	800d5c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d5a6:	4b0e      	ldr	r3, [pc, #56]	@ (800d5e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d5a8:	681a      	ldr	r2, [r3, #0]
 800d5aa:	4b0a      	ldr	r3, [pc, #40]	@ (800d5d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	3304      	adds	r3, #4
 800d5b0:	4619      	mov	r1, r3
 800d5b2:	4610      	mov	r0, r2
 800d5b4:	f7fe fa89 	bl	800baca <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d5b8:	4b0a      	ldr	r3, [pc, #40]	@ (800d5e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	68ba      	ldr	r2, [r7, #8]
 800d5be:	429a      	cmp	r2, r3
 800d5c0:	d202      	bcs.n	800d5c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d5c2:	4a08      	ldr	r2, [pc, #32]	@ (800d5e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	6013      	str	r3, [r2, #0]
}
 800d5c8:	bf00      	nop
 800d5ca:	3710      	adds	r7, #16
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}
 800d5d0:	200010fc 	.word	0x200010fc
 800d5d4:	20000c24 	.word	0x20000c24
 800d5d8:	200010e4 	.word	0x200010e4
 800d5dc:	200010b4 	.word	0x200010b4
 800d5e0:	200010b0 	.word	0x200010b0
 800d5e4:	20001118 	.word	0x20001118

0800d5e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b08a      	sub	sp, #40	@ 0x28
 800d5ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d5f2:	f000 fb13 	bl	800dc1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d5f6:	4b1d      	ldr	r3, [pc, #116]	@ (800d66c <xTimerCreateTimerTask+0x84>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d021      	beq.n	800d642 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d5fe:	2300      	movs	r3, #0
 800d600:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d602:	2300      	movs	r3, #0
 800d604:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d606:	1d3a      	adds	r2, r7, #4
 800d608:	f107 0108 	add.w	r1, r7, #8
 800d60c:	f107 030c 	add.w	r3, r7, #12
 800d610:	4618      	mov	r0, r3
 800d612:	f7fe f9ef 	bl	800b9f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d616:	6879      	ldr	r1, [r7, #4]
 800d618:	68bb      	ldr	r3, [r7, #8]
 800d61a:	68fa      	ldr	r2, [r7, #12]
 800d61c:	9202      	str	r2, [sp, #8]
 800d61e:	9301      	str	r3, [sp, #4]
 800d620:	2302      	movs	r3, #2
 800d622:	9300      	str	r3, [sp, #0]
 800d624:	2300      	movs	r3, #0
 800d626:	460a      	mov	r2, r1
 800d628:	4911      	ldr	r1, [pc, #68]	@ (800d670 <xTimerCreateTimerTask+0x88>)
 800d62a:	4812      	ldr	r0, [pc, #72]	@ (800d674 <xTimerCreateTimerTask+0x8c>)
 800d62c:	f7ff f8a2 	bl	800c774 <xTaskCreateStatic>
 800d630:	4603      	mov	r3, r0
 800d632:	4a11      	ldr	r2, [pc, #68]	@ (800d678 <xTimerCreateTimerTask+0x90>)
 800d634:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d636:	4b10      	ldr	r3, [pc, #64]	@ (800d678 <xTimerCreateTimerTask+0x90>)
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d001      	beq.n	800d642 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d63e:	2301      	movs	r3, #1
 800d640:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d642:	697b      	ldr	r3, [r7, #20]
 800d644:	2b00      	cmp	r3, #0
 800d646:	d10b      	bne.n	800d660 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800d648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d64c:	f383 8811 	msr	BASEPRI, r3
 800d650:	f3bf 8f6f 	isb	sy
 800d654:	f3bf 8f4f 	dsb	sy
 800d658:	613b      	str	r3, [r7, #16]
}
 800d65a:	bf00      	nop
 800d65c:	bf00      	nop
 800d65e:	e7fd      	b.n	800d65c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d660:	697b      	ldr	r3, [r7, #20]
}
 800d662:	4618      	mov	r0, r3
 800d664:	3718      	adds	r7, #24
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
 800d66a:	bf00      	nop
 800d66c:	20001154 	.word	0x20001154
 800d670:	0800f030 	.word	0x0800f030
 800d674:	0800d7b5 	.word	0x0800d7b5
 800d678:	20001158 	.word	0x20001158

0800d67c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d67c:	b580      	push	{r7, lr}
 800d67e:	b08a      	sub	sp, #40	@ 0x28
 800d680:	af00      	add	r7, sp, #0
 800d682:	60f8      	str	r0, [r7, #12]
 800d684:	60b9      	str	r1, [r7, #8]
 800d686:	607a      	str	r2, [r7, #4]
 800d688:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d68a:	2300      	movs	r3, #0
 800d68c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d10b      	bne.n	800d6ac <xTimerGenericCommand+0x30>
	__asm volatile
 800d694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d698:	f383 8811 	msr	BASEPRI, r3
 800d69c:	f3bf 8f6f 	isb	sy
 800d6a0:	f3bf 8f4f 	dsb	sy
 800d6a4:	623b      	str	r3, [r7, #32]
}
 800d6a6:	bf00      	nop
 800d6a8:	bf00      	nop
 800d6aa:	e7fd      	b.n	800d6a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d6ac:	4b19      	ldr	r3, [pc, #100]	@ (800d714 <xTimerGenericCommand+0x98>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d02a      	beq.n	800d70a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	2b05      	cmp	r3, #5
 800d6c4:	dc18      	bgt.n	800d6f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d6c6:	f7ff fead 	bl	800d424 <xTaskGetSchedulerState>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	2b02      	cmp	r3, #2
 800d6ce:	d109      	bne.n	800d6e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d6d0:	4b10      	ldr	r3, [pc, #64]	@ (800d714 <xTimerGenericCommand+0x98>)
 800d6d2:	6818      	ldr	r0, [r3, #0]
 800d6d4:	f107 0110 	add.w	r1, r7, #16
 800d6d8:	2300      	movs	r3, #0
 800d6da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6dc:	f7fe fc0c 	bl	800bef8 <xQueueGenericSend>
 800d6e0:	6278      	str	r0, [r7, #36]	@ 0x24
 800d6e2:	e012      	b.n	800d70a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d6e4:	4b0b      	ldr	r3, [pc, #44]	@ (800d714 <xTimerGenericCommand+0x98>)
 800d6e6:	6818      	ldr	r0, [r3, #0]
 800d6e8:	f107 0110 	add.w	r1, r7, #16
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	f7fe fc02 	bl	800bef8 <xQueueGenericSend>
 800d6f4:	6278      	str	r0, [r7, #36]	@ 0x24
 800d6f6:	e008      	b.n	800d70a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d6f8:	4b06      	ldr	r3, [pc, #24]	@ (800d714 <xTimerGenericCommand+0x98>)
 800d6fa:	6818      	ldr	r0, [r3, #0]
 800d6fc:	f107 0110 	add.w	r1, r7, #16
 800d700:	2300      	movs	r3, #0
 800d702:	683a      	ldr	r2, [r7, #0]
 800d704:	f7fe fcfa 	bl	800c0fc <xQueueGenericSendFromISR>
 800d708:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	3728      	adds	r7, #40	@ 0x28
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}
 800d714:	20001154 	.word	0x20001154

0800d718 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b088      	sub	sp, #32
 800d71c:	af02      	add	r7, sp, #8
 800d71e:	6078      	str	r0, [r7, #4]
 800d720:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d722:	4b23      	ldr	r3, [pc, #140]	@ (800d7b0 <prvProcessExpiredTimer+0x98>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	68db      	ldr	r3, [r3, #12]
 800d728:	68db      	ldr	r3, [r3, #12]
 800d72a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d72c:	697b      	ldr	r3, [r7, #20]
 800d72e:	3304      	adds	r3, #4
 800d730:	4618      	mov	r0, r3
 800d732:	f7fe fa03 	bl	800bb3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d73c:	f003 0304 	and.w	r3, r3, #4
 800d740:	2b00      	cmp	r3, #0
 800d742:	d023      	beq.n	800d78c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d744:	697b      	ldr	r3, [r7, #20]
 800d746:	699a      	ldr	r2, [r3, #24]
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	18d1      	adds	r1, r2, r3
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	683a      	ldr	r2, [r7, #0]
 800d750:	6978      	ldr	r0, [r7, #20]
 800d752:	f000 f8d5 	bl	800d900 <prvInsertTimerInActiveList>
 800d756:	4603      	mov	r3, r0
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d020      	beq.n	800d79e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d75c:	2300      	movs	r3, #0
 800d75e:	9300      	str	r3, [sp, #0]
 800d760:	2300      	movs	r3, #0
 800d762:	687a      	ldr	r2, [r7, #4]
 800d764:	2100      	movs	r1, #0
 800d766:	6978      	ldr	r0, [r7, #20]
 800d768:	f7ff ff88 	bl	800d67c <xTimerGenericCommand>
 800d76c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	2b00      	cmp	r3, #0
 800d772:	d114      	bne.n	800d79e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800d774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d778:	f383 8811 	msr	BASEPRI, r3
 800d77c:	f3bf 8f6f 	isb	sy
 800d780:	f3bf 8f4f 	dsb	sy
 800d784:	60fb      	str	r3, [r7, #12]
}
 800d786:	bf00      	nop
 800d788:	bf00      	nop
 800d78a:	e7fd      	b.n	800d788 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d78c:	697b      	ldr	r3, [r7, #20]
 800d78e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d792:	f023 0301 	bic.w	r3, r3, #1
 800d796:	b2da      	uxtb	r2, r3
 800d798:	697b      	ldr	r3, [r7, #20]
 800d79a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d79e:	697b      	ldr	r3, [r7, #20]
 800d7a0:	6a1b      	ldr	r3, [r3, #32]
 800d7a2:	6978      	ldr	r0, [r7, #20]
 800d7a4:	4798      	blx	r3
}
 800d7a6:	bf00      	nop
 800d7a8:	3718      	adds	r7, #24
 800d7aa:	46bd      	mov	sp, r7
 800d7ac:	bd80      	pop	{r7, pc}
 800d7ae:	bf00      	nop
 800d7b0:	2000114c 	.word	0x2000114c

0800d7b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b084      	sub	sp, #16
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d7bc:	f107 0308 	add.w	r3, r7, #8
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	f000 f859 	bl	800d878 <prvGetNextExpireTime>
 800d7c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d7c8:	68bb      	ldr	r3, [r7, #8]
 800d7ca:	4619      	mov	r1, r3
 800d7cc:	68f8      	ldr	r0, [r7, #12]
 800d7ce:	f000 f805 	bl	800d7dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d7d2:	f000 f8d7 	bl	800d984 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d7d6:	bf00      	nop
 800d7d8:	e7f0      	b.n	800d7bc <prvTimerTask+0x8>
	...

0800d7dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b084      	sub	sp, #16
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d7e6:	f7ff fa29 	bl	800cc3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d7ea:	f107 0308 	add.w	r3, r7, #8
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	f000 f866 	bl	800d8c0 <prvSampleTimeNow>
 800d7f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d7f6:	68bb      	ldr	r3, [r7, #8]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d130      	bne.n	800d85e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d10a      	bne.n	800d818 <prvProcessTimerOrBlockTask+0x3c>
 800d802:	687a      	ldr	r2, [r7, #4]
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	429a      	cmp	r2, r3
 800d808:	d806      	bhi.n	800d818 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d80a:	f7ff fa25 	bl	800cc58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d80e:	68f9      	ldr	r1, [r7, #12]
 800d810:	6878      	ldr	r0, [r7, #4]
 800d812:	f7ff ff81 	bl	800d718 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d816:	e024      	b.n	800d862 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d008      	beq.n	800d830 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d81e:	4b13      	ldr	r3, [pc, #76]	@ (800d86c <prvProcessTimerOrBlockTask+0x90>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d101      	bne.n	800d82c <prvProcessTimerOrBlockTask+0x50>
 800d828:	2301      	movs	r3, #1
 800d82a:	e000      	b.n	800d82e <prvProcessTimerOrBlockTask+0x52>
 800d82c:	2300      	movs	r3, #0
 800d82e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d830:	4b0f      	ldr	r3, [pc, #60]	@ (800d870 <prvProcessTimerOrBlockTask+0x94>)
 800d832:	6818      	ldr	r0, [r3, #0]
 800d834:	687a      	ldr	r2, [r7, #4]
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	1ad3      	subs	r3, r2, r3
 800d83a:	683a      	ldr	r2, [r7, #0]
 800d83c:	4619      	mov	r1, r3
 800d83e:	f7fe ff65 	bl	800c70c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d842:	f7ff fa09 	bl	800cc58 <xTaskResumeAll>
 800d846:	4603      	mov	r3, r0
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d10a      	bne.n	800d862 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d84c:	4b09      	ldr	r3, [pc, #36]	@ (800d874 <prvProcessTimerOrBlockTask+0x98>)
 800d84e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d852:	601a      	str	r2, [r3, #0]
 800d854:	f3bf 8f4f 	dsb	sy
 800d858:	f3bf 8f6f 	isb	sy
}
 800d85c:	e001      	b.n	800d862 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d85e:	f7ff f9fb 	bl	800cc58 <xTaskResumeAll>
}
 800d862:	bf00      	nop
 800d864:	3710      	adds	r7, #16
 800d866:	46bd      	mov	sp, r7
 800d868:	bd80      	pop	{r7, pc}
 800d86a:	bf00      	nop
 800d86c:	20001150 	.word	0x20001150
 800d870:	20001154 	.word	0x20001154
 800d874:	e000ed04 	.word	0xe000ed04

0800d878 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d878:	b480      	push	{r7}
 800d87a:	b085      	sub	sp, #20
 800d87c:	af00      	add	r7, sp, #0
 800d87e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d880:	4b0e      	ldr	r3, [pc, #56]	@ (800d8bc <prvGetNextExpireTime+0x44>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d101      	bne.n	800d88e <prvGetNextExpireTime+0x16>
 800d88a:	2201      	movs	r2, #1
 800d88c:	e000      	b.n	800d890 <prvGetNextExpireTime+0x18>
 800d88e:	2200      	movs	r2, #0
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d105      	bne.n	800d8a8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d89c:	4b07      	ldr	r3, [pc, #28]	@ (800d8bc <prvGetNextExpireTime+0x44>)
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	68db      	ldr	r3, [r3, #12]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	60fb      	str	r3, [r7, #12]
 800d8a6:	e001      	b.n	800d8ac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3714      	adds	r7, #20
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b8:	4770      	bx	lr
 800d8ba:	bf00      	nop
 800d8bc:	2000114c 	.word	0x2000114c

0800d8c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b084      	sub	sp, #16
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d8c8:	f7ff fa64 	bl	800cd94 <xTaskGetTickCount>
 800d8cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d8ce:	4b0b      	ldr	r3, [pc, #44]	@ (800d8fc <prvSampleTimeNow+0x3c>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	68fa      	ldr	r2, [r7, #12]
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d205      	bcs.n	800d8e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d8d8:	f000 f93a 	bl	800db50 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2201      	movs	r2, #1
 800d8e0:	601a      	str	r2, [r3, #0]
 800d8e2:	e002      	b.n	800d8ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d8ea:	4a04      	ldr	r2, [pc, #16]	@ (800d8fc <prvSampleTimeNow+0x3c>)
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
}
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	3710      	adds	r7, #16
 800d8f6:	46bd      	mov	sp, r7
 800d8f8:	bd80      	pop	{r7, pc}
 800d8fa:	bf00      	nop
 800d8fc:	2000115c 	.word	0x2000115c

0800d900 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b086      	sub	sp, #24
 800d904:	af00      	add	r7, sp, #0
 800d906:	60f8      	str	r0, [r7, #12]
 800d908:	60b9      	str	r1, [r7, #8]
 800d90a:	607a      	str	r2, [r7, #4]
 800d90c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d90e:	2300      	movs	r3, #0
 800d910:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	68ba      	ldr	r2, [r7, #8]
 800d916:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	68fa      	ldr	r2, [r7, #12]
 800d91c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d91e:	68ba      	ldr	r2, [r7, #8]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	429a      	cmp	r2, r3
 800d924:	d812      	bhi.n	800d94c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d926:	687a      	ldr	r2, [r7, #4]
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	1ad2      	subs	r2, r2, r3
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	699b      	ldr	r3, [r3, #24]
 800d930:	429a      	cmp	r2, r3
 800d932:	d302      	bcc.n	800d93a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d934:	2301      	movs	r3, #1
 800d936:	617b      	str	r3, [r7, #20]
 800d938:	e01b      	b.n	800d972 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d93a:	4b10      	ldr	r3, [pc, #64]	@ (800d97c <prvInsertTimerInActiveList+0x7c>)
 800d93c:	681a      	ldr	r2, [r3, #0]
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	3304      	adds	r3, #4
 800d942:	4619      	mov	r1, r3
 800d944:	4610      	mov	r0, r2
 800d946:	f7fe f8c0 	bl	800baca <vListInsert>
 800d94a:	e012      	b.n	800d972 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d94c:	687a      	ldr	r2, [r7, #4]
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	429a      	cmp	r2, r3
 800d952:	d206      	bcs.n	800d962 <prvInsertTimerInActiveList+0x62>
 800d954:	68ba      	ldr	r2, [r7, #8]
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	429a      	cmp	r2, r3
 800d95a:	d302      	bcc.n	800d962 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d95c:	2301      	movs	r3, #1
 800d95e:	617b      	str	r3, [r7, #20]
 800d960:	e007      	b.n	800d972 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d962:	4b07      	ldr	r3, [pc, #28]	@ (800d980 <prvInsertTimerInActiveList+0x80>)
 800d964:	681a      	ldr	r2, [r3, #0]
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	3304      	adds	r3, #4
 800d96a:	4619      	mov	r1, r3
 800d96c:	4610      	mov	r0, r2
 800d96e:	f7fe f8ac 	bl	800baca <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d972:	697b      	ldr	r3, [r7, #20]
}
 800d974:	4618      	mov	r0, r3
 800d976:	3718      	adds	r7, #24
 800d978:	46bd      	mov	sp, r7
 800d97a:	bd80      	pop	{r7, pc}
 800d97c:	20001150 	.word	0x20001150
 800d980:	2000114c 	.word	0x2000114c

0800d984 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b08e      	sub	sp, #56	@ 0x38
 800d988:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d98a:	e0ce      	b.n	800db2a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	da19      	bge.n	800d9c6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d992:	1d3b      	adds	r3, r7, #4
 800d994:	3304      	adds	r3, #4
 800d996:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d10b      	bne.n	800d9b6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800d99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9a2:	f383 8811 	msr	BASEPRI, r3
 800d9a6:	f3bf 8f6f 	isb	sy
 800d9aa:	f3bf 8f4f 	dsb	sy
 800d9ae:	61fb      	str	r3, [r7, #28]
}
 800d9b0:	bf00      	nop
 800d9b2:	bf00      	nop
 800d9b4:	e7fd      	b.n	800d9b2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d9b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9bc:	6850      	ldr	r0, [r2, #4]
 800d9be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9c0:	6892      	ldr	r2, [r2, #8]
 800d9c2:	4611      	mov	r1, r2
 800d9c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	f2c0 80ae 	blt.w	800db2a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d9d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9d4:	695b      	ldr	r3, [r3, #20]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d004      	beq.n	800d9e4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9dc:	3304      	adds	r3, #4
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f7fe f8ac 	bl	800bb3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d9e4:	463b      	mov	r3, r7
 800d9e6:	4618      	mov	r0, r3
 800d9e8:	f7ff ff6a 	bl	800d8c0 <prvSampleTimeNow>
 800d9ec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2b09      	cmp	r3, #9
 800d9f2:	f200 8097 	bhi.w	800db24 <prvProcessReceivedCommands+0x1a0>
 800d9f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d9fc <prvProcessReceivedCommands+0x78>)
 800d9f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9fc:	0800da25 	.word	0x0800da25
 800da00:	0800da25 	.word	0x0800da25
 800da04:	0800da25 	.word	0x0800da25
 800da08:	0800da9b 	.word	0x0800da9b
 800da0c:	0800daaf 	.word	0x0800daaf
 800da10:	0800dafb 	.word	0x0800dafb
 800da14:	0800da25 	.word	0x0800da25
 800da18:	0800da25 	.word	0x0800da25
 800da1c:	0800da9b 	.word	0x0800da9b
 800da20:	0800daaf 	.word	0x0800daaf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800da24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800da2a:	f043 0301 	orr.w	r3, r3, #1
 800da2e:	b2da      	uxtb	r2, r3
 800da30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800da36:	68ba      	ldr	r2, [r7, #8]
 800da38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da3a:	699b      	ldr	r3, [r3, #24]
 800da3c:	18d1      	adds	r1, r2, r3
 800da3e:	68bb      	ldr	r3, [r7, #8]
 800da40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da44:	f7ff ff5c 	bl	800d900 <prvInsertTimerInActiveList>
 800da48:	4603      	mov	r3, r0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d06c      	beq.n	800db28 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800da4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da50:	6a1b      	ldr	r3, [r3, #32]
 800da52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800da56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800da5c:	f003 0304 	and.w	r3, r3, #4
 800da60:	2b00      	cmp	r3, #0
 800da62:	d061      	beq.n	800db28 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800da64:	68ba      	ldr	r2, [r7, #8]
 800da66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da68:	699b      	ldr	r3, [r3, #24]
 800da6a:	441a      	add	r2, r3
 800da6c:	2300      	movs	r3, #0
 800da6e:	9300      	str	r3, [sp, #0]
 800da70:	2300      	movs	r3, #0
 800da72:	2100      	movs	r1, #0
 800da74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da76:	f7ff fe01 	bl	800d67c <xTimerGenericCommand>
 800da7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800da7c:	6a3b      	ldr	r3, [r7, #32]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d152      	bne.n	800db28 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800da82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da86:	f383 8811 	msr	BASEPRI, r3
 800da8a:	f3bf 8f6f 	isb	sy
 800da8e:	f3bf 8f4f 	dsb	sy
 800da92:	61bb      	str	r3, [r7, #24]
}
 800da94:	bf00      	nop
 800da96:	bf00      	nop
 800da98:	e7fd      	b.n	800da96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800da9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800daa0:	f023 0301 	bic.w	r3, r3, #1
 800daa4:	b2da      	uxtb	r2, r3
 800daa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daa8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800daac:	e03d      	b.n	800db2a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800daae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dab0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dab4:	f043 0301 	orr.w	r3, r3, #1
 800dab8:	b2da      	uxtb	r2, r3
 800daba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dabc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dac0:	68ba      	ldr	r2, [r7, #8]
 800dac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dac4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dac8:	699b      	ldr	r3, [r3, #24]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d10b      	bne.n	800dae6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800dace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dad2:	f383 8811 	msr	BASEPRI, r3
 800dad6:	f3bf 8f6f 	isb	sy
 800dada:	f3bf 8f4f 	dsb	sy
 800dade:	617b      	str	r3, [r7, #20]
}
 800dae0:	bf00      	nop
 800dae2:	bf00      	nop
 800dae4:	e7fd      	b.n	800dae2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dae8:	699a      	ldr	r2, [r3, #24]
 800daea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daec:	18d1      	adds	r1, r2, r3
 800daee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800daf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800daf4:	f7ff ff04 	bl	800d900 <prvInsertTimerInActiveList>
					break;
 800daf8:	e017      	b.n	800db2a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dafc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800db00:	f003 0302 	and.w	r3, r3, #2
 800db04:	2b00      	cmp	r3, #0
 800db06:	d103      	bne.n	800db10 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800db08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db0a:	f000 fbe5 	bl	800e2d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800db0e:	e00c      	b.n	800db2a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800db10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800db16:	f023 0301 	bic.w	r3, r3, #1
 800db1a:	b2da      	uxtb	r2, r3
 800db1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800db22:	e002      	b.n	800db2a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800db24:	bf00      	nop
 800db26:	e000      	b.n	800db2a <prvProcessReceivedCommands+0x1a6>
					break;
 800db28:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800db2a:	4b08      	ldr	r3, [pc, #32]	@ (800db4c <prvProcessReceivedCommands+0x1c8>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	1d39      	adds	r1, r7, #4
 800db30:	2200      	movs	r2, #0
 800db32:	4618      	mov	r0, r3
 800db34:	f7fe fb80 	bl	800c238 <xQueueReceive>
 800db38:	4603      	mov	r3, r0
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	f47f af26 	bne.w	800d98c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800db40:	bf00      	nop
 800db42:	bf00      	nop
 800db44:	3730      	adds	r7, #48	@ 0x30
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}
 800db4a:	bf00      	nop
 800db4c:	20001154 	.word	0x20001154

0800db50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b088      	sub	sp, #32
 800db54:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800db56:	e049      	b.n	800dbec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800db58:	4b2e      	ldr	r3, [pc, #184]	@ (800dc14 <prvSwitchTimerLists+0xc4>)
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	68db      	ldr	r3, [r3, #12]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db62:	4b2c      	ldr	r3, [pc, #176]	@ (800dc14 <prvSwitchTimerLists+0xc4>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	68db      	ldr	r3, [r3, #12]
 800db68:	68db      	ldr	r3, [r3, #12]
 800db6a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	3304      	adds	r3, #4
 800db70:	4618      	mov	r0, r3
 800db72:	f7fd ffe3 	bl	800bb3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	6a1b      	ldr	r3, [r3, #32]
 800db7a:	68f8      	ldr	r0, [r7, #12]
 800db7c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800db84:	f003 0304 	and.w	r3, r3, #4
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d02f      	beq.n	800dbec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	699b      	ldr	r3, [r3, #24]
 800db90:	693a      	ldr	r2, [r7, #16]
 800db92:	4413      	add	r3, r2
 800db94:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800db96:	68ba      	ldr	r2, [r7, #8]
 800db98:	693b      	ldr	r3, [r7, #16]
 800db9a:	429a      	cmp	r2, r3
 800db9c:	d90e      	bls.n	800dbbc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	68ba      	ldr	r2, [r7, #8]
 800dba2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	68fa      	ldr	r2, [r7, #12]
 800dba8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dbaa:	4b1a      	ldr	r3, [pc, #104]	@ (800dc14 <prvSwitchTimerLists+0xc4>)
 800dbac:	681a      	ldr	r2, [r3, #0]
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	3304      	adds	r3, #4
 800dbb2:	4619      	mov	r1, r3
 800dbb4:	4610      	mov	r0, r2
 800dbb6:	f7fd ff88 	bl	800baca <vListInsert>
 800dbba:	e017      	b.n	800dbec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	9300      	str	r3, [sp, #0]
 800dbc0:	2300      	movs	r3, #0
 800dbc2:	693a      	ldr	r2, [r7, #16]
 800dbc4:	2100      	movs	r1, #0
 800dbc6:	68f8      	ldr	r0, [r7, #12]
 800dbc8:	f7ff fd58 	bl	800d67c <xTimerGenericCommand>
 800dbcc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d10b      	bne.n	800dbec <prvSwitchTimerLists+0x9c>
	__asm volatile
 800dbd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbd8:	f383 8811 	msr	BASEPRI, r3
 800dbdc:	f3bf 8f6f 	isb	sy
 800dbe0:	f3bf 8f4f 	dsb	sy
 800dbe4:	603b      	str	r3, [r7, #0]
}
 800dbe6:	bf00      	nop
 800dbe8:	bf00      	nop
 800dbea:	e7fd      	b.n	800dbe8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dbec:	4b09      	ldr	r3, [pc, #36]	@ (800dc14 <prvSwitchTimerLists+0xc4>)
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d1b0      	bne.n	800db58 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800dbf6:	4b07      	ldr	r3, [pc, #28]	@ (800dc14 <prvSwitchTimerLists+0xc4>)
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800dbfc:	4b06      	ldr	r3, [pc, #24]	@ (800dc18 <prvSwitchTimerLists+0xc8>)
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	4a04      	ldr	r2, [pc, #16]	@ (800dc14 <prvSwitchTimerLists+0xc4>)
 800dc02:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800dc04:	4a04      	ldr	r2, [pc, #16]	@ (800dc18 <prvSwitchTimerLists+0xc8>)
 800dc06:	697b      	ldr	r3, [r7, #20]
 800dc08:	6013      	str	r3, [r2, #0]
}
 800dc0a:	bf00      	nop
 800dc0c:	3718      	adds	r7, #24
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bd80      	pop	{r7, pc}
 800dc12:	bf00      	nop
 800dc14:	2000114c 	.word	0x2000114c
 800dc18:	20001150 	.word	0x20001150

0800dc1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b082      	sub	sp, #8
 800dc20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800dc22:	f000 f969 	bl	800def8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800dc26:	4b15      	ldr	r3, [pc, #84]	@ (800dc7c <prvCheckForValidListAndQueue+0x60>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d120      	bne.n	800dc70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800dc2e:	4814      	ldr	r0, [pc, #80]	@ (800dc80 <prvCheckForValidListAndQueue+0x64>)
 800dc30:	f7fd fefa 	bl	800ba28 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800dc34:	4813      	ldr	r0, [pc, #76]	@ (800dc84 <prvCheckForValidListAndQueue+0x68>)
 800dc36:	f7fd fef7 	bl	800ba28 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800dc3a:	4b13      	ldr	r3, [pc, #76]	@ (800dc88 <prvCheckForValidListAndQueue+0x6c>)
 800dc3c:	4a10      	ldr	r2, [pc, #64]	@ (800dc80 <prvCheckForValidListAndQueue+0x64>)
 800dc3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800dc40:	4b12      	ldr	r3, [pc, #72]	@ (800dc8c <prvCheckForValidListAndQueue+0x70>)
 800dc42:	4a10      	ldr	r2, [pc, #64]	@ (800dc84 <prvCheckForValidListAndQueue+0x68>)
 800dc44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800dc46:	2300      	movs	r3, #0
 800dc48:	9300      	str	r3, [sp, #0]
 800dc4a:	4b11      	ldr	r3, [pc, #68]	@ (800dc90 <prvCheckForValidListAndQueue+0x74>)
 800dc4c:	4a11      	ldr	r2, [pc, #68]	@ (800dc94 <prvCheckForValidListAndQueue+0x78>)
 800dc4e:	2110      	movs	r1, #16
 800dc50:	200a      	movs	r0, #10
 800dc52:	f7fe f807 	bl	800bc64 <xQueueGenericCreateStatic>
 800dc56:	4603      	mov	r3, r0
 800dc58:	4a08      	ldr	r2, [pc, #32]	@ (800dc7c <prvCheckForValidListAndQueue+0x60>)
 800dc5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800dc5c:	4b07      	ldr	r3, [pc, #28]	@ (800dc7c <prvCheckForValidListAndQueue+0x60>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d005      	beq.n	800dc70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800dc64:	4b05      	ldr	r3, [pc, #20]	@ (800dc7c <prvCheckForValidListAndQueue+0x60>)
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	490b      	ldr	r1, [pc, #44]	@ (800dc98 <prvCheckForValidListAndQueue+0x7c>)
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f7fe fcfa 	bl	800c664 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dc70:	f000 f974 	bl	800df5c <vPortExitCritical>
}
 800dc74:	bf00      	nop
 800dc76:	46bd      	mov	sp, r7
 800dc78:	bd80      	pop	{r7, pc}
 800dc7a:	bf00      	nop
 800dc7c:	20001154 	.word	0x20001154
 800dc80:	20001124 	.word	0x20001124
 800dc84:	20001138 	.word	0x20001138
 800dc88:	2000114c 	.word	0x2000114c
 800dc8c:	20001150 	.word	0x20001150
 800dc90:	20001200 	.word	0x20001200
 800dc94:	20001160 	.word	0x20001160
 800dc98:	0800f038 	.word	0x0800f038

0800dc9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	b085      	sub	sp, #20
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	60f8      	str	r0, [r7, #12]
 800dca4:	60b9      	str	r1, [r7, #8]
 800dca6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	3b04      	subs	r3, #4
 800dcac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800dcb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	3b04      	subs	r3, #4
 800dcba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	f023 0201 	bic.w	r2, r3, #1
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	3b04      	subs	r3, #4
 800dcca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dccc:	4a0c      	ldr	r2, [pc, #48]	@ (800dd00 <pxPortInitialiseStack+0x64>)
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	3b14      	subs	r3, #20
 800dcd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dcd8:	687a      	ldr	r2, [r7, #4]
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	3b04      	subs	r3, #4
 800dce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f06f 0202 	mvn.w	r2, #2
 800dcea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	3b20      	subs	r3, #32
 800dcf0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dcf2:	68fb      	ldr	r3, [r7, #12]
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	3714      	adds	r7, #20
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfe:	4770      	bx	lr
 800dd00:	0800dd05 	.word	0x0800dd05

0800dd04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dd04:	b480      	push	{r7}
 800dd06:	b085      	sub	sp, #20
 800dd08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dd0e:	4b13      	ldr	r3, [pc, #76]	@ (800dd5c <prvTaskExitError+0x58>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd16:	d00b      	beq.n	800dd30 <prvTaskExitError+0x2c>
	__asm volatile
 800dd18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd1c:	f383 8811 	msr	BASEPRI, r3
 800dd20:	f3bf 8f6f 	isb	sy
 800dd24:	f3bf 8f4f 	dsb	sy
 800dd28:	60fb      	str	r3, [r7, #12]
}
 800dd2a:	bf00      	nop
 800dd2c:	bf00      	nop
 800dd2e:	e7fd      	b.n	800dd2c <prvTaskExitError+0x28>
	__asm volatile
 800dd30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd34:	f383 8811 	msr	BASEPRI, r3
 800dd38:	f3bf 8f6f 	isb	sy
 800dd3c:	f3bf 8f4f 	dsb	sy
 800dd40:	60bb      	str	r3, [r7, #8]
}
 800dd42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dd44:	bf00      	nop
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d0fc      	beq.n	800dd46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dd4c:	bf00      	nop
 800dd4e:	bf00      	nop
 800dd50:	3714      	adds	r7, #20
 800dd52:	46bd      	mov	sp, r7
 800dd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd58:	4770      	bx	lr
 800dd5a:	bf00      	nop
 800dd5c:	20000034 	.word	0x20000034

0800dd60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dd60:	4b07      	ldr	r3, [pc, #28]	@ (800dd80 <pxCurrentTCBConst2>)
 800dd62:	6819      	ldr	r1, [r3, #0]
 800dd64:	6808      	ldr	r0, [r1, #0]
 800dd66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd6a:	f380 8809 	msr	PSP, r0
 800dd6e:	f3bf 8f6f 	isb	sy
 800dd72:	f04f 0000 	mov.w	r0, #0
 800dd76:	f380 8811 	msr	BASEPRI, r0
 800dd7a:	4770      	bx	lr
 800dd7c:	f3af 8000 	nop.w

0800dd80 <pxCurrentTCBConst2>:
 800dd80:	20000c24 	.word	0x20000c24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dd84:	bf00      	nop
 800dd86:	bf00      	nop

0800dd88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dd88:	4808      	ldr	r0, [pc, #32]	@ (800ddac <prvPortStartFirstTask+0x24>)
 800dd8a:	6800      	ldr	r0, [r0, #0]
 800dd8c:	6800      	ldr	r0, [r0, #0]
 800dd8e:	f380 8808 	msr	MSP, r0
 800dd92:	f04f 0000 	mov.w	r0, #0
 800dd96:	f380 8814 	msr	CONTROL, r0
 800dd9a:	b662      	cpsie	i
 800dd9c:	b661      	cpsie	f
 800dd9e:	f3bf 8f4f 	dsb	sy
 800dda2:	f3bf 8f6f 	isb	sy
 800dda6:	df00      	svc	0
 800dda8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ddaa:	bf00      	nop
 800ddac:	e000ed08 	.word	0xe000ed08

0800ddb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b086      	sub	sp, #24
 800ddb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ddb6:	4b47      	ldr	r3, [pc, #284]	@ (800ded4 <xPortStartScheduler+0x124>)
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	4a47      	ldr	r2, [pc, #284]	@ (800ded8 <xPortStartScheduler+0x128>)
 800ddbc:	4293      	cmp	r3, r2
 800ddbe:	d10b      	bne.n	800ddd8 <xPortStartScheduler+0x28>
	__asm volatile
 800ddc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddc4:	f383 8811 	msr	BASEPRI, r3
 800ddc8:	f3bf 8f6f 	isb	sy
 800ddcc:	f3bf 8f4f 	dsb	sy
 800ddd0:	613b      	str	r3, [r7, #16]
}
 800ddd2:	bf00      	nop
 800ddd4:	bf00      	nop
 800ddd6:	e7fd      	b.n	800ddd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ddd8:	4b3e      	ldr	r3, [pc, #248]	@ (800ded4 <xPortStartScheduler+0x124>)
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	4a3f      	ldr	r2, [pc, #252]	@ (800dedc <xPortStartScheduler+0x12c>)
 800ddde:	4293      	cmp	r3, r2
 800dde0:	d10b      	bne.n	800ddfa <xPortStartScheduler+0x4a>
	__asm volatile
 800dde2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dde6:	f383 8811 	msr	BASEPRI, r3
 800ddea:	f3bf 8f6f 	isb	sy
 800ddee:	f3bf 8f4f 	dsb	sy
 800ddf2:	60fb      	str	r3, [r7, #12]
}
 800ddf4:	bf00      	nop
 800ddf6:	bf00      	nop
 800ddf8:	e7fd      	b.n	800ddf6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ddfa:	4b39      	ldr	r3, [pc, #228]	@ (800dee0 <xPortStartScheduler+0x130>)
 800ddfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	781b      	ldrb	r3, [r3, #0]
 800de02:	b2db      	uxtb	r3, r3
 800de04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	22ff      	movs	r2, #255	@ 0xff
 800de0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800de0c:	697b      	ldr	r3, [r7, #20]
 800de0e:	781b      	ldrb	r3, [r3, #0]
 800de10:	b2db      	uxtb	r3, r3
 800de12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800de14:	78fb      	ldrb	r3, [r7, #3]
 800de16:	b2db      	uxtb	r3, r3
 800de18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800de1c:	b2da      	uxtb	r2, r3
 800de1e:	4b31      	ldr	r3, [pc, #196]	@ (800dee4 <xPortStartScheduler+0x134>)
 800de20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800de22:	4b31      	ldr	r3, [pc, #196]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de24:	2207      	movs	r2, #7
 800de26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de28:	e009      	b.n	800de3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800de2a:	4b2f      	ldr	r3, [pc, #188]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	3b01      	subs	r3, #1
 800de30:	4a2d      	ldr	r2, [pc, #180]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800de34:	78fb      	ldrb	r3, [r7, #3]
 800de36:	b2db      	uxtb	r3, r3
 800de38:	005b      	lsls	r3, r3, #1
 800de3a:	b2db      	uxtb	r3, r3
 800de3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de3e:	78fb      	ldrb	r3, [r7, #3]
 800de40:	b2db      	uxtb	r3, r3
 800de42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de46:	2b80      	cmp	r3, #128	@ 0x80
 800de48:	d0ef      	beq.n	800de2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800de4a:	4b27      	ldr	r3, [pc, #156]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	f1c3 0307 	rsb	r3, r3, #7
 800de52:	2b04      	cmp	r3, #4
 800de54:	d00b      	beq.n	800de6e <xPortStartScheduler+0xbe>
	__asm volatile
 800de56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de5a:	f383 8811 	msr	BASEPRI, r3
 800de5e:	f3bf 8f6f 	isb	sy
 800de62:	f3bf 8f4f 	dsb	sy
 800de66:	60bb      	str	r3, [r7, #8]
}
 800de68:	bf00      	nop
 800de6a:	bf00      	nop
 800de6c:	e7fd      	b.n	800de6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800de6e:	4b1e      	ldr	r3, [pc, #120]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	021b      	lsls	r3, r3, #8
 800de74:	4a1c      	ldr	r2, [pc, #112]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800de78:	4b1b      	ldr	r3, [pc, #108]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800de80:	4a19      	ldr	r2, [pc, #100]	@ (800dee8 <xPortStartScheduler+0x138>)
 800de82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	b2da      	uxtb	r2, r3
 800de88:	697b      	ldr	r3, [r7, #20]
 800de8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800de8c:	4b17      	ldr	r3, [pc, #92]	@ (800deec <xPortStartScheduler+0x13c>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	4a16      	ldr	r2, [pc, #88]	@ (800deec <xPortStartScheduler+0x13c>)
 800de92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800de96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800de98:	4b14      	ldr	r3, [pc, #80]	@ (800deec <xPortStartScheduler+0x13c>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	4a13      	ldr	r2, [pc, #76]	@ (800deec <xPortStartScheduler+0x13c>)
 800de9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800dea2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dea4:	f000 f8da 	bl	800e05c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dea8:	4b11      	ldr	r3, [pc, #68]	@ (800def0 <xPortStartScheduler+0x140>)
 800deaa:	2200      	movs	r2, #0
 800deac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800deae:	f000 f8f9 	bl	800e0a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800deb2:	4b10      	ldr	r3, [pc, #64]	@ (800def4 <xPortStartScheduler+0x144>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	4a0f      	ldr	r2, [pc, #60]	@ (800def4 <xPortStartScheduler+0x144>)
 800deb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800debc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800debe:	f7ff ff63 	bl	800dd88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dec2:	f7ff f831 	bl	800cf28 <vTaskSwitchContext>
	prvTaskExitError();
 800dec6:	f7ff ff1d 	bl	800dd04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800deca:	2300      	movs	r3, #0
}
 800decc:	4618      	mov	r0, r3
 800dece:	3718      	adds	r7, #24
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}
 800ded4:	e000ed00 	.word	0xe000ed00
 800ded8:	410fc271 	.word	0x410fc271
 800dedc:	410fc270 	.word	0x410fc270
 800dee0:	e000e400 	.word	0xe000e400
 800dee4:	20001250 	.word	0x20001250
 800dee8:	20001254 	.word	0x20001254
 800deec:	e000ed20 	.word	0xe000ed20
 800def0:	20000034 	.word	0x20000034
 800def4:	e000ef34 	.word	0xe000ef34

0800def8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800def8:	b480      	push	{r7}
 800defa:	b083      	sub	sp, #12
 800defc:	af00      	add	r7, sp, #0
	__asm volatile
 800defe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df02:	f383 8811 	msr	BASEPRI, r3
 800df06:	f3bf 8f6f 	isb	sy
 800df0a:	f3bf 8f4f 	dsb	sy
 800df0e:	607b      	str	r3, [r7, #4]
}
 800df10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800df12:	4b10      	ldr	r3, [pc, #64]	@ (800df54 <vPortEnterCritical+0x5c>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	3301      	adds	r3, #1
 800df18:	4a0e      	ldr	r2, [pc, #56]	@ (800df54 <vPortEnterCritical+0x5c>)
 800df1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800df1c:	4b0d      	ldr	r3, [pc, #52]	@ (800df54 <vPortEnterCritical+0x5c>)
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	2b01      	cmp	r3, #1
 800df22:	d110      	bne.n	800df46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800df24:	4b0c      	ldr	r3, [pc, #48]	@ (800df58 <vPortEnterCritical+0x60>)
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	b2db      	uxtb	r3, r3
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d00b      	beq.n	800df46 <vPortEnterCritical+0x4e>
	__asm volatile
 800df2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df32:	f383 8811 	msr	BASEPRI, r3
 800df36:	f3bf 8f6f 	isb	sy
 800df3a:	f3bf 8f4f 	dsb	sy
 800df3e:	603b      	str	r3, [r7, #0]
}
 800df40:	bf00      	nop
 800df42:	bf00      	nop
 800df44:	e7fd      	b.n	800df42 <vPortEnterCritical+0x4a>
	}
}
 800df46:	bf00      	nop
 800df48:	370c      	adds	r7, #12
 800df4a:	46bd      	mov	sp, r7
 800df4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df50:	4770      	bx	lr
 800df52:	bf00      	nop
 800df54:	20000034 	.word	0x20000034
 800df58:	e000ed04 	.word	0xe000ed04

0800df5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800df5c:	b480      	push	{r7}
 800df5e:	b083      	sub	sp, #12
 800df60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800df62:	4b12      	ldr	r3, [pc, #72]	@ (800dfac <vPortExitCritical+0x50>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d10b      	bne.n	800df82 <vPortExitCritical+0x26>
	__asm volatile
 800df6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df6e:	f383 8811 	msr	BASEPRI, r3
 800df72:	f3bf 8f6f 	isb	sy
 800df76:	f3bf 8f4f 	dsb	sy
 800df7a:	607b      	str	r3, [r7, #4]
}
 800df7c:	bf00      	nop
 800df7e:	bf00      	nop
 800df80:	e7fd      	b.n	800df7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800df82:	4b0a      	ldr	r3, [pc, #40]	@ (800dfac <vPortExitCritical+0x50>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	3b01      	subs	r3, #1
 800df88:	4a08      	ldr	r2, [pc, #32]	@ (800dfac <vPortExitCritical+0x50>)
 800df8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800df8c:	4b07      	ldr	r3, [pc, #28]	@ (800dfac <vPortExitCritical+0x50>)
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d105      	bne.n	800dfa0 <vPortExitCritical+0x44>
 800df94:	2300      	movs	r3, #0
 800df96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	f383 8811 	msr	BASEPRI, r3
}
 800df9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800dfa0:	bf00      	nop
 800dfa2:	370c      	adds	r7, #12
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfaa:	4770      	bx	lr
 800dfac:	20000034 	.word	0x20000034

0800dfb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dfb0:	f3ef 8009 	mrs	r0, PSP
 800dfb4:	f3bf 8f6f 	isb	sy
 800dfb8:	4b15      	ldr	r3, [pc, #84]	@ (800e010 <pxCurrentTCBConst>)
 800dfba:	681a      	ldr	r2, [r3, #0]
 800dfbc:	f01e 0f10 	tst.w	lr, #16
 800dfc0:	bf08      	it	eq
 800dfc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dfc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfca:	6010      	str	r0, [r2, #0]
 800dfcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dfd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800dfd4:	f380 8811 	msr	BASEPRI, r0
 800dfd8:	f3bf 8f4f 	dsb	sy
 800dfdc:	f3bf 8f6f 	isb	sy
 800dfe0:	f7fe ffa2 	bl	800cf28 <vTaskSwitchContext>
 800dfe4:	f04f 0000 	mov.w	r0, #0
 800dfe8:	f380 8811 	msr	BASEPRI, r0
 800dfec:	bc09      	pop	{r0, r3}
 800dfee:	6819      	ldr	r1, [r3, #0]
 800dff0:	6808      	ldr	r0, [r1, #0]
 800dff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dff6:	f01e 0f10 	tst.w	lr, #16
 800dffa:	bf08      	it	eq
 800dffc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e000:	f380 8809 	msr	PSP, r0
 800e004:	f3bf 8f6f 	isb	sy
 800e008:	4770      	bx	lr
 800e00a:	bf00      	nop
 800e00c:	f3af 8000 	nop.w

0800e010 <pxCurrentTCBConst>:
 800e010:	20000c24 	.word	0x20000c24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e014:	bf00      	nop
 800e016:	bf00      	nop

0800e018 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b082      	sub	sp, #8
 800e01c:	af00      	add	r7, sp, #0
	__asm volatile
 800e01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e022:	f383 8811 	msr	BASEPRI, r3
 800e026:	f3bf 8f6f 	isb	sy
 800e02a:	f3bf 8f4f 	dsb	sy
 800e02e:	607b      	str	r3, [r7, #4]
}
 800e030:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e032:	f7fe febf 	bl	800cdb4 <xTaskIncrementTick>
 800e036:	4603      	mov	r3, r0
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d003      	beq.n	800e044 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e03c:	4b06      	ldr	r3, [pc, #24]	@ (800e058 <xPortSysTickHandler+0x40>)
 800e03e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e042:	601a      	str	r2, [r3, #0]
 800e044:	2300      	movs	r3, #0
 800e046:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	f383 8811 	msr	BASEPRI, r3
}
 800e04e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e050:	bf00      	nop
 800e052:	3708      	adds	r7, #8
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}
 800e058:	e000ed04 	.word	0xe000ed04

0800e05c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e05c:	b480      	push	{r7}
 800e05e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e060:	4b0b      	ldr	r3, [pc, #44]	@ (800e090 <vPortSetupTimerInterrupt+0x34>)
 800e062:	2200      	movs	r2, #0
 800e064:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e066:	4b0b      	ldr	r3, [pc, #44]	@ (800e094 <vPortSetupTimerInterrupt+0x38>)
 800e068:	2200      	movs	r2, #0
 800e06a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e06c:	4b0a      	ldr	r3, [pc, #40]	@ (800e098 <vPortSetupTimerInterrupt+0x3c>)
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	4a0a      	ldr	r2, [pc, #40]	@ (800e09c <vPortSetupTimerInterrupt+0x40>)
 800e072:	fba2 2303 	umull	r2, r3, r2, r3
 800e076:	099b      	lsrs	r3, r3, #6
 800e078:	4a09      	ldr	r2, [pc, #36]	@ (800e0a0 <vPortSetupTimerInterrupt+0x44>)
 800e07a:	3b01      	subs	r3, #1
 800e07c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e07e:	4b04      	ldr	r3, [pc, #16]	@ (800e090 <vPortSetupTimerInterrupt+0x34>)
 800e080:	2207      	movs	r2, #7
 800e082:	601a      	str	r2, [r3, #0]
}
 800e084:	bf00      	nop
 800e086:	46bd      	mov	sp, r7
 800e088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08c:	4770      	bx	lr
 800e08e:	bf00      	nop
 800e090:	e000e010 	.word	0xe000e010
 800e094:	e000e018 	.word	0xe000e018
 800e098:	20000028 	.word	0x20000028
 800e09c:	10624dd3 	.word	0x10624dd3
 800e0a0:	e000e014 	.word	0xe000e014

0800e0a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e0a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e0b4 <vPortEnableVFP+0x10>
 800e0a8:	6801      	ldr	r1, [r0, #0]
 800e0aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e0ae:	6001      	str	r1, [r0, #0]
 800e0b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e0b2:	bf00      	nop
 800e0b4:	e000ed88 	.word	0xe000ed88

0800e0b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b085      	sub	sp, #20
 800e0bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e0be:	f3ef 8305 	mrs	r3, IPSR
 800e0c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	2b0f      	cmp	r3, #15
 800e0c8:	d915      	bls.n	800e0f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e0ca:	4a18      	ldr	r2, [pc, #96]	@ (800e12c <vPortValidateInterruptPriority+0x74>)
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	4413      	add	r3, r2
 800e0d0:	781b      	ldrb	r3, [r3, #0]
 800e0d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e0d4:	4b16      	ldr	r3, [pc, #88]	@ (800e130 <vPortValidateInterruptPriority+0x78>)
 800e0d6:	781b      	ldrb	r3, [r3, #0]
 800e0d8:	7afa      	ldrb	r2, [r7, #11]
 800e0da:	429a      	cmp	r2, r3
 800e0dc:	d20b      	bcs.n	800e0f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800e0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0e2:	f383 8811 	msr	BASEPRI, r3
 800e0e6:	f3bf 8f6f 	isb	sy
 800e0ea:	f3bf 8f4f 	dsb	sy
 800e0ee:	607b      	str	r3, [r7, #4]
}
 800e0f0:	bf00      	nop
 800e0f2:	bf00      	nop
 800e0f4:	e7fd      	b.n	800e0f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e0f6:	4b0f      	ldr	r3, [pc, #60]	@ (800e134 <vPortValidateInterruptPriority+0x7c>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800e0fe:	4b0e      	ldr	r3, [pc, #56]	@ (800e138 <vPortValidateInterruptPriority+0x80>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	429a      	cmp	r2, r3
 800e104:	d90b      	bls.n	800e11e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800e106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e10a:	f383 8811 	msr	BASEPRI, r3
 800e10e:	f3bf 8f6f 	isb	sy
 800e112:	f3bf 8f4f 	dsb	sy
 800e116:	603b      	str	r3, [r7, #0]
}
 800e118:	bf00      	nop
 800e11a:	bf00      	nop
 800e11c:	e7fd      	b.n	800e11a <vPortValidateInterruptPriority+0x62>
	}
 800e11e:	bf00      	nop
 800e120:	3714      	adds	r7, #20
 800e122:	46bd      	mov	sp, r7
 800e124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e128:	4770      	bx	lr
 800e12a:	bf00      	nop
 800e12c:	e000e3f0 	.word	0xe000e3f0
 800e130:	20001250 	.word	0x20001250
 800e134:	e000ed0c 	.word	0xe000ed0c
 800e138:	20001254 	.word	0x20001254

0800e13c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e13c:	b580      	push	{r7, lr}
 800e13e:	b08a      	sub	sp, #40	@ 0x28
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e144:	2300      	movs	r3, #0
 800e146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e148:	f7fe fd78 	bl	800cc3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e14c:	4b5c      	ldr	r3, [pc, #368]	@ (800e2c0 <pvPortMalloc+0x184>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d101      	bne.n	800e158 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e154:	f000 f924 	bl	800e3a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e158:	4b5a      	ldr	r3, [pc, #360]	@ (800e2c4 <pvPortMalloc+0x188>)
 800e15a:	681a      	ldr	r2, [r3, #0]
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	4013      	ands	r3, r2
 800e160:	2b00      	cmp	r3, #0
 800e162:	f040 8095 	bne.w	800e290 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d01e      	beq.n	800e1aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800e16c:	2208      	movs	r2, #8
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	4413      	add	r3, r2
 800e172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f003 0307 	and.w	r3, r3, #7
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d015      	beq.n	800e1aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f023 0307 	bic.w	r3, r3, #7
 800e184:	3308      	adds	r3, #8
 800e186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f003 0307 	and.w	r3, r3, #7
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d00b      	beq.n	800e1aa <pvPortMalloc+0x6e>
	__asm volatile
 800e192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e196:	f383 8811 	msr	BASEPRI, r3
 800e19a:	f3bf 8f6f 	isb	sy
 800e19e:	f3bf 8f4f 	dsb	sy
 800e1a2:	617b      	str	r3, [r7, #20]
}
 800e1a4:	bf00      	nop
 800e1a6:	bf00      	nop
 800e1a8:	e7fd      	b.n	800e1a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d06f      	beq.n	800e290 <pvPortMalloc+0x154>
 800e1b0:	4b45      	ldr	r3, [pc, #276]	@ (800e2c8 <pvPortMalloc+0x18c>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	687a      	ldr	r2, [r7, #4]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d86a      	bhi.n	800e290 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e1ba:	4b44      	ldr	r3, [pc, #272]	@ (800e2cc <pvPortMalloc+0x190>)
 800e1bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e1be:	4b43      	ldr	r3, [pc, #268]	@ (800e2cc <pvPortMalloc+0x190>)
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e1c4:	e004      	b.n	800e1d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800e1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1d2:	685b      	ldr	r3, [r3, #4]
 800e1d4:	687a      	ldr	r2, [r7, #4]
 800e1d6:	429a      	cmp	r2, r3
 800e1d8:	d903      	bls.n	800e1e2 <pvPortMalloc+0xa6>
 800e1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d1f1      	bne.n	800e1c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e1e2:	4b37      	ldr	r3, [pc, #220]	@ (800e2c0 <pvPortMalloc+0x184>)
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e1e8:	429a      	cmp	r2, r3
 800e1ea:	d051      	beq.n	800e290 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e1ec:	6a3b      	ldr	r3, [r7, #32]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	2208      	movs	r2, #8
 800e1f2:	4413      	add	r3, r2
 800e1f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1f8:	681a      	ldr	r2, [r3, #0]
 800e1fa:	6a3b      	ldr	r3, [r7, #32]
 800e1fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e200:	685a      	ldr	r2, [r3, #4]
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	1ad2      	subs	r2, r2, r3
 800e206:	2308      	movs	r3, #8
 800e208:	005b      	lsls	r3, r3, #1
 800e20a:	429a      	cmp	r2, r3
 800e20c:	d920      	bls.n	800e250 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e20e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	4413      	add	r3, r2
 800e214:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e216:	69bb      	ldr	r3, [r7, #24]
 800e218:	f003 0307 	and.w	r3, r3, #7
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d00b      	beq.n	800e238 <pvPortMalloc+0xfc>
	__asm volatile
 800e220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e224:	f383 8811 	msr	BASEPRI, r3
 800e228:	f3bf 8f6f 	isb	sy
 800e22c:	f3bf 8f4f 	dsb	sy
 800e230:	613b      	str	r3, [r7, #16]
}
 800e232:	bf00      	nop
 800e234:	bf00      	nop
 800e236:	e7fd      	b.n	800e234 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e23a:	685a      	ldr	r2, [r3, #4]
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	1ad2      	subs	r2, r2, r3
 800e240:	69bb      	ldr	r3, [r7, #24]
 800e242:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e246:	687a      	ldr	r2, [r7, #4]
 800e248:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e24a:	69b8      	ldr	r0, [r7, #24]
 800e24c:	f000 f90a 	bl	800e464 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e250:	4b1d      	ldr	r3, [pc, #116]	@ (800e2c8 <pvPortMalloc+0x18c>)
 800e252:	681a      	ldr	r2, [r3, #0]
 800e254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e256:	685b      	ldr	r3, [r3, #4]
 800e258:	1ad3      	subs	r3, r2, r3
 800e25a:	4a1b      	ldr	r2, [pc, #108]	@ (800e2c8 <pvPortMalloc+0x18c>)
 800e25c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e25e:	4b1a      	ldr	r3, [pc, #104]	@ (800e2c8 <pvPortMalloc+0x18c>)
 800e260:	681a      	ldr	r2, [r3, #0]
 800e262:	4b1b      	ldr	r3, [pc, #108]	@ (800e2d0 <pvPortMalloc+0x194>)
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	429a      	cmp	r2, r3
 800e268:	d203      	bcs.n	800e272 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e26a:	4b17      	ldr	r3, [pc, #92]	@ (800e2c8 <pvPortMalloc+0x18c>)
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	4a18      	ldr	r2, [pc, #96]	@ (800e2d0 <pvPortMalloc+0x194>)
 800e270:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e274:	685a      	ldr	r2, [r3, #4]
 800e276:	4b13      	ldr	r3, [pc, #76]	@ (800e2c4 <pvPortMalloc+0x188>)
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	431a      	orrs	r2, r3
 800e27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e27e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e282:	2200      	movs	r2, #0
 800e284:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e286:	4b13      	ldr	r3, [pc, #76]	@ (800e2d4 <pvPortMalloc+0x198>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	3301      	adds	r3, #1
 800e28c:	4a11      	ldr	r2, [pc, #68]	@ (800e2d4 <pvPortMalloc+0x198>)
 800e28e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e290:	f7fe fce2 	bl	800cc58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e294:	69fb      	ldr	r3, [r7, #28]
 800e296:	f003 0307 	and.w	r3, r3, #7
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d00b      	beq.n	800e2b6 <pvPortMalloc+0x17a>
	__asm volatile
 800e29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2a2:	f383 8811 	msr	BASEPRI, r3
 800e2a6:	f3bf 8f6f 	isb	sy
 800e2aa:	f3bf 8f4f 	dsb	sy
 800e2ae:	60fb      	str	r3, [r7, #12]
}
 800e2b0:	bf00      	nop
 800e2b2:	bf00      	nop
 800e2b4:	e7fd      	b.n	800e2b2 <pvPortMalloc+0x176>
	return pvReturn;
 800e2b6:	69fb      	ldr	r3, [r7, #28]
}
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	3728      	adds	r7, #40	@ 0x28
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}
 800e2c0:	200029d0 	.word	0x200029d0
 800e2c4:	200029e4 	.word	0x200029e4
 800e2c8:	200029d4 	.word	0x200029d4
 800e2cc:	200029c8 	.word	0x200029c8
 800e2d0:	200029d8 	.word	0x200029d8
 800e2d4:	200029dc 	.word	0x200029dc

0800e2d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b086      	sub	sp, #24
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d04f      	beq.n	800e38a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e2ea:	2308      	movs	r3, #8
 800e2ec:	425b      	negs	r3, r3
 800e2ee:	697a      	ldr	r2, [r7, #20]
 800e2f0:	4413      	add	r3, r2
 800e2f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e2f4:	697b      	ldr	r3, [r7, #20]
 800e2f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e2f8:	693b      	ldr	r3, [r7, #16]
 800e2fa:	685a      	ldr	r2, [r3, #4]
 800e2fc:	4b25      	ldr	r3, [pc, #148]	@ (800e394 <vPortFree+0xbc>)
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	4013      	ands	r3, r2
 800e302:	2b00      	cmp	r3, #0
 800e304:	d10b      	bne.n	800e31e <vPortFree+0x46>
	__asm volatile
 800e306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e30a:	f383 8811 	msr	BASEPRI, r3
 800e30e:	f3bf 8f6f 	isb	sy
 800e312:	f3bf 8f4f 	dsb	sy
 800e316:	60fb      	str	r3, [r7, #12]
}
 800e318:	bf00      	nop
 800e31a:	bf00      	nop
 800e31c:	e7fd      	b.n	800e31a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d00b      	beq.n	800e33e <vPortFree+0x66>
	__asm volatile
 800e326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e32a:	f383 8811 	msr	BASEPRI, r3
 800e32e:	f3bf 8f6f 	isb	sy
 800e332:	f3bf 8f4f 	dsb	sy
 800e336:	60bb      	str	r3, [r7, #8]
}
 800e338:	bf00      	nop
 800e33a:	bf00      	nop
 800e33c:	e7fd      	b.n	800e33a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e33e:	693b      	ldr	r3, [r7, #16]
 800e340:	685a      	ldr	r2, [r3, #4]
 800e342:	4b14      	ldr	r3, [pc, #80]	@ (800e394 <vPortFree+0xbc>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	4013      	ands	r3, r2
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d01e      	beq.n	800e38a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e34c:	693b      	ldr	r3, [r7, #16]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d11a      	bne.n	800e38a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e354:	693b      	ldr	r3, [r7, #16]
 800e356:	685a      	ldr	r2, [r3, #4]
 800e358:	4b0e      	ldr	r3, [pc, #56]	@ (800e394 <vPortFree+0xbc>)
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	43db      	mvns	r3, r3
 800e35e:	401a      	ands	r2, r3
 800e360:	693b      	ldr	r3, [r7, #16]
 800e362:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e364:	f7fe fc6a 	bl	800cc3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e368:	693b      	ldr	r3, [r7, #16]
 800e36a:	685a      	ldr	r2, [r3, #4]
 800e36c:	4b0a      	ldr	r3, [pc, #40]	@ (800e398 <vPortFree+0xc0>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	4413      	add	r3, r2
 800e372:	4a09      	ldr	r2, [pc, #36]	@ (800e398 <vPortFree+0xc0>)
 800e374:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e376:	6938      	ldr	r0, [r7, #16]
 800e378:	f000 f874 	bl	800e464 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e37c:	4b07      	ldr	r3, [pc, #28]	@ (800e39c <vPortFree+0xc4>)
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	3301      	adds	r3, #1
 800e382:	4a06      	ldr	r2, [pc, #24]	@ (800e39c <vPortFree+0xc4>)
 800e384:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e386:	f7fe fc67 	bl	800cc58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e38a:	bf00      	nop
 800e38c:	3718      	adds	r7, #24
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}
 800e392:	bf00      	nop
 800e394:	200029e4 	.word	0x200029e4
 800e398:	200029d4 	.word	0x200029d4
 800e39c:	200029e0 	.word	0x200029e0

0800e3a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e3a0:	b480      	push	{r7}
 800e3a2:	b085      	sub	sp, #20
 800e3a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e3a6:	f241 7370 	movw	r3, #6000	@ 0x1770
 800e3aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e3ac:	4b27      	ldr	r3, [pc, #156]	@ (800e44c <prvHeapInit+0xac>)
 800e3ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	f003 0307 	and.w	r3, r3, #7
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d00c      	beq.n	800e3d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	3307      	adds	r3, #7
 800e3be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	f023 0307 	bic.w	r3, r3, #7
 800e3c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e3c8:	68ba      	ldr	r2, [r7, #8]
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	1ad3      	subs	r3, r2, r3
 800e3ce:	4a1f      	ldr	r2, [pc, #124]	@ (800e44c <prvHeapInit+0xac>)
 800e3d0:	4413      	add	r3, r2
 800e3d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e3d8:	4a1d      	ldr	r2, [pc, #116]	@ (800e450 <prvHeapInit+0xb0>)
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e3de:	4b1c      	ldr	r3, [pc, #112]	@ (800e450 <prvHeapInit+0xb0>)
 800e3e0:	2200      	movs	r2, #0
 800e3e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	68ba      	ldr	r2, [r7, #8]
 800e3e8:	4413      	add	r3, r2
 800e3ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e3ec:	2208      	movs	r2, #8
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	1a9b      	subs	r3, r3, r2
 800e3f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	f023 0307 	bic.w	r3, r3, #7
 800e3fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	4a15      	ldr	r2, [pc, #84]	@ (800e454 <prvHeapInit+0xb4>)
 800e400:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e402:	4b14      	ldr	r3, [pc, #80]	@ (800e454 <prvHeapInit+0xb4>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	2200      	movs	r2, #0
 800e408:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e40a:	4b12      	ldr	r3, [pc, #72]	@ (800e454 <prvHeapInit+0xb4>)
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	2200      	movs	r2, #0
 800e410:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	68fa      	ldr	r2, [r7, #12]
 800e41a:	1ad2      	subs	r2, r2, r3
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e420:	4b0c      	ldr	r3, [pc, #48]	@ (800e454 <prvHeapInit+0xb4>)
 800e422:	681a      	ldr	r2, [r3, #0]
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	685b      	ldr	r3, [r3, #4]
 800e42c:	4a0a      	ldr	r2, [pc, #40]	@ (800e458 <prvHeapInit+0xb8>)
 800e42e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e430:	683b      	ldr	r3, [r7, #0]
 800e432:	685b      	ldr	r3, [r3, #4]
 800e434:	4a09      	ldr	r2, [pc, #36]	@ (800e45c <prvHeapInit+0xbc>)
 800e436:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e438:	4b09      	ldr	r3, [pc, #36]	@ (800e460 <prvHeapInit+0xc0>)
 800e43a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e43e:	601a      	str	r2, [r3, #0]
}
 800e440:	bf00      	nop
 800e442:	3714      	adds	r7, #20
 800e444:	46bd      	mov	sp, r7
 800e446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e44a:	4770      	bx	lr
 800e44c:	20001258 	.word	0x20001258
 800e450:	200029c8 	.word	0x200029c8
 800e454:	200029d0 	.word	0x200029d0
 800e458:	200029d8 	.word	0x200029d8
 800e45c:	200029d4 	.word	0x200029d4
 800e460:	200029e4 	.word	0x200029e4

0800e464 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e464:	b480      	push	{r7}
 800e466:	b085      	sub	sp, #20
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e46c:	4b28      	ldr	r3, [pc, #160]	@ (800e510 <prvInsertBlockIntoFreeList+0xac>)
 800e46e:	60fb      	str	r3, [r7, #12]
 800e470:	e002      	b.n	800e478 <prvInsertBlockIntoFreeList+0x14>
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	60fb      	str	r3, [r7, #12]
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	687a      	ldr	r2, [r7, #4]
 800e47e:	429a      	cmp	r2, r3
 800e480:	d8f7      	bhi.n	800e472 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	685b      	ldr	r3, [r3, #4]
 800e48a:	68ba      	ldr	r2, [r7, #8]
 800e48c:	4413      	add	r3, r2
 800e48e:	687a      	ldr	r2, [r7, #4]
 800e490:	429a      	cmp	r2, r3
 800e492:	d108      	bne.n	800e4a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	685a      	ldr	r2, [r3, #4]
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	685b      	ldr	r3, [r3, #4]
 800e49c:	441a      	add	r2, r3
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	685b      	ldr	r3, [r3, #4]
 800e4ae:	68ba      	ldr	r2, [r7, #8]
 800e4b0:	441a      	add	r2, r3
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	429a      	cmp	r2, r3
 800e4b8:	d118      	bne.n	800e4ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	681a      	ldr	r2, [r3, #0]
 800e4be:	4b15      	ldr	r3, [pc, #84]	@ (800e514 <prvInsertBlockIntoFreeList+0xb0>)
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	d00d      	beq.n	800e4e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	685a      	ldr	r2, [r3, #4]
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	685b      	ldr	r3, [r3, #4]
 800e4d0:	441a      	add	r2, r3
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	681a      	ldr	r2, [r3, #0]
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	601a      	str	r2, [r3, #0]
 800e4e0:	e008      	b.n	800e4f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e4e2:	4b0c      	ldr	r3, [pc, #48]	@ (800e514 <prvInsertBlockIntoFreeList+0xb0>)
 800e4e4:	681a      	ldr	r2, [r3, #0]
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	601a      	str	r2, [r3, #0]
 800e4ea:	e003      	b.n	800e4f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	681a      	ldr	r2, [r3, #0]
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e4f4:	68fa      	ldr	r2, [r7, #12]
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	429a      	cmp	r2, r3
 800e4fa:	d002      	beq.n	800e502 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	687a      	ldr	r2, [r7, #4]
 800e500:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e502:	bf00      	nop
 800e504:	3714      	adds	r7, #20
 800e506:	46bd      	mov	sp, r7
 800e508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50c:	4770      	bx	lr
 800e50e:	bf00      	nop
 800e510:	200029c8 	.word	0x200029c8
 800e514:	200029d0 	.word	0x200029d0

0800e518 <_ZdlPvj>:
 800e518:	f000 b800 	b.w	800e51c <_ZdlPv>

0800e51c <_ZdlPv>:
 800e51c:	f000 b800 	b.w	800e520 <free>

0800e520 <free>:
 800e520:	4b02      	ldr	r3, [pc, #8]	@ (800e52c <free+0xc>)
 800e522:	4601      	mov	r1, r0
 800e524:	6818      	ldr	r0, [r3, #0]
 800e526:	f000 b98d 	b.w	800e844 <_free_r>
 800e52a:	bf00      	nop
 800e52c:	20000038 	.word	0x20000038

0800e530 <sbrk_aligned>:
 800e530:	b570      	push	{r4, r5, r6, lr}
 800e532:	4e0f      	ldr	r6, [pc, #60]	@ (800e570 <sbrk_aligned+0x40>)
 800e534:	460c      	mov	r4, r1
 800e536:	6831      	ldr	r1, [r6, #0]
 800e538:	4605      	mov	r5, r0
 800e53a:	b911      	cbnz	r1, 800e542 <sbrk_aligned+0x12>
 800e53c:	f000 f938 	bl	800e7b0 <_sbrk_r>
 800e540:	6030      	str	r0, [r6, #0]
 800e542:	4621      	mov	r1, r4
 800e544:	4628      	mov	r0, r5
 800e546:	f000 f933 	bl	800e7b0 <_sbrk_r>
 800e54a:	1c43      	adds	r3, r0, #1
 800e54c:	d103      	bne.n	800e556 <sbrk_aligned+0x26>
 800e54e:	f04f 34ff 	mov.w	r4, #4294967295
 800e552:	4620      	mov	r0, r4
 800e554:	bd70      	pop	{r4, r5, r6, pc}
 800e556:	1cc4      	adds	r4, r0, #3
 800e558:	f024 0403 	bic.w	r4, r4, #3
 800e55c:	42a0      	cmp	r0, r4
 800e55e:	d0f8      	beq.n	800e552 <sbrk_aligned+0x22>
 800e560:	1a21      	subs	r1, r4, r0
 800e562:	4628      	mov	r0, r5
 800e564:	f000 f924 	bl	800e7b0 <_sbrk_r>
 800e568:	3001      	adds	r0, #1
 800e56a:	d1f2      	bne.n	800e552 <sbrk_aligned+0x22>
 800e56c:	e7ef      	b.n	800e54e <sbrk_aligned+0x1e>
 800e56e:	bf00      	nop
 800e570:	200029e8 	.word	0x200029e8

0800e574 <_malloc_r>:
 800e574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e578:	1ccd      	adds	r5, r1, #3
 800e57a:	f025 0503 	bic.w	r5, r5, #3
 800e57e:	3508      	adds	r5, #8
 800e580:	2d0c      	cmp	r5, #12
 800e582:	bf38      	it	cc
 800e584:	250c      	movcc	r5, #12
 800e586:	2d00      	cmp	r5, #0
 800e588:	4606      	mov	r6, r0
 800e58a:	db01      	blt.n	800e590 <_malloc_r+0x1c>
 800e58c:	42a9      	cmp	r1, r5
 800e58e:	d904      	bls.n	800e59a <_malloc_r+0x26>
 800e590:	230c      	movs	r3, #12
 800e592:	6033      	str	r3, [r6, #0]
 800e594:	2000      	movs	r0, #0
 800e596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e59a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e670 <_malloc_r+0xfc>
 800e59e:	f000 f869 	bl	800e674 <__malloc_lock>
 800e5a2:	f8d8 3000 	ldr.w	r3, [r8]
 800e5a6:	461c      	mov	r4, r3
 800e5a8:	bb44      	cbnz	r4, 800e5fc <_malloc_r+0x88>
 800e5aa:	4629      	mov	r1, r5
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	f7ff ffbf 	bl	800e530 <sbrk_aligned>
 800e5b2:	1c43      	adds	r3, r0, #1
 800e5b4:	4604      	mov	r4, r0
 800e5b6:	d158      	bne.n	800e66a <_malloc_r+0xf6>
 800e5b8:	f8d8 4000 	ldr.w	r4, [r8]
 800e5bc:	4627      	mov	r7, r4
 800e5be:	2f00      	cmp	r7, #0
 800e5c0:	d143      	bne.n	800e64a <_malloc_r+0xd6>
 800e5c2:	2c00      	cmp	r4, #0
 800e5c4:	d04b      	beq.n	800e65e <_malloc_r+0xea>
 800e5c6:	6823      	ldr	r3, [r4, #0]
 800e5c8:	4639      	mov	r1, r7
 800e5ca:	4630      	mov	r0, r6
 800e5cc:	eb04 0903 	add.w	r9, r4, r3
 800e5d0:	f000 f8ee 	bl	800e7b0 <_sbrk_r>
 800e5d4:	4581      	cmp	r9, r0
 800e5d6:	d142      	bne.n	800e65e <_malloc_r+0xea>
 800e5d8:	6821      	ldr	r1, [r4, #0]
 800e5da:	1a6d      	subs	r5, r5, r1
 800e5dc:	4629      	mov	r1, r5
 800e5de:	4630      	mov	r0, r6
 800e5e0:	f7ff ffa6 	bl	800e530 <sbrk_aligned>
 800e5e4:	3001      	adds	r0, #1
 800e5e6:	d03a      	beq.n	800e65e <_malloc_r+0xea>
 800e5e8:	6823      	ldr	r3, [r4, #0]
 800e5ea:	442b      	add	r3, r5
 800e5ec:	6023      	str	r3, [r4, #0]
 800e5ee:	f8d8 3000 	ldr.w	r3, [r8]
 800e5f2:	685a      	ldr	r2, [r3, #4]
 800e5f4:	bb62      	cbnz	r2, 800e650 <_malloc_r+0xdc>
 800e5f6:	f8c8 7000 	str.w	r7, [r8]
 800e5fa:	e00f      	b.n	800e61c <_malloc_r+0xa8>
 800e5fc:	6822      	ldr	r2, [r4, #0]
 800e5fe:	1b52      	subs	r2, r2, r5
 800e600:	d420      	bmi.n	800e644 <_malloc_r+0xd0>
 800e602:	2a0b      	cmp	r2, #11
 800e604:	d917      	bls.n	800e636 <_malloc_r+0xc2>
 800e606:	1961      	adds	r1, r4, r5
 800e608:	42a3      	cmp	r3, r4
 800e60a:	6025      	str	r5, [r4, #0]
 800e60c:	bf18      	it	ne
 800e60e:	6059      	strne	r1, [r3, #4]
 800e610:	6863      	ldr	r3, [r4, #4]
 800e612:	bf08      	it	eq
 800e614:	f8c8 1000 	streq.w	r1, [r8]
 800e618:	5162      	str	r2, [r4, r5]
 800e61a:	604b      	str	r3, [r1, #4]
 800e61c:	4630      	mov	r0, r6
 800e61e:	f000 f82f 	bl	800e680 <__malloc_unlock>
 800e622:	f104 000b 	add.w	r0, r4, #11
 800e626:	1d23      	adds	r3, r4, #4
 800e628:	f020 0007 	bic.w	r0, r0, #7
 800e62c:	1ac2      	subs	r2, r0, r3
 800e62e:	bf1c      	itt	ne
 800e630:	1a1b      	subne	r3, r3, r0
 800e632:	50a3      	strne	r3, [r4, r2]
 800e634:	e7af      	b.n	800e596 <_malloc_r+0x22>
 800e636:	6862      	ldr	r2, [r4, #4]
 800e638:	42a3      	cmp	r3, r4
 800e63a:	bf0c      	ite	eq
 800e63c:	f8c8 2000 	streq.w	r2, [r8]
 800e640:	605a      	strne	r2, [r3, #4]
 800e642:	e7eb      	b.n	800e61c <_malloc_r+0xa8>
 800e644:	4623      	mov	r3, r4
 800e646:	6864      	ldr	r4, [r4, #4]
 800e648:	e7ae      	b.n	800e5a8 <_malloc_r+0x34>
 800e64a:	463c      	mov	r4, r7
 800e64c:	687f      	ldr	r7, [r7, #4]
 800e64e:	e7b6      	b.n	800e5be <_malloc_r+0x4a>
 800e650:	461a      	mov	r2, r3
 800e652:	685b      	ldr	r3, [r3, #4]
 800e654:	42a3      	cmp	r3, r4
 800e656:	d1fb      	bne.n	800e650 <_malloc_r+0xdc>
 800e658:	2300      	movs	r3, #0
 800e65a:	6053      	str	r3, [r2, #4]
 800e65c:	e7de      	b.n	800e61c <_malloc_r+0xa8>
 800e65e:	230c      	movs	r3, #12
 800e660:	6033      	str	r3, [r6, #0]
 800e662:	4630      	mov	r0, r6
 800e664:	f000 f80c 	bl	800e680 <__malloc_unlock>
 800e668:	e794      	b.n	800e594 <_malloc_r+0x20>
 800e66a:	6005      	str	r5, [r0, #0]
 800e66c:	e7d6      	b.n	800e61c <_malloc_r+0xa8>
 800e66e:	bf00      	nop
 800e670:	200029ec 	.word	0x200029ec

0800e674 <__malloc_lock>:
 800e674:	4801      	ldr	r0, [pc, #4]	@ (800e67c <__malloc_lock+0x8>)
 800e676:	f000 b8d5 	b.w	800e824 <__retarget_lock_acquire_recursive>
 800e67a:	bf00      	nop
 800e67c:	20002b2c 	.word	0x20002b2c

0800e680 <__malloc_unlock>:
 800e680:	4801      	ldr	r0, [pc, #4]	@ (800e688 <__malloc_unlock+0x8>)
 800e682:	f000 b8d0 	b.w	800e826 <__retarget_lock_release_recursive>
 800e686:	bf00      	nop
 800e688:	20002b2c 	.word	0x20002b2c

0800e68c <sniprintf>:
 800e68c:	b40c      	push	{r2, r3}
 800e68e:	b530      	push	{r4, r5, lr}
 800e690:	4b17      	ldr	r3, [pc, #92]	@ (800e6f0 <sniprintf+0x64>)
 800e692:	1e0c      	subs	r4, r1, #0
 800e694:	681d      	ldr	r5, [r3, #0]
 800e696:	b09d      	sub	sp, #116	@ 0x74
 800e698:	da08      	bge.n	800e6ac <sniprintf+0x20>
 800e69a:	238b      	movs	r3, #139	@ 0x8b
 800e69c:	602b      	str	r3, [r5, #0]
 800e69e:	f04f 30ff 	mov.w	r0, #4294967295
 800e6a2:	b01d      	add	sp, #116	@ 0x74
 800e6a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e6a8:	b002      	add	sp, #8
 800e6aa:	4770      	bx	lr
 800e6ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e6b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e6b4:	bf14      	ite	ne
 800e6b6:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e6ba:	4623      	moveq	r3, r4
 800e6bc:	9304      	str	r3, [sp, #16]
 800e6be:	9307      	str	r3, [sp, #28]
 800e6c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e6c4:	9002      	str	r0, [sp, #8]
 800e6c6:	9006      	str	r0, [sp, #24]
 800e6c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e6cc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e6ce:	ab21      	add	r3, sp, #132	@ 0x84
 800e6d0:	a902      	add	r1, sp, #8
 800e6d2:	4628      	mov	r0, r5
 800e6d4:	9301      	str	r3, [sp, #4]
 800e6d6:	f000 f95b 	bl	800e990 <_svfiprintf_r>
 800e6da:	1c43      	adds	r3, r0, #1
 800e6dc:	bfbc      	itt	lt
 800e6de:	238b      	movlt	r3, #139	@ 0x8b
 800e6e0:	602b      	strlt	r3, [r5, #0]
 800e6e2:	2c00      	cmp	r4, #0
 800e6e4:	d0dd      	beq.n	800e6a2 <sniprintf+0x16>
 800e6e6:	9b02      	ldr	r3, [sp, #8]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	701a      	strb	r2, [r3, #0]
 800e6ec:	e7d9      	b.n	800e6a2 <sniprintf+0x16>
 800e6ee:	bf00      	nop
 800e6f0:	20000038 	.word	0x20000038

0800e6f4 <memset>:
 800e6f4:	4402      	add	r2, r0
 800e6f6:	4603      	mov	r3, r0
 800e6f8:	4293      	cmp	r3, r2
 800e6fa:	d100      	bne.n	800e6fe <memset+0xa>
 800e6fc:	4770      	bx	lr
 800e6fe:	f803 1b01 	strb.w	r1, [r3], #1
 800e702:	e7f9      	b.n	800e6f8 <memset+0x4>

0800e704 <_reclaim_reent>:
 800e704:	4b29      	ldr	r3, [pc, #164]	@ (800e7ac <_reclaim_reent+0xa8>)
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4283      	cmp	r3, r0
 800e70a:	b570      	push	{r4, r5, r6, lr}
 800e70c:	4604      	mov	r4, r0
 800e70e:	d04b      	beq.n	800e7a8 <_reclaim_reent+0xa4>
 800e710:	69c3      	ldr	r3, [r0, #28]
 800e712:	b1ab      	cbz	r3, 800e740 <_reclaim_reent+0x3c>
 800e714:	68db      	ldr	r3, [r3, #12]
 800e716:	b16b      	cbz	r3, 800e734 <_reclaim_reent+0x30>
 800e718:	2500      	movs	r5, #0
 800e71a:	69e3      	ldr	r3, [r4, #28]
 800e71c:	68db      	ldr	r3, [r3, #12]
 800e71e:	5959      	ldr	r1, [r3, r5]
 800e720:	2900      	cmp	r1, #0
 800e722:	d13b      	bne.n	800e79c <_reclaim_reent+0x98>
 800e724:	3504      	adds	r5, #4
 800e726:	2d80      	cmp	r5, #128	@ 0x80
 800e728:	d1f7      	bne.n	800e71a <_reclaim_reent+0x16>
 800e72a:	69e3      	ldr	r3, [r4, #28]
 800e72c:	4620      	mov	r0, r4
 800e72e:	68d9      	ldr	r1, [r3, #12]
 800e730:	f000 f888 	bl	800e844 <_free_r>
 800e734:	69e3      	ldr	r3, [r4, #28]
 800e736:	6819      	ldr	r1, [r3, #0]
 800e738:	b111      	cbz	r1, 800e740 <_reclaim_reent+0x3c>
 800e73a:	4620      	mov	r0, r4
 800e73c:	f000 f882 	bl	800e844 <_free_r>
 800e740:	6961      	ldr	r1, [r4, #20]
 800e742:	b111      	cbz	r1, 800e74a <_reclaim_reent+0x46>
 800e744:	4620      	mov	r0, r4
 800e746:	f000 f87d 	bl	800e844 <_free_r>
 800e74a:	69e1      	ldr	r1, [r4, #28]
 800e74c:	b111      	cbz	r1, 800e754 <_reclaim_reent+0x50>
 800e74e:	4620      	mov	r0, r4
 800e750:	f000 f878 	bl	800e844 <_free_r>
 800e754:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e756:	b111      	cbz	r1, 800e75e <_reclaim_reent+0x5a>
 800e758:	4620      	mov	r0, r4
 800e75a:	f000 f873 	bl	800e844 <_free_r>
 800e75e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e760:	b111      	cbz	r1, 800e768 <_reclaim_reent+0x64>
 800e762:	4620      	mov	r0, r4
 800e764:	f000 f86e 	bl	800e844 <_free_r>
 800e768:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e76a:	b111      	cbz	r1, 800e772 <_reclaim_reent+0x6e>
 800e76c:	4620      	mov	r0, r4
 800e76e:	f000 f869 	bl	800e844 <_free_r>
 800e772:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e774:	b111      	cbz	r1, 800e77c <_reclaim_reent+0x78>
 800e776:	4620      	mov	r0, r4
 800e778:	f000 f864 	bl	800e844 <_free_r>
 800e77c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e77e:	b111      	cbz	r1, 800e786 <_reclaim_reent+0x82>
 800e780:	4620      	mov	r0, r4
 800e782:	f000 f85f 	bl	800e844 <_free_r>
 800e786:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e788:	b111      	cbz	r1, 800e790 <_reclaim_reent+0x8c>
 800e78a:	4620      	mov	r0, r4
 800e78c:	f000 f85a 	bl	800e844 <_free_r>
 800e790:	6a23      	ldr	r3, [r4, #32]
 800e792:	b14b      	cbz	r3, 800e7a8 <_reclaim_reent+0xa4>
 800e794:	4620      	mov	r0, r4
 800e796:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e79a:	4718      	bx	r3
 800e79c:	680e      	ldr	r6, [r1, #0]
 800e79e:	4620      	mov	r0, r4
 800e7a0:	f000 f850 	bl	800e844 <_free_r>
 800e7a4:	4631      	mov	r1, r6
 800e7a6:	e7bb      	b.n	800e720 <_reclaim_reent+0x1c>
 800e7a8:	bd70      	pop	{r4, r5, r6, pc}
 800e7aa:	bf00      	nop
 800e7ac:	20000038 	.word	0x20000038

0800e7b0 <_sbrk_r>:
 800e7b0:	b538      	push	{r3, r4, r5, lr}
 800e7b2:	4d06      	ldr	r5, [pc, #24]	@ (800e7cc <_sbrk_r+0x1c>)
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	4608      	mov	r0, r1
 800e7ba:	602b      	str	r3, [r5, #0]
 800e7bc:	f7f4 fbfa 	bl	8002fb4 <_sbrk>
 800e7c0:	1c43      	adds	r3, r0, #1
 800e7c2:	d102      	bne.n	800e7ca <_sbrk_r+0x1a>
 800e7c4:	682b      	ldr	r3, [r5, #0]
 800e7c6:	b103      	cbz	r3, 800e7ca <_sbrk_r+0x1a>
 800e7c8:	6023      	str	r3, [r4, #0]
 800e7ca:	bd38      	pop	{r3, r4, r5, pc}
 800e7cc:	20002b28 	.word	0x20002b28

0800e7d0 <__errno>:
 800e7d0:	4b01      	ldr	r3, [pc, #4]	@ (800e7d8 <__errno+0x8>)
 800e7d2:	6818      	ldr	r0, [r3, #0]
 800e7d4:	4770      	bx	lr
 800e7d6:	bf00      	nop
 800e7d8:	20000038 	.word	0x20000038

0800e7dc <__libc_init_array>:
 800e7dc:	b570      	push	{r4, r5, r6, lr}
 800e7de:	4d0d      	ldr	r5, [pc, #52]	@ (800e814 <__libc_init_array+0x38>)
 800e7e0:	4c0d      	ldr	r4, [pc, #52]	@ (800e818 <__libc_init_array+0x3c>)
 800e7e2:	1b64      	subs	r4, r4, r5
 800e7e4:	10a4      	asrs	r4, r4, #2
 800e7e6:	2600      	movs	r6, #0
 800e7e8:	42a6      	cmp	r6, r4
 800e7ea:	d109      	bne.n	800e800 <__libc_init_array+0x24>
 800e7ec:	4d0b      	ldr	r5, [pc, #44]	@ (800e81c <__libc_init_array+0x40>)
 800e7ee:	4c0c      	ldr	r4, [pc, #48]	@ (800e820 <__libc_init_array+0x44>)
 800e7f0:	f000 fba8 	bl	800ef44 <_init>
 800e7f4:	1b64      	subs	r4, r4, r5
 800e7f6:	10a4      	asrs	r4, r4, #2
 800e7f8:	2600      	movs	r6, #0
 800e7fa:	42a6      	cmp	r6, r4
 800e7fc:	d105      	bne.n	800e80a <__libc_init_array+0x2e>
 800e7fe:	bd70      	pop	{r4, r5, r6, pc}
 800e800:	f855 3b04 	ldr.w	r3, [r5], #4
 800e804:	4798      	blx	r3
 800e806:	3601      	adds	r6, #1
 800e808:	e7ee      	b.n	800e7e8 <__libc_init_array+0xc>
 800e80a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e80e:	4798      	blx	r3
 800e810:	3601      	adds	r6, #1
 800e812:	e7f2      	b.n	800e7fa <__libc_init_array+0x1e>
 800e814:	0800f6bc 	.word	0x0800f6bc
 800e818:	0800f6bc 	.word	0x0800f6bc
 800e81c:	0800f6bc 	.word	0x0800f6bc
 800e820:	0800f6c4 	.word	0x0800f6c4

0800e824 <__retarget_lock_acquire_recursive>:
 800e824:	4770      	bx	lr

0800e826 <__retarget_lock_release_recursive>:
 800e826:	4770      	bx	lr

0800e828 <memcpy>:
 800e828:	440a      	add	r2, r1
 800e82a:	4291      	cmp	r1, r2
 800e82c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e830:	d100      	bne.n	800e834 <memcpy+0xc>
 800e832:	4770      	bx	lr
 800e834:	b510      	push	{r4, lr}
 800e836:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e83a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e83e:	4291      	cmp	r1, r2
 800e840:	d1f9      	bne.n	800e836 <memcpy+0xe>
 800e842:	bd10      	pop	{r4, pc}

0800e844 <_free_r>:
 800e844:	b538      	push	{r3, r4, r5, lr}
 800e846:	4605      	mov	r5, r0
 800e848:	2900      	cmp	r1, #0
 800e84a:	d041      	beq.n	800e8d0 <_free_r+0x8c>
 800e84c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e850:	1f0c      	subs	r4, r1, #4
 800e852:	2b00      	cmp	r3, #0
 800e854:	bfb8      	it	lt
 800e856:	18e4      	addlt	r4, r4, r3
 800e858:	f7ff ff0c 	bl	800e674 <__malloc_lock>
 800e85c:	4a1d      	ldr	r2, [pc, #116]	@ (800e8d4 <_free_r+0x90>)
 800e85e:	6813      	ldr	r3, [r2, #0]
 800e860:	b933      	cbnz	r3, 800e870 <_free_r+0x2c>
 800e862:	6063      	str	r3, [r4, #4]
 800e864:	6014      	str	r4, [r2, #0]
 800e866:	4628      	mov	r0, r5
 800e868:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e86c:	f7ff bf08 	b.w	800e680 <__malloc_unlock>
 800e870:	42a3      	cmp	r3, r4
 800e872:	d908      	bls.n	800e886 <_free_r+0x42>
 800e874:	6820      	ldr	r0, [r4, #0]
 800e876:	1821      	adds	r1, r4, r0
 800e878:	428b      	cmp	r3, r1
 800e87a:	bf01      	itttt	eq
 800e87c:	6819      	ldreq	r1, [r3, #0]
 800e87e:	685b      	ldreq	r3, [r3, #4]
 800e880:	1809      	addeq	r1, r1, r0
 800e882:	6021      	streq	r1, [r4, #0]
 800e884:	e7ed      	b.n	800e862 <_free_r+0x1e>
 800e886:	461a      	mov	r2, r3
 800e888:	685b      	ldr	r3, [r3, #4]
 800e88a:	b10b      	cbz	r3, 800e890 <_free_r+0x4c>
 800e88c:	42a3      	cmp	r3, r4
 800e88e:	d9fa      	bls.n	800e886 <_free_r+0x42>
 800e890:	6811      	ldr	r1, [r2, #0]
 800e892:	1850      	adds	r0, r2, r1
 800e894:	42a0      	cmp	r0, r4
 800e896:	d10b      	bne.n	800e8b0 <_free_r+0x6c>
 800e898:	6820      	ldr	r0, [r4, #0]
 800e89a:	4401      	add	r1, r0
 800e89c:	1850      	adds	r0, r2, r1
 800e89e:	4283      	cmp	r3, r0
 800e8a0:	6011      	str	r1, [r2, #0]
 800e8a2:	d1e0      	bne.n	800e866 <_free_r+0x22>
 800e8a4:	6818      	ldr	r0, [r3, #0]
 800e8a6:	685b      	ldr	r3, [r3, #4]
 800e8a8:	6053      	str	r3, [r2, #4]
 800e8aa:	4408      	add	r0, r1
 800e8ac:	6010      	str	r0, [r2, #0]
 800e8ae:	e7da      	b.n	800e866 <_free_r+0x22>
 800e8b0:	d902      	bls.n	800e8b8 <_free_r+0x74>
 800e8b2:	230c      	movs	r3, #12
 800e8b4:	602b      	str	r3, [r5, #0]
 800e8b6:	e7d6      	b.n	800e866 <_free_r+0x22>
 800e8b8:	6820      	ldr	r0, [r4, #0]
 800e8ba:	1821      	adds	r1, r4, r0
 800e8bc:	428b      	cmp	r3, r1
 800e8be:	bf04      	itt	eq
 800e8c0:	6819      	ldreq	r1, [r3, #0]
 800e8c2:	685b      	ldreq	r3, [r3, #4]
 800e8c4:	6063      	str	r3, [r4, #4]
 800e8c6:	bf04      	itt	eq
 800e8c8:	1809      	addeq	r1, r1, r0
 800e8ca:	6021      	streq	r1, [r4, #0]
 800e8cc:	6054      	str	r4, [r2, #4]
 800e8ce:	e7ca      	b.n	800e866 <_free_r+0x22>
 800e8d0:	bd38      	pop	{r3, r4, r5, pc}
 800e8d2:	bf00      	nop
 800e8d4:	200029ec 	.word	0x200029ec

0800e8d8 <__ssputs_r>:
 800e8d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8dc:	688e      	ldr	r6, [r1, #8]
 800e8de:	461f      	mov	r7, r3
 800e8e0:	42be      	cmp	r6, r7
 800e8e2:	680b      	ldr	r3, [r1, #0]
 800e8e4:	4682      	mov	sl, r0
 800e8e6:	460c      	mov	r4, r1
 800e8e8:	4690      	mov	r8, r2
 800e8ea:	d82d      	bhi.n	800e948 <__ssputs_r+0x70>
 800e8ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e8f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e8f4:	d026      	beq.n	800e944 <__ssputs_r+0x6c>
 800e8f6:	6965      	ldr	r5, [r4, #20]
 800e8f8:	6909      	ldr	r1, [r1, #16]
 800e8fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e8fe:	eba3 0901 	sub.w	r9, r3, r1
 800e902:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e906:	1c7b      	adds	r3, r7, #1
 800e908:	444b      	add	r3, r9
 800e90a:	106d      	asrs	r5, r5, #1
 800e90c:	429d      	cmp	r5, r3
 800e90e:	bf38      	it	cc
 800e910:	461d      	movcc	r5, r3
 800e912:	0553      	lsls	r3, r2, #21
 800e914:	d527      	bpl.n	800e966 <__ssputs_r+0x8e>
 800e916:	4629      	mov	r1, r5
 800e918:	f7ff fe2c 	bl	800e574 <_malloc_r>
 800e91c:	4606      	mov	r6, r0
 800e91e:	b360      	cbz	r0, 800e97a <__ssputs_r+0xa2>
 800e920:	6921      	ldr	r1, [r4, #16]
 800e922:	464a      	mov	r2, r9
 800e924:	f7ff ff80 	bl	800e828 <memcpy>
 800e928:	89a3      	ldrh	r3, [r4, #12]
 800e92a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e92e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e932:	81a3      	strh	r3, [r4, #12]
 800e934:	6126      	str	r6, [r4, #16]
 800e936:	6165      	str	r5, [r4, #20]
 800e938:	444e      	add	r6, r9
 800e93a:	eba5 0509 	sub.w	r5, r5, r9
 800e93e:	6026      	str	r6, [r4, #0]
 800e940:	60a5      	str	r5, [r4, #8]
 800e942:	463e      	mov	r6, r7
 800e944:	42be      	cmp	r6, r7
 800e946:	d900      	bls.n	800e94a <__ssputs_r+0x72>
 800e948:	463e      	mov	r6, r7
 800e94a:	6820      	ldr	r0, [r4, #0]
 800e94c:	4632      	mov	r2, r6
 800e94e:	4641      	mov	r1, r8
 800e950:	f000 faa8 	bl	800eea4 <memmove>
 800e954:	68a3      	ldr	r3, [r4, #8]
 800e956:	1b9b      	subs	r3, r3, r6
 800e958:	60a3      	str	r3, [r4, #8]
 800e95a:	6823      	ldr	r3, [r4, #0]
 800e95c:	4433      	add	r3, r6
 800e95e:	6023      	str	r3, [r4, #0]
 800e960:	2000      	movs	r0, #0
 800e962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e966:	462a      	mov	r2, r5
 800e968:	f000 fab6 	bl	800eed8 <_realloc_r>
 800e96c:	4606      	mov	r6, r0
 800e96e:	2800      	cmp	r0, #0
 800e970:	d1e0      	bne.n	800e934 <__ssputs_r+0x5c>
 800e972:	6921      	ldr	r1, [r4, #16]
 800e974:	4650      	mov	r0, sl
 800e976:	f7ff ff65 	bl	800e844 <_free_r>
 800e97a:	230c      	movs	r3, #12
 800e97c:	f8ca 3000 	str.w	r3, [sl]
 800e980:	89a3      	ldrh	r3, [r4, #12]
 800e982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e986:	81a3      	strh	r3, [r4, #12]
 800e988:	f04f 30ff 	mov.w	r0, #4294967295
 800e98c:	e7e9      	b.n	800e962 <__ssputs_r+0x8a>
	...

0800e990 <_svfiprintf_r>:
 800e990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e994:	4698      	mov	r8, r3
 800e996:	898b      	ldrh	r3, [r1, #12]
 800e998:	061b      	lsls	r3, r3, #24
 800e99a:	b09d      	sub	sp, #116	@ 0x74
 800e99c:	4607      	mov	r7, r0
 800e99e:	460d      	mov	r5, r1
 800e9a0:	4614      	mov	r4, r2
 800e9a2:	d510      	bpl.n	800e9c6 <_svfiprintf_r+0x36>
 800e9a4:	690b      	ldr	r3, [r1, #16]
 800e9a6:	b973      	cbnz	r3, 800e9c6 <_svfiprintf_r+0x36>
 800e9a8:	2140      	movs	r1, #64	@ 0x40
 800e9aa:	f7ff fde3 	bl	800e574 <_malloc_r>
 800e9ae:	6028      	str	r0, [r5, #0]
 800e9b0:	6128      	str	r0, [r5, #16]
 800e9b2:	b930      	cbnz	r0, 800e9c2 <_svfiprintf_r+0x32>
 800e9b4:	230c      	movs	r3, #12
 800e9b6:	603b      	str	r3, [r7, #0]
 800e9b8:	f04f 30ff 	mov.w	r0, #4294967295
 800e9bc:	b01d      	add	sp, #116	@ 0x74
 800e9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9c2:	2340      	movs	r3, #64	@ 0x40
 800e9c4:	616b      	str	r3, [r5, #20]
 800e9c6:	2300      	movs	r3, #0
 800e9c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9ca:	2320      	movs	r3, #32
 800e9cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e9d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9d4:	2330      	movs	r3, #48	@ 0x30
 800e9d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eb74 <_svfiprintf_r+0x1e4>
 800e9da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e9de:	f04f 0901 	mov.w	r9, #1
 800e9e2:	4623      	mov	r3, r4
 800e9e4:	469a      	mov	sl, r3
 800e9e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9ea:	b10a      	cbz	r2, 800e9f0 <_svfiprintf_r+0x60>
 800e9ec:	2a25      	cmp	r2, #37	@ 0x25
 800e9ee:	d1f9      	bne.n	800e9e4 <_svfiprintf_r+0x54>
 800e9f0:	ebba 0b04 	subs.w	fp, sl, r4
 800e9f4:	d00b      	beq.n	800ea0e <_svfiprintf_r+0x7e>
 800e9f6:	465b      	mov	r3, fp
 800e9f8:	4622      	mov	r2, r4
 800e9fa:	4629      	mov	r1, r5
 800e9fc:	4638      	mov	r0, r7
 800e9fe:	f7ff ff6b 	bl	800e8d8 <__ssputs_r>
 800ea02:	3001      	adds	r0, #1
 800ea04:	f000 80a7 	beq.w	800eb56 <_svfiprintf_r+0x1c6>
 800ea08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea0a:	445a      	add	r2, fp
 800ea0c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea0e:	f89a 3000 	ldrb.w	r3, [sl]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	f000 809f 	beq.w	800eb56 <_svfiprintf_r+0x1c6>
 800ea18:	2300      	movs	r3, #0
 800ea1a:	f04f 32ff 	mov.w	r2, #4294967295
 800ea1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea22:	f10a 0a01 	add.w	sl, sl, #1
 800ea26:	9304      	str	r3, [sp, #16]
 800ea28:	9307      	str	r3, [sp, #28]
 800ea2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea2e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea30:	4654      	mov	r4, sl
 800ea32:	2205      	movs	r2, #5
 800ea34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea38:	484e      	ldr	r0, [pc, #312]	@ (800eb74 <_svfiprintf_r+0x1e4>)
 800ea3a:	f7f1 fbd9 	bl	80001f0 <memchr>
 800ea3e:	9a04      	ldr	r2, [sp, #16]
 800ea40:	b9d8      	cbnz	r0, 800ea7a <_svfiprintf_r+0xea>
 800ea42:	06d0      	lsls	r0, r2, #27
 800ea44:	bf44      	itt	mi
 800ea46:	2320      	movmi	r3, #32
 800ea48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea4c:	0711      	lsls	r1, r2, #28
 800ea4e:	bf44      	itt	mi
 800ea50:	232b      	movmi	r3, #43	@ 0x2b
 800ea52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea56:	f89a 3000 	ldrb.w	r3, [sl]
 800ea5a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea5c:	d015      	beq.n	800ea8a <_svfiprintf_r+0xfa>
 800ea5e:	9a07      	ldr	r2, [sp, #28]
 800ea60:	4654      	mov	r4, sl
 800ea62:	2000      	movs	r0, #0
 800ea64:	f04f 0c0a 	mov.w	ip, #10
 800ea68:	4621      	mov	r1, r4
 800ea6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea6e:	3b30      	subs	r3, #48	@ 0x30
 800ea70:	2b09      	cmp	r3, #9
 800ea72:	d94b      	bls.n	800eb0c <_svfiprintf_r+0x17c>
 800ea74:	b1b0      	cbz	r0, 800eaa4 <_svfiprintf_r+0x114>
 800ea76:	9207      	str	r2, [sp, #28]
 800ea78:	e014      	b.n	800eaa4 <_svfiprintf_r+0x114>
 800ea7a:	eba0 0308 	sub.w	r3, r0, r8
 800ea7e:	fa09 f303 	lsl.w	r3, r9, r3
 800ea82:	4313      	orrs	r3, r2
 800ea84:	9304      	str	r3, [sp, #16]
 800ea86:	46a2      	mov	sl, r4
 800ea88:	e7d2      	b.n	800ea30 <_svfiprintf_r+0xa0>
 800ea8a:	9b03      	ldr	r3, [sp, #12]
 800ea8c:	1d19      	adds	r1, r3, #4
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	9103      	str	r1, [sp, #12]
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	bfbb      	ittet	lt
 800ea96:	425b      	neglt	r3, r3
 800ea98:	f042 0202 	orrlt.w	r2, r2, #2
 800ea9c:	9307      	strge	r3, [sp, #28]
 800ea9e:	9307      	strlt	r3, [sp, #28]
 800eaa0:	bfb8      	it	lt
 800eaa2:	9204      	strlt	r2, [sp, #16]
 800eaa4:	7823      	ldrb	r3, [r4, #0]
 800eaa6:	2b2e      	cmp	r3, #46	@ 0x2e
 800eaa8:	d10a      	bne.n	800eac0 <_svfiprintf_r+0x130>
 800eaaa:	7863      	ldrb	r3, [r4, #1]
 800eaac:	2b2a      	cmp	r3, #42	@ 0x2a
 800eaae:	d132      	bne.n	800eb16 <_svfiprintf_r+0x186>
 800eab0:	9b03      	ldr	r3, [sp, #12]
 800eab2:	1d1a      	adds	r2, r3, #4
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	9203      	str	r2, [sp, #12]
 800eab8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eabc:	3402      	adds	r4, #2
 800eabe:	9305      	str	r3, [sp, #20]
 800eac0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800eb84 <_svfiprintf_r+0x1f4>
 800eac4:	7821      	ldrb	r1, [r4, #0]
 800eac6:	2203      	movs	r2, #3
 800eac8:	4650      	mov	r0, sl
 800eaca:	f7f1 fb91 	bl	80001f0 <memchr>
 800eace:	b138      	cbz	r0, 800eae0 <_svfiprintf_r+0x150>
 800ead0:	9b04      	ldr	r3, [sp, #16]
 800ead2:	eba0 000a 	sub.w	r0, r0, sl
 800ead6:	2240      	movs	r2, #64	@ 0x40
 800ead8:	4082      	lsls	r2, r0
 800eada:	4313      	orrs	r3, r2
 800eadc:	3401      	adds	r4, #1
 800eade:	9304      	str	r3, [sp, #16]
 800eae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eae4:	4824      	ldr	r0, [pc, #144]	@ (800eb78 <_svfiprintf_r+0x1e8>)
 800eae6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eaea:	2206      	movs	r2, #6
 800eaec:	f7f1 fb80 	bl	80001f0 <memchr>
 800eaf0:	2800      	cmp	r0, #0
 800eaf2:	d036      	beq.n	800eb62 <_svfiprintf_r+0x1d2>
 800eaf4:	4b21      	ldr	r3, [pc, #132]	@ (800eb7c <_svfiprintf_r+0x1ec>)
 800eaf6:	bb1b      	cbnz	r3, 800eb40 <_svfiprintf_r+0x1b0>
 800eaf8:	9b03      	ldr	r3, [sp, #12]
 800eafa:	3307      	adds	r3, #7
 800eafc:	f023 0307 	bic.w	r3, r3, #7
 800eb00:	3308      	adds	r3, #8
 800eb02:	9303      	str	r3, [sp, #12]
 800eb04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb06:	4433      	add	r3, r6
 800eb08:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb0a:	e76a      	b.n	800e9e2 <_svfiprintf_r+0x52>
 800eb0c:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb10:	460c      	mov	r4, r1
 800eb12:	2001      	movs	r0, #1
 800eb14:	e7a8      	b.n	800ea68 <_svfiprintf_r+0xd8>
 800eb16:	2300      	movs	r3, #0
 800eb18:	3401      	adds	r4, #1
 800eb1a:	9305      	str	r3, [sp, #20]
 800eb1c:	4619      	mov	r1, r3
 800eb1e:	f04f 0c0a 	mov.w	ip, #10
 800eb22:	4620      	mov	r0, r4
 800eb24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb28:	3a30      	subs	r2, #48	@ 0x30
 800eb2a:	2a09      	cmp	r2, #9
 800eb2c:	d903      	bls.n	800eb36 <_svfiprintf_r+0x1a6>
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d0c6      	beq.n	800eac0 <_svfiprintf_r+0x130>
 800eb32:	9105      	str	r1, [sp, #20]
 800eb34:	e7c4      	b.n	800eac0 <_svfiprintf_r+0x130>
 800eb36:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb3a:	4604      	mov	r4, r0
 800eb3c:	2301      	movs	r3, #1
 800eb3e:	e7f0      	b.n	800eb22 <_svfiprintf_r+0x192>
 800eb40:	ab03      	add	r3, sp, #12
 800eb42:	9300      	str	r3, [sp, #0]
 800eb44:	462a      	mov	r2, r5
 800eb46:	4b0e      	ldr	r3, [pc, #56]	@ (800eb80 <_svfiprintf_r+0x1f0>)
 800eb48:	a904      	add	r1, sp, #16
 800eb4a:	4638      	mov	r0, r7
 800eb4c:	f3af 8000 	nop.w
 800eb50:	1c42      	adds	r2, r0, #1
 800eb52:	4606      	mov	r6, r0
 800eb54:	d1d6      	bne.n	800eb04 <_svfiprintf_r+0x174>
 800eb56:	89ab      	ldrh	r3, [r5, #12]
 800eb58:	065b      	lsls	r3, r3, #25
 800eb5a:	f53f af2d 	bmi.w	800e9b8 <_svfiprintf_r+0x28>
 800eb5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb60:	e72c      	b.n	800e9bc <_svfiprintf_r+0x2c>
 800eb62:	ab03      	add	r3, sp, #12
 800eb64:	9300      	str	r3, [sp, #0]
 800eb66:	462a      	mov	r2, r5
 800eb68:	4b05      	ldr	r3, [pc, #20]	@ (800eb80 <_svfiprintf_r+0x1f0>)
 800eb6a:	a904      	add	r1, sp, #16
 800eb6c:	4638      	mov	r0, r7
 800eb6e:	f000 f879 	bl	800ec64 <_printf_i>
 800eb72:	e7ed      	b.n	800eb50 <_svfiprintf_r+0x1c0>
 800eb74:	0800f680 	.word	0x0800f680
 800eb78:	0800f68a 	.word	0x0800f68a
 800eb7c:	00000000 	.word	0x00000000
 800eb80:	0800e8d9 	.word	0x0800e8d9
 800eb84:	0800f686 	.word	0x0800f686

0800eb88 <_printf_common>:
 800eb88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb8c:	4616      	mov	r6, r2
 800eb8e:	4698      	mov	r8, r3
 800eb90:	688a      	ldr	r2, [r1, #8]
 800eb92:	690b      	ldr	r3, [r1, #16]
 800eb94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eb98:	4293      	cmp	r3, r2
 800eb9a:	bfb8      	it	lt
 800eb9c:	4613      	movlt	r3, r2
 800eb9e:	6033      	str	r3, [r6, #0]
 800eba0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800eba4:	4607      	mov	r7, r0
 800eba6:	460c      	mov	r4, r1
 800eba8:	b10a      	cbz	r2, 800ebae <_printf_common+0x26>
 800ebaa:	3301      	adds	r3, #1
 800ebac:	6033      	str	r3, [r6, #0]
 800ebae:	6823      	ldr	r3, [r4, #0]
 800ebb0:	0699      	lsls	r1, r3, #26
 800ebb2:	bf42      	ittt	mi
 800ebb4:	6833      	ldrmi	r3, [r6, #0]
 800ebb6:	3302      	addmi	r3, #2
 800ebb8:	6033      	strmi	r3, [r6, #0]
 800ebba:	6825      	ldr	r5, [r4, #0]
 800ebbc:	f015 0506 	ands.w	r5, r5, #6
 800ebc0:	d106      	bne.n	800ebd0 <_printf_common+0x48>
 800ebc2:	f104 0a19 	add.w	sl, r4, #25
 800ebc6:	68e3      	ldr	r3, [r4, #12]
 800ebc8:	6832      	ldr	r2, [r6, #0]
 800ebca:	1a9b      	subs	r3, r3, r2
 800ebcc:	42ab      	cmp	r3, r5
 800ebce:	dc26      	bgt.n	800ec1e <_printf_common+0x96>
 800ebd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ebd4:	6822      	ldr	r2, [r4, #0]
 800ebd6:	3b00      	subs	r3, #0
 800ebd8:	bf18      	it	ne
 800ebda:	2301      	movne	r3, #1
 800ebdc:	0692      	lsls	r2, r2, #26
 800ebde:	d42b      	bmi.n	800ec38 <_printf_common+0xb0>
 800ebe0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ebe4:	4641      	mov	r1, r8
 800ebe6:	4638      	mov	r0, r7
 800ebe8:	47c8      	blx	r9
 800ebea:	3001      	adds	r0, #1
 800ebec:	d01e      	beq.n	800ec2c <_printf_common+0xa4>
 800ebee:	6823      	ldr	r3, [r4, #0]
 800ebf0:	6922      	ldr	r2, [r4, #16]
 800ebf2:	f003 0306 	and.w	r3, r3, #6
 800ebf6:	2b04      	cmp	r3, #4
 800ebf8:	bf02      	ittt	eq
 800ebfa:	68e5      	ldreq	r5, [r4, #12]
 800ebfc:	6833      	ldreq	r3, [r6, #0]
 800ebfe:	1aed      	subeq	r5, r5, r3
 800ec00:	68a3      	ldr	r3, [r4, #8]
 800ec02:	bf0c      	ite	eq
 800ec04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ec08:	2500      	movne	r5, #0
 800ec0a:	4293      	cmp	r3, r2
 800ec0c:	bfc4      	itt	gt
 800ec0e:	1a9b      	subgt	r3, r3, r2
 800ec10:	18ed      	addgt	r5, r5, r3
 800ec12:	2600      	movs	r6, #0
 800ec14:	341a      	adds	r4, #26
 800ec16:	42b5      	cmp	r5, r6
 800ec18:	d11a      	bne.n	800ec50 <_printf_common+0xc8>
 800ec1a:	2000      	movs	r0, #0
 800ec1c:	e008      	b.n	800ec30 <_printf_common+0xa8>
 800ec1e:	2301      	movs	r3, #1
 800ec20:	4652      	mov	r2, sl
 800ec22:	4641      	mov	r1, r8
 800ec24:	4638      	mov	r0, r7
 800ec26:	47c8      	blx	r9
 800ec28:	3001      	adds	r0, #1
 800ec2a:	d103      	bne.n	800ec34 <_printf_common+0xac>
 800ec2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec34:	3501      	adds	r5, #1
 800ec36:	e7c6      	b.n	800ebc6 <_printf_common+0x3e>
 800ec38:	18e1      	adds	r1, r4, r3
 800ec3a:	1c5a      	adds	r2, r3, #1
 800ec3c:	2030      	movs	r0, #48	@ 0x30
 800ec3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ec42:	4422      	add	r2, r4
 800ec44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ec48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ec4c:	3302      	adds	r3, #2
 800ec4e:	e7c7      	b.n	800ebe0 <_printf_common+0x58>
 800ec50:	2301      	movs	r3, #1
 800ec52:	4622      	mov	r2, r4
 800ec54:	4641      	mov	r1, r8
 800ec56:	4638      	mov	r0, r7
 800ec58:	47c8      	blx	r9
 800ec5a:	3001      	adds	r0, #1
 800ec5c:	d0e6      	beq.n	800ec2c <_printf_common+0xa4>
 800ec5e:	3601      	adds	r6, #1
 800ec60:	e7d9      	b.n	800ec16 <_printf_common+0x8e>
	...

0800ec64 <_printf_i>:
 800ec64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ec68:	7e0f      	ldrb	r7, [r1, #24]
 800ec6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ec6c:	2f78      	cmp	r7, #120	@ 0x78
 800ec6e:	4691      	mov	r9, r2
 800ec70:	4680      	mov	r8, r0
 800ec72:	460c      	mov	r4, r1
 800ec74:	469a      	mov	sl, r3
 800ec76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ec7a:	d807      	bhi.n	800ec8c <_printf_i+0x28>
 800ec7c:	2f62      	cmp	r7, #98	@ 0x62
 800ec7e:	d80a      	bhi.n	800ec96 <_printf_i+0x32>
 800ec80:	2f00      	cmp	r7, #0
 800ec82:	f000 80d2 	beq.w	800ee2a <_printf_i+0x1c6>
 800ec86:	2f58      	cmp	r7, #88	@ 0x58
 800ec88:	f000 80b9 	beq.w	800edfe <_printf_i+0x19a>
 800ec8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ec90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ec94:	e03a      	b.n	800ed0c <_printf_i+0xa8>
 800ec96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ec9a:	2b15      	cmp	r3, #21
 800ec9c:	d8f6      	bhi.n	800ec8c <_printf_i+0x28>
 800ec9e:	a101      	add	r1, pc, #4	@ (adr r1, 800eca4 <_printf_i+0x40>)
 800eca0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eca4:	0800ecfd 	.word	0x0800ecfd
 800eca8:	0800ed11 	.word	0x0800ed11
 800ecac:	0800ec8d 	.word	0x0800ec8d
 800ecb0:	0800ec8d 	.word	0x0800ec8d
 800ecb4:	0800ec8d 	.word	0x0800ec8d
 800ecb8:	0800ec8d 	.word	0x0800ec8d
 800ecbc:	0800ed11 	.word	0x0800ed11
 800ecc0:	0800ec8d 	.word	0x0800ec8d
 800ecc4:	0800ec8d 	.word	0x0800ec8d
 800ecc8:	0800ec8d 	.word	0x0800ec8d
 800eccc:	0800ec8d 	.word	0x0800ec8d
 800ecd0:	0800ee11 	.word	0x0800ee11
 800ecd4:	0800ed3b 	.word	0x0800ed3b
 800ecd8:	0800edcb 	.word	0x0800edcb
 800ecdc:	0800ec8d 	.word	0x0800ec8d
 800ece0:	0800ec8d 	.word	0x0800ec8d
 800ece4:	0800ee33 	.word	0x0800ee33
 800ece8:	0800ec8d 	.word	0x0800ec8d
 800ecec:	0800ed3b 	.word	0x0800ed3b
 800ecf0:	0800ec8d 	.word	0x0800ec8d
 800ecf4:	0800ec8d 	.word	0x0800ec8d
 800ecf8:	0800edd3 	.word	0x0800edd3
 800ecfc:	6833      	ldr	r3, [r6, #0]
 800ecfe:	1d1a      	adds	r2, r3, #4
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	6032      	str	r2, [r6, #0]
 800ed04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ed0c:	2301      	movs	r3, #1
 800ed0e:	e09d      	b.n	800ee4c <_printf_i+0x1e8>
 800ed10:	6833      	ldr	r3, [r6, #0]
 800ed12:	6820      	ldr	r0, [r4, #0]
 800ed14:	1d19      	adds	r1, r3, #4
 800ed16:	6031      	str	r1, [r6, #0]
 800ed18:	0606      	lsls	r6, r0, #24
 800ed1a:	d501      	bpl.n	800ed20 <_printf_i+0xbc>
 800ed1c:	681d      	ldr	r5, [r3, #0]
 800ed1e:	e003      	b.n	800ed28 <_printf_i+0xc4>
 800ed20:	0645      	lsls	r5, r0, #25
 800ed22:	d5fb      	bpl.n	800ed1c <_printf_i+0xb8>
 800ed24:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ed28:	2d00      	cmp	r5, #0
 800ed2a:	da03      	bge.n	800ed34 <_printf_i+0xd0>
 800ed2c:	232d      	movs	r3, #45	@ 0x2d
 800ed2e:	426d      	negs	r5, r5
 800ed30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed34:	4859      	ldr	r0, [pc, #356]	@ (800ee9c <_printf_i+0x238>)
 800ed36:	230a      	movs	r3, #10
 800ed38:	e011      	b.n	800ed5e <_printf_i+0xfa>
 800ed3a:	6821      	ldr	r1, [r4, #0]
 800ed3c:	6833      	ldr	r3, [r6, #0]
 800ed3e:	0608      	lsls	r0, r1, #24
 800ed40:	f853 5b04 	ldr.w	r5, [r3], #4
 800ed44:	d402      	bmi.n	800ed4c <_printf_i+0xe8>
 800ed46:	0649      	lsls	r1, r1, #25
 800ed48:	bf48      	it	mi
 800ed4a:	b2ad      	uxthmi	r5, r5
 800ed4c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ed4e:	4853      	ldr	r0, [pc, #332]	@ (800ee9c <_printf_i+0x238>)
 800ed50:	6033      	str	r3, [r6, #0]
 800ed52:	bf14      	ite	ne
 800ed54:	230a      	movne	r3, #10
 800ed56:	2308      	moveq	r3, #8
 800ed58:	2100      	movs	r1, #0
 800ed5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ed5e:	6866      	ldr	r6, [r4, #4]
 800ed60:	60a6      	str	r6, [r4, #8]
 800ed62:	2e00      	cmp	r6, #0
 800ed64:	bfa2      	ittt	ge
 800ed66:	6821      	ldrge	r1, [r4, #0]
 800ed68:	f021 0104 	bicge.w	r1, r1, #4
 800ed6c:	6021      	strge	r1, [r4, #0]
 800ed6e:	b90d      	cbnz	r5, 800ed74 <_printf_i+0x110>
 800ed70:	2e00      	cmp	r6, #0
 800ed72:	d04b      	beq.n	800ee0c <_printf_i+0x1a8>
 800ed74:	4616      	mov	r6, r2
 800ed76:	fbb5 f1f3 	udiv	r1, r5, r3
 800ed7a:	fb03 5711 	mls	r7, r3, r1, r5
 800ed7e:	5dc7      	ldrb	r7, [r0, r7]
 800ed80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ed84:	462f      	mov	r7, r5
 800ed86:	42bb      	cmp	r3, r7
 800ed88:	460d      	mov	r5, r1
 800ed8a:	d9f4      	bls.n	800ed76 <_printf_i+0x112>
 800ed8c:	2b08      	cmp	r3, #8
 800ed8e:	d10b      	bne.n	800eda8 <_printf_i+0x144>
 800ed90:	6823      	ldr	r3, [r4, #0]
 800ed92:	07df      	lsls	r7, r3, #31
 800ed94:	d508      	bpl.n	800eda8 <_printf_i+0x144>
 800ed96:	6923      	ldr	r3, [r4, #16]
 800ed98:	6861      	ldr	r1, [r4, #4]
 800ed9a:	4299      	cmp	r1, r3
 800ed9c:	bfde      	ittt	le
 800ed9e:	2330      	movle	r3, #48	@ 0x30
 800eda0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eda4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eda8:	1b92      	subs	r2, r2, r6
 800edaa:	6122      	str	r2, [r4, #16]
 800edac:	f8cd a000 	str.w	sl, [sp]
 800edb0:	464b      	mov	r3, r9
 800edb2:	aa03      	add	r2, sp, #12
 800edb4:	4621      	mov	r1, r4
 800edb6:	4640      	mov	r0, r8
 800edb8:	f7ff fee6 	bl	800eb88 <_printf_common>
 800edbc:	3001      	adds	r0, #1
 800edbe:	d14a      	bne.n	800ee56 <_printf_i+0x1f2>
 800edc0:	f04f 30ff 	mov.w	r0, #4294967295
 800edc4:	b004      	add	sp, #16
 800edc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edca:	6823      	ldr	r3, [r4, #0]
 800edcc:	f043 0320 	orr.w	r3, r3, #32
 800edd0:	6023      	str	r3, [r4, #0]
 800edd2:	4833      	ldr	r0, [pc, #204]	@ (800eea0 <_printf_i+0x23c>)
 800edd4:	2778      	movs	r7, #120	@ 0x78
 800edd6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800edda:	6823      	ldr	r3, [r4, #0]
 800eddc:	6831      	ldr	r1, [r6, #0]
 800edde:	061f      	lsls	r7, r3, #24
 800ede0:	f851 5b04 	ldr.w	r5, [r1], #4
 800ede4:	d402      	bmi.n	800edec <_printf_i+0x188>
 800ede6:	065f      	lsls	r7, r3, #25
 800ede8:	bf48      	it	mi
 800edea:	b2ad      	uxthmi	r5, r5
 800edec:	6031      	str	r1, [r6, #0]
 800edee:	07d9      	lsls	r1, r3, #31
 800edf0:	bf44      	itt	mi
 800edf2:	f043 0320 	orrmi.w	r3, r3, #32
 800edf6:	6023      	strmi	r3, [r4, #0]
 800edf8:	b11d      	cbz	r5, 800ee02 <_printf_i+0x19e>
 800edfa:	2310      	movs	r3, #16
 800edfc:	e7ac      	b.n	800ed58 <_printf_i+0xf4>
 800edfe:	4827      	ldr	r0, [pc, #156]	@ (800ee9c <_printf_i+0x238>)
 800ee00:	e7e9      	b.n	800edd6 <_printf_i+0x172>
 800ee02:	6823      	ldr	r3, [r4, #0]
 800ee04:	f023 0320 	bic.w	r3, r3, #32
 800ee08:	6023      	str	r3, [r4, #0]
 800ee0a:	e7f6      	b.n	800edfa <_printf_i+0x196>
 800ee0c:	4616      	mov	r6, r2
 800ee0e:	e7bd      	b.n	800ed8c <_printf_i+0x128>
 800ee10:	6833      	ldr	r3, [r6, #0]
 800ee12:	6825      	ldr	r5, [r4, #0]
 800ee14:	6961      	ldr	r1, [r4, #20]
 800ee16:	1d18      	adds	r0, r3, #4
 800ee18:	6030      	str	r0, [r6, #0]
 800ee1a:	062e      	lsls	r6, r5, #24
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	d501      	bpl.n	800ee24 <_printf_i+0x1c0>
 800ee20:	6019      	str	r1, [r3, #0]
 800ee22:	e002      	b.n	800ee2a <_printf_i+0x1c6>
 800ee24:	0668      	lsls	r0, r5, #25
 800ee26:	d5fb      	bpl.n	800ee20 <_printf_i+0x1bc>
 800ee28:	8019      	strh	r1, [r3, #0]
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	6123      	str	r3, [r4, #16]
 800ee2e:	4616      	mov	r6, r2
 800ee30:	e7bc      	b.n	800edac <_printf_i+0x148>
 800ee32:	6833      	ldr	r3, [r6, #0]
 800ee34:	1d1a      	adds	r2, r3, #4
 800ee36:	6032      	str	r2, [r6, #0]
 800ee38:	681e      	ldr	r6, [r3, #0]
 800ee3a:	6862      	ldr	r2, [r4, #4]
 800ee3c:	2100      	movs	r1, #0
 800ee3e:	4630      	mov	r0, r6
 800ee40:	f7f1 f9d6 	bl	80001f0 <memchr>
 800ee44:	b108      	cbz	r0, 800ee4a <_printf_i+0x1e6>
 800ee46:	1b80      	subs	r0, r0, r6
 800ee48:	6060      	str	r0, [r4, #4]
 800ee4a:	6863      	ldr	r3, [r4, #4]
 800ee4c:	6123      	str	r3, [r4, #16]
 800ee4e:	2300      	movs	r3, #0
 800ee50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ee54:	e7aa      	b.n	800edac <_printf_i+0x148>
 800ee56:	6923      	ldr	r3, [r4, #16]
 800ee58:	4632      	mov	r2, r6
 800ee5a:	4649      	mov	r1, r9
 800ee5c:	4640      	mov	r0, r8
 800ee5e:	47d0      	blx	sl
 800ee60:	3001      	adds	r0, #1
 800ee62:	d0ad      	beq.n	800edc0 <_printf_i+0x15c>
 800ee64:	6823      	ldr	r3, [r4, #0]
 800ee66:	079b      	lsls	r3, r3, #30
 800ee68:	d413      	bmi.n	800ee92 <_printf_i+0x22e>
 800ee6a:	68e0      	ldr	r0, [r4, #12]
 800ee6c:	9b03      	ldr	r3, [sp, #12]
 800ee6e:	4298      	cmp	r0, r3
 800ee70:	bfb8      	it	lt
 800ee72:	4618      	movlt	r0, r3
 800ee74:	e7a6      	b.n	800edc4 <_printf_i+0x160>
 800ee76:	2301      	movs	r3, #1
 800ee78:	4632      	mov	r2, r6
 800ee7a:	4649      	mov	r1, r9
 800ee7c:	4640      	mov	r0, r8
 800ee7e:	47d0      	blx	sl
 800ee80:	3001      	adds	r0, #1
 800ee82:	d09d      	beq.n	800edc0 <_printf_i+0x15c>
 800ee84:	3501      	adds	r5, #1
 800ee86:	68e3      	ldr	r3, [r4, #12]
 800ee88:	9903      	ldr	r1, [sp, #12]
 800ee8a:	1a5b      	subs	r3, r3, r1
 800ee8c:	42ab      	cmp	r3, r5
 800ee8e:	dcf2      	bgt.n	800ee76 <_printf_i+0x212>
 800ee90:	e7eb      	b.n	800ee6a <_printf_i+0x206>
 800ee92:	2500      	movs	r5, #0
 800ee94:	f104 0619 	add.w	r6, r4, #25
 800ee98:	e7f5      	b.n	800ee86 <_printf_i+0x222>
 800ee9a:	bf00      	nop
 800ee9c:	0800f691 	.word	0x0800f691
 800eea0:	0800f6a2 	.word	0x0800f6a2

0800eea4 <memmove>:
 800eea4:	4288      	cmp	r0, r1
 800eea6:	b510      	push	{r4, lr}
 800eea8:	eb01 0402 	add.w	r4, r1, r2
 800eeac:	d902      	bls.n	800eeb4 <memmove+0x10>
 800eeae:	4284      	cmp	r4, r0
 800eeb0:	4623      	mov	r3, r4
 800eeb2:	d807      	bhi.n	800eec4 <memmove+0x20>
 800eeb4:	1e43      	subs	r3, r0, #1
 800eeb6:	42a1      	cmp	r1, r4
 800eeb8:	d008      	beq.n	800eecc <memmove+0x28>
 800eeba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eec2:	e7f8      	b.n	800eeb6 <memmove+0x12>
 800eec4:	4402      	add	r2, r0
 800eec6:	4601      	mov	r1, r0
 800eec8:	428a      	cmp	r2, r1
 800eeca:	d100      	bne.n	800eece <memmove+0x2a>
 800eecc:	bd10      	pop	{r4, pc}
 800eece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eed2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eed6:	e7f7      	b.n	800eec8 <memmove+0x24>

0800eed8 <_realloc_r>:
 800eed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eedc:	4680      	mov	r8, r0
 800eede:	4615      	mov	r5, r2
 800eee0:	460c      	mov	r4, r1
 800eee2:	b921      	cbnz	r1, 800eeee <_realloc_r+0x16>
 800eee4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eee8:	4611      	mov	r1, r2
 800eeea:	f7ff bb43 	b.w	800e574 <_malloc_r>
 800eeee:	b92a      	cbnz	r2, 800eefc <_realloc_r+0x24>
 800eef0:	f7ff fca8 	bl	800e844 <_free_r>
 800eef4:	2400      	movs	r4, #0
 800eef6:	4620      	mov	r0, r4
 800eef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eefc:	f000 f81a 	bl	800ef34 <_malloc_usable_size_r>
 800ef00:	4285      	cmp	r5, r0
 800ef02:	4606      	mov	r6, r0
 800ef04:	d802      	bhi.n	800ef0c <_realloc_r+0x34>
 800ef06:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ef0a:	d8f4      	bhi.n	800eef6 <_realloc_r+0x1e>
 800ef0c:	4629      	mov	r1, r5
 800ef0e:	4640      	mov	r0, r8
 800ef10:	f7ff fb30 	bl	800e574 <_malloc_r>
 800ef14:	4607      	mov	r7, r0
 800ef16:	2800      	cmp	r0, #0
 800ef18:	d0ec      	beq.n	800eef4 <_realloc_r+0x1c>
 800ef1a:	42b5      	cmp	r5, r6
 800ef1c:	462a      	mov	r2, r5
 800ef1e:	4621      	mov	r1, r4
 800ef20:	bf28      	it	cs
 800ef22:	4632      	movcs	r2, r6
 800ef24:	f7ff fc80 	bl	800e828 <memcpy>
 800ef28:	4621      	mov	r1, r4
 800ef2a:	4640      	mov	r0, r8
 800ef2c:	f7ff fc8a 	bl	800e844 <_free_r>
 800ef30:	463c      	mov	r4, r7
 800ef32:	e7e0      	b.n	800eef6 <_realloc_r+0x1e>

0800ef34 <_malloc_usable_size_r>:
 800ef34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef38:	1f18      	subs	r0, r3, #4
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	bfbc      	itt	lt
 800ef3e:	580b      	ldrlt	r3, [r1, r0]
 800ef40:	18c0      	addlt	r0, r0, r3
 800ef42:	4770      	bx	lr

0800ef44 <_init>:
 800ef44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef46:	bf00      	nop
 800ef48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef4a:	bc08      	pop	{r3}
 800ef4c:	469e      	mov	lr, r3
 800ef4e:	4770      	bx	lr

0800ef50 <_fini>:
 800ef50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef52:	bf00      	nop
 800ef54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef56:	bc08      	pop	{r3}
 800ef58:	469e      	mov	lr, r3
 800ef5a:	4770      	bx	lr
