// Seed: 4163448821
module module_0 #(
    parameter id_1 = 32'd26
);
  wire _id_1;
  wire [-1 'd0 : 1  **  id_1] id_2;
  assign id_2 = id_2;
  parameter id_3[1  |  1 : 1] = -1'b0;
  final if ((-1));
  logic   id_4;
  integer id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd43
) (
    id_1,
    _id_2[1 : id_3],
    _id_3,
    id_4
);
  inout wire id_4;
  input wire _id_3;
  input logic [7:0] _id_2;
  inout wire id_1;
  wire [1 : id_2] id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
