synthesis:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sun Oct 14 21:26:37 2018


Command Line:  synthesis -f KanalogBuffer_kabuf1_lattice.synproj -gui -msgset C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = kbuf_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Dan/Engineering/Lattice/Learning/KanalogBuffer (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/kabuf1 (searchpath added)
-p C:/Dan/Engineering/Lattice/Learning/KanalogBuffer (searchpath added)
Verilog design file = C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/kbuf_top.v
Verilog design file = C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/edge_det.v
Verilog design file = C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/sig_sync.v
Verilog design file = C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/SR_Latch.v
Verilog design file = C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/delay.v
Verilog design file = C:/Dan/Engineering/Lattice/Learning/KanalogBuffer/Latch_SR_N.v
NGD file = KanalogBuffer_kabuf1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/dan/engineering/lattice/learning/kanalogbuffer/kbuf_top.v. VERI-1482
Analyzing Verilog file c:/dan/engineering/lattice/learning/kanalogbuffer/edge_det.v. VERI-1482
Analyzing Verilog file c:/dan/engineering/lattice/learning/kanalogbuffer/sig_sync.v. VERI-1482
Analyzing Verilog file c:/dan/engineering/lattice/learning/kanalogbuffer/sr_latch.v. VERI-1482
Analyzing Verilog file c:/dan/engineering/lattice/learning/kanalogbuffer/delay.v. VERI-1482
Analyzing Verilog file c:/dan/engineering/lattice/learning/kanalogbuffer/latch_sr_n.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): kbuf_top
INFO - synthesis: c:/dan/engineering/lattice/learning/kanalogbuffer/kbuf_top.v(1): compiling module kbuf_top. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="66.50"). VERI-1018
INFO - synthesis: c:/dan/engineering/lattice/learning/kanalogbuffer/delay.v(1): compiling module delay. VERI-1018
INFO - synthesis: c:/dan/engineering/lattice/learning/kanalogbuffer/edge_det.v(1): compiling module edge_det. VERI-1018
INFO - synthesis: c:/dan/engineering/lattice/learning/kanalogbuffer/sig_sync.v(1): compiling module sig_sync. VERI-1018
INFO - synthesis: c:/dan/engineering/lattice/learning/kanalogbuffer/sr_latch.v(1): compiling module SR_Latch_N. VERI-1018
INFO - synthesis: c:/dan/engineering/lattice/learning/kanalogbuffer/sr_latch.v(1): compiling module SR_Latch_N(N=24). VERI-1018
INFO - synthesis: c:/dan/engineering/lattice/learning/kanalogbuffer/latch_sr_n.v(1): compiling module Latch_SR_N. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = kbuf_top.
WARNING - synthesis: I/O Port Adout 's net has no driver and is unused.
WARNING - synthesis: I/O Port Acs 's net has no driver and is unused.
WARNING - synthesis: I/O Port Asck 's net has no driver and is unused.
WARNING - synthesis: I/O Port Adin 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAdout 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAcs 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAsck 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAdin 's net has no driver and is unused.
WARNING - synthesis: I/O Port xDdin 's net has no driver and is unused.
######## Missing driver on net xDdin. Patching with GND.



WARNING - synthesis: I/O Port Adout 's net has no driver and is unused.
WARNING - synthesis: I/O Port Acs 's net has no driver and is unused.
WARNING - synthesis: I/O Port Asck 's net has no driver and is unused.
WARNING - synthesis: I/O Port Adin 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAdout 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAcs 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAsck 's net has no driver and is unused.
WARNING - synthesis: I/O Port xAdin 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in kbuf_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file KanalogBuffer_kabuf1.ngd.

################### Begin Area Report (kbuf_top)######################
Number of register bits => 58 of 7209 (0 % )
FD1P3IX => 49
FD1S3AX => 2
FD1S3IX => 7
GSR => 1
IB => 24
LUT4 => 25
OB => 27
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fpga_clk, loads : 58
Clock Enable Nets
Number of Clock Enables: 6
Top 6 highest fanout Clock Enables:
  Net : fpga_clk_enable_12, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n228, loads : 55
  Net : dac_out_7__I_0/dac_out_c_2, loads : 19
  Net : ser_load_edge/resync, loads : 17
  Net : ser_load_edge/fpga_clk_enable_49, loads : 15
  Net : fpga_clk_enable_12, loads : 8
  Net : r_edge/fpga_clk_enable_29, loads : 7
  Net : s_edge/fpga_clk_enable_36, loads : 7
  Net : s_edge/fpga_clk_enable_19, loads : 7
  Net : kreset_c, loads : 6
  Net : dly4/ddDlatch, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clk]                |  200.000 MHz|  161.655 MHz|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 56.520  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.374  secs
--------------------------------------------------------------
