verilog work "lab_07.v"
