

================================================================
== Vitis HLS Report for 'scaleVector_2out_Pipeline_scale_vector'
================================================================
* Date:           Fri Jan  9 14:23:43 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.154 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- scale_vector  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_weight_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %weight" [./basic_helper.hpp:173->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 15 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [./basic_helper.hpp:173->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 17 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 18 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 19 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln180 = br void %VITIS_LOOP_184_1.i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 22 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 23 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i31 %i_load" [./basic_helper.hpp:173->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 24 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.66ns)   --->   "%icmp_ln180 = icmp_slt  i32 %zext_ln173, i32 %n_read" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 25 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %scaleVector_2out.exit.exitStub, void %VITIS_LOOP_184_1.split.i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 26 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln180 = add i31 %i_load, i31 1" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 27 'add' 'add_ln180' <Predicate = (icmp_ln180)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln180 = muxlogic i31 %add_ln180"   --->   Operation 28 'muxlogic' 'muxLogicData_to_store_ln180' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln180 = muxlogic i31 %i"   --->   Operation 29 'muxlogic' 'muxLogicAddr_to_store_ln180' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.40ns)   --->   "%store_ln180 = store i31 %add_ln180, i31 %i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 30 'store' 'store_ln180' <Predicate = (icmp_ln180)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicCE_to_primalInfeasRay_fifo_i_read = muxlogic"   --->   Operation 31 'muxlogic' 'muxLogicCE_to_primalInfeasRay_fifo_i_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.75ns)   --->   "%primalInfeasRay_fifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasRay_fifo_i" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'read' 'primalInfeasRay_fifo_i_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i512 %primalInfeasRay_fifo_i_read" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 33 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln182_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 64, i32 127" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 34 'partselect' 'trunc_ln182_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln182_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 128, i32 191" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 35 'partselect' 'trunc_ln182_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln182_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 192, i32 255" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 36 'partselect' 'trunc_ln182_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln182_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 256, i32 319" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'partselect' 'trunc_ln182_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln182_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 320, i32 383" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 38 'partselect' 'trunc_ln182_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln182_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 384, i32 447" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 39 'partselect' 'trunc_ln182_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln182_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasRay_fifo_i_read, i32 448, i32 511" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 40 'partselect' 'trunc_ln182_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln182 = bitcast i64 %trunc_ln182" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 41 'bitcast' 'bitcast_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln182_1 = bitcast i64 %trunc_ln182_7" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 42 'bitcast' 'bitcast_ln182_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln182_2 = bitcast i64 %trunc_ln182_8" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 43 'bitcast' 'bitcast_ln182_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln182_3 = bitcast i64 %trunc_ln182_9" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 44 'bitcast' 'bitcast_ln182_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln182_4 = bitcast i64 %trunc_ln182_s" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 45 'bitcast' 'bitcast_ln182_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln182_5 = bitcast i64 %trunc_ln182_1" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 46 'bitcast' 'bitcast_ln182_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln182_6 = bitcast i64 %trunc_ln182_2" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 47 'bitcast' 'bitcast_ln182_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln182_7 = bitcast i64 %trunc_ln182_3" [./basic_helper.hpp:182->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 48 'bitcast' 'bitcast_ln182_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln182"   --->   Operation 49 'muxlogic' 'muxLogicI0_to_mul_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 50 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_i = muxlogic i64 %weight_read"   --->   Operation 50 'muxlogic' 'muxLogicI1_to_mul_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 51 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln182_1"   --->   Operation 51 'muxlogic' 'muxLogicI0_to_mul_1_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 52 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read"   --->   Operation 52 'muxlogic' 'muxLogicI1_to_mul_1_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 53 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln182_2"   --->   Operation 53 'muxlogic' 'muxLogicI0_to_mul_2_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 54 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read"   --->   Operation 54 'muxlogic' 'muxLogicI1_to_mul_2_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 55 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln182_3"   --->   Operation 55 'muxlogic' 'muxLogicI0_to_mul_3_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 56 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read"   --->   Operation 56 'muxlogic' 'muxLogicI1_to_mul_3_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 57 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln182_4"   --->   Operation 57 'muxlogic' 'muxLogicI0_to_mul_4_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 58 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read"   --->   Operation 58 'muxlogic' 'muxLogicI1_to_mul_4_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 59 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln182_5"   --->   Operation 59 'muxlogic' 'muxLogicI0_to_mul_5_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 60 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read"   --->   Operation 60 'muxlogic' 'muxLogicI1_to_mul_5_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 61 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln182_6"   --->   Operation 61 'muxlogic' 'muxLogicI0_to_mul_6_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 62 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read"   --->   Operation 62 'muxlogic' 'muxLogicI1_to_mul_6_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 63 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln182_7"   --->   Operation 63 'muxlogic' 'muxLogicI0_to_mul_7_i' <Predicate = true> <Delay = 0.76>
ST_2 : Operation 64 [2/2] (0.76ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read"   --->   Operation 64 'muxlogic' 'muxLogicI1_to_mul_7_i' <Predicate = true> <Delay = 0.76>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 65 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln182"   --->   Operation 65 'muxlogic' 'muxLogicI0_to_mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_i = muxlogic i64 %weight_read"   --->   Operation 66 'muxlogic' 'muxLogicI1_to_mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [5/5] (1.84ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 67 'dmul' 'mul_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln182_1"   --->   Operation 68 'muxlogic' 'muxLogicI0_to_mul_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_1_i = muxlogic i64 %weight_read"   --->   Operation 69 'muxlogic' 'muxLogicI1_to_mul_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [5/5] (1.84ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 70 'dmul' 'mul_1_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln182_2"   --->   Operation 71 'muxlogic' 'muxLogicI0_to_mul_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_2_i = muxlogic i64 %weight_read"   --->   Operation 72 'muxlogic' 'muxLogicI1_to_mul_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [5/5] (1.84ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 73 'dmul' 'mul_2_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln182_3"   --->   Operation 74 'muxlogic' 'muxLogicI0_to_mul_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_3_i = muxlogic i64 %weight_read"   --->   Operation 75 'muxlogic' 'muxLogicI1_to_mul_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [5/5] (1.84ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 76 'dmul' 'mul_3_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln182_4"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_mul_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_4_i = muxlogic i64 %weight_read"   --->   Operation 78 'muxlogic' 'muxLogicI1_to_mul_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [5/5] (1.84ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 79 'dmul' 'mul_4_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln182_5"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_mul_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_5_i = muxlogic i64 %weight_read"   --->   Operation 81 'muxlogic' 'muxLogicI1_to_mul_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [5/5] (1.84ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 82 'dmul' 'mul_5_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln182_6"   --->   Operation 83 'muxlogic' 'muxLogicI0_to_mul_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_6_i = muxlogic i64 %weight_read"   --->   Operation 84 'muxlogic' 'muxLogicI1_to_mul_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [5/5] (1.84ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 85 'dmul' 'mul_6_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln182_7"   --->   Operation 86 'muxlogic' 'muxLogicI0_to_mul_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (0.00ns) (share mux size 8)   --->   "%muxLogicI1_to_mul_7_i = muxlogic i64 %weight_read"   --->   Operation 87 'muxlogic' 'muxLogicI1_to_mul_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [5/5] (1.84ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 88 'dmul' 'mul_7_i' <Predicate = true> <Delay = 1.84> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 89 [4/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 89 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [4/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 90 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [4/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 91 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [4/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 92 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [4/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 93 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [4/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 94 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [4/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 95 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [4/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 96 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 97 [3/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 97 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [3/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 98 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [3/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 99 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [3/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 100 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [3/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 101 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [3/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 102 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [3/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 103 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [3/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 104 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 105 [2/5] (2.15ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 105 'dmul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [2/5] (2.15ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 106 'dmul' 'mul_1_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [2/5] (2.15ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 107 'dmul' 'mul_2_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [2/5] (2.15ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 108 'dmul' 'mul_3_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [2/5] (2.15ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 109 'dmul' 'mul_4_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [2/5] (2.15ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 110 'dmul' 'mul_5_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [2/5] (2.15ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 111 'dmul' 'mul_6_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [2/5] (2.15ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 112 'dmul' 'mul_7_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (!icmp_ln180)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln181 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:181->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 113 'specpipeline' 'specpipeline_ln181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 114 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/5] (0.09ns)   --->   "%mul_i = dmul i64 %bitcast_ln182, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 115 'dmul' 'mul_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/5] (0.09ns)   --->   "%mul_1_i = dmul i64 %bitcast_ln182_1, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 116 'dmul' 'mul_1_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/5] (0.09ns)   --->   "%mul_2_i = dmul i64 %bitcast_ln182_2, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 117 'dmul' 'mul_2_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/5] (0.09ns)   --->   "%mul_3_i = dmul i64 %bitcast_ln182_3, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 118 'dmul' 'mul_3_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/5] (0.09ns)   --->   "%mul_4_i = dmul i64 %bitcast_ln182_4, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 119 'dmul' 'mul_4_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/5] (0.09ns)   --->   "%mul_5_i = dmul i64 %bitcast_ln182_5, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 120 'dmul' 'mul_5_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/5] (0.09ns)   --->   "%mul_6_i = dmul i64 %bitcast_ln182_6, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 121 'dmul' 'mul_6_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/5] (0.09ns)   --->   "%mul_7_i = dmul i64 %bitcast_ln182_7, i64 %weight_read" [./basic_helper.hpp:186->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 122 'dmul' 'mul_7_i' <Predicate = true> <Delay = 0.09> <CoreInst = "DMul_meddsp">   --->   Core 51 'DMul_meddsp' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln188 = bitcast i64 %mul_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 123 'bitcast' 'bitcast_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln188_1 = bitcast i64 %mul_1_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 124 'bitcast' 'bitcast_ln188_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln188_2 = bitcast i64 %mul_2_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 125 'bitcast' 'bitcast_ln188_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln188_3 = bitcast i64 %mul_3_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 126 'bitcast' 'bitcast_ln188_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln188_4 = bitcast i64 %mul_4_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 127 'bitcast' 'bitcast_ln188_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln188_5 = bitcast i64 %mul_5_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 128 'bitcast' 'bitcast_ln188_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln188_6 = bitcast i64 %mul_6_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 129 'bitcast' 'bitcast_ln188_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln188_7 = bitcast i64 %mul_7_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 130 'bitcast' 'bitcast_ln188_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln188_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln188_7, i64 %bitcast_ln188_6, i64 %bitcast_ln188_5, i64 %bitcast_ln188_4, i64 %bitcast_ln188_3, i64 %bitcast_ln188_2, i64 %bitcast_ln188_1, i64 %bitcast_ln188" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 131 'bitconcatenate' 'or_ln188_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln188 = muxlogic i512 %or_ln188_i"   --->   Operation 132 'muxlogic' 'muxLogicData_to_write_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.91ns)   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasRay_SVfifo_lb_i, i512 %or_ln188_i" [./basic_helper.hpp:188->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 133 'write' 'write_ln188' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln189 = muxlogic i512 %or_ln188_i"   --->   Operation 134 'muxlogic' 'muxLogicData_to_write_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.91ns)   --->   "%write_ln189 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasRay_SVfifo_ub_i, i512 %or_ln188_i" [./basic_helper.hpp:189->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 135 'write' 'write_ln189' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln180 = br void %VITIS_LOOP_184_1.i" [./basic_helper.hpp:180->./Compute_Dual_Infeasibility.hpp:169->Infeasi_Res_S2.cpp:111]   --->   Operation 136 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ primalInfeasRay_fifo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ primalInfeasRay_SVfifo_lb_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ primalInfeasRay_SVfifo_ub_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                         (alloca        ) [ 01000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
specinterface_ln0                         (specinterface ) [ 00000000]
muxLogicCE_to_weight_read                 (muxlogic      ) [ 00000000]
weight_read                               (read          ) [ 01111111]
muxLogicCE_to_n_read                      (muxlogic      ) [ 00000000]
n_read                                    (read          ) [ 00000000]
muxLogicData_to_store_ln0                 (muxlogic      ) [ 00000000]
muxLogicAddr_to_store_ln0                 (muxlogic      ) [ 00000000]
store_ln0                                 (store         ) [ 00000000]
br_ln180                                  (br            ) [ 00000000]
MuxLogicAddr_to_i_load                    (muxlogic      ) [ 00000000]
i_load                                    (load          ) [ 00000000]
zext_ln173                                (zext          ) [ 00000000]
icmp_ln180                                (icmp          ) [ 01111110]
br_ln180                                  (br            ) [ 00000000]
add_ln180                                 (add           ) [ 00000000]
muxLogicData_to_store_ln180               (muxlogic      ) [ 00000000]
muxLogicAddr_to_store_ln180               (muxlogic      ) [ 00000000]
store_ln180                               (store         ) [ 00000000]
muxLogicCE_to_primalInfeasRay_fifo_i_read (muxlogic      ) [ 00000000]
primalInfeasRay_fifo_i_read               (read          ) [ 00000000]
trunc_ln182                               (trunc         ) [ 00000000]
trunc_ln182_7                             (partselect    ) [ 00000000]
trunc_ln182_8                             (partselect    ) [ 00000000]
trunc_ln182_9                             (partselect    ) [ 00000000]
trunc_ln182_s                             (partselect    ) [ 00000000]
trunc_ln182_1                             (partselect    ) [ 00000000]
trunc_ln182_2                             (partselect    ) [ 00000000]
trunc_ln182_3                             (partselect    ) [ 00000000]
bitcast_ln182                             (bitcast       ) [ 01011111]
bitcast_ln182_1                           (bitcast       ) [ 01011111]
bitcast_ln182_2                           (bitcast       ) [ 01011111]
bitcast_ln182_3                           (bitcast       ) [ 01011111]
bitcast_ln182_4                           (bitcast       ) [ 01011111]
bitcast_ln182_5                           (bitcast       ) [ 01011111]
bitcast_ln182_6                           (bitcast       ) [ 01011111]
bitcast_ln182_7                           (bitcast       ) [ 01011111]
muxLogicI0_to_mul_i                       (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_i                       (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_1_i                     (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_1_i                     (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_2_i                     (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_2_i                     (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_3_i                     (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_3_i                     (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_4_i                     (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_4_i                     (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_5_i                     (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_5_i                     (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_6_i                     (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_6_i                     (muxlogic      ) [ 00000000]
muxLogicI0_to_mul_7_i                     (muxlogic      ) [ 00000000]
muxLogicI1_to_mul_7_i                     (muxlogic      ) [ 00000000]
specpipeline_ln181                        (specpipeline  ) [ 00000000]
specloopname_ln180                        (specloopname  ) [ 00000000]
mul_i                                     (dmul          ) [ 00000000]
mul_1_i                                   (dmul          ) [ 00000000]
mul_2_i                                   (dmul          ) [ 00000000]
mul_3_i                                   (dmul          ) [ 00000000]
mul_4_i                                   (dmul          ) [ 00000000]
mul_5_i                                   (dmul          ) [ 00000000]
mul_6_i                                   (dmul          ) [ 00000000]
mul_7_i                                   (dmul          ) [ 00000000]
bitcast_ln188                             (bitcast       ) [ 00000000]
bitcast_ln188_1                           (bitcast       ) [ 00000000]
bitcast_ln188_2                           (bitcast       ) [ 00000000]
bitcast_ln188_3                           (bitcast       ) [ 00000000]
bitcast_ln188_4                           (bitcast       ) [ 00000000]
bitcast_ln188_5                           (bitcast       ) [ 00000000]
bitcast_ln188_6                           (bitcast       ) [ 00000000]
bitcast_ln188_7                           (bitcast       ) [ 00000000]
or_ln188_i                                (bitconcatenate) [ 00000000]
muxLogicData_to_write_ln188               (muxlogic      ) [ 00000000]
write_ln188                               (write         ) [ 00000000]
muxLogicData_to_write_ln189               (muxlogic      ) [ 00000000]
write_ln189                               (write         ) [ 00000000]
br_ln180                                  (br            ) [ 00000000]
ret_ln0                                   (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="primalInfeasRay_fifo_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_fifo_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="primalInfeasRay_SVfifo_lb_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_SVfifo_lb_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="primalInfeasRay_SVfifo_ub_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_SVfifo_ub_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="weight_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="n_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="primalInfeasRay_fifo_i_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="512" slack="0"/>
<pin id="90" dir="0" index="1" bw="512" slack="0"/>
<pin id="91" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="primalInfeasRay_fifo_i_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln188_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="512" slack="0"/>
<pin id="97" dir="0" index="2" bw="512" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln188/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln189_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="512" slack="0"/>
<pin id="104" dir="0" index="2" bw="512" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln189/7 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="0" index="1" bw="64" slack="2"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="0" index="1" bw="64" slack="2"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_1_i/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="0" index="1" bw="64" slack="2"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_2_i/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="0" index="1" bw="64" slack="2"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_3_i/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="0" index="1" bw="64" slack="2"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_4_i/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="64" slack="2"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_5_i/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="0" index="1" bw="64" slack="2"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_6_i/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="0" index="1" bw="64" slack="2"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_7_i/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="muxLogicCE_to_weight_read_fu_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_weight_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="muxLogicCE_to_n_read_fu_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_n_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="muxLogicData_to_store_ln0_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="muxLogicAddr_to_store_ln0_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="31" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="MuxLogicAddr_to_i_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln173_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln180_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln180_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="muxLogicData_to_store_ln180_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="0"/>
<pin id="180" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln180/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="muxLogicAddr_to_store_ln180_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln180/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln180_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="0" index="1" bw="31" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="muxLogicCE_to_primalInfeasRay_fifo_i_read_fu_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_primalInfeasRay_fifo_i_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln182_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="512" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln182_7_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="512" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="8" slack="0"/>
<pin id="201" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln182_7/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln182_8_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="512" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="0" index="3" bw="9" slack="0"/>
<pin id="211" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln182_8/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln182_9_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="512" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="0" index="3" bw="9" slack="0"/>
<pin id="221" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln182_9/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln182_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="512" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="0" index="3" bw="10" slack="0"/>
<pin id="231" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln182_s/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln182_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="512" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="0" index="3" bw="10" slack="0"/>
<pin id="241" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln182_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln182_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="512" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="0" index="3" bw="10" slack="0"/>
<pin id="251" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln182_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln182_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="512" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="0" index="3" bw="10" slack="0"/>
<pin id="261" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln182_3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln182_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln182_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln182_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182_2/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="bitcast_ln182_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bitcast_ln182_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182_4/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="bitcast_ln182_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182_5/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="bitcast_ln182_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182_6/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln182_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln182_7/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_i/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_i/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_1_i/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_1_i/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_2_i/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_2_i/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_3_i/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_3_i/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_4_i/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_4_i/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_5_i/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_5_i/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_6_i/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_6_i/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_7_i/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_7_i/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="bitcast_ln188_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bitcast_ln188_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188_1/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="bitcast_ln188_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188_2/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bitcast_ln188_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188_3/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="bitcast_ln188_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188_4/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="bitcast_ln188_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188_5/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="bitcast_ln188_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188_6/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln188_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln188_7/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln188_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="512" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="64" slack="0"/>
<pin id="390" dir="0" index="3" bw="64" slack="0"/>
<pin id="391" dir="0" index="4" bw="64" slack="0"/>
<pin id="392" dir="0" index="5" bw="64" slack="0"/>
<pin id="393" dir="0" index="6" bw="64" slack="0"/>
<pin id="394" dir="0" index="7" bw="64" slack="0"/>
<pin id="395" dir="0" index="8" bw="64" slack="0"/>
<pin id="396" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln188_i/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="muxLogicData_to_write_ln188_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="512" slack="0"/>
<pin id="410" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln188/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="muxLogicData_to_write_ln189_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="512" slack="0"/>
<pin id="414" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln189/7 "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="0"/>
<pin id="418" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="426" class="1005" name="weight_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln180_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="5"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln180 "/>
</bind>
</comp>

<comp id="450" class="1005" name="bitcast_ln182_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182 "/>
</bind>
</comp>

<comp id="456" class="1005" name="bitcast_ln182_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="bitcast_ln182_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182_2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="bitcast_ln182_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182_3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="bitcast_ln182_4_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182_4 "/>
</bind>
</comp>

<comp id="480" class="1005" name="bitcast_ln182_5_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="1"/>
<pin id="482" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182_5 "/>
</bind>
</comp>

<comp id="486" class="1005" name="bitcast_ln182_6_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182_6 "/>
</bind>
</comp>

<comp id="492" class="1005" name="bitcast_ln182_7_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln182_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="70" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="82" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="159" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="172" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="88" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="88" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="88" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="88" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="88" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="88" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="88" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="88" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="192" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="196" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="206" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="216" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="226" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="236" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="246" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="256" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="266" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="270" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="274" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="278" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="282" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="286" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="290" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="294" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="108" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="112" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="116" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="120" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="124" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="128" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="132" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="136" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="399"><net_src comp="378" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="400"><net_src comp="374" pin="1"/><net_sink comp="386" pin=3"/></net>

<net id="401"><net_src comp="370" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="402"><net_src comp="366" pin="1"/><net_sink comp="386" pin=5"/></net>

<net id="403"><net_src comp="362" pin="1"/><net_sink comp="386" pin=6"/></net>

<net id="404"><net_src comp="358" pin="1"/><net_sink comp="386" pin=7"/></net>

<net id="405"><net_src comp="354" pin="1"/><net_sink comp="386" pin=8"/></net>

<net id="406"><net_src comp="386" pin="9"/><net_sink comp="94" pin=2"/></net>

<net id="407"><net_src comp="386" pin="9"/><net_sink comp="101" pin=2"/></net>

<net id="411"><net_src comp="386" pin="9"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="386" pin="9"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="72" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="429"><net_src comp="76" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="438"><net_src comp="426" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="439"><net_src comp="426" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="440"><net_src comp="426" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="441"><net_src comp="426" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="442"><net_src comp="426" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="443"><net_src comp="426" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="444"><net_src comp="426" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="445"><net_src comp="426" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="449"><net_src comp="166" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="266" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="459"><net_src comp="270" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="465"><net_src comp="274" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="471"><net_src comp="278" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="477"><net_src comp="282" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="483"><net_src comp="286" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="489"><net_src comp="290" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="495"><net_src comp="294" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: primalInfeasRay_SVfifo_lb_i | {7 }
	Port: primalInfeasRay_SVfifo_ub_i | {7 }
 - Input state : 
	Port: scaleVector_2out_Pipeline_scale_vector : n | {1 }
	Port: scaleVector_2out_Pipeline_scale_vector : primalInfeasRay_fifo_i | {2 }
	Port: scaleVector_2out_Pipeline_scale_vector : weight | {1 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		zext_ln173 : 2
		icmp_ln180 : 3
		br_ln180 : 4
		add_ln180 : 2
		muxLogicData_to_store_ln180 : 3
		muxLogicAddr_to_store_ln180 : 1
		store_ln180 : 3
	State 2
		bitcast_ln182 : 1
		bitcast_ln182_1 : 1
		bitcast_ln182_2 : 1
		bitcast_ln182_3 : 1
		bitcast_ln182_4 : 1
		bitcast_ln182_5 : 1
		bitcast_ln182_6 : 1
		bitcast_ln182_7 : 1
		muxLogicI0_to_mul_i : 2
		muxLogicI0_to_mul_1_i : 2
		muxLogicI0_to_mul_2_i : 2
		muxLogicI0_to_mul_3_i : 2
		muxLogicI0_to_mul_4_i : 2
		muxLogicI0_to_mul_5_i : 2
		muxLogicI0_to_mul_6_i : 2
		muxLogicI0_to_mul_7_i : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		bitcast_ln188 : 1
		bitcast_ln188_1 : 1
		bitcast_ln188_2 : 1
		bitcast_ln188_3 : 1
		bitcast_ln188_4 : 1
		bitcast_ln188_5 : 1
		bitcast_ln188_6 : 1
		bitcast_ln188_7 : 1
		or_ln188_i : 2
		muxLogicData_to_write_ln188 : 3
		write_ln188 : 3
		muxLogicData_to_write_ln189 : 3
		write_ln189 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    grp_fu_108                    |    6    |   174   |   215   |
|          |                    grp_fu_112                    |    6    |   174   |   215   |
|          |                    grp_fu_116                    |    6    |   174   |   215   |
|   dmul   |                    grp_fu_120                    |    6    |   174   |   215   |
|          |                    grp_fu_124                    |    6    |   174   |   215   |
|          |                    grp_fu_128                    |    6    |   174   |   215   |
|          |                    grp_fu_132                    |    6    |   174   |   215   |
|          |                    grp_fu_136                    |    6    |   174   |   215   |
|----------|--------------------------------------------------|---------|---------|---------|
|    add   |                 add_ln180_fu_172                 |    0    |    0    |    31   |
|----------|--------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln180_fu_166                |    0    |    0    |    16   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |              weight_read_read_fu_76              |    0    |    0    |    0    |
|   read   |                 n_read_read_fu_82                |    0    |    0    |    0    |
|          |      primalInfeasRay_fifo_i_read_read_fu_88      |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   write  |              write_ln188_write_fu_94             |    0    |    0    |    0    |
|          |             write_ln189_write_fu_101             |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |         muxLogicCE_to_weight_read_fu_140         |    0    |    0    |    0    |
|          |            muxLogicCE_to_n_read_fu_142           |    0    |    0    |    0    |
|          |         muxLogicData_to_store_ln0_fu_144         |    0    |    0    |    0    |
|          |         muxLogicAddr_to_store_ln0_fu_148         |    0    |    0    |    0    |
|          |           MuxLogicAddr_to_i_load_fu_156          |    0    |    0    |    0    |
|          |        muxLogicData_to_store_ln180_fu_178        |    0    |    0    |    0    |
|          |        muxLogicAddr_to_store_ln180_fu_182        |    0    |    0    |    0    |
|          | muxLogicCE_to_primalInfeasRay_fifo_i_read_fu_190 |    0    |    0    |    0    |
|          |                    grp_fu_298                    |    0    |    0    |    0    |
|          |                    grp_fu_302                    |    0    |    0    |    0    |
|          |                    grp_fu_305                    |    0    |    0    |    0    |
|          |                    grp_fu_309                    |    0    |    0    |    0    |
| muxlogic |                    grp_fu_312                    |    0    |    0    |    0    |
|          |                    grp_fu_316                    |    0    |    0    |    0    |
|          |                    grp_fu_319                    |    0    |    0    |    0    |
|          |                    grp_fu_323                    |    0    |    0    |    0    |
|          |                    grp_fu_326                    |    0    |    0    |    0    |
|          |                    grp_fu_330                    |    0    |    0    |    0    |
|          |                    grp_fu_333                    |    0    |    0    |    0    |
|          |                    grp_fu_337                    |    0    |    0    |    0    |
|          |                    grp_fu_340                    |    0    |    0    |    0    |
|          |                    grp_fu_344                    |    0    |    0    |    0    |
|          |                    grp_fu_347                    |    0    |    0    |    0    |
|          |                    grp_fu_351                    |    0    |    0    |    0    |
|          |        muxLogicData_to_write_ln188_fu_408        |    0    |    0    |    0    |
|          |        muxLogicData_to_write_ln189_fu_412        |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   zext   |                 zext_ln173_fu_162                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   trunc  |                trunc_ln182_fu_192                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |               trunc_ln182_7_fu_196               |    0    |    0    |    0    |
|          |               trunc_ln182_8_fu_206               |    0    |    0    |    0    |
|          |               trunc_ln182_9_fu_216               |    0    |    0    |    0    |
|partselect|               trunc_ln182_s_fu_226               |    0    |    0    |    0    |
|          |               trunc_ln182_1_fu_236               |    0    |    0    |    0    |
|          |               trunc_ln182_2_fu_246               |    0    |    0    |    0    |
|          |               trunc_ln182_3_fu_256               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 or_ln188_i_fu_386                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |    48   |   1392  |   1767  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln182_1_reg_456|   64   |
|bitcast_ln182_2_reg_462|   64   |
|bitcast_ln182_3_reg_468|   64   |
|bitcast_ln182_4_reg_474|   64   |
|bitcast_ln182_5_reg_480|   64   |
|bitcast_ln182_6_reg_486|   64   |
|bitcast_ln182_7_reg_492|   64   |
| bitcast_ln182_reg_450 |   64   |
|       i_reg_416       |   31   |
|   icmp_ln180_reg_446  |    1   |
|  weight_read_reg_426  |   64   |
+-----------------------+--------+
|         Total         |   608  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_298 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_305 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_312 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_319 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_326 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_333 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_340 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
| grp_fu_347 |  p0  |   2  |  64  |   128  ||    0    ||    64   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |  1024  ||  3.656  ||    0    ||   512   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  1392  |  1767  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   512  |
|  Register |    -   |    -   |   608  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |    3   |  2000  |  2279  |
+-----------+--------+--------+--------+--------+
