{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590740559266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590740559266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 16:22:39 2020 " "Processing started: Fri May 29 16:22:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590740559266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590740559266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_input -c key_input " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590740559266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1590740559625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_input.bdf 1 1 " "Found 1 design units, including 1 entities, in source file key_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_input " "Found entity 1: key_input" {  } { { "key_input.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740559672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590740559672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "counter_debounce.vhd " "Can't analyze file -- file counter_debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1590740559672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_debounce-Behavioral " "Found design unit 1: keyboard_debounce-Behavioral" {  } { { "keyboard_debounce.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/keyboard_debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_debounce " "Found entity 1: keyboard_debounce" {  } { { "keyboard_debounce.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/keyboard_debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "InputReceiver.vhd " "Can't analyze file -- file InputReceiver.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1590740559985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ControlUnit.vhd " "Can't analyze file -- file ControlUnit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1590740559985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-Behavioral " "Found design unit 1: control_unit-Behavioral" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led-behavioral " "Found design unit 1: led-behavioral" {  } { { "led.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/led.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""} { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590740559985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_input " "Elaborating entity \"key_input\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590740560030 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.vhd 2 1 " "Using design file seg7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-Behavioral " "Found design unit 1: seg7-Behavioral" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740560030 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740560030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590740560030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst\"" {  } { { "key_input.bdf" "inst" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 416 1008 1224 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590740560030 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1_in seg7.vhd(20) " "VHDL Process Statement warning at seg7.vhd(20): signal \"num1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2_in seg7.vhd(21) " "VHDL Process Statement warning at seg7.vhd(21): signal \"num2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3_in seg7.vhd(22) " "VHDL Process Statement warning at seg7.vhd(22): signal \"num3_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num4_in seg7.vhd(23) " "VHDL Process Statement warning at seg7.vhd(23): signal \"num4_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op seg7.vhd(17) " "VHDL Process Statement warning at seg7.vhd(17): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] seg7.vhd(17) " "Inferred latch for \"op\[0\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] seg7.vhd(17) " "Inferred latch for \"op\[1\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] seg7.vhd(17) " "Inferred latch for \"op\[2\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] seg7.vhd(17) " "Inferred latch for \"op\[3\]\" at seg7.vhd(17)" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590740560030 "|key_input|seg7:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst17 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst17\"" {  } { { "key_input.bdf" "inst17" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 416 504 712 560 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590740560030 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_current control_unit.vhd(115) " "VHDL Process Statement warning at control_unit.vhd(115): signal \"num_current\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560046 "|key_input|control_unit:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(117) " "VHDL Process Statement warning at control_unit.vhd(117): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560046 "|key_input|control_unit:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(119) " "VHDL Process Statement warning at control_unit.vhd(119): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560046 "|key_input|control_unit:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(121) " "VHDL Process Statement warning at control_unit.vhd(121): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560046 "|key_input|control_unit:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in control_unit.vhd(123) " "VHDL Process Statement warning at control_unit.vhd(123): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590740560046 "|key_input|control_unit:inst17"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce_g.bdf 1 1 " "Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_g " "Found entity 1: debounce_g" {  } { { "debounce_g.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/debounce_g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740560061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590740560061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_g debounce_g:inst2 " "Elaborating entity \"debounce_g\" for hierarchy \"debounce_g:inst2\"" {  } { { "key_input.bdf" "inst2" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 488 312 448 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590740560061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_gen.bdf 1 1 " "Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/clk_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740560077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590740560077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst5 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst5\"" {  } { { "key_input.bdf" "inst5" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 568 152 272 696 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590740560077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div10_t.bdf 1 1 " "Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div10_t " "Found entity 1: div10_t" {  } { { "div10_t.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/div10_t.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740560077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590740560077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10_t clk_gen:inst5\|div10_t:inst3 " "Elaborating entity \"div10_t\" for hierarchy \"clk_gen:inst5\|div10_t:inst3\"" {  } { { "clk_gen.bdf" "inst3" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/clk_gen.bdf" { { 32 432 560 128 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590740560077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de_change.vhd 2 1 " "Using design file de_change.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de_change-a " "Found design unit 1: de_change-a" {  } { { "de_change.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/de_change.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740560093 ""} { "Info" "ISGN_ENTITY_NAME" "1 de_change " "Found entity 1: de_change" {  } { { "de_change.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/de_change.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590740560093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1590740560093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de_change de_change:inst7 " "Elaborating entity \"de_change\" for hierarchy \"de_change:inst7\"" {  } { { "key_input.bdf" "inst7" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 568 832 976 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590740560093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst14 " "Elaborating entity \"led\" for hierarchy \"led:inst14\"" {  } { { "key_input.bdf" "inst14" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 656 1040 1208 736 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590740560093 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[3\] " "LATCH primitive \"seg7:inst\|op\[3\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590740560468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[2\] " "LATCH primitive \"seg7:inst\|op\[2\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590740560468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[1\] " "LATCH primitive \"seg7:inst\|op\[1\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590740560468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:inst\|op\[0\] " "LATCH primitive \"seg7:inst\|op\[0\]\" is permanently enabled" {  } { { "seg7.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/seg7.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1590740560468 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_1\[0\] control_unit:inst17\|num_1\[0\]~_emulated control_unit:inst17\|num_1\[0\]~1 " "Register \"control_unit:inst17\|num_1\[0\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_1\[0\]~_emulated\" and latch \"control_unit:inst17\|num_1\[0\]~1\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_3\[0\] control_unit:inst17\|num_3\[0\]~_emulated control_unit:inst17\|num_3\[0\]~1 " "Register \"control_unit:inst17\|num_3\[0\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_3\[0\]~_emulated\" and latch \"control_unit:inst17\|num_3\[0\]~1\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_2\[0\] control_unit:inst17\|num_2\[0\]~_emulated control_unit:inst17\|num_2\[0\]~1 " "Register \"control_unit:inst17\|num_2\[0\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_2\[0\]~_emulated\" and latch \"control_unit:inst17\|num_2\[0\]~1\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_4\[0\] control_unit:inst17\|num_4\[0\]~_emulated control_unit:inst17\|num_4\[0\]~1 " "Register \"control_unit:inst17\|num_4\[0\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_4\[0\]~_emulated\" and latch \"control_unit:inst17\|num_4\[0\]~1\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_1\[1\] control_unit:inst17\|num_1\[1\]~_emulated control_unit:inst17\|num_1\[1\]~5 " "Register \"control_unit:inst17\|num_1\[1\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_1\[1\]~_emulated\" and latch \"control_unit:inst17\|num_1\[1\]~5\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_3\[1\] control_unit:inst17\|num_3\[1\]~_emulated control_unit:inst17\|num_3\[1\]~5 " "Register \"control_unit:inst17\|num_3\[1\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_3\[1\]~_emulated\" and latch \"control_unit:inst17\|num_3\[1\]~5\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_2\[1\] control_unit:inst17\|num_2\[1\]~_emulated control_unit:inst17\|num_2\[1\]~5 " "Register \"control_unit:inst17\|num_2\[1\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_2\[1\]~_emulated\" and latch \"control_unit:inst17\|num_2\[1\]~5\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_4\[1\] control_unit:inst17\|num_4\[1\]~_emulated control_unit:inst17\|num_4\[1\]~5 " "Register \"control_unit:inst17\|num_4\[1\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_4\[1\]~_emulated\" and latch \"control_unit:inst17\|num_4\[1\]~5\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_1\[2\] control_unit:inst17\|num_1\[2\]~_emulated control_unit:inst17\|num_1\[2\]~9 " "Register \"control_unit:inst17\|num_1\[2\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_1\[2\]~_emulated\" and latch \"control_unit:inst17\|num_1\[2\]~9\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_3\[2\] control_unit:inst17\|num_3\[2\]~_emulated control_unit:inst17\|num_3\[2\]~9 " "Register \"control_unit:inst17\|num_3\[2\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_3\[2\]~_emulated\" and latch \"control_unit:inst17\|num_3\[2\]~9\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_2\[2\] control_unit:inst17\|num_2\[2\]~_emulated control_unit:inst17\|num_2\[2\]~9 " "Register \"control_unit:inst17\|num_2\[2\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_2\[2\]~_emulated\" and latch \"control_unit:inst17\|num_2\[2\]~9\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_4\[2\] control_unit:inst17\|num_4\[2\]~_emulated control_unit:inst17\|num_4\[2\]~9 " "Register \"control_unit:inst17\|num_4\[2\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_4\[2\]~_emulated\" and latch \"control_unit:inst17\|num_4\[2\]~9\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_1\[3\] control_unit:inst17\|num_1\[3\]~_emulated control_unit:inst17\|num_1\[3\]~13 " "Register \"control_unit:inst17\|num_1\[3\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_1\[3\]~_emulated\" and latch \"control_unit:inst17\|num_1\[3\]~13\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_3\[3\] control_unit:inst17\|num_3\[3\]~_emulated control_unit:inst17\|num_3\[3\]~13 " "Register \"control_unit:inst17\|num_3\[3\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_3\[3\]~_emulated\" and latch \"control_unit:inst17\|num_3\[3\]~13\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_2\[3\] control_unit:inst17\|num_2\[3\]~_emulated control_unit:inst17\|num_2\[3\]~13 " "Register \"control_unit:inst17\|num_2\[3\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_2\[3\]~_emulated\" and latch \"control_unit:inst17\|num_2\[3\]~13\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:inst17\|num_4\[3\] control_unit:inst17\|num_4\[3\]~_emulated control_unit:inst17\|num_4\[3\]~13 " "Register \"control_unit:inst17\|num_4\[3\]\" is converted into an equivalent circuit using register \"control_unit:inst17\|num_4\[3\]~_emulated\" and latch \"control_unit:inst17\|num_4\[3\]~13\"" {  } { { "control_unit.vhd" "" { Text "C:/altera/13.1/DefuseBombVHDL/src/control_unit.vhd" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1590740560718 "|key_input|control_unit:inst17|num_4[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1590740560718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "de_out3 GND " "Pin \"de_out3\" is stuck at GND" {  } { { "key_input.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 624 1312 1488 640 "de_out3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590740560796 "|key_input|de_out3"} { "Warning" "WMLS_MLS_STUCK_PIN" "com_N20 VCC " "Pin \"com_N20\" is stuck at VCC" {  } { { "key_input.bdf" "" { Schematic "C:/altera/13.1/DefuseBombVHDL/src/key_input.bdf" { { 896 1312 1488 912 "com_N20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590740560796 "|key_input|com_N20"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1590740560796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1590740560978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590740561307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590740561307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590740561354 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590740561354 ""} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Implemented 229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590740561354 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590740561354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590740561385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 16:22:41 2020 " "Processing ended: Fri May 29 16:22:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590740561385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590740561385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590740561385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590740561385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590740563011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590740563011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 16:22:42 2020 " "Processing started: Fri May 29 16:22:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590740563011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590740563011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off key_input -c key_input " "Command: quartus_fit --read_settings_files=off --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590740563011 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590740563089 ""}
{ "Info" "0" "" "Project  = key_input" {  } {  } 0 0 "Project  = key_input" 0 0 "Fitter" 0 0 1590740563089 ""}
{ "Info" "0" "" "Revision = key_input" {  } {  } 0 0 "Revision = key_input" 0 0 "Fitter" 0 0 1590740563089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1590740563215 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "key_input 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"key_input\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590740563231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590740563278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590740563278 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590740563418 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590740563450 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590740563778 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1590740567919 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1590740567981 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1590740567981 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590740568075 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1590740568638 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "key_input.sdc " "Synopsys Design Constraints File file not found: 'key_input.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1590740568638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1590740568638 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1590740568653 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1590740568653 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1590740568653 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590740568653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590740568653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590740568653 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590740568653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590740568653 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590740568653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590740568691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1590740568691 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590740568691 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590740568800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590740571207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590740571573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590740571588 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590740572931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590740572931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590740574119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "C:/altera/13.1/DefuseBombVHDL/src/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1590740577675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590740577675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590740580476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1590740580477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590740580477 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.72 " "Total time spent on timing analysis during the Fitter is 1.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1590740581923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590740582033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590740582533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590740582595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590740583564 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590740586524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/DefuseBombVHDL/src/output_files/key_input.fit.smsg " "Generated suppressed messages file C:/altera/13.1/DefuseBombVHDL/src/output_files/key_input.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590740587118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1687 " "Peak virtual memory: 1687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590740587679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 16:23:07 2020 " "Processing ended: Fri May 29 16:23:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590740587679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590740587679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590740587679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590740587679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590740589219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590740589219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 16:23:09 2020 " "Processing started: Fri May 29 16:23:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590740589219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590740589219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off key_input -c key_input " "Command: quartus_asm --read_settings_files=off --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590740589219 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590740593017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590740593986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 16:23:13 2020 " "Processing ended: Fri May 29 16:23:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590740593986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590740593986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590740593986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590740593986 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590740594642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590740595611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590740595627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 16:23:15 2020 " "Processing started: Fri May 29 16:23:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590740595627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590740595627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta key_input -c key_input " "Command: quartus_sta key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590740595627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1590740595705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1590740596321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590740596383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590740596383 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1590740597164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "key_input.sdc " "Synopsys Design Constraints File file not found: 'key_input.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1590740597274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst4\|2 clk_gen:inst5\|div10_t:inst4\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst4\|2 clk_gen:inst5\|div10_t:inst4\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst3\|2 clk_gen:inst5\|div10_t:inst3\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst3\|2 clk_gen:inst5\|div10_t:inst3\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst2\|2 clk_gen:inst5\|div10_t:inst2\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst2\|2 clk_gen:inst5\|div10_t:inst2\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst1\|2 clk_gen:inst5\|div10_t:inst1\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst1\|2 clk_gen:inst5\|div10_t:inst1\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst\|2 clk_gen:inst5\|div10_t:inst\|2 " "create_clock -period 1.000 -name clk_gen:inst5\|div10_t:inst\|2 clk_gen:inst5\|div10_t:inst\|2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_g:inst2\|1 debounce_g:inst2\|1 " "create_clock -period 1.000 -name debounce_g:inst2\|1 debounce_g:inst2\|1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:inst17\|num_current\[0\] control_unit:inst17\|num_current\[0\] " "create_clock -period 1.000 -name control_unit:inst17\|num_current\[0\] control_unit:inst17\|num_current\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1590740597274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597305 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1590740597305 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1590740597321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1590740597383 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1590740597383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.990 " "Worst-case setup slack is -5.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.990            -221.828 clk_gen:inst5\|div10_t:inst4\|2  " "   -5.990            -221.828 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.116            -245.559 debounce_g:inst2\|1  " "   -5.116            -245.559 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604              -5.519 clk_gen:inst5\|div10_t:inst\|2  " "   -1.604              -5.519 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585             -10.388 clk_gen:inst5\|div10_t:inst3\|2  " "   -1.585             -10.388 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482              -6.162 clk_gen:inst5\|div10_t:inst1\|2  " "   -1.482              -6.162 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315              -5.914 clk_gen:inst5\|div10_t:inst2\|2  " "   -1.315              -5.914 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844              -2.628 clk  " "   -0.844              -2.628 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.732 " "Worst-case hold slack is -1.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732              -2.788 clk  " "   -1.732              -2.788 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.067              -2.080 clk_gen:inst5\|div10_t:inst\|2  " "   -1.067              -2.080 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -3.015 clk_gen:inst5\|div10_t:inst3\|2  " "   -1.062              -3.015 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -1.766 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.977              -1.766 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -1.263 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.710              -1.263 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -3.046 debounce_g:inst2\|1  " "   -0.548              -3.046 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk_gen:inst5\|div10_t:inst4\|2  " "    0.433               0.000 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.833 " "Worst-case recovery slack is -4.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.833             -68.347 debounce_g:inst2\|1  " "   -4.833             -68.347 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740597399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.083 " "Worst-case removal slack is -1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083             -14.352 debounce_g:inst2\|1  " "   -1.083             -14.352 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -58.792 debounce_g:inst2\|1  " "   -0.724             -58.792 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -49.758 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.724             -49.758 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -10.408 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.724             -10.408 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.655 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.724              -5.655 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.618 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.724              -5.618 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.730 clk_gen:inst5\|div10_t:inst\|2  " "   -0.724              -4.730 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.538 clk  " "   -0.724              -4.538 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 control_unit:inst17\|num_current\[0\]  " "    0.266               0.000 control_unit:inst17\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740597415 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1590740597446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1590740597493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1590740598993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599165 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1590740599180 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1590740599180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.153 " "Worst-case setup slack is -6.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.153            -221.002 clk_gen:inst5\|div10_t:inst4\|2  " "   -6.153            -221.002 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.304            -245.554 debounce_g:inst2\|1  " "   -5.304            -245.554 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702              -5.749 clk_gen:inst5\|div10_t:inst\|2  " "   -1.702              -5.749 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661             -10.643 clk_gen:inst5\|div10_t:inst3\|2  " "   -1.661             -10.643 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.559              -6.282 clk_gen:inst5\|div10_t:inst1\|2  " "   -1.559              -6.282 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371              -6.029 clk_gen:inst5\|div10_t:inst2\|2  " "   -1.371              -6.029 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908              -3.131 clk  " "   -0.908              -3.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740599180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.734 " "Worst-case hold slack is -1.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734              -2.916 clk  " "   -1.734              -2.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944              -2.545 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.944              -2.545 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917              -1.769 clk_gen:inst5\|div10_t:inst\|2  " "   -0.917              -1.769 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838              -1.464 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.838              -1.464 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610              -0.942 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.610              -0.942 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.315              -0.986 debounce_g:inst2\|1  " "   -0.315              -0.986 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 clk_gen:inst5\|div10_t:inst4\|2  " "    0.441               0.000 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.779 " "Worst-case recovery slack is -4.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.779             -67.636 debounce_g:inst2\|1  " "   -4.779             -67.636 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.985 " "Worst-case removal slack is -0.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.985             -12.247 debounce_g:inst2\|1  " "   -0.985             -12.247 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -58.591 debounce_g:inst2\|1  " "   -0.724             -58.591 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -49.800 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.724             -49.800 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -10.667 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.724             -10.667 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.645 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.724              -5.645 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -5.572 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.724              -5.572 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.916 clk_gen:inst5\|div10_t:inst\|2  " "   -0.724              -4.916 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.593 clk  " "   -0.724              -4.593 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 control_unit:inst17\|num_current\[0\]  " "    0.223               0.000 control_unit:inst17\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740599201 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1590740599232 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1590740599435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1590740600246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1590740600344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1590740600344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.996 " "Worst-case setup slack is -1.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996             -71.191 clk_gen:inst5\|div10_t:inst4\|2  " "   -1.996             -71.191 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -83.234 debounce_g:inst2\|1  " "   -1.971             -83.234 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738              -1.249 clk  " "   -0.738              -1.249 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -2.290 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.412              -2.290 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274              -0.963 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.274              -0.963 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267              -0.880 clk_gen:inst5\|div10_t:inst\|2  " "   -0.267              -0.880 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.758 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.185              -0.758 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.758 " "Worst-case hold slack is -0.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758              -1.454 clk  " "   -0.758              -1.454 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -1.413 clk_gen:inst5\|div10_t:inst\|2  " "   -0.720              -1.413 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.668              -1.926 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.668              -1.926 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579              -1.046 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.579              -1.046 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -0.960 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.504              -0.960 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -4.489 debounce_g:inst2\|1  " "   -0.493              -4.489 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clk_gen:inst5\|div10_t:inst4\|2  " "    0.136               0.000 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.695 " "Worst-case recovery slack is -1.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695             -22.828 debounce_g:inst2\|1  " "   -1.695             -22.828 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.751 " "Worst-case removal slack is -0.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751             -10.744 debounce_g:inst2\|1  " "   -0.751             -10.744 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.466 " "Worst-case minimum pulse width slack is -0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466              -0.851 clk  " "   -0.466              -0.851 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.224 clk_gen:inst5\|div10_t:inst\|2  " "   -0.057              -0.224 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.452 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.040              -0.452 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.200 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.034              -0.200 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 debounce_g:inst2\|1  " "    0.012               0.000 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk_gen:inst5\|div10_t:inst2\|2  " "    0.139               0.000 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_gen:inst5\|div10_t:inst1\|2  " "    0.148               0.000 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 control_unit:inst17\|num_current\[0\]  " "    0.345               0.000 control_unit:inst17\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600367 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1590740600403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600785 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1590740600791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1590740600791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.853 " "Worst-case setup slack is -1.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.853             -64.275 clk_gen:inst5\|div10_t:inst4\|2  " "   -1.853             -64.275 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805             -75.768 debounce_g:inst2\|1  " "   -1.805             -75.768 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595              -0.951 clk  " "   -0.595              -0.951 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -1.954 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.352              -1.954 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -0.828 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.237              -0.828 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -0.734 clk_gen:inst5\|div10_t:inst\|2  " "   -0.232              -0.734 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.637 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.212              -0.637 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.809 " "Worst-case hold slack is -0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809              -1.565 clk  " "   -0.809              -1.565 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682              -1.340 clk_gen:inst5\|div10_t:inst\|2  " "   -0.682              -1.340 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -1.826 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.642              -1.826 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540              -0.972 clk_gen:inst5\|div10_t:inst2\|2  " "   -0.540              -0.972 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.484              -0.900 clk_gen:inst5\|div10_t:inst1\|2  " "   -0.484              -0.900 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -3.550 debounce_g:inst2\|1  " "   -0.424              -3.550 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clk_gen:inst5\|div10_t:inst4\|2  " "    0.120               0.000 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.526 " "Worst-case recovery slack is -1.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526             -20.558 debounce_g:inst2\|1  " "   -1.526             -20.558 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.715 " "Worst-case removal slack is -0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715             -10.055 debounce_g:inst2\|1  " "   -0.715             -10.055 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.440 " "Worst-case minimum pulse width slack is -0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -0.815 clk  " "   -0.440              -0.815 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.088 clk_gen:inst5\|div10_t:inst\|2  " "   -0.023              -0.088 clk_gen:inst5\|div10_t:inst\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.091 clk_gen:inst5\|div10_t:inst4\|2  " "   -0.010              -0.091 clk_gen:inst5\|div10_t:inst4\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.033 clk_gen:inst5\|div10_t:inst3\|2  " "   -0.006              -0.033 clk_gen:inst5\|div10_t:inst3\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 debounce_g:inst2\|1  " "    0.032               0.000 debounce_g:inst2\|1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk_gen:inst5\|div10_t:inst2\|2  " "    0.139               0.000 clk_gen:inst5\|div10_t:inst2\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk_gen:inst5\|div10_t:inst1\|2  " "    0.157               0.000 clk_gen:inst5\|div10_t:inst1\|2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 control_unit:inst17\|num_current\[0\]  " "    0.356               0.000 control_unit:inst17\|num_current\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590740600817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590740601865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590740601865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590740601943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 16:23:21 2020 " "Processing ended: Fri May 29 16:23:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590740601943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590740601943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590740601943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590740601943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590740603474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590740603474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 16:23:23 2020 " "Processing started: Fri May 29 16:23:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590740603474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590740603474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off key_input -c key_input " "Command: quartus_eda --read_settings_files=off --write_settings_files=off key_input -c key_input" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590740603474 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1590740604318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590740604366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 16:23:24 2020 " "Processing ended: Fri May 29 16:23:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590740604366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590740604366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590740604366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590740604366 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590740605022 ""}
