Source Block: hdl/library/common/ad_tdd_control.v@197:207@HdlIdDef

  reg   [21:0]    tdd_counter = 22'h0;
  reg   [ 5:0]    tdd_burst_counter = 6'h0;

  reg             tdd_counter_state = OFF;
  reg             tdd_burst_state = OFF;

  assign  tdd_counter_status = tdd_counter;

  // ***************************************************************************
  // all the control registers needs to be updated at the same time

Diff Content:
- 202   reg             tdd_burst_state = OFF;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_tdd_control.v@199:209
  reg   [ 5:0]    tdd_burst_counter = 6'h0;

  reg             tdd_counter_state = OFF;
  reg             tdd_burst_state = OFF;

  assign  tdd_counter_status = tdd_counter;

  // ***************************************************************************
  // all the control registers needs to be updated at the same time
  // ***************************************************************************


Clone Blocks 2:
hdl/library/common/ad_tdd_control.v@194:204
  reg             tdd_tx_rf_en = 1'b0;

  // tdd counter related

  reg   [21:0]    tdd_counter = 22'h0;
  reg   [ 5:0]    tdd_burst_counter = 6'h0;

  reg             tdd_counter_state = OFF;
  reg             tdd_burst_state = OFF;

  assign  tdd_counter_status = tdd_counter;

Clone Blocks 3:
hdl/library/common/ad_tdd_control.v@196:206
  // tdd counter related

  reg   [21:0]    tdd_counter = 22'h0;
  reg   [ 5:0]    tdd_burst_counter = 6'h0;

  reg             tdd_counter_state = OFF;
  reg             tdd_burst_state = OFF;

  assign  tdd_counter_status = tdd_counter;

  // ***************************************************************************

Clone Blocks 4:
hdl/library/common/ad_tdd_control.v@193:203
  reg             tdd_rx_rf_en = 1'b0;
  reg             tdd_tx_rf_en = 1'b0;

  // tdd counter related

  reg   [21:0]    tdd_counter = 22'h0;
  reg   [ 5:0]    tdd_burst_counter = 6'h0;

  reg             tdd_counter_state = OFF;
  reg             tdd_burst_state = OFF;


