ARM GAS  /tmp/ccaHwUcc.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.section	.rodata.str1.4,"aMS",%progbits,1
  13              		.align	2
  14              	.LC0:
  15 0000 64656661 		.ascii	"defaultTask\000"
  15      756C7454 
  15      61736B00 
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.arch armv7-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu softvfp
  27              	MX_GPIO_Init:
  28              	.LFB74:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "spi.h"
  27:Core/Src/main.c **** #include "platform.h"
ARM GAS  /tmp/ccaHwUcc.s 			page 2


  28:Core/Src/main.c **** #include "led.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** CAN_HandleTypeDef hcan;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** osThreadId defaultTaskHandle;
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** static void MX_GPIO_Init(void);
  59:Core/Src/main.c **** static void MX_CAN_Init(void);
  60:Core/Src/main.c **** static void MX_SPI2_Init(void);
  61:Core/Src/main.c **** void StartDefaultTask(void const * argument);
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  80:Core/Src/main.c ****   
  81:Core/Src/main.c ****   /* USER CODE END 1 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  84:Core/Src/main.c **** 
ARM GAS  /tmp/ccaHwUcc.s 			page 3


  85:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  86:Core/Src/main.c ****   HAL_Init();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END Init */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Configure the system clock */
  93:Core/Src/main.c ****   SystemClock_Config();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Initialize all configured peripherals */
 100:Core/Src/main.c ****   MX_GPIO_Init();
 101:Core/Src/main.c ****   MX_CAN_Init();
 102:Core/Src/main.c ****   MX_SPI2_Init();
 103:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 104:Core/Src/main.c ****   spi_init(&spi_dev);
 105:Core/Src/main.c ****   /* USER CODE END 2 */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 108:Core/Src/main.c ****   /* add mutexes, ... */
 109:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 112:Core/Src/main.c ****   /* add semaphores, ... */
 113:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 116:Core/Src/main.c ****   /* start timers, add new ones, ... */
 117:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 120:Core/Src/main.c ****   /* add queues, ... */
 121:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   /* Create the thread(s) */
 124:Core/Src/main.c ****   /* definition and creation of defaultTask */
 125:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 126:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 129:Core/Src/main.c ****   /* add threads, ... */
 130:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* Start scheduler */
 133:Core/Src/main.c ****   osKernelStart();
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* Infinite loop */
 138:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 139:Core/Src/main.c ****   while (1)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     /* USER CODE END WHILE */
ARM GAS  /tmp/ccaHwUcc.s 			page 4


 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 144:Core/Src/main.c ****   }
 145:Core/Src/main.c ****   /* USER CODE END 3 */
 146:Core/Src/main.c **** }
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** /**
 149:Core/Src/main.c ****   * @brief System Clock Configuration
 150:Core/Src/main.c ****   * @retval None
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c **** void SystemClock_Config(void)
 153:Core/Src/main.c **** {
 154:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 158:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 162:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief CAN Initialization Function
 188:Core/Src/main.c ****   * @param None
 189:Core/Src/main.c ****   * @retval None
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c **** static void MX_CAN_Init(void)
 192:Core/Src/main.c **** {
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END CAN_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 1 */
ARM GAS  /tmp/ccaHwUcc.s 			page 5


 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE END CAN_Init 1 */
 201:Core/Src/main.c ****   hcan.Instance = CAN1;
 202:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 203:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 204:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 205:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 206:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 207:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 208:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 209:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 210:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 211:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 212:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 213:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****     Error_Handler();
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 2 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END CAN_Init 2 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** }
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 225:Core/Src/main.c ****   * @param None
 226:Core/Src/main.c ****   * @retval None
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c **** static void MX_SPI2_Init(void)
 229:Core/Src/main.c **** {
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 238:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 239:Core/Src/main.c ****   hspi2.Instance = SPI2;
 240:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 241:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 242:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 243:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 244:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 245:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 246:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 247:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 248:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 249:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 250:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 251:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
ARM GAS  /tmp/ccaHwUcc.s 			page 6


 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** }
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** /**
 262:Core/Src/main.c ****   * @brief GPIO Initialization Function
 263:Core/Src/main.c ****   * @param None
 264:Core/Src/main.c ****   * @retval None
 265:Core/Src/main.c ****   */
 266:Core/Src/main.c **** static void MX_GPIO_Init(void)
 267:Core/Src/main.c **** {
  30              		.loc 1 267 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 30B5     		push	{r4, r5, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 89B0     		sub	sp, sp, #36
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
 268:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 268 3 view .LVU1
  44              		.loc 1 268 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0494     		str	r4, [sp, #16]
  47 0008 0594     		str	r4, [sp, #20]
  48 000a 0694     		str	r4, [sp, #24]
  49 000c 0794     		str	r4, [sp, #28]
 269:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 274:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  50              		.loc 1 274 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 274 3 view .LVU4
  53              		.loc 1 274 3 view .LVU5
  54 000e 184B     		ldr	r3, .L3
  55 0010 9A69     		ldr	r2, [r3, #24]
  56 0012 42F02002 		orr	r2, r2, #32
  57 0016 9A61     		str	r2, [r3, #24]
  58              		.loc 1 274 3 view .LVU6
  59 0018 9A69     		ldr	r2, [r3, #24]
  60 001a 02F02002 		and	r2, r2, #32
  61 001e 0192     		str	r2, [sp, #4]
  62              		.loc 1 274 3 view .LVU7
  63 0020 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 274 3 view .LVU8
 275:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  66              		.loc 1 275 3 view .LVU9
ARM GAS  /tmp/ccaHwUcc.s 			page 7


  67              	.LBB5:
  68              		.loc 1 275 3 view .LVU10
  69              		.loc 1 275 3 view .LVU11
  70 0022 9A69     		ldr	r2, [r3, #24]
  71 0024 42F00802 		orr	r2, r2, #8
  72 0028 9A61     		str	r2, [r3, #24]
  73              		.loc 1 275 3 view .LVU12
  74 002a 9A69     		ldr	r2, [r3, #24]
  75 002c 02F00802 		and	r2, r2, #8
  76 0030 0292     		str	r2, [sp, #8]
  77              		.loc 1 275 3 view .LVU13
  78 0032 029A     		ldr	r2, [sp, #8]
  79              	.LBE5:
  80              		.loc 1 275 3 view .LVU14
 276:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 276 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 276 3 view .LVU16
  84              		.loc 1 276 3 view .LVU17
  85 0034 9A69     		ldr	r2, [r3, #24]
  86 0036 42F00402 		orr	r2, r2, #4
  87 003a 9A61     		str	r2, [r3, #24]
  88              		.loc 1 276 3 view .LVU18
  89 003c 9B69     		ldr	r3, [r3, #24]
  90 003e 03F00403 		and	r3, r3, #4
  91 0042 0393     		str	r3, [sp, #12]
  92              		.loc 1 276 3 view .LVU19
  93 0044 039B     		ldr	r3, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 276 3 view .LVU20
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 279:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, SS_Pin|LEDT1_Pin, GPIO_PIN_RESET);
  96              		.loc 1 279 3 view .LVU21
  97 0046 0B4D     		ldr	r5, .L3+4
  98 0048 2246     		mov	r2, r4
  99 004a 4FF49051 		mov	r1, #4608
 100 004e 2846     		mov	r0, r5
 101 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 102              	.LVL0:
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /*Configure GPIO pins : SS_Pin LEDT1_Pin */
 282:Core/Src/main.c ****   GPIO_InitStruct.Pin = SS_Pin|LEDT1_Pin;
 103              		.loc 1 282 3 view .LVU22
 104              		.loc 1 282 23 is_stmt 0 view .LVU23
 105 0054 4FF49053 		mov	r3, #4608
 106 0058 0493     		str	r3, [sp, #16]
 283:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 107              		.loc 1 283 3 is_stmt 1 view .LVU24
 108              		.loc 1 283 24 is_stmt 0 view .LVU25
 109 005a 0123     		movs	r3, #1
 110 005c 0593     		str	r3, [sp, #20]
 284:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 111              		.loc 1 284 3 is_stmt 1 view .LVU26
 112              		.loc 1 284 24 is_stmt 0 view .LVU27
 113 005e 0694     		str	r4, [sp, #24]
 285:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccaHwUcc.s 			page 8


 114              		.loc 1 285 3 is_stmt 1 view .LVU28
 115              		.loc 1 285 25 is_stmt 0 view .LVU29
 116 0060 0223     		movs	r3, #2
 117 0062 0793     		str	r3, [sp, #28]
 286:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 118              		.loc 1 286 3 is_stmt 1 view .LVU30
 119 0064 04A9     		add	r1, sp, #16
 120 0066 2846     		mov	r0, r5
 121 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 122              	.LVL1:
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 291:Core/Src/main.c **** }
 123              		.loc 1 291 1 is_stmt 0 view .LVU31
 124 006c 09B0     		add	sp, sp, #36
 125              	.LCFI2:
 126              		.cfi_def_cfa_offset 12
 127              		@ sp needed
 128 006e 30BD     		pop	{r4, r5, pc}
 129              	.L4:
 130              		.align	2
 131              	.L3:
 132 0070 00100240 		.word	1073876992
 133 0074 000C0140 		.word	1073810432
 134              		.cfi_endproc
 135              	.LFE74:
 137              		.section	.text.StartDefaultTask,"ax",%progbits
 138              		.align	1
 139              		.global	StartDefaultTask
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	StartDefaultTask:
 146              	.LVL2:
 147              	.LFB75:
 292:Core/Src/main.c **** 
 293:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** /* USER CODE END 4 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 298:Core/Src/main.c **** /**
 299:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 300:Core/Src/main.c ****   * @param  argument: Not used
 301:Core/Src/main.c ****   * @retval None
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 304:Core/Src/main.c **** void StartDefaultTask(void const * argument)
 305:Core/Src/main.c **** {
 148              		.loc 1 305 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 8
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		.loc 1 305 1 is_stmt 0 view .LVU33
ARM GAS  /tmp/ccaHwUcc.s 			page 9


 153 0000 00B5     		push	{lr}
 154              	.LCFI3:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 83B0     		sub	sp, sp, #12
 158              	.LCFI4:
 159              		.cfi_def_cfa_offset 16
 306:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 307:Core/Src/main.c ****   /* Infinite loop */
 308:Core/Src/main.c ****   gpio_t ss_pin;
 160              		.loc 1 308 3 is_stmt 1 view .LVU34
 309:Core/Src/main.c ****   ss_pin.port = GPIOB;
 161              		.loc 1 309 3 view .LVU35
 162              		.loc 1 309 15 is_stmt 0 view .LVU36
 163 0004 044B     		ldr	r3, .L8
 164 0006 0093     		str	r3, [sp]
 310:Core/Src/main.c ****   ss_pin.pin = GPIO_PIN_12;
 165              		.loc 1 310 3 is_stmt 1 view .LVU37
 166              		.loc 1 310 14 is_stmt 0 view .LVU38
 167 0008 4FF48053 		mov	r3, #4096
 168 000c ADF80430 		strh	r3, [sp, #4]	@ movhi
 311:Core/Src/main.c ****   
 312:Core/Src/main.c ****   uint8_t data = 0x01;
 169              		.loc 1 312 3 is_stmt 1 view .LVU39
 170              	.LVL3:
 171              	.L6:
 313:Core/Src/main.c ****   for(;;)
 172              		.loc 1 313 3 discriminator 1 view .LVU40
 314:Core/Src/main.c ****   {
 315:Core/Src/main.c ****     //gpio_toggle(&led_pin);
 316:Core/Src/main.c ****     led_blink(&led_dev);
 173              		.loc 1 316 5 discriminator 1 view .LVU41
 174 0010 0248     		ldr	r0, .L8+4
 175 0012 FFF7FEFF 		bl	led_blink
 176              	.LVL4:
 313:Core/Src/main.c ****   for(;;)
 177              		.loc 1 313 8 discriminator 1 view .LVU42
 178 0016 FBE7     		b	.L6
 179              	.L9:
 180              		.align	2
 181              	.L8:
 182 0018 000C0140 		.word	1073810432
 183 001c 00000000 		.word	led_dev
 184              		.cfi_endproc
 185              	.LFE75:
 187              		.section	.text.Error_Handler,"ax",%progbits
 188              		.align	1
 189              		.global	Error_Handler
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu softvfp
 195              	Error_Handler:
 196              	.LFB76:
 317:Core/Src/main.c ****     //spi_write(&spi_dev, &data, 1);
 318:Core/Src/main.c ****     //osDelay(500);
 319:Core/Src/main.c ****   }
ARM GAS  /tmp/ccaHwUcc.s 			page 10


 320:Core/Src/main.c ****   /* USER CODE END 5 */
 321:Core/Src/main.c **** }
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** /**
 324:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 325:Core/Src/main.c ****   * @retval None
 326:Core/Src/main.c ****   */
 327:Core/Src/main.c **** void Error_Handler(void)
 328:Core/Src/main.c **** {
 197              		.loc 1 328 1 view -0
 198              		.cfi_startproc
 199              		@ Volatile: function does not return.
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 329:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 330:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 331:Core/Src/main.c ****   __disable_irq();
 203              		.loc 1 331 3 view .LVU44
 204              	.LBB7:
 205              	.LBI7:
 206              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  /tmp/ccaHwUcc.s 			page 11


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  /tmp/ccaHwUcc.s 			page 12


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 207              		.loc 2 140 27 view .LVU45
 208              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 209              		.loc 2 142 3 view .LVU46
 210              		.syntax unified
 211              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 212 0000 72B6     		cpsid i
 213              	@ 0 "" 2
ARM GAS  /tmp/ccaHwUcc.s 			page 13


 214              		.thumb
 215              		.syntax unified
 216              	.L11:
 217              	.LBE8:
 218              	.LBE7:
 332:Core/Src/main.c ****   while (1)
 219              		.loc 1 332 3 discriminator 1 view .LVU47
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****   }
 220              		.loc 1 334 3 discriminator 1 view .LVU48
 332:Core/Src/main.c ****   while (1)
 221              		.loc 1 332 9 discriminator 1 view .LVU49
 222 0002 FEE7     		b	.L11
 223              		.cfi_endproc
 224              	.LFE76:
 226              		.section	.text.MX_CAN_Init,"ax",%progbits
 227              		.align	1
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 231              		.fpu softvfp
 233              	MX_CAN_Init:
 234              	.LFB72:
 192:Core/Src/main.c **** 
 235              		.loc 1 192 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239 0000 08B5     		push	{r3, lr}
 240              	.LCFI5:
 241              		.cfi_def_cfa_offset 8
 242              		.cfi_offset 3, -8
 243              		.cfi_offset 14, -4
 201:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 244              		.loc 1 201 3 view .LVU51
 201:Core/Src/main.c ****   hcan.Init.Prescaler = 16;
 245              		.loc 1 201 17 is_stmt 0 view .LVU52
 246 0002 0B48     		ldr	r0, .L16
 247 0004 0B4B     		ldr	r3, .L16+4
 248 0006 0360     		str	r3, [r0]
 202:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 249              		.loc 1 202 3 is_stmt 1 view .LVU53
 202:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 250              		.loc 1 202 23 is_stmt 0 view .LVU54
 251 0008 1023     		movs	r3, #16
 252 000a 4360     		str	r3, [r0, #4]
 203:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 253              		.loc 1 203 3 is_stmt 1 view .LVU55
 203:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 254              		.loc 1 203 18 is_stmt 0 view .LVU56
 255 000c 0023     		movs	r3, #0
 256 000e 8360     		str	r3, [r0, #8]
 204:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 257              		.loc 1 204 3 is_stmt 1 view .LVU57
 204:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 258              		.loc 1 204 27 is_stmt 0 view .LVU58
 259 0010 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/ccaHwUcc.s 			page 14


 205:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 260              		.loc 1 205 3 is_stmt 1 view .LVU59
 205:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 261              		.loc 1 205 22 is_stmt 0 view .LVU60
 262 0012 0361     		str	r3, [r0, #16]
 206:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 263              		.loc 1 206 3 is_stmt 1 view .LVU61
 206:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 264              		.loc 1 206 22 is_stmt 0 view .LVU62
 265 0014 4361     		str	r3, [r0, #20]
 207:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 266              		.loc 1 207 3 is_stmt 1 view .LVU63
 207:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 267              		.loc 1 207 31 is_stmt 0 view .LVU64
 268 0016 0376     		strb	r3, [r0, #24]
 208:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 269              		.loc 1 208 3 is_stmt 1 view .LVU65
 208:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 270              		.loc 1 208 24 is_stmt 0 view .LVU66
 271 0018 4376     		strb	r3, [r0, #25]
 209:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 272              		.loc 1 209 3 is_stmt 1 view .LVU67
 209:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 273              		.loc 1 209 24 is_stmt 0 view .LVU68
 274 001a 8376     		strb	r3, [r0, #26]
 210:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 275              		.loc 1 210 3 is_stmt 1 view .LVU69
 210:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 276              		.loc 1 210 32 is_stmt 0 view .LVU70
 277 001c C376     		strb	r3, [r0, #27]
 211:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 278              		.loc 1 211 3 is_stmt 1 view .LVU71
 211:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 279              		.loc 1 211 31 is_stmt 0 view .LVU72
 280 001e 0377     		strb	r3, [r0, #28]
 212:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 281              		.loc 1 212 3 is_stmt 1 view .LVU73
 212:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 282              		.loc 1 212 34 is_stmt 0 view .LVU74
 283 0020 4377     		strb	r3, [r0, #29]
 213:Core/Src/main.c ****   {
 284              		.loc 1 213 3 is_stmt 1 view .LVU75
 213:Core/Src/main.c ****   {
 285              		.loc 1 213 7 is_stmt 0 view .LVU76
 286 0022 FFF7FEFF 		bl	HAL_CAN_Init
 287              	.LVL5:
 213:Core/Src/main.c ****   {
 288              		.loc 1 213 6 view .LVU77
 289 0026 00B9     		cbnz	r0, .L15
 221:Core/Src/main.c **** 
 290              		.loc 1 221 1 view .LVU78
 291 0028 08BD     		pop	{r3, pc}
 292              	.L15:
 215:Core/Src/main.c ****   }
 293              		.loc 1 215 5 is_stmt 1 view .LVU79
 294 002a FFF7FEFF 		bl	Error_Handler
 295              	.LVL6:
ARM GAS  /tmp/ccaHwUcc.s 			page 15


 296              	.L17:
 297 002e 00BF     		.align	2
 298              	.L16:
 299 0030 00000000 		.word	.LANCHOR0
 300 0034 00640040 		.word	1073767424
 301              		.cfi_endproc
 302              	.LFE72:
 304              		.section	.text.MX_SPI2_Init,"ax",%progbits
 305              		.align	1
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 309              		.fpu softvfp
 311              	MX_SPI2_Init:
 312              	.LFB73:
 229:Core/Src/main.c **** 
 313              		.loc 1 229 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317 0000 08B5     		push	{r3, lr}
 318              	.LCFI6:
 319              		.cfi_def_cfa_offset 8
 320              		.cfi_offset 3, -8
 321              		.cfi_offset 14, -4
 239:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 322              		.loc 1 239 3 view .LVU81
 239:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 323              		.loc 1 239 18 is_stmt 0 view .LVU82
 324 0002 0D48     		ldr	r0, .L22
 325 0004 0D4B     		ldr	r3, .L22+4
 326 0006 0360     		str	r3, [r0]
 240:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 327              		.loc 1 240 3 is_stmt 1 view .LVU83
 240:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 328              		.loc 1 240 19 is_stmt 0 view .LVU84
 329 0008 4FF48273 		mov	r3, #260
 330 000c 4360     		str	r3, [r0, #4]
 241:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 331              		.loc 1 241 3 is_stmt 1 view .LVU85
 241:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 332              		.loc 1 241 24 is_stmt 0 view .LVU86
 333 000e 0023     		movs	r3, #0
 334 0010 8360     		str	r3, [r0, #8]
 242:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 335              		.loc 1 242 3 is_stmt 1 view .LVU87
 242:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 336              		.loc 1 242 23 is_stmt 0 view .LVU88
 337 0012 C360     		str	r3, [r0, #12]
 243:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 338              		.loc 1 243 3 is_stmt 1 view .LVU89
 243:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 339              		.loc 1 243 26 is_stmt 0 view .LVU90
 340 0014 0361     		str	r3, [r0, #16]
 244:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 341              		.loc 1 244 3 is_stmt 1 view .LVU91
 244:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
ARM GAS  /tmp/ccaHwUcc.s 			page 16


 342              		.loc 1 244 23 is_stmt 0 view .LVU92
 343 0016 4361     		str	r3, [r0, #20]
 245:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 344              		.loc 1 245 3 is_stmt 1 view .LVU93
 245:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 345              		.loc 1 245 18 is_stmt 0 view .LVU94
 346 0018 4FF40072 		mov	r2, #512
 347 001c 8261     		str	r2, [r0, #24]
 246:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 348              		.loc 1 246 3 is_stmt 1 view .LVU95
 246:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 349              		.loc 1 246 32 is_stmt 0 view .LVU96
 350 001e 2022     		movs	r2, #32
 351 0020 C261     		str	r2, [r0, #28]
 247:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 352              		.loc 1 247 3 is_stmt 1 view .LVU97
 247:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 353              		.loc 1 247 23 is_stmt 0 view .LVU98
 354 0022 0362     		str	r3, [r0, #32]
 248:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 355              		.loc 1 248 3 is_stmt 1 view .LVU99
 248:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 356              		.loc 1 248 21 is_stmt 0 view .LVU100
 357 0024 4362     		str	r3, [r0, #36]
 249:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 358              		.loc 1 249 3 is_stmt 1 view .LVU101
 249:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 359              		.loc 1 249 29 is_stmt 0 view .LVU102
 360 0026 8362     		str	r3, [r0, #40]
 250:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 361              		.loc 1 250 3 is_stmt 1 view .LVU103
 250:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 362              		.loc 1 250 28 is_stmt 0 view .LVU104
 363 0028 0A23     		movs	r3, #10
 364 002a C362     		str	r3, [r0, #44]
 251:Core/Src/main.c ****   {
 365              		.loc 1 251 3 is_stmt 1 view .LVU105
 251:Core/Src/main.c ****   {
 366              		.loc 1 251 7 is_stmt 0 view .LVU106
 367 002c FFF7FEFF 		bl	HAL_SPI_Init
 368              	.LVL7:
 251:Core/Src/main.c ****   {
 369              		.loc 1 251 6 view .LVU107
 370 0030 00B9     		cbnz	r0, .L21
 259:Core/Src/main.c **** 
 371              		.loc 1 259 1 view .LVU108
 372 0032 08BD     		pop	{r3, pc}
 373              	.L21:
 253:Core/Src/main.c ****   }
 374              		.loc 1 253 5 is_stmt 1 view .LVU109
 375 0034 FFF7FEFF 		bl	Error_Handler
 376              	.LVL8:
 377              	.L23:
 378              		.align	2
 379              	.L22:
 380 0038 00000000 		.word	.LANCHOR1
 381 003c 00380040 		.word	1073756160
ARM GAS  /tmp/ccaHwUcc.s 			page 17


 382              		.cfi_endproc
 383              	.LFE73:
 385              		.section	.text.SystemClock_Config,"ax",%progbits
 386              		.align	1
 387              		.global	SystemClock_Config
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu softvfp
 393              	SystemClock_Config:
 394              	.LFB71:
 153:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 395              		.loc 1 153 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 64
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399 0000 00B5     		push	{lr}
 400              	.LCFI7:
 401              		.cfi_def_cfa_offset 4
 402              		.cfi_offset 14, -4
 403 0002 91B0     		sub	sp, sp, #68
 404              	.LCFI8:
 405              		.cfi_def_cfa_offset 72
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 406              		.loc 1 154 3 view .LVU111
 154:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 407              		.loc 1 154 22 is_stmt 0 view .LVU112
 408 0004 2822     		movs	r2, #40
 409 0006 0021     		movs	r1, #0
 410 0008 06A8     		add	r0, sp, #24
 411 000a FFF7FEFF 		bl	memset
 412              	.LVL9:
 155:Core/Src/main.c **** 
 413              		.loc 1 155 3 is_stmt 1 view .LVU113
 155:Core/Src/main.c **** 
 414              		.loc 1 155 22 is_stmt 0 view .LVU114
 415 000e 0023     		movs	r3, #0
 416 0010 0193     		str	r3, [sp, #4]
 417 0012 0293     		str	r3, [sp, #8]
 418 0014 0393     		str	r3, [sp, #12]
 419 0016 0493     		str	r3, [sp, #16]
 420 0018 0593     		str	r3, [sp, #20]
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 421              		.loc 1 160 3 is_stmt 1 view .LVU115
 160:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 422              		.loc 1 160 36 is_stmt 0 view .LVU116
 423 001a 0223     		movs	r3, #2
 424 001c 0693     		str	r3, [sp, #24]
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 425              		.loc 1 161 3 is_stmt 1 view .LVU117
 161:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 426              		.loc 1 161 30 is_stmt 0 view .LVU118
 427 001e 0122     		movs	r2, #1
 428 0020 0A92     		str	r2, [sp, #40]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 429              		.loc 1 162 3 is_stmt 1 view .LVU119
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  /tmp/ccaHwUcc.s 			page 18


 430              		.loc 1 162 41 is_stmt 0 view .LVU120
 431 0022 1022     		movs	r2, #16
 432 0024 0B92     		str	r2, [sp, #44]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 433              		.loc 1 163 3 is_stmt 1 view .LVU121
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 434              		.loc 1 163 34 is_stmt 0 view .LVU122
 435 0026 0D93     		str	r3, [sp, #52]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 436              		.loc 1 164 3 is_stmt 1 view .LVU123
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 437              		.loc 1 165 3 view .LVU124
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 438              		.loc 1 165 32 is_stmt 0 view .LVU125
 439 0028 4FF4E013 		mov	r3, #1835008
 440 002c 0F93     		str	r3, [sp, #60]
 166:Core/Src/main.c ****   {
 441              		.loc 1 166 3 is_stmt 1 view .LVU126
 166:Core/Src/main.c ****   {
 442              		.loc 1 166 7 is_stmt 0 view .LVU127
 443 002e 06A8     		add	r0, sp, #24
 444 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
 445              	.LVL10:
 166:Core/Src/main.c ****   {
 446              		.loc 1 166 6 view .LVU128
 447 0034 78B9     		cbnz	r0, .L28
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 448              		.loc 1 173 3 is_stmt 1 view .LVU129
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 449              		.loc 1 173 31 is_stmt 0 view .LVU130
 450 0036 0F23     		movs	r3, #15
 451 0038 0193     		str	r3, [sp, #4]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 452              		.loc 1 175 3 is_stmt 1 view .LVU131
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 453              		.loc 1 175 34 is_stmt 0 view .LVU132
 454 003a 0223     		movs	r3, #2
 455 003c 0293     		str	r3, [sp, #8]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 456              		.loc 1 176 3 is_stmt 1 view .LVU133
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 457              		.loc 1 176 35 is_stmt 0 view .LVU134
 458 003e 0023     		movs	r3, #0
 459 0040 0393     		str	r3, [sp, #12]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 460              		.loc 1 177 3 is_stmt 1 view .LVU135
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 461              		.loc 1 177 36 is_stmt 0 view .LVU136
 462 0042 0493     		str	r3, [sp, #16]
 178:Core/Src/main.c **** 
 463              		.loc 1 178 3 is_stmt 1 view .LVU137
 178:Core/Src/main.c **** 
 464              		.loc 1 178 36 is_stmt 0 view .LVU138
 465 0044 0593     		str	r3, [sp, #20]
 180:Core/Src/main.c ****   {
 466              		.loc 1 180 3 is_stmt 1 view .LVU139
 180:Core/Src/main.c ****   {
ARM GAS  /tmp/ccaHwUcc.s 			page 19


 467              		.loc 1 180 7 is_stmt 0 view .LVU140
 468 0046 0121     		movs	r1, #1
 469 0048 01A8     		add	r0, sp, #4
 470 004a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 471              	.LVL11:
 180:Core/Src/main.c ****   {
 472              		.loc 1 180 6 view .LVU141
 473 004e 20B9     		cbnz	r0, .L29
 184:Core/Src/main.c **** 
 474              		.loc 1 184 1 view .LVU142
 475 0050 11B0     		add	sp, sp, #68
 476              	.LCFI9:
 477              		.cfi_remember_state
 478              		.cfi_def_cfa_offset 4
 479              		@ sp needed
 480 0052 5DF804FB 		ldr	pc, [sp], #4
 481              	.L28:
 482              	.LCFI10:
 483              		.cfi_restore_state
 168:Core/Src/main.c ****   }
 484              		.loc 1 168 5 is_stmt 1 view .LVU143
 485 0056 FFF7FEFF 		bl	Error_Handler
 486              	.LVL12:
 487              	.L29:
 182:Core/Src/main.c ****   }
 488              		.loc 1 182 5 view .LVU144
 489 005a FFF7FEFF 		bl	Error_Handler
 490              	.LVL13:
 491              		.cfi_endproc
 492              	.LFE71:
 494              		.section	.text.main,"ax",%progbits
 495              		.align	1
 496              		.global	main
 497              		.syntax unified
 498              		.thumb
 499              		.thumb_func
 500              		.fpu softvfp
 502              	main:
 503              	.LFB70:
  77:Core/Src/main.c **** 
 504              		.loc 1 77 1 view -0
 505              		.cfi_startproc
 506              		@ Volatile: function does not return.
 507              		@ args = 0, pretend = 0, frame = 32
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509 0000 00B5     		push	{lr}
 510              	.LCFI11:
 511              		.cfi_def_cfa_offset 4
 512              		.cfi_offset 14, -4
 513 0002 89B0     		sub	sp, sp, #36
 514              	.LCFI12:
 515              		.cfi_def_cfa_offset 40
  86:Core/Src/main.c **** 
 516              		.loc 1 86 3 view .LVU146
 517 0004 FFF7FEFF 		bl	HAL_Init
 518              	.LVL14:
  93:Core/Src/main.c **** 
ARM GAS  /tmp/ccaHwUcc.s 			page 20


 519              		.loc 1 93 3 view .LVU147
 520 0008 FFF7FEFF 		bl	SystemClock_Config
 521              	.LVL15:
 100:Core/Src/main.c ****   MX_CAN_Init();
 522              		.loc 1 100 3 view .LVU148
 523 000c FFF7FEFF 		bl	MX_GPIO_Init
 524              	.LVL16:
 101:Core/Src/main.c ****   MX_SPI2_Init();
 525              		.loc 1 101 3 view .LVU149
 526 0010 FFF7FEFF 		bl	MX_CAN_Init
 527              	.LVL17:
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 528              		.loc 1 102 3 view .LVU150
 529 0014 FFF7FEFF 		bl	MX_SPI2_Init
 530              	.LVL18:
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 531              		.loc 1 104 3 view .LVU151
 532 0018 0A48     		ldr	r0, .L33
 533 001a FFF7FEFF 		bl	spi_init
 534              	.LVL19:
 125:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 535              		.loc 1 125 3 view .LVU152
 536 001e 0DF1040C 		add	ip, sp, #4
 537 0022 094C     		ldr	r4, .L33+4
 538 0024 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 539 0026 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 540 002a 94E80700 		ldm	r4, {r0, r1, r2}
 541 002e 8CE80700 		stm	ip, {r0, r1, r2}
 126:Core/Src/main.c **** 
 542              		.loc 1 126 3 view .LVU153
 126:Core/Src/main.c **** 
 543              		.loc 1 126 23 is_stmt 0 view .LVU154
 544 0032 0021     		movs	r1, #0
 545 0034 01A8     		add	r0, sp, #4
 546 0036 FFF7FEFF 		bl	osThreadCreate
 547              	.LVL20:
 126:Core/Src/main.c **** 
 548              		.loc 1 126 21 view .LVU155
 549 003a 044B     		ldr	r3, .L33+8
 550 003c 1860     		str	r0, [r3]
 133:Core/Src/main.c **** 
 551              		.loc 1 133 3 is_stmt 1 view .LVU156
 552 003e FFF7FEFF 		bl	osKernelStart
 553              	.LVL21:
 554              	.L31:
 139:Core/Src/main.c ****   {
 555              		.loc 1 139 3 discriminator 1 view .LVU157
 144:Core/Src/main.c ****   /* USER CODE END 3 */
 556              		.loc 1 144 3 discriminator 1 view .LVU158
 139:Core/Src/main.c ****   {
 557              		.loc 1 139 9 discriminator 1 view .LVU159
 558 0042 FEE7     		b	.L31
 559              	.L34:
 560              		.align	2
 561              	.L33:
 562 0044 00000000 		.word	spi_dev
 563 0048 00000000 		.word	.LANCHOR2
ARM GAS  /tmp/ccaHwUcc.s 			page 21


 564 004c 00000000 		.word	.LANCHOR3
 565              		.cfi_endproc
 566              	.LFE70:
 568              		.global	defaultTaskHandle
 569              		.global	hspi2
 570              		.global	hcan
 571              		.section	.rodata
 572              		.align	2
 573              		.set	.LANCHOR2,. + 0
 574              	.LC2:
 575 0000 00000000 		.word	.LC0
 576 0004 00000000 		.word	StartDefaultTask
 577 0008 0000     		.short	0
 578 000a 0000     		.space	2
 579 000c 00000000 		.word	0
 580 0010 80000000 		.word	128
 581 0014 00000000 		.word	0
 582 0018 00000000 		.word	0
 583              		.section	.bss.defaultTaskHandle,"aw",%nobits
 584              		.align	2
 585              		.set	.LANCHOR3,. + 0
 588              	defaultTaskHandle:
 589 0000 00000000 		.space	4
 590              		.section	.bss.hcan,"aw",%nobits
 591              		.align	2
 592              		.set	.LANCHOR0,. + 0
 595              	hcan:
 596 0000 00000000 		.space	40
 596      00000000 
 596      00000000 
 596      00000000 
 596      00000000 
 597              		.section	.bss.hspi2,"aw",%nobits
 598              		.align	2
 599              		.set	.LANCHOR1,. + 0
 602              	hspi2:
 603 0000 00000000 		.space	88
 603      00000000 
 603      00000000 
 603      00000000 
 603      00000000 
 604              		.text
 605              	.Letext0:
 606              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 607              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 608              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 609              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 610              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 611              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 612              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 613              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 614              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 615              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 616              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM3/portmacro.h"
 617              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 618              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 619              		.file 16 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
ARM GAS  /tmp/ccaHwUcc.s 			page 22


 620              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 621              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 622              		.file 19 "./src/gpio.h"
 623              		.file 20 "./src/spi.h"
 624              		.file 21 "./src/led.h"
 625              		.file 22 "./src/platform.h"
 626              		.file 23 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 627              		.file 24 "<built-in>"
ARM GAS  /tmp/ccaHwUcc.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccaHwUcc.s:13     .rodata.str1.4:0000000000000000 $d
     /tmp/ccaHwUcc.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccaHwUcc.s:27     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccaHwUcc.s:132    .text.MX_GPIO_Init:0000000000000070 $d
     /tmp/ccaHwUcc.s:138    .text.StartDefaultTask:0000000000000000 $t
     /tmp/ccaHwUcc.s:145    .text.StartDefaultTask:0000000000000000 StartDefaultTask
     /tmp/ccaHwUcc.s:182    .text.StartDefaultTask:0000000000000018 $d
     /tmp/ccaHwUcc.s:188    .text.Error_Handler:0000000000000000 $t
     /tmp/ccaHwUcc.s:195    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccaHwUcc.s:227    .text.MX_CAN_Init:0000000000000000 $t
     /tmp/ccaHwUcc.s:233    .text.MX_CAN_Init:0000000000000000 MX_CAN_Init
     /tmp/ccaHwUcc.s:299    .text.MX_CAN_Init:0000000000000030 $d
     /tmp/ccaHwUcc.s:305    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccaHwUcc.s:311    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccaHwUcc.s:380    .text.MX_SPI2_Init:0000000000000038 $d
     /tmp/ccaHwUcc.s:386    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccaHwUcc.s:393    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccaHwUcc.s:495    .text.main:0000000000000000 $t
     /tmp/ccaHwUcc.s:502    .text.main:0000000000000000 main
     /tmp/ccaHwUcc.s:562    .text.main:0000000000000044 $d
     /tmp/ccaHwUcc.s:588    .bss.defaultTaskHandle:0000000000000000 defaultTaskHandle
     /tmp/ccaHwUcc.s:602    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccaHwUcc.s:595    .bss.hcan:0000000000000000 hcan
     /tmp/ccaHwUcc.s:572    .rodata:0000000000000000 $d
     /tmp/ccaHwUcc.s:584    .bss.defaultTaskHandle:0000000000000000 $d
     /tmp/ccaHwUcc.s:591    .bss.hcan:0000000000000000 $d
     /tmp/ccaHwUcc.s:598    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
led_blink
led_dev
HAL_CAN_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
spi_init
osThreadCreate
osKernelStart
spi_dev
