{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 08:03:45 2019 " "Info: Processing started: Sat Apr 13 08:03:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 480 0 168 496 "CPR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 424 0 168 440 "CPR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register TheOne8:inst7\|inst6 register TheOne8:inst8\|inst2 135.5 MHz 7.38 ns Internal " "Info: Clock \"CK\" has Internal fmax of 135.5 MHz between source register \"TheOne8:inst7\|inst6\" and destination register \"TheOne8:inst8\|inst2\" (period= 7.38 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.156 ns + Longest register register " "Info: + Longest register to register delay is 7.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst7\|inst6 1 REG LCFF_X19_Y1_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N7; Fanout = 2; REG Node = 'TheOne8:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst7|inst6 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.202 ns) 1.298 ns ALU:inst\|74181:inst\|47~51 2 COMB LCCOMB_X18_Y1_N6 2 " "Info: 2: + IC(1.096 ns) + CELL(0.202 ns) = 1.298 ns; Loc. = LCCOMB_X18_Y1_N6; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|47~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { TheOne8:inst7|inst6 ALU:inst|74181:inst|47~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.651 ns) 3.438 ns ALU:inst\|74181:inst\|75~324 3 COMB LCCOMB_X18_Y2_N10 3 " "Info: 3: + IC(1.489 ns) + CELL(0.651 ns) = 3.438 ns; Loc. = LCCOMB_X18_Y2_N10; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|75~324'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst|74181:inst|47~51 ALU:inst|74181:inst|75~324 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 4.020 ns ALU:inst\|74182:inst2\|31~85 4 COMB LCCOMB_X18_Y2_N4 3 " "Info: 4: + IC(0.376 ns) + CELL(0.206 ns) = 4.020 ns; Loc. = LCCOMB_X18_Y2_N4; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 5.308 ns ALU:inst\|74181:inst1\|79 5 COMB LCCOMB_X18_Y1_N20 1 " "Info: 5: + IC(1.082 ns) + CELL(0.206 ns) = 5.308 ns; Loc. = LCCOMB_X18_Y1_N20; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.206 ns) 7.048 ns ALU:inst\|74181:inst1\|81 6 COMB LCCOMB_X18_Y6_N0 1 " "Info: 6: + IC(1.534 ns) + CELL(0.206 ns) = 7.048 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { ALU:inst|74181:inst1|79 ALU:inst|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.156 ns TheOne8:inst8\|inst2 7 REG LCFF_X18_Y6_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 7.156 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'TheOne8:inst8\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|81 TheOne8:inst8|inst2 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 280 368 432 360 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 22.07 % ) " "Info: Total cell delay = 1.579 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.577 ns ( 77.93 % ) " "Info: Total interconnect delay = 5.577 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { TheOne8:inst7|inst6 ALU:inst|74181:inst|47~51 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|79 ALU:inst|74181:inst1|81 TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { TheOne8:inst7|inst6 {} ALU:inst|74181:inst|47~51 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|79 {} ALU:inst|74181:inst1|81 {} TheOne8:inst8|inst2 {} } { 0.000ns 1.096ns 1.489ns 0.376ns 1.082ns 1.534ns 0.000ns } { 0.000ns 0.202ns 0.651ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.040 ns - Smallest " "Info: - Smallest clock skew is 0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.704 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 6.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.202 ns) 2.899 ns inst13 2 COMB LCCOMB_X22_Y7_N16 1 " "Info: 2: + IC(1.547 ns) + CELL(0.202 ns) = 2.899 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { CK inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 5.145 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 5.145 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 6.704 ns TheOne8:inst8\|inst2 4 REG LCFF_X18_Y6_N1 1 " "Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 6.704 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'TheOne8:inst8\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { inst13~clkctrl TheOne8:inst8|inst2 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 280 368 432 360 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 30.10 % ) " "Info: Total cell delay = 2.018 ns ( 30.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 69.90 % ) " "Info: Total interconnect delay = 4.686 ns ( 69.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.704 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst2 {} } { 0.000ns 0.000ns 1.547ns 2.246ns 0.893ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.664 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 6.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.202 ns) 2.895 ns inst11 2 COMB LCCOMB_X22_Y7_N4 1 " "Info: 2: + IC(1.543 ns) + CELL(0.202 ns) = 2.895 ns; Loc. = LCCOMB_X22_Y7_N4; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK inst11 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(0.000 ns) 5.088 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(2.193 ns) + CELL(0.000 ns) = 5.088 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.193 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 6.664 ns TheOne8:inst7\|inst6 4 REG LCFF_X19_Y1_N7 2 " "Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 6.664 ns; Loc. = LCFF_X19_Y1_N7; Fanout = 2; REG Node = 'TheOne8:inst7\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { inst11~clkctrl TheOne8:inst7|inst6 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 30.28 % ) " "Info: Total cell delay = 2.018 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 69.72 % ) " "Info: Total interconnect delay = 4.646 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst6 {} } { 0.000ns 0.000ns 1.543ns 2.193ns 0.910ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.704 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst2 {} } { 0.000ns 0.000ns 1.547ns 2.246ns 0.893ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst6 {} } { 0.000ns 0.000ns 1.543ns 2.193ns 0.910ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 280 368 432 360 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.156 ns" { TheOne8:inst7|inst6 ALU:inst|74181:inst|47~51 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|79 ALU:inst|74181:inst1|81 TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.156 ns" { TheOne8:inst7|inst6 {} ALU:inst|74181:inst|47~51 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|79 {} ALU:inst|74181:inst1|81 {} TheOne8:inst8|inst2 {} } { 0.000ns 1.096ns 1.489ns 0.376ns 1.082ns 1.534ns 0.000ns } { 0.000ns 0.202ns 0.651ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.704 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst2 {} } { 0.000ns 0.000ns 1.547ns 2.246ns 0.893ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.664 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.664 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst6 {} } { 0.000ns 0.000ns 1.543ns 2.193ns 0.910ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TheOne8:inst8\|inst2 S1 CK 7.183 ns register " "Info: tsu for register \"TheOne8:inst8\|inst2\" (data pin = \"S1\", clock pin = \"CK\") is 7.183 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.927 ns + Longest pin register " "Info: + Longest pin to register delay is 13.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns S1 1 PIN PIN_86 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 8; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 1120 8 176 1136 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.481 ns) + CELL(0.624 ns) 8.069 ns ALU:inst\|74181:inst\|47~51 2 COMB LCCOMB_X18_Y1_N6 2 " "Info: 2: + IC(6.481 ns) + CELL(0.624 ns) = 8.069 ns; Loc. = LCCOMB_X18_Y1_N6; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|47~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { S1 ALU:inst|74181:inst|47~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.651 ns) 10.209 ns ALU:inst\|74181:inst\|75~324 3 COMB LCCOMB_X18_Y2_N10 3 " "Info: 3: + IC(1.489 ns) + CELL(0.651 ns) = 10.209 ns; Loc. = LCCOMB_X18_Y2_N10; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|75~324'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst|74181:inst|47~51 ALU:inst|74181:inst|75~324 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 10.791 ns ALU:inst\|74182:inst2\|31~85 4 COMB LCCOMB_X18_Y2_N4 3 " "Info: 4: + IC(0.376 ns) + CELL(0.206 ns) = 10.791 ns; Loc. = LCCOMB_X18_Y2_N4; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 12.079 ns ALU:inst\|74181:inst1\|79 5 COMB LCCOMB_X18_Y1_N20 1 " "Info: 5: + IC(1.082 ns) + CELL(0.206 ns) = 12.079 ns; Loc. = LCCOMB_X18_Y1_N20; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.206 ns) 13.819 ns ALU:inst\|74181:inst1\|81 6 COMB LCCOMB_X18_Y6_N0 1 " "Info: 6: + IC(1.534 ns) + CELL(0.206 ns) = 13.819 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { ALU:inst|74181:inst1|79 ALU:inst|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.927 ns TheOne8:inst8\|inst2 7 REG LCFF_X18_Y6_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 13.927 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'TheOne8:inst8\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|81 TheOne8:inst8|inst2 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 280 368 432 360 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.965 ns ( 21.29 % ) " "Info: Total cell delay = 2.965 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.962 ns ( 78.71 % ) " "Info: Total interconnect delay = 10.962 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.927 ns" { S1 ALU:inst|74181:inst|47~51 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|79 ALU:inst|74181:inst1|81 TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.927 ns" { S1 {} S1~combout {} ALU:inst|74181:inst|47~51 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|79 {} ALU:inst|74181:inst1|81 {} TheOne8:inst8|inst2 {} } { 0.000ns 0.000ns 6.481ns 1.489ns 0.376ns 1.082ns 1.534ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.651ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 280 368 432 360 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 6.704 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 6.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.202 ns) 2.899 ns inst13 2 COMB LCCOMB_X22_Y7_N16 1 " "Info: 2: + IC(1.547 ns) + CELL(0.202 ns) = 2.899 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { CK inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 5.145 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 5.145 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 6.704 ns TheOne8:inst8\|inst2 4 REG LCFF_X18_Y6_N1 1 " "Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 6.704 ns; Loc. = LCFF_X18_Y6_N1; Fanout = 1; REG Node = 'TheOne8:inst8\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { inst13~clkctrl TheOne8:inst8|inst2 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 280 368 432 360 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 30.10 % ) " "Info: Total cell delay = 2.018 ns ( 30.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 69.90 % ) " "Info: Total interconnect delay = 4.686 ns ( 69.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.704 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst2 {} } { 0.000ns 0.000ns 1.547ns 2.246ns 0.893ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.927 ns" { S1 ALU:inst|74181:inst|47~51 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|79 ALU:inst|74181:inst1|81 TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.927 ns" { S1 {} S1~combout {} ALU:inst|74181:inst|47~51 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|79 {} ALU:inst|74181:inst1|81 {} TheOne8:inst8|inst2 {} } { 0.000ns 0.000ns 6.481ns 1.489ns 0.376ns 1.082ns 1.534ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.651ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.704 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst2 {} } { 0.000ns 0.000ns 1.547ns 2.246ns 0.893ns } { 0.000ns 1.150ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPR2 B1 TheOne8:inst8\|inst6 14.631 ns register " "Info: tco from clock \"CPR2\" to destination pin \"B1\" through register \"TheOne8:inst8\|inst6\" is 14.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 source 7.730 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to source register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CPR2 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.370 ns) 3.908 ns inst13 2 COMB LCCOMB_X22_Y7_N16 1 " "Info: 2: + IC(2.544 ns) + CELL(0.370 ns) = 3.908 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { CPR2 inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 6.154 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 6.154 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 7.730 ns TheOne8:inst8\|inst6 4 REG LCFF_X19_Y1_N9 1 " "Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 7.730 ns; Loc. = LCFF_X19_Y1_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { inst13~clkctrl TheOne8:inst8|inst6 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 26.26 % ) " "Info: Total cell delay = 2.030 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 73.74 % ) " "Info: Total interconnect delay = 5.700 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst6 {} } { 0.000ns 0.000ns 2.544ns 2.246ns 0.910ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.597 ns + Longest register pin " "Info: + Longest register to pin delay is 6.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst8\|inst6 1 REG LCFF_X19_Y1_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst8|inst6 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 664 368 432 744 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(3.096 ns) 6.597 ns B1 2 PIN PIN_35 0 " "Info: 2: + IC(3.501 ns) + CELL(3.096 ns) = 6.597 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'B1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { TheOne8:inst8|inst6 B1 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 608 1264 1440 624 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 46.93 % ) " "Info: Total cell delay = 3.096 ns ( 46.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.501 ns ( 53.07 % ) " "Info: Total interconnect delay = 3.501 ns ( 53.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { TheOne8:inst8|inst6 B1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { TheOne8:inst8|inst6 {} B1 {} } { 0.000ns 3.501ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst6 {} } { 0.000ns 0.000ns 2.544ns 2.246ns 0.910ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { TheOne8:inst8|inst6 B1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { TheOne8:inst8|inst6 {} B1 {} } { 0.000ns 3.501ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CK RD 6.946 ns Longest " "Info: Longest tpd from source pin \"CK\" to destination pin \"RD\" is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.296 ns) 6.946 ns RD 2 PIN PIN_60 0 " "Info: 2: + IC(2.500 ns) + CELL(3.296 ns) = 6.946 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'RD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { CK RD } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { -24 792 968 -8 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 64.01 % ) " "Info: Total cell delay = 4.446 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.99 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { CK RD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { CK {} CK~combout {} RD {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "TheOne8:inst8\|inst1 S3 CPR2 0.248 ns register " "Info: th for register \"TheOne8:inst8\|inst1\" (data pin = \"S3\", clock pin = \"CPR2\") is 0.248 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 7.730 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to destination register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CPR2 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(0.370 ns) 3.908 ns inst13 2 COMB LCCOMB_X22_Y7_N16 1 " "Info: 2: + IC(2.544 ns) + CELL(0.370 ns) = 3.908 ns; Loc. = LCCOMB_X22_Y7_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { CPR2 inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.246 ns) + CELL(0.000 ns) 6.154 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.246 ns) + CELL(0.000 ns) = 6.154 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 7.730 ns TheOne8:inst8\|inst1 4 REG LCFF_X19_Y1_N17 1 " "Info: 4: + IC(0.910 ns) + CELL(0.666 ns) = 7.730 ns; Loc. = LCFF_X19_Y1_N17; Fanout = 1; REG Node = 'TheOne8:inst8\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { inst13~clkctrl TheOne8:inst8|inst1 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 184 368 432 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 26.26 % ) " "Info: Total cell delay = 2.030 ns ( 26.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.700 ns ( 73.74 % ) " "Info: Total interconnect delay = 5.700 ns ( 73.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst1 {} } { 0.000ns 0.000ns 2.544ns 2.246ns 0.910ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 184 368 432 264 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.788 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns S3 1 PIN PIN_88 8 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 8; PIN Node = 'S3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 1152 8 176 1168 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.206 ns) 7.680 ns ALU:inst\|74181:inst1\|82 2 COMB LCCOMB_X19_Y1_N16 1 " "Info: 2: + IC(6.500 ns) + CELL(0.206 ns) = 7.680 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.706 ns" { S3 ALU:inst|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.788 ns TheOne8:inst8\|inst1 3 REG LCFF_X19_Y1_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.788 ns; Loc. = LCFF_X19_Y1_N17; Fanout = 1; REG Node = 'TheOne8:inst8\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|82 TheOne8:inst8|inst1 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 184 368 432 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 16.54 % ) " "Info: Total cell delay = 1.288 ns ( 16.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.500 ns ( 83.46 % ) " "Info: Total interconnect delay = 6.500 ns ( 83.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { S3 ALU:inst|74181:inst1|82 TheOne8:inst8|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.788 ns" { S3 {} S3~combout {} ALU:inst|74181:inst1|82 {} TheOne8:inst8|inst1 {} } { 0.000ns 0.000ns 6.500ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst1 {} } { 0.000ns 0.000ns 2.544ns 2.246ns 0.910ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { S3 ALU:inst|74181:inst1|82 TheOne8:inst8|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.788 ns" { S3 {} S3~combout {} ALU:inst|74181:inst1|82 {} TheOne8:inst8|inst1 {} } { 0.000ns 0.000ns 6.500ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 08:03:46 2019 " "Info: Processing ended: Sat Apr 13 08:03:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
