/* Generated by Yosys 0.29+11 (git sha1 , gcc 12.3.0-1ubuntu1~22.04 -Og -fPIC) */

/* cellift =  1  */
/* hdlname = "\\picorv32" */
/* dynports =  1  */
/* top =  1  */
/* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1.1-1811.10" */
module picorv32(clk, resetn, trap, mem_valid, mem_instr, mem_ready, mem_addr, mem_wdata, mem_wstrb, mem_rdata, mem_la_read, mem_la_write, mem_la_addr, mem_la_wdata, mem_la_wstrb, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd
, pcpi_wait, pcpi_ready, irq, eoi, rvfi_valid, rvfi_order, rvfi_insn, rvfi_trap, rvfi_halt, rvfi_intr, rvfi_mode, rvfi_ixl, rvfi_rs1_addr, rvfi_rs2_addr, rvfi_rs1_rdata, rvfi_rs2_rdata, rvfi_rd_addr, rvfi_rd_wdata, rvfi_pc_rdata, rvfi_pc_wdata, rvfi_mem_addr
, rvfi_mem_rmask, rvfi_mem_wmask, rvfi_mem_rdata, rvfi_mem_wdata, rvfi_csr_mcycle_rmask, rvfi_csr_mcycle_wmask, rvfi_csr_mcycle_rdata, rvfi_csr_mcycle_wdata, rvfi_csr_minstret_rmask, rvfi_csr_minstret_wmask, rvfi_csr_minstret_rdata, rvfi_csr_minstret_wdata, trace_valid, trace_data, trap_t0, trace_valid_t0, trace_data_t0, rvfi_valid_t0, rvfi_trap_t0, rvfi_rs2_rdata_t0, rvfi_rs2_addr_t0
, rvfi_rs1_rdata_t0, rvfi_rs1_addr_t0, rvfi_rd_wdata_t0, rvfi_rd_addr_t0, rvfi_pc_wdata_t0, rvfi_pc_rdata_t0, rvfi_order_t0, rvfi_mode_t0, rvfi_mem_wmask_t0, rvfi_mem_wdata_t0, rvfi_mem_rmask_t0, rvfi_mem_rdata_t0, rvfi_mem_addr_t0, rvfi_ixl_t0, rvfi_intr_t0, rvfi_insn_t0, rvfi_halt_t0, rvfi_csr_minstret_wmask_t0, rvfi_csr_minstret_wdata_t0, rvfi_csr_minstret_rmask_t0, rvfi_csr_minstret_rdata_t0
, rvfi_csr_mcycle_wmask_t0, rvfi_csr_mcycle_wdata_t0, rvfi_csr_mcycle_rmask_t0, rvfi_csr_mcycle_rdata_t0, mem_wstrb_t0, mem_wdata_t0, mem_valid_t0, mem_ready_t0, mem_rdata_t0, mem_la_wstrb_t0, mem_la_write_t0, mem_la_wdata_t0, mem_la_read_t0, mem_la_addr_t0, mem_instr_t0, mem_addr_t0, irq_t0, eoi_t0, pcpi_insn_t0, pcpi_rd_t0, pcpi_ready_t0
, pcpi_rs1_t0, pcpi_rs2_t0, pcpi_valid_t0, pcpi_wait_t0, pcpi_wr_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180.2-1182.42" */
  wire [4:0] _0000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180.2-1182.42" */
  wire [31:0] _0001_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180.2-1182.42" */
  wire [31:0] _0002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1180.2-1182.42" */
  wire [31:0] _0003_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0004_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0005_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0007_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
  wire _0011_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
  wire _0012_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
  wire _0013_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
  wire [1:0] _0014_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
  wire _0015_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0016_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0017_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [4:0] _0018_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
  wire _0019_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0020_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0021_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0022_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156.2-1179.5" */
  wire [31:0] _0023_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156.2-1179.5" */
  wire [31:0] _0024_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1156.2-1179.5" */
  wire _0025_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [31:0] _0026_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [31:0] _0027_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [4:0] _0028_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [4:0] _0029_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [4:0] _0030_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [4:0] _0031_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312.2-338.10" */
  wire [31:0] _0032_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312.2-338.10" */
  wire [31:0] _0033_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0034_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0035_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0036_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0037_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0038_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0039_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0040_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0041_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0042_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0043_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire [31:0] _0044_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [31:0] _0045_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:761.2-788.5" */
  wire [31:0] _0046_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312.2-338.10" */
  wire [31:0] _0047_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:312.2-338.10" */
  wire [31:0] _0048_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0049_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0050_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0051_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0052_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0053_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1782.2-1810.5" */
  wire [63:0] _0054_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0055_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0056_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0057_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0058_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0059_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
  wire _0060_;
  reg [4:0] _0061_;
  reg [4:0] _0062_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1110.52-1110.69" */
  wire [31:0] _0063_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1110.52-1110.69" */
  wire [31:0] _0064_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1163.23-1163.55" */
  wire [31:0] _0065_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1163.23-1163.55" */
  wire [31:0] _0066_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1223.29-1223.44" */
  wire [63:0] _0067_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1223.29-1223.44" */
  wire [63:0] _0068_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1323.23-1323.62" */
  wire [31:0] _0069_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1323.23-1323.62" */
  wire [31:0] _0070_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1335.23-1335.38" */
  wire [63:0] _0071_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1335.23-1335.38" */
  wire [63:0] _0072_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1341.23-1341.49" */
  wire [31:0] _0073_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1341.23-1341.49" */
  wire [31:0] _0074_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1554.17-1554.37" */
  wire [31:0] _0075_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1554.17-1554.37" */
  wire [31:0] _0076_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1618.19-1618.40" */
  wire [31:0] _0077_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1618.19-1618.40" */
  wire [31:0] _0078_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1716.27-1716.50" */
  wire [63:0] _0079_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1716.27-1716.50" */
  wire [63:0] _0080_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1137.39-1137.56" */
  wire [31:0] _0081_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1137.39-1137.56" */
  wire [31:0] _0082_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1280.53-1280.95" */
  wire [31:0] _0083_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1280.53-1280.95" */
  wire [31:0] _0084_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:472.18-472.51" */
  wire [3:0] _0085_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:472.18-472.51" */
  wire [3:0] _0086_;
  wire [31:0] _0087_;
  wire [31:0] _0088_;
  wire [63:0] _0089_;
  wire [31:0] _0090_;
  wire [63:0] _0091_;
  wire [63:0] _0092_;
  wire [31:0] _0093_;
  wire [31:0] _0094_;
  wire [31:0] _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire [31:0] _0142_;
  wire [31:0] _0143_;
  wire [31:0] _0144_;
  wire [31:0] _0145_;
  wire [31:0] _0146_;
  wire [31:0] _0147_;
  wire [31:0] _0148_;
  wire [31:0] _0149_;
  wire [31:0] _0150_;
  wire [31:0] _0151_;
  wire [4:0] _0152_;
  wire [31:0] _0153_;
  wire [31:0] _0154_;
  wire [31:0] _0155_;
  wire [31:0] _0156_;
  wire [31:0] _0157_;
  wire [31:0] _0158_;
  wire [31:0] _0159_;
  wire [31:0] _0160_;
  wire [31:0] _0161_;
  wire [31:0] _0162_;
  wire [31:0] _0163_;
  wire [31:0] _0164_;
  wire [31:0] _0165_;
  wire [31:0] _0166_;
  wire [31:0] _0167_;
  wire [31:0] _0168_;
  wire [31:0] _0169_;
  wire [31:0] _0170_;
  wire [31:0] _0171_;
  wire [31:0] _0172_;
  wire [31:0] _0173_;
  wire [31:0] _0174_;
  wire [31:0] _0175_;
  wire [31:0] _0176_;
  wire [31:0] _0177_;
  wire [31:0] _0178_;
  wire [31:0] _0179_;
  wire [31:0] _0180_;
  wire [31:0] _0181_;
  wire [31:0] _0182_;
  wire [31:0] _0183_;
  wire [31:0] _0184_;
  wire [31:0] _0185_;
  wire [31:0] _0186_;
  wire [31:0] _0187_;
  wire [63:0] _0188_;
  wire [63:0] _0189_;
  wire [31:0] _0190_;
  wire [31:0] _0191_;
  wire [31:0] _0192_;
  wire _0193_;
  wire [31:0] _0194_;
  wire _0195_;
  wire [31:0] _0196_;
  wire [31:0] _0197_;
  wire [31:0] _0198_;
  wire [31:0] _0199_;
  wire [31:0] _0200_;
  wire [31:0] _0201_;
  wire [31:0] _0202_;
  wire _0203_;
  wire [4:0] _0204_;
  wire [31:0] _0205_;
  wire [4:0] _0206_;
  wire [31:0] _0207_;
  wire [31:0] _0208_;
  wire [3:0] _0209_;
  wire [3:0] _0210_;
  wire [3:0] _0211_;
  wire [31:0] _0212_;
  wire [31:0] _0213_;
  wire [31:0] _0214_;
  wire [31:0] _0215_;
  wire [31:0] _0216_;
  wire [31:0] _0217_;
  wire _0218_;
  wire [31:0] _0219_;
  wire [31:0] _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire [31:0] _0304_;
  wire [31:0] _0305_;
  wire [31:0] _0306_;
  wire [31:0] _0307_;
  wire [31:0] _0308_;
  wire [31:0] _0309_;
  wire [31:0] _0310_;
  wire [31:0] _0311_;
  wire [31:0] _0312_;
  wire [31:0] _0313_;
  wire [31:0] _0314_;
  wire [31:0] _0315_;
  wire [31:0] _0316_;
  wire [31:0] _0317_;
  wire [31:0] _0318_;
  wire [31:0] _0319_;
  wire [31:0] _0320_;
  wire [31:0] _0321_;
  wire [31:0] _0322_;
  wire [31:0] _0323_;
  wire [31:0] _0324_;
  wire [31:0] _0325_;
  wire [31:0] _0326_;
  wire [31:0] _0327_;
  wire [31:0] _0328_;
  wire [31:0] _0329_;
  wire [31:0] _0330_;
  wire [31:0] _0331_;
  wire [31:0] _0332_;
  wire [31:0] _0333_;
  wire [31:0] _0334_;
  wire [31:0] _0335_;
  wire [31:0] _0336_;
  wire [31:0] _0337_;
  wire [31:0] _0338_;
  wire [31:0] _0339_;
  wire [31:0] _0340_;
  wire [31:0] _0341_;
  wire [31:0] _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire [31:0] _0345_;
  wire [31:0] _0346_;
  wire [31:0] _0347_;
  wire [31:0] _0348_;
  wire [31:0] _0349_;
  wire [31:0] _0350_;
  wire [31:0] _0351_;
  wire [31:0] _0352_;
  wire [31:0] _0353_;
  wire [31:0] _0354_;
  wire [31:0] _0355_;
  wire [31:0] _0356_;
  wire [31:0] _0357_;
  wire [31:0] _0358_;
  wire [31:0] _0359_;
  wire [31:0] _0360_;
  wire [31:0] _0361_;
  wire [31:0] _0362_;
  wire [31:0] _0363_;
  wire [31:0] _0364_;
  wire [31:0] _0365_;
  wire [31:0] _0366_;
  wire [31:0] _0367_;
  wire [31:0] _0368_;
  wire [31:0] _0369_;
  wire [31:0] _0370_;
  wire [31:0] _0371_;
  wire [31:0] _0372_;
  wire [31:0] _0373_;
  wire [31:0] _0374_;
  wire [31:0] _0375_;
  wire [31:0] _0376_;
  wire [31:0] _0377_;
  wire [31:0] _0378_;
  wire [31:0] _0379_;
  wire [31:0] _0380_;
  wire [31:0] _0381_;
  wire [31:0] _0382_;
  wire [31:0] _0383_;
  wire [31:0] _0384_;
  wire [31:0] _0385_;
  wire [31:0] _0386_;
  wire [31:0] _0387_;
  wire [31:0] _0388_;
  wire [31:0] _0389_;
  wire [31:0] _0390_;
  wire [31:0] _0391_;
  wire [31:0] _0392_;
  wire [31:0] _0393_;
  wire [31:0] _0394_;
  wire [31:0] _0395_;
  wire [31:0] _0396_;
  wire [31:0] _0397_;
  wire [31:0] _0398_;
  wire [31:0] _0399_;
  wire [31:0] _0400_;
  wire [31:0] _0401_;
  wire [31:0] _0402_;
  wire [31:0] _0403_;
  wire [31:0] _0404_;
  wire [31:0] _0405_;
  wire [31:0] _0406_;
  wire [31:0] _0407_;
  wire [31:0] _0408_;
  wire [31:0] _0409_;
  wire [31:0] _0410_;
  wire [31:0] _0411_;
  wire [31:0] _0412_;
  wire [31:0] _0413_;
  wire [31:0] _0414_;
  wire [31:0] _0415_;
  wire [31:0] _0416_;
  wire [31:0] _0417_;
  wire [31:0] _0418_;
  wire [31:0] _0419_;
  wire [31:0] _0420_;
  wire [31:0] _0421_;
  wire [31:0] _0422_;
  wire [31:0] _0423_;
  wire [31:0] _0424_;
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  wire [31:0] _0433_;
  wire [31:0] _0434_;
  wire [31:0] _0435_;
  wire [31:0] _0436_;
  wire [31:0] _0437_;
  wire [31:0] _0438_;
  wire [31:0] _0439_;
  wire [31:0] _0440_;
  wire [31:0] _0441_;
  wire [31:0] _0442_;
  wire [31:0] _0443_;
  wire [31:0] _0444_;
  wire [31:0] _0445_;
  wire [31:0] _0446_;
  wire [31:0] _0447_;
  wire [31:0] _0448_;
  wire [31:0] _0449_;
  wire [31:0] _0450_;
  wire [31:0] _0451_;
  wire [31:0] _0452_;
  wire [31:0] _0453_;
  wire [31:0] _0454_;
  wire [31:0] _0455_;
  wire [31:0] _0456_;
  wire [31:0] _0457_;
  wire [31:0] _0458_;
  wire [31:0] _0459_;
  wire [31:0] _0460_;
  wire [31:0] _0461_;
  wire [31:0] _0462_;
  wire [31:0] _0463_;
  wire [31:0] _0464_;
  wire [31:0] _0465_;
  wire [31:0] _0466_;
  wire [31:0] _0467_;
  wire [31:0] _0468_;
  wire [31:0] _0469_;
  wire [31:0] _0470_;
  wire [31:0] _0471_;
  wire [31:0] _0472_;
  wire [31:0] _0473_;
  wire [31:0] _0474_;
  wire [31:0] _0475_;
  wire [31:0] _0476_;
  wire [31:0] _0477_;
  wire [31:0] _0478_;
  wire [31:0] _0479_;
  wire [31:0] _0480_;
  wire [31:0] _0481_;
  wire [31:0] _0482_;
  wire [31:0] _0483_;
  wire [31:0] _0484_;
  wire [31:0] _0485_;
  wire [31:0] _0486_;
  wire [31:0] _0487_;
  wire [31:0] _0488_;
  wire [31:0] _0489_;
  wire [31:0] _0490_;
  wire [31:0] _0491_;
  wire [31:0] _0492_;
  wire [31:0] _0493_;
  wire [31:0] _0494_;
  wire [31:0] _0495_;
  wire [31:0] _0496_;
  wire [31:0] _0497_;
  wire [31:0] _0498_;
  wire [31:0] _0499_;
  wire [31:0] _0500_;
  wire [31:0] _0501_;
  wire [31:0] _0502_;
  wire [31:0] _0503_;
  wire [31:0] _0504_;
  wire [31:0] _0505_;
  wire [31:0] _0506_;
  wire [31:0] _0507_;
  wire [63:0] _0508_;
  wire [63:0] _0509_;
  wire [63:0] _0510_;
  wire [63:0] _0511_;
  wire [31:0] _0512_;
  wire [31:0] _0513_;
  wire [31:0] _0514_;
  wire [31:0] _0515_;
  wire [31:0] _0516_;
  wire [31:0] _0517_;
  wire [31:0] _0518_;
  wire [31:0] _0519_;
  wire [31:0] _0520_;
  wire [31:0] _0521_;
  wire [31:0] _0522_;
  wire [31:0] _0523_;
  wire [31:0] _0524_;
  wire [31:0] _0525_;
  wire [31:0] _0526_;
  wire [31:0] _0527_;
  wire [31:0] _0528_;
  wire [31:0] _0529_;
  wire [4:0] _0530_;
  wire [4:0] _0531_;
  wire [4:0] _0532_;
  wire [4:0] _0533_;
  wire [31:0] _0534_;
  wire [31:0] _0535_;
  wire [4:0] _0536_;
  wire [4:0] _0537_;
  wire [4:0] _0538_;
  wire [4:0] _0539_;
  wire [31:0] _0540_;
  wire [31:0] _0541_;
  wire [31:0] _0542_;
  wire [31:0] _0543_;
  wire [3:0] _0544_;
  wire [3:0] _0545_;
  wire [3:0] _0546_;
  wire [3:0] _0547_;
  wire [31:0] _0548_;
  wire [31:0] _0549_;
  wire [31:0] _0550_;
  wire [31:0] _0551_;
  wire [31:0] _0552_;
  wire [31:0] _0553_;
  wire [31:0] _0554_;
  wire [31:0] _0555_;
  wire [31:0] _0556_;
  wire [31:0] _0557_;
  wire [31:0] _0558_;
  wire [31:0] _0559_;
  wire [31:0] _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire [31:0] _0609_;
  wire [63:0] _0610_;
  wire [31:0] _0611_;
  wire [63:0] _0612_;
  wire [31:0] _0613_;
  wire [31:0] _0614_;
  wire [63:0] _0615_;
  wire [31:0] _0616_;
  wire [31:0] _0617_;
  wire [6:0] _0618_;
  wire [6:0] _0619_;
  wire [31:0] _0620_;
  wire [3:0] _0621_;
  wire [3:0] _0622_;
  wire [31:0] _0623_;
  wire [31:0] _0624_;
  wire _0625_;
  wire [4:0] _0626_;
  wire [4:0] _0627_;
  wire [4:0] _0628_;
  wire [4:0] _0629_;
  wire [31:0] _0630_;
  wire [31:0] _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire [2:0] _0638_;
  wire [2:0] _0639_;
  wire _0640_;
  wire _0641_;
  wire [1:0] _0642_;
  wire [1:0] _0643_;
  wire [11:0] _0644_;
  wire [11:0] _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire [7:0] _0650_;
  wire [7:0] _0651_;
  wire [31:0] _0652_;
  wire [31:0] _0653_;
  wire [4:0] _0654_;
  wire [4:0] _0655_;
  wire _0656_;
  wire _0657_;
  wire [3:0] _0658_;
  wire [3:0] _0659_;
  wire [4:0] _0660_;
  wire [4:0] _0661_;
  wire [31:0] _0662_;
  wire [31:0] _0663_;
  wire [31:0] _0664_;
  wire [31:0] _0665_;
  wire [4:0] _0666_;
  wire [4:0] _0667_;
  wire [31:0] _0668_;
  wire [31:0] _0669_;
  wire _0670_;
  wire _0671_;
  wire [30:0] _0672_;
  wire [30:0] _0673_;
  wire [31:0] _0674_;
  wire [31:0] _0675_;
  wire [31:0] _0676_;
  wire [31:0] _0677_;
  wire [7:0] _0678_;
  wire [7:0] _0679_;
  wire [31:0] _0680_;
  wire [31:0] _0681_;
  wire [4:0] _0682_;
  wire [4:0] _0683_;
  wire [31:0] _0684_;
  wire [31:0] _0685_;
  wire [31:0] _0686_;
  wire [31:0] _0687_;
  wire [3:0] _0688_;
  wire [3:0] _0689_;
  wire [3:0] _0690_;
  wire [31:0] _0691_;
  wire [31:0] _0692_;
  wire _0693_;
  wire [24:0] _0694_;
  wire [24:0] _0695_;
  wire _0696_;
  wire [63:0] _0697_;
  wire [63:0] _0698_;
  wire _0699_;
  wire _0700_;
  wire [30:0] _0701_;
  wire [30:0] _0702_;
  wire [31:0] _0703_;
  wire [31:0] _0704_;
  wire [31:0] _0705_;
  wire [31:0] _0706_;
  wire [31:0] _0707_;
  wire [31:0] _0708_;
  wire [31:0] _0709_;
  wire [31:0] _0710_;
  wire [31:0] _0711_;
  wire [31:0] _0712_;
  wire [31:0] _0713_;
  wire [31:0] _0714_;
  wire [31:0] _0715_;
  wire [31:0] _0716_;
  wire [31:0] _0717_;
  wire [31:0] _0718_;
  wire [31:0] _0719_;
  wire [31:0] _0720_;
  wire [31:0] _0721_;
  wire [31:0] _0722_;
  wire [31:0] _0723_;
  wire [31:0] _0724_;
  wire [31:0] _0725_;
  wire [31:0] _0726_;
  wire [31:0] _0727_;
  wire [31:0] _0728_;
  wire [31:0] _0729_;
  wire [31:0] _0730_;
  wire [31:0] _0731_;
  wire [31:0] _0732_;
  wire [31:0] _0733_;
  wire [31:0] _0734_;
  wire [31:0] _0735_;
  wire [31:0] _0736_;
  wire [31:0] _0737_;
  wire [31:0] _0738_;
  wire [31:0] _0739_;
  wire [31:0] _0740_;
  wire [31:0] _0741_;
  wire [31:0] _0742_;
  wire [31:0] _0743_;
  wire [31:0] _0744_;
  wire [31:0] _0745_;
  wire [31:0] _0746_;
  wire [31:0] _0747_;
  wire [31:0] _0748_;
  wire [31:0] _0749_;
  wire [31:0] _0750_;
  wire [31:0] _0751_;
  wire [31:0] _0752_;
  wire [31:0] _0753_;
  wire [31:0] _0754_;
  wire [31:0] _0755_;
  wire [31:0] _0756_;
  wire [31:0] _0757_;
  wire [31:0] _0758_;
  wire [31:0] _0759_;
  wire [31:0] _0760_;
  wire [31:0] _0761_;
  wire [31:0] _0762_;
  wire [31:0] _0763_;
  wire [31:0] _0764_;
  wire [31:0] _0765_;
  wire [31:0] _0766_;
  wire [31:0] _0767_;
  wire [31:0] _0768_;
  wire [31:0] _0769_;
  wire [31:0] _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire [31:0] _0782_;
  wire [31:0] _0783_;
  wire [63:0] _0784_;
  wire [31:0] _0785_;
  wire [63:0] _0786_;
  wire [31:0] _0787_;
  wire [31:0] _0788_;
  wire [31:0] _0789_;
  wire [31:0] _0790_;
  wire [31:0] _0791_;
  wire [63:0] _0792_;
  wire [31:0] _0793_;
  wire [6:0] _0794_;
  wire [31:0] _0795_;
  wire [3:0] _0796_;
  wire [31:0] _0797_;
  wire [4:0] _0798_;
  wire [4:0] _0799_;
  wire [31:0] _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire [2:0] _0804_;
  wire _0805_;
  wire [1:0] _0806_;
  wire [11:0] _0807_;
  wire _0808_;
  wire _0809_;
  wire [7:0] _0810_;
  wire [31:0] _0811_;
  wire [4:0] _0812_;
  wire _0813_;
  wire [3:0] _0814_;
  wire [4:0] _0815_;
  wire [31:0] _0816_;
  wire [31:0] _0817_;
  wire [4:0] _0818_;
  wire [31:0] _0819_;
  wire _0820_;
  wire [30:0] _0821_;
  wire [31:0] _0822_;
  wire [31:0] _0823_;
  wire [7:0] _0824_;
  wire [31:0] _0825_;
  wire [4:0] _0826_;
  wire [31:0] _0827_;
  wire [31:0] _0828_;
  wire [3:0] _0829_;
  wire [31:0] _0830_;
  wire [24:0] _0831_;
  wire [63:0] _0832_;
  wire _0833_;
  wire [30:0] _0834_;
  wire [31:0] _0835_;
  wire [31:0] _0836_;
  wire [31:0] _0837_;
  wire [31:0] _0838_;
  wire [31:0] _0839_;
  wire [31:0] _0840_;
  wire [31:0] _0841_;
  wire [31:0] _0842_;
  wire [31:0] _0843_;
  wire [31:0] _0844_;
  wire [31:0] _0845_;
  wire [31:0] _0846_;
  wire [31:0] _0847_;
  wire [31:0] _0848_;
  wire [31:0] _0849_;
  wire [31:0] _0850_;
  wire [31:0] _0851_;
  wire [31:0] _0852_;
  wire [31:0] _0853_;
  wire [31:0] _0854_;
  wire [31:0] _0855_;
  wire [31:0] _0856_;
  wire [31:0] _0857_;
  wire [31:0] _0858_;
  wire [31:0] _0859_;
  wire [31:0] _0860_;
  wire [31:0] _0861_;
  wire [31:0] _0862_;
  wire [31:0] _0863_;
  wire [31:0] _0864_;
  wire [31:0] _0865_;
  wire [31:0] _0866_;
  wire [31:0] _0867_;
  wire [31:0] _0868_;
  wire [31:0] _0869_;
  wire [63:0] _0870_;
  wire [31:0] _0871_;
  wire [63:0] _0872_;
  wire [31:0] _0873_;
  wire [31:0] _0874_;
  wire [31:0] _0875_;
  wire [63:0] _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire [31:0] _0882_;
  wire [31:0] _0883_;
  wire [31:0] _0884_;
  wire [31:0] _0885_;
  wire [63:0] _0886_;
  wire [63:0] _0887_;
  wire [31:0] _0888_;
  wire [31:0] _0889_;
  wire [63:0] _0890_;
  wire [63:0] _0891_;
  wire [31:0] _0892_;
  wire [31:0] _0893_;
  wire [31:0] _0894_;
  wire [31:0] _0895_;
  wire [31:0] _0896_;
  wire [31:0] _0897_;
  wire [63:0] _0898_;
  wire [63:0] _0899_;
  wire [31:0] _0900_;
  wire [31:0] _0901_;
  wire [4:0] _0902_;
  wire [4:0] _0903_;
  wire _0904_;
  wire _0905_;
  wire [31:0] _0906_;
  /* cellift = 32'd1 */
  wire [31:0] _0907_;
  wire [31:0] _0908_;
  /* cellift = 32'd1 */
  wire [31:0] _0909_;
  wire [31:0] _0910_;
  /* cellift = 32'd1 */
  wire [31:0] _0911_;
  wire [31:0] _0912_;
  /* cellift = 32'd1 */
  wire [31:0] _0913_;
  wire [31:0] _0914_;
  /* cellift = 32'd1 */
  wire [31:0] _0915_;
  wire [31:0] _0916_;
  /* cellift = 32'd1 */
  wire [31:0] _0917_;
  wire [31:0] _0918_;
  /* cellift = 32'd1 */
  wire [31:0] _0919_;
  wire [31:0] _0920_;
  /* cellift = 32'd1 */
  wire [31:0] _0921_;
  wire [31:0] _0922_;
  /* cellift = 32'd1 */
  wire [31:0] _0923_;
  wire [31:0] _0924_;
  /* cellift = 32'd1 */
  wire [31:0] _0925_;
  wire [4:0] _0926_;
  wire [4:0] _0927_;
  wire [4:0] _0928_;
  wire [4:0] _0929_;
  wire [4:0] _0930_;
  /* cellift = 32'd1 */
  wire [4:0] _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire [7:0] _0941_;
  wire [7:0] _0942_;
  wire [7:0] _0943_;
  wire [7:0] _0944_;
  wire [7:0] _0945_;
  wire [7:0] _0946_;
  wire [7:0] _0947_;
  wire [7:0] _0948_;
  wire [7:0] _0949_;
  wire [7:0] _0950_;
  wire [7:0] _0951_;
  wire [7:0] _0952_;
  wire [7:0] _0953_;
  wire [7:0] _0954_;
  wire [7:0] _0955_;
  wire [7:0] _0956_;
  wire _0957_;
  wire _0958_;
  wire [31:0] _0959_;
  /* cellift = 32'd1 */
  wire [31:0] _0960_;
  wire [31:0] _0961_;
  /* cellift = 32'd1 */
  wire [31:0] _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire [1:0] _0975_;
  wire [1:0] _0976_;
  wire [1:0] _0977_;
  wire [1:0] _0978_;
  wire [1:0] _0979_;
  wire [1:0] _0980_;
  wire [31:0] _0981_;
  /* cellift = 32'd1 */
  wire [31:0] _0982_;
  wire [31:0] _0983_;
  /* cellift = 32'd1 */
  wire [31:0] _0984_;
  wire [31:0] _0985_;
  /* cellift = 32'd1 */
  wire [31:0] _0986_;
  wire [31:0] _0987_;
  /* cellift = 32'd1 */
  wire [31:0] _0988_;
  wire [31:0] _0989_;
  /* cellift = 32'd1 */
  wire [31:0] _0990_;
  wire [31:0] _0991_;
  /* cellift = 32'd1 */
  wire [31:0] _0992_;
  wire [31:0] _0993_;
  /* cellift = 32'd1 */
  wire [31:0] _0994_;
  wire [31:0] _0995_;
  /* cellift = 32'd1 */
  wire [31:0] _0996_;
  wire [31:0] _0997_;
  /* cellift = 32'd1 */
  wire [31:0] _0998_;
  wire [31:0] _0999_;
  /* cellift = 32'd1 */
  wire [31:0] _1000_;
  wire [31:0] _1001_;
  /* cellift = 32'd1 */
  wire [31:0] _1002_;
  wire [31:0] _1003_;
  /* cellift = 32'd1 */
  wire [31:0] _1004_;
  wire [31:0] _1005_;
  /* cellift = 32'd1 */
  wire [31:0] _1006_;
  wire [31:0] _1007_;
  /* cellift = 32'd1 */
  wire [31:0] _1008_;
  wire [31:0] _1009_;
  /* cellift = 32'd1 */
  wire [31:0] _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire [31:0] _1015_;
  /* cellift = 32'd1 */
  wire [31:0] _1016_;
  wire [31:0] _1017_;
  /* cellift = 32'd1 */
  wire [31:0] _1018_;
  wire [31:0] _1019_;
  /* cellift = 32'd1 */
  wire [31:0] _1020_;
  wire [31:0] _1021_;
  /* cellift = 32'd1 */
  wire [31:0] _1022_;
  wire [31:0] _1023_;
  /* cellift = 32'd1 */
  wire [31:0] _1024_;
  wire [1:0] _1025_;
  wire [1:0] _1026_;
  wire [1:0] _1027_;
  wire _1028_;
  wire [31:0] _1029_;
  /* cellift = 32'd1 */
  wire [31:0] _1030_;
  wire [31:0] _1031_;
  /* cellift = 32'd1 */
  wire [31:0] _1032_;
  wire [31:0] _1033_;
  /* cellift = 32'd1 */
  wire [31:0] _1034_;
  wire [3:0] _1035_;
  wire [31:0] _1036_;
  /* cellift = 32'd1 */
  wire [31:0] _1037_;
  wire _1038_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1050.7-1050.34" */
  wire _1039_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1052.7-1052.35" */
  wire _1040_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1054.7-1054.36" */
  wire _1041_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1056.7-1056.36" */
  wire _1042_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1058.7-1058.34" */
  wire _1043_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1060.7-1060.35" */
  wire _1044_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1062.7-1062.35" */
  wire _1045_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1064.7-1064.35" */
  wire _1046_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.10-1579.21" */
  wire _1047_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1669.9-1669.26" */
  wire _1048_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1674.9-1674.26" */
  wire _1049_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.23-1792.51" */
  wire _1050_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.58-1792.84" */
  wire _1051_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1793.8-1793.35" */
  wire _1052_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1797.8-1797.35" */
  wire _1053_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1801.8-1801.35" */
  wire _1054_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1805.8-1805.35" */
  wire _1055_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:457.9-457.23" */
  wire _1056_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:457.29-457.43" */
  wire _1057_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:797.17-797.53" */
  wire _1058_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:798.19-798.55" */
  wire _1059_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:799.17-799.53" */
  wire _1060_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:800.19-800.55" */
  wire _1061_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:800.61-800.95" */
  wire _1062_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:803.36-803.72" */
  wire _1063_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:804.27-804.63" */
  wire _1064_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:805.19-805.55" */
  wire _1065_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:806.22-806.58" */
  wire _1066_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:807.22-807.58" */
  wire _1067_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:951.50-951.78" */
  wire _1068_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:952.50-952.78" */
  wire _1069_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:953.50-953.78" */
  wire _1070_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:954.50-954.78" */
  wire _1071_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:955.51-955.79" */
  wire _1072_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:956.51-956.79" */
  wire _1073_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:959.40-959.68" */
  wire _1074_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:967.38-967.66" */
  wire _1075_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:971.73-971.105" */
  wire _1076_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:973.73-973.105" */
  wire _1077_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.25-984.55" */
  wire _1078_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.61-984.97" */
  wire _1079_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.174-984.210" */
  wire _1080_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.63-985.99" */
  wire _1081_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.176-985.212" */
  wire _1082_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:986.60-986.96" */
  wire _1083_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987.62-987.98" */
  wire _1084_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:989.20-989.50" */
  wire _1085_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1584.35-1584.46" */
  wire _1086_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1080.20-1080.51" */
  wire _1087_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1166.5-1166.37" */
  wire _1088_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.8-1181.31" */
  wire _1089_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.7-1181.46" */
  wire _1090_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1214.9-1214.29" */
  wire _1091_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1214.8-1214.48" */
  wire _1092_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1234.22-1234.46" */
  wire _1093_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1275.22-1275.53" */
  wire _1094_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1346.27-1346.55" */
  wire _1095_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1374.19-1374.72" */
  wire _1096_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454.7-1454.41" */
  wire _1097_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1621.11-1621.39" */
  wire _1098_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1668.7-1668.67" */
  wire _1099_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1669.8-1669.50" */
  wire _1100_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1674.8-1674.48" */
  wire _1101_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1680.8-1680.50" */
  wire _1102_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1680.7-1680.98" */
  wire _1103_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1715.18-1715.54" */
  wire _1104_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.8-1792.52" */
  wire _1105_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.7-1792.85" */
  wire _1106_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.32-296.54" */
  wire _1107_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.31-296.107" */
  wire _1108_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.113-296.139" */
  wire _1109_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:297.25-297.45" */
  wire _1110_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298.36-298.82" */
  wire _1111_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298.35-298.138" */
  wire _1112_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:800.18-800.96" */
  wire _1113_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:949.7-949.49" */
  wire _1114_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:951.17-951.79" */
  wire _1115_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:952.17-952.79" */
  wire _1116_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:953.17-953.79" */
  wire _1117_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:954.17-954.79" */
  wire _1118_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:955.18-955.80" */
  wire _1119_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:956.18-956.80" */
  wire _1120_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:957.16-957.69" */
  wire _1121_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:958.16-958.69" */
  wire _1122_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:959.16-959.69" */
  wire _1123_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:960.17-960.70" */
  wire _1124_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:961.17-961.70" */
  wire _1125_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:962.16-962.61" */
  wire _1126_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:963.16-963.61" */
  wire _1127_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:964.16-964.61" */
  wire _1128_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:965.18-965.66" */
  wire _1129_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:966.18-966.66" */
  wire _1130_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:967.19-967.67" */
  wire _1131_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:968.18-968.66" */
  wire _1132_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:969.17-969.65" */
  wire _1133_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:970.18-970.66" */
  wire _1134_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:971.19-971.67" */
  wire _1135_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:971.18-971.106" */
  wire _1136_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:972.19-972.67" */
  wire _1137_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:972.18-972.106" */
  wire _1138_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:973.18-973.106" */
  wire _1139_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:974.18-974.66" */
  wire _1140_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:974.17-974.105" */
  wire _1141_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:975.17-975.105" */
  wire _1142_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:976.18-976.66" */
  wire _1143_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:976.17-976.105" */
  wire _1144_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:977.18-977.66" */
  wire _1145_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:977.17-977.105" */
  wire _1146_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:978.19-978.67" */
  wire _1147_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:978.18-978.106" */
  wire _1148_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:979.18-979.66" */
  wire _1149_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:979.17-979.105" */
  wire _1150_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:980.18-980.66" */
  wire _1151_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:980.17-980.105" */
  wire _1152_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:981.17-981.105" */
  wire _1153_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:982.17-982.65" */
  wire _1154_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:982.16-982.104" */
  wire _1155_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:983.18-983.66" */
  wire _1156_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:983.17-983.105" */
  wire _1157_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.24-984.98" */
  wire _1158_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.23-984.130" */
  wire _1159_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.137-984.211" */
  wire _1160_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.136-984.243" */
  wire _1161_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.21-984.264" */
  wire _1162_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.26-985.100" */
  wire _1163_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.25-985.132" */
  wire _1164_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.139-985.213" */
  wire _1165_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.138-985.245" */
  wire _1166_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.23-985.266" */
  wire _1167_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:986.23-986.97" */
  wire _1168_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:986.22-986.129" */
  wire _1169_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987.25-987.99" */
  wire _1170_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987.24-987.131" */
  wire _1171_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.28-988.83" */
  wire _1172_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.27-988.106" */
  wire _1173_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:989.19-989.74" */
  wire _1174_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:994.185-994.253" */
  wire _1175_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:994.115-994.183" */
  wire _1176_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:994.45-994.113" */
  wire _1177_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:994.25-994.254" */
  wire _1178_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.60-995.259" */
  wire _1179_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.22-996.251" */
  wire _1180_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1009.7-1009.14" */
  wire _1181_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1124.27-1124.34" */
  wire _1182_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1125.27-1125.35" */
  wire _1183_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1126.28-1126.36" */
  wire _1184_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1166.22-1166.37" */
  wire _1185_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1214.34-1214.48" */
  wire _1186_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1220.20-1220.41" */
  wire _1187_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454.30-1454.41" */
  wire _1188_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.10-1606.26" */
  wire _1189_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:949.26-949.49" */
  wire _1190_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.64-988.83" */
  wire _1191_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.88-988.106" */
  wire _1192_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:989.55-989.74" */
  wire _1193_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1115.25-1115.48" */
  wire _1194_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1135.4-1135.27" */
  wire _1195_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1136.4-1136.25" */
  wire _1196_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1137.4-1137.27" */
  wire _1197_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1138.23-1138.46" */
  wire _1198_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1139.25-1139.48" */
  wire _1199_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.10-1606.38" */
  wire _1200_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1634.9-1634.30" */
  wire _1201_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1635.9-1635.30" */
  wire _1202_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1668.38-1668.66" */
  wire _1203_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1687.7-1687.26" */
  wire _1204_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1715.29-1715.53" */
  wire _1205_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:286.47-286.78" */
  wire _1206_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.61-296.89" */
  wire _1207_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.60-296.106" */
  wire _1208_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.30-296.140" */
  wire _1209_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298.88-298.137" */
  wire _1210_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:461.7-461.22" */
  wire _1211_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:464.8-464.28" */
  wire _1212_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:470.8-470.35" */
  wire _1213_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.45-995.260" */
  wire _1214_;
  wire [31:0] _1215_;
  /* cellift = 32'd1 */
  wire [31:0] _1216_;
  wire [31:0] _1217_;
  /* cellift = 32'd1 */
  wire [31:0] _1218_;
  wire [31:0] _1219_;
  /* cellift = 32'd1 */
  wire [31:0] _1220_;
  wire [31:0] _1221_;
  /* cellift = 32'd1 */
  wire [31:0] _1222_;
  wire [31:0] _1223_;
  /* cellift = 32'd1 */
  wire [31:0] _1224_;
  wire [31:0] _1225_;
  /* cellift = 32'd1 */
  wire [31:0] _1226_;
  wire [31:0] _1227_;
  /* cellift = 32'd1 */
  wire [31:0] _1228_;
  wire [31:0] _1229_;
  /* cellift = 32'd1 */
  wire [31:0] _1230_;
  wire [31:0] _1231_;
  /* cellift = 32'd1 */
  wire [31:0] _1232_;
  wire [31:0] _1233_;
  /* cellift = 32'd1 */
  wire [31:0] _1234_;
  wire [31:0] _1235_;
  /* cellift = 32'd1 */
  wire [31:0] _1236_;
  wire [31:0] _1237_;
  /* cellift = 32'd1 */
  wire [31:0] _1238_;
  wire [31:0] _1239_;
  /* cellift = 32'd1 */
  wire [31:0] _1240_;
  wire [31:0] _1241_;
  /* cellift = 32'd1 */
  wire [31:0] _1242_;
  wire [31:0] _1243_;
  /* cellift = 32'd1 */
  wire [31:0] _1244_;
  wire [31:0] _1245_;
  /* cellift = 32'd1 */
  wire [31:0] _1246_;
  wire [31:0] _1247_;
  /* cellift = 32'd1 */
  wire [31:0] _1248_;
  wire [31:0] _1249_;
  /* cellift = 32'd1 */
  wire [31:0] _1250_;
  wire [31:0] _1251_;
  /* cellift = 32'd1 */
  wire [31:0] _1252_;
  wire [31:0] _1253_;
  /* cellift = 32'd1 */
  wire [31:0] _1254_;
  wire [31:0] _1255_;
  /* cellift = 32'd1 */
  wire [31:0] _1256_;
  wire [31:0] _1257_;
  /* cellift = 32'd1 */
  wire [31:0] _1258_;
  wire [31:0] _1259_;
  /* cellift = 32'd1 */
  wire [31:0] _1260_;
  wire [31:0] _1261_;
  /* cellift = 32'd1 */
  wire [31:0] _1262_;
  wire [31:0] _1263_;
  /* cellift = 32'd1 */
  wire [31:0] _1264_;
  wire [31:0] _1265_;
  /* cellift = 32'd1 */
  wire [31:0] _1266_;
  wire [31:0] _1267_;
  /* cellift = 32'd1 */
  wire [31:0] _1268_;
  wire [31:0] _1269_;
  /* cellift = 32'd1 */
  wire [31:0] _1270_;
  wire [31:0] _1271_;
  /* cellift = 32'd1 */
  wire [31:0] _1272_;
  wire [31:0] _1273_;
  /* cellift = 32'd1 */
  wire [31:0] _1274_;
  wire [31:0] _1275_;
  /* cellift = 32'd1 */
  wire [31:0] _1276_;
  wire [31:0] _1277_;
  /* cellift = 32'd1 */
  wire [31:0] _1278_;
  wire [31:0] _1279_;
  /* cellift = 32'd1 */
  wire [31:0] _1280_;
  wire [31:0] _1281_;
  /* cellift = 32'd1 */
  wire [31:0] _1282_;
  wire [31:0] _1283_;
  /* cellift = 32'd1 */
  wire [31:0] _1284_;
  wire [31:0] _1285_;
  /* cellift = 32'd1 */
  wire [31:0] _1286_;
  wire [31:0] _1287_;
  /* cellift = 32'd1 */
  wire [31:0] _1288_;
  wire [31:0] _1289_;
  /* cellift = 32'd1 */
  wire [31:0] _1290_;
  wire [31:0] _1291_;
  /* cellift = 32'd1 */
  wire [31:0] _1292_;
  wire [31:0] _1293_;
  /* cellift = 32'd1 */
  wire [31:0] _1294_;
  wire [31:0] _1295_;
  /* cellift = 32'd1 */
  wire [31:0] _1296_;
  wire [31:0] _1297_;
  /* cellift = 32'd1 */
  wire [31:0] _1298_;
  wire [31:0] _1299_;
  /* cellift = 32'd1 */
  wire [31:0] _1300_;
  wire [31:0] _1301_;
  /* cellift = 32'd1 */
  wire [31:0] _1302_;
  wire [31:0] _1303_;
  /* cellift = 32'd1 */
  wire [31:0] _1304_;
  wire [31:0] _1305_;
  /* cellift = 32'd1 */
  wire [31:0] _1306_;
  wire [31:0] _1307_;
  /* cellift = 32'd1 */
  wire [31:0] _1308_;
  wire [31:0] _1309_;
  /* cellift = 32'd1 */
  wire [31:0] _1310_;
  wire [31:0] _1311_;
  /* cellift = 32'd1 */
  wire [31:0] _1312_;
  wire [31:0] _1313_;
  /* cellift = 32'd1 */
  wire [31:0] _1314_;
  wire [31:0] _1315_;
  /* cellift = 32'd1 */
  wire [31:0] _1316_;
  wire [31:0] _1317_;
  /* cellift = 32'd1 */
  wire [31:0] _1318_;
  wire [31:0] _1319_;
  /* cellift = 32'd1 */
  wire [31:0] _1320_;
  wire [31:0] _1321_;
  /* cellift = 32'd1 */
  wire [31:0] _1322_;
  wire [31:0] _1323_;
  /* cellift = 32'd1 */
  wire [31:0] _1324_;
  wire [31:0] _1325_;
  /* cellift = 32'd1 */
  wire [31:0] _1326_;
  wire [31:0] _1327_;
  /* cellift = 32'd1 */
  wire [31:0] _1328_;
  wire [31:0] _1329_;
  /* cellift = 32'd1 */
  wire [31:0] _1330_;
  wire [31:0] _1331_;
  /* cellift = 32'd1 */
  wire [31:0] _1332_;
  wire [31:0] _1333_;
  /* cellift = 32'd1 */
  wire [31:0] _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire _1356_;
  wire _1357_;
  wire _1358_;
  wire _1359_;
  wire _1360_;
  wire _1361_;
  wire _1362_;
  wire _1363_;
  wire _1364_;
  wire _1365_;
  wire _1366_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1186.33-1186.40" */
  wire [31:0] _1367_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1186.33-1186.40" */
  wire [31:0] _1368_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187.33-1187.40" */
  wire [31:0] _1369_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187.33-1187.40" */
  wire [31:0] _1370_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1669.32-1669.49" */
  wire _1371_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.104-984.129" */
  wire _1372_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1136.37-1136.54" */
  wire [31:0] _1373_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1136.37-1136.54" */
  wire [31:0] _1374_;
  wire _1375_;
  wire _1376_;
  wire [31:0] _1377_;
  /* cellift = 32'd1 */
  wire [31:0] _1378_;
  wire [31:0] _1379_;
  /* cellift = 32'd1 */
  wire [31:0] _1380_;
  wire [3:0] _1381_;
  /* cellift = 32'd1 */
  wire [3:0] _1382_;
  wire [3:0] _1383_;
  wire [31:0] _1384_;
  /* cellift = 32'd1 */
  wire [31:0] _1385_;
  wire [31:0] _1386_;
  wire [31:0] _1387_;
  /* cellift = 32'd1 */
  wire [31:0] _1388_;
  wire _1389_;
  wire [4:0] _1390_;
  wire [4:0] _1391_;
  /* cellift = 32'd1 */
  wire [4:0] _1392_;
  wire [31:0] _1393_;
  /* cellift = 32'd1 */
  wire [31:0] _1394_;
  wire [31:0] _1395_;
  /* cellift = 32'd1 */
  wire [31:0] _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  wire _1400_;
  wire _1401_;
  wire [31:0] _1402_;
  /* cellift = 32'd1 */
  wire [31:0] _1403_;
  wire [31:0] _1404_;
  /* cellift = 32'd1 */
  wire [31:0] _1405_;
  wire [31:0] _1406_;
  /* cellift = 32'd1 */
  wire [31:0] _1407_;
  wire [31:0] _1408_;
  /* cellift = 32'd1 */
  wire [31:0] _1409_;
  wire [31:0] _1410_;
  /* cellift = 32'd1 */
  wire [31:0] _1411_;
  wire [4:0] _1412_;
  wire [4:0] _1413_;
  wire _1414_;
  wire _1415_;
  wire [4:0] _1416_;
  wire _1417_;
  wire _1418_;
  wire _1419_;
  wire _1420_;
  wire _1421_;
  wire _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire [7:0] _1428_;
  wire [7:0] _1429_;
  wire [7:0] _1430_;
  wire [7:0] _1431_;
  wire [7:0] _1432_;
  wire [7:0] _1433_;
  wire [7:0] _1434_;
  wire [7:0] _1435_;
  wire [7:0] _1436_;
  wire [7:0] _1437_;
  wire [7:0] _1438_;
  wire [7:0] _1439_;
  wire [7:0] _1440_;
  wire _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire [31:0] _1446_;
  /* cellift = 32'd1 */
  wire [31:0] _1447_;
  wire [31:0] _1448_;
  /* cellift = 32'd1 */
  wire [31:0] _1449_;
  wire [31:0] _1450_;
  /* cellift = 32'd1 */
  wire [31:0] _1451_;
  wire [31:0] _1452_;
  /* cellift = 32'd1 */
  wire [31:0] _1453_;
  wire [31:0] _1454_;
  /* cellift = 32'd1 */
  wire [31:0] _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire [1:0] _1461_;
  wire [1:0] _1462_;
  wire [1:0] _1463_;
  wire [1:0] _1464_;
  wire [31:0] _1465_;
  /* cellift = 32'd1 */
  wire [31:0] _1466_;
  wire [31:0] _1467_;
  /* cellift = 32'd1 */
  wire [31:0] _1468_;
  wire [31:0] _1469_;
  /* cellift = 32'd1 */
  wire [31:0] _1470_;
  wire [31:0] _1471_;
  /* cellift = 32'd1 */
  wire [31:0] _1472_;
  wire [31:0] _1473_;
  /* cellift = 32'd1 */
  wire [31:0] _1474_;
  wire [31:0] _1475_;
  /* cellift = 32'd1 */
  wire [31:0] _1476_;
  wire [31:0] _1477_;
  /* cellift = 32'd1 */
  wire [31:0] _1478_;
  wire [31:0] _1479_;
  /* cellift = 32'd1 */
  wire [31:0] _1480_;
  wire _1481_;
  wire _1482_;
  wire _1483_;
  wire _1484_;
  wire _1485_;
  wire _1486_;
  wire _1487_;
  wire [1:0] _1488_;
  wire [1:0] _1489_;
  wire [1:0] _1490_;
  wire [1:0] _1491_;
  wire [1:0] _1492_;
  wire [1:0] _1493_;
  wire [1:0] _1494_;
  wire [3:0] _1495_;
  /* cellift = 32'd1 */
  wire [3:0] _1496_;
  wire [3:0] _1497_;
  /* cellift = 32'd1 */
  wire [3:0] _1498_;
  wire [3:0] _1499_;
  /* cellift = 32'd1 */
  wire [3:0] _1500_;
  wire _1501_;
  wire _1502_;
  wire _1503_;
  wire _1504_;
  wire _1505_;
  wire _1506_;
  wire _1507_;
  wire _1508_;
  wire _1509_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.113-296.123" */
  wire _1510_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1186.19-1186.57" */
  wire _1511_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187.19-1187.57" */
  wire _1512_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1746.22-1746.53" */
  wire _1513_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1776.24-1776.46" */
  wire _1514_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1680.85-1680.97" */
  wire _1515_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.44-296.54" */
  wire _1516_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:795.17-795.96" */
  wire _1517_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:994.43-994.254" */
  wire _1518_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.78-995.259" */
  wire _1519_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:330.20-330.43" */
  wire [3:0] _1520_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:330.20-330.43" */
  wire [3:0] _1521_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1110.32-1110.49" */
  wire [31:0] _1522_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1110.32-1110.49" */
  wire [31:0] _1523_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1216.30-1216.54" */
  /* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _1524_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1591.17-1591.27" */
  /* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _1525_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1600.17-1600.27" */
  /* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _1526_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1167.24-1167.59" */
  wire [31:0] _1527_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1167.24-1167.59" */
  wire [31:0] _1528_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1280.37-1280.109" */
  wire [31:0] _1529_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1280.37-1280.109" */
  wire [31:0] _1530_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1405.20-1405.42" */
  wire [31:0] _1531_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1405.20-1405.42" */
  wire [31:0] _1532_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1746.22-1746.53" */
  wire [31:0] _1533_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1746.22-1746.53" */
  wire [31:0] _1534_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1776.24-1776.46" */
  /* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _1535_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:322.21-322.51" */
  wire [3:0] _1536_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:512.22-512.58" */
  /* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _1537_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1135.39-1135.56" */
  wire [31:0] _1538_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1135.39-1135.56" */
  wire [31:0] _1539_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1091.13-1091.24" */
  wire [31:0] alu_add_sub;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1091.13-1091.24" */
  wire [31:0] alu_add_sub_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1094.6-1094.12" */
  wire alu_eq;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1096.6-1096.13" */
  wire alu_lts;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1095.6-1095.13" */
  wire alu_ltu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1085.13-1085.20" */
  wire [31:0] alu_out;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1087.6-1087.15" */
  wire alu_out_0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1086.13-1086.22" */
  reg [31:0] alu_out_q;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1086.13-1086.22" */
  reg [31:0] alu_out_q_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1085.13-1085.20" */
  wire [31:0] alu_out_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:731.13-731.31" */
  reg [31:0] cached_insn_opcode;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:731.13-731.31" */
  reg [31:0] cached_insn_opcode_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:732.12-732.27" */
  reg [4:0] cached_insn_rs1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:732.12-732.27" */
  reg [4:0] cached_insn_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:733.12-733.27" */
  reg [4:0] cached_insn_rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:733.12-733.27" */
  reg [4:0] cached_insn_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:85.8-85.11" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:151.13-151.24" */
  reg [63:0] count_cycle;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:151.13-151.24" */
  reg [63:0] count_cycle_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:152.13-152.24" */
  reg [63:0] count_instr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:152.13-152.24" */
  reg [63:0] count_instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1045.12-1045.21" */
  reg [7:0] cpu_state;
  reg [31:0] \cpuregs[0] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[0]_t0 ;
  reg [31:0] \cpuregs[10] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[10]_t0 ;
  reg [31:0] \cpuregs[11] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[11]_t0 ;
  reg [31:0] \cpuregs[12] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[12]_t0 ;
  reg [31:0] \cpuregs[13] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[13]_t0 ;
  reg [31:0] \cpuregs[14] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[14]_t0 ;
  reg [31:0] \cpuregs[15] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[15]_t0 ;
  reg [31:0] \cpuregs[16] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[16]_t0 ;
  reg [31:0] \cpuregs[17] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[17]_t0 ;
  reg [31:0] \cpuregs[18] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[18]_t0 ;
  reg [31:0] \cpuregs[19] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[19]_t0 ;
  reg [31:0] \cpuregs[1] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[1]_t0 ;
  reg [31:0] \cpuregs[20] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[20]_t0 ;
  reg [31:0] \cpuregs[21] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[21]_t0 ;
  reg [31:0] \cpuregs[22] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[22]_t0 ;
  reg [31:0] \cpuregs[23] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[23]_t0 ;
  reg [31:0] \cpuregs[24] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[24]_t0 ;
  reg [31:0] \cpuregs[25] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[25]_t0 ;
  reg [31:0] \cpuregs[26] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[26]_t0 ;
  reg [31:0] \cpuregs[27] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[27]_t0 ;
  reg [31:0] \cpuregs[28] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[28]_t0 ;
  reg [31:0] \cpuregs[29] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[29]_t0 ;
  reg [31:0] \cpuregs[2] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[2]_t0 ;
  reg [31:0] \cpuregs[30] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[30]_t0 ;
  reg [31:0] \cpuregs[31] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[31]_t0 ;
  reg [31:0] \cpuregs[3] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[3]_t0 ;
  reg [31:0] \cpuregs[4] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[4]_t0 ;
  reg [31:0] \cpuregs[5] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[5]_t0 ;
  reg [31:0] \cpuregs[6] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[6]_t0 ;
  reg [31:0] \cpuregs[7] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[7]_t0 ;
  reg [31:0] \cpuregs[8] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[8]_t0 ;
  reg [31:0] \cpuregs[9] ;
  /* cellift = 32'd1 */
  reg [31:0] \cpuregs[9]_t0 ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1153.13-1153.24" */
  wire [31:0] cpuregs_rs1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1153.13-1153.24" */
  wire [31:0] cpuregs_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1154.13-1154.24" */
  wire [31:0] cpuregs_rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1154.13-1154.24" */
  wire [31:0] cpuregs_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1152.13-1152.27" */
  wire [31:0] cpuregs_wrdata;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1152.13-1152.27" */
  wire [31:0] cpuregs_wrdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1151.6-1151.19" */
  wire cpuregs_write;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:160.13-160.28" */
  wire [31:0] dbg_insn_opcode;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:160.13-160.28" */
  wire [31:0] dbg_insn_opcode_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:614.12-614.24" */
  wire [4:0] dbg_insn_rs1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:614.12-614.24" */
  wire [4:0] dbg_insn_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:615.12-615.24" */
  wire [4:0] dbg_insn_rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:615.12-615.24" */
  wire [4:0] dbg_insn_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:726.6-726.14" */
  reg dbg_next;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:617.13-617.23" */
  reg [31:0] dbg_rs1val;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:617.13-617.23" */
  reg [31:0] dbg_rs1val_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:619.6-619.22" */
  reg dbg_rs1val_valid;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:618.13-618.23" */
  reg [31:0] dbg_rs2val;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:618.13-618.23" */
  reg [31:0] dbg_rs2val_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:620.6-620.22" */
  reg dbg_rs2val_valid;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:728.6-728.20" */
  reg dbg_valid_insn;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:587.13-587.24" */
  reg [31:0] decoded_imm;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:588.13-588.26" */
  wire [31:0] decoded_imm_j;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:588.13-588.26" */
  wire [31:0] decoded_imm_j_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:587.13-587.24" */
  reg [31:0] decoded_imm_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:584.28-584.38" */
  reg [4:0] decoded_rd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:584.28-584.38" */
  reg [4:0] decoded_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:585.28-585.39" */
  reg [4:0] decoded_rs1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:585.28-585.39" */
  reg [4:0] decoded_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:586.28-586.39" */
  reg [4:0] decoded_rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:586.28-586.39" */
  reg [4:0] decoded_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:591.6-591.28" */
  reg decoder_pseudo_trigger;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:592.6-592.30" */
  reg decoder_pseudo_trigger_q;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:589.6-589.21" */
  reg decoder_trigger;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:590.6-590.23" */
  reg decoder_trigger_q;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:109.20-109.23" */
  output [31:0] eoi;
  wire [31:0] eoi;
  /* cellift = 32'd1 */
  output [31:0] eoi_t0;
  wire [31:0] eoi_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:561.6-561.15" */
  reg instr_add;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:552.6-552.16" */
  reg instr_addi;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:570.6-570.15" */
  reg instr_and;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:557.6-557.16" */
  reg instr_andi;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:535.6-535.17" */
  reg instr_auipc;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:538.6-538.15" */
  reg instr_beq;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:541.6-541.15" */
  reg instr_bge;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:543.6-543.16" */
  reg instr_bgeu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:540.6-540.15" */
  reg instr_blt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:542.6-542.16" */
  reg instr_bltu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:539.6-539.15" */
  reg instr_bne;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:575.6-575.24" */
  reg instr_ecall_ebreak;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:576.6-576.17" */
  reg instr_fence;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:536.6-536.15" */
  reg instr_jal;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:537.6-537.16" */
  reg instr_jalr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:544.6-544.14" */
  reg instr_lb;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:547.6-547.15" */
  reg instr_lbu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:545.6-545.14" */
  reg instr_lh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:548.6-548.15" */
  reg instr_lhu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:534.6-534.15" */
  reg instr_lui;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:546.6-546.14" */
  reg instr_lw;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:569.6-569.14" */
  reg instr_or;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:556.6-556.15" */
  reg instr_ori;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:571.6-571.19" */
  reg instr_rdcycle;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:572.6-572.20" */
  reg instr_rdcycleh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:573.6-573.19" */
  reg instr_rdinstr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:574.6-574.20" */
  reg instr_rdinstrh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:549.6-549.14" */
  reg instr_sb;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:550.6-550.14" */
  reg instr_sh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:563.6-563.15" */
  reg instr_sll;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:558.6-558.16" */
  reg instr_slli;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:564.6-564.15" */
  reg instr_slt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:553.6-553.16" */
  reg instr_slti;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:554.6-554.17" */
  reg instr_sltiu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:565.6-565.16" */
  reg instr_sltu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:568.6-568.15" */
  reg instr_sra;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:560.6-560.16" */
  reg instr_srai;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:567.6-567.15" */
  reg instr_srl;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:559.6-559.16" */
  reg instr_srli;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:562.6-562.15" */
  reg instr_sub;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:551.6-551.14" */
  reg instr_sw;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:583.7-583.17" */
  wire instr_trap;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:566.6-566.15" */
  reg instr_xor;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:555.6-555.16" */
  reg instr_xori;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:108.15-108.18" */
  input [31:0] irq;
  wire [31:0] irq;
  /* cellift = 32'd1 */
  input [31:0] irq_t0;
  wire [31:0] irq_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:605.6-605.20" */
  reg is_alu_reg_imm;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:606.6-606.20" */
  reg is_alu_reg_reg;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:603.6-603.34" */
  reg is_beq_bne_blt_bge_bltu_bgeu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:607.6-607.16" */
  reg is_compare;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:597.6-597.43" */
  reg is_jalr_addi_slti_sltiu_xori_ori_andi;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:595.6-595.25" */
  reg is_lb_lh_lw_lbu_lhu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:594.6-594.22" */
  reg is_lui_auipc_jal;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:609.7-609.43" */
  wire is_rdcycle_rdcycleh_rdinstr_rdinstrh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:598.6-598.17" */
  reg is_sb_sh_sw;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:599.6-599.20" */
  reg is_sll_srl_sra;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:596.6-596.23" */
  reg is_slli_srli_srai;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:601.6-601.21" */
  reg is_slti_blt_slt;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:602.6-602.24" */
  reg is_sltiu_bltu_sltu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1072.6-1072.20" */
  reg latched_branch;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1077.6-1077.19" */
  reg latched_is_lb;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1076.6-1076.19" */
  reg latched_is_lh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1078.28-1078.38" */
  reg [4:0] latched_rd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1078.28-1078.38" */
  reg [4:0] latched_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1071.6-1071.19" */
  reg latched_stalu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1070.6-1070.19" */
  reg latched_store;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:727.7-727.23" */
  wire launch_next_insn;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:91.20-91.28" */
  output [31:0] mem_addr;
  reg [31:0] mem_addr;
  /* cellift = 32'd1 */
  output [31:0] mem_addr_t0;
  reg [31:0] mem_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:278.6-278.21" */
  reg mem_do_prefetch;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:280.6-280.18" */
  reg mem_do_rdata;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:279.6-279.18" */
  reg mem_do_rinst;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:281.6-281.18" */
  reg mem_do_wdata;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.7-296.15" */
  wire mem_done;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:89.13-89.22" */
  output mem_instr;
  reg mem_instr;
  /* cellift = 32'd1 */
  output mem_instr_t0;
  reg mem_instr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:97.21-97.32" */
  output [31:0] mem_la_addr;
  wire [31:0] mem_la_addr;
  /* cellift = 32'd1 */
  output [31:0] mem_la_addr_t0;
  wire [31:0] mem_la_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:95.14-95.25" */
  output mem_la_read;
  wire mem_la_read;
  /* cellift = 32'd1 */
  output mem_la_read_t0;
  wire mem_la_read_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:98.20-98.32" */
  output [31:0] mem_la_wdata;
  wire [31:0] mem_la_wdata;
  /* cellift = 32'd1 */
  output [31:0] mem_la_wdata_t0;
  wire [31:0] mem_la_wdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:96.14-96.26" */
  output mem_la_write;
  wire mem_la_write;
  /* cellift = 32'd1 */
  output mem_la_write_t0;
  wire mem_la_write_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:99.19-99.31" */
  output [3:0] mem_la_wstrb;
  wire [3:0] mem_la_wstrb;
  /* cellift = 32'd1 */
  output [3:0] mem_la_wstrb_t0;
  wire [3:0] mem_la_wstrb_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:94.15-94.24" */
  input [31:0] mem_rdata;
  wire [31:0] mem_rdata;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:292.14-292.31" */
  wire [31:0] mem_rdata_latched;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:292.14-292.31" */
  /* unused_bits = "0 1 2 3 4 5 6" */
  wire [31:0] mem_rdata_latched_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:277.13-277.24" */
  reg [31:0] mem_rdata_q;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:277.13-277.24" */
  reg [31:0] mem_rdata_q_t0;
  /* cellift = 32'd1 */
  input [31:0] mem_rdata_t0;
  wire [31:0] mem_rdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:276.13-276.27" */
  wire [31:0] mem_rdata_word;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:276.13-276.27" */
  wire [31:0] mem_rdata_word_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:90.8-90.17" */
  input mem_ready;
  wire mem_ready;
  /* cellift = 32'd1 */
  input mem_ready_t0;
  wire mem_ready_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:274.12-274.21" */
  reg [1:0] mem_state;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:88.13-88.22" */
  output mem_valid;
  reg mem_valid;
  /* cellift = 32'd1 */
  output mem_valid_t0;
  reg mem_valid_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:92.20-92.29" */
  output [31:0] mem_wdata;
  reg [31:0] mem_wdata;
  /* cellift = 32'd1 */
  output [31:0] mem_wdata_t0;
  reg [31:0] mem_wdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:275.12-275.24" */
  reg [1:0] mem_wordsize;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:93.19-93.28" */
  output [3:0] mem_wstrb;
  reg [3:0] mem_wstrb;
  /* cellift = 32'd1 */
  output [3:0] mem_wstrb_t0;
  reg [3:0] mem_wstrb_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:282.7-282.15" */
  wire mem_xfer;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:159.13-159.29" */
  reg [31:0] next_insn_opcode;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:159.13-159.29" */
  reg [31:0] next_insn_opcode_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:171.14-171.21" */
  /* unused_bits = "0" */
  wire [31:0] next_pc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:171.14-171.21" */
  /* unused_bits = "0" */
  wire [31:0] next_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:190.14-190.25" */
  wire [31:0] pcpi_div_rd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:190.14-190.25" */
  wire [31:0] pcpi_div_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:192.7-192.21" */
  wire pcpi_div_ready;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:192.7-192.21" */
  /* unused_bits = "0" */
  wire pcpi_div_ready_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:191.7-191.20" */
  wire pcpi_div_wait;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:191.7-191.20" */
  /* unused_bits = "0" */
  wire pcpi_div_wait_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:189.7-189.18" */
  wire pcpi_div_wr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:189.7-189.18" */
  /* unused_bits = "0" */
  wire pcpi_div_wr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:101.20-101.29" */
  output [31:0] pcpi_insn;
  reg [31:0] pcpi_insn;
  /* cellift = 32'd1 */
  output [31:0] pcpi_insn_t0;
  reg [31:0] pcpi_insn_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:194.13-194.24" */
  wire [31:0] pcpi_int_rd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:194.13-194.24" */
  wire [31:0] pcpi_int_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:196.6-196.20" */
  wire pcpi_int_ready;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:195.6-195.19" */
  wire pcpi_int_wait;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:193.6-193.17" */
  wire pcpi_int_wr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:186.14-186.25" */
  wire [31:0] pcpi_mul_rd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:186.14-186.25" */
  wire [31:0] pcpi_mul_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:188.7-188.21" */
  wire pcpi_mul_ready;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:188.7-188.21" */
  /* unused_bits = "0" */
  wire pcpi_mul_ready_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:187.7-187.20" */
  wire pcpi_mul_wait;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:187.7-187.20" */
  /* unused_bits = "0" */
  wire pcpi_mul_wait_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:185.7-185.18" */
  wire pcpi_mul_wr;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:185.7-185.18" */
  /* unused_bits = "0" */
  wire pcpi_mul_wr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:105.15-105.22" */
  input [31:0] pcpi_rd;
  wire [31:0] pcpi_rd;
  /* cellift = 32'd1 */
  input [31:0] pcpi_rd_t0;
  wire [31:0] pcpi_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:107.8-107.18" */
  input pcpi_ready;
  wire pcpi_ready;
  /* cellift = 32'd1 */
  input pcpi_ready_t0;
  wire pcpi_ready_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:102.21-102.29" */
  output [31:0] pcpi_rs1;
  reg [31:0] pcpi_rs1;
  /* cellift = 32'd1 */
  output [31:0] pcpi_rs1_t0;
  reg [31:0] pcpi_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:103.21-103.29" */
  output [31:0] pcpi_rs2;
  reg [31:0] pcpi_rs2;
  /* cellift = 32'd1 */
  output [31:0] pcpi_rs2_t0;
  reg [31:0] pcpi_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1082.6-1082.18" */
  reg pcpi_timeout;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1081.12-1081.32" */
  reg [3:0] pcpi_timeout_counter;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:100.13-100.23" */
  output pcpi_valid;
  reg pcpi_valid;
  /* cellift = 32'd1 */
  output pcpi_valid_t0;
  reg pcpi_valid_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:106.8-106.17" */
  input pcpi_wait;
  wire pcpi_wait;
  /* cellift = 32'd1 */
  input pcpi_wait_t0;
  wire pcpi_wait_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:104.8-104.15" */
  input pcpi_wr;
  wire pcpi_wr;
  /* cellift = 32'd1 */
  input pcpi_wr_t0;
  wire pcpi_wr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:723.12-723.22" */
  reg [4:0] q_insn_rs1;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:723.12-723.22" */
  reg [4:0] q_insn_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:724.12-724.22" */
  reg [4:0] q_insn_rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:724.12-724.22" */
  reg [4:0] q_insn_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:154.13-154.24" */
  reg [31:0] reg_next_pc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:154.13-154.24" */
  reg [31:0] reg_next_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:157.13-157.20" */
  reg [31:0] reg_out;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:157.13-157.20" */
  reg [31:0] reg_out_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:153.13-153.19" */
  reg [31:0] reg_pc;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:153.13-153.19" */
  reg [31:0] reg_pc_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:158.12-158.18" */
  reg [4:0] reg_sh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:86.8-86.14" */
  input resetn;
  wire resetn;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:133.20-133.41" */
  output [63:0] rvfi_csr_mcycle_rdata;
  wire [63:0] rvfi_csr_mcycle_rdata;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_mcycle_rdata_t0;
  wire [63:0] rvfi_csr_mcycle_rdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:131.20-131.41" */
  output [63:0] rvfi_csr_mcycle_rmask;
  wire [63:0] rvfi_csr_mcycle_rmask;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_mcycle_rmask_t0;
  wire [63:0] rvfi_csr_mcycle_rmask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:134.20-134.41" */
  output [63:0] rvfi_csr_mcycle_wdata;
  wire [63:0] rvfi_csr_mcycle_wdata;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_mcycle_wdata_t0;
  wire [63:0] rvfi_csr_mcycle_wdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:132.20-132.41" */
  output [63:0] rvfi_csr_mcycle_wmask;
  wire [63:0] rvfi_csr_mcycle_wmask;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_mcycle_wmask_t0;
  wire [63:0] rvfi_csr_mcycle_wmask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:137.20-137.43" */
  output [63:0] rvfi_csr_minstret_rdata;
  wire [63:0] rvfi_csr_minstret_rdata;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_minstret_rdata_t0;
  wire [63:0] rvfi_csr_minstret_rdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:135.20-135.43" */
  output [63:0] rvfi_csr_minstret_rmask;
  wire [63:0] rvfi_csr_minstret_rmask;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_minstret_rmask_t0;
  wire [63:0] rvfi_csr_minstret_rmask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:138.20-138.43" */
  output [63:0] rvfi_csr_minstret_wdata;
  wire [63:0] rvfi_csr_minstret_wdata;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_minstret_wdata_t0;
  wire [63:0] rvfi_csr_minstret_wdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:136.20-136.43" */
  output [63:0] rvfi_csr_minstret_wmask;
  wire [63:0] rvfi_csr_minstret_wmask;
  /* cellift = 32'd1 */
  output [63:0] rvfi_csr_minstret_wmask_t0;
  wire [63:0] rvfi_csr_minstret_wmask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:114.13-114.22" */
  output rvfi_halt;
  reg rvfi_halt;
  /* cellift = 32'd1 */
  output rvfi_halt_t0;
  wire rvfi_halt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:112.20-112.29" */
  output [31:0] rvfi_insn;
  wire [31:0] rvfi_insn;
  /* cellift = 32'd1 */
  output [31:0] rvfi_insn_t0;
  wire [31:0] rvfi_insn_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:115.13-115.22" */
  output rvfi_intr;
  wire rvfi_intr;
  /* cellift = 32'd1 */
  output rvfi_intr_t0;
  wire rvfi_intr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:117.19-117.27" */
  output [1:0] rvfi_ixl;
  wire [1:0] rvfi_ixl;
  /* cellift = 32'd1 */
  output [1:0] rvfi_ixl_t0;
  wire [1:0] rvfi_ixl_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:126.20-126.33" */
  output [31:0] rvfi_mem_addr;
  reg [31:0] rvfi_mem_addr;
  /* cellift = 32'd1 */
  output [31:0] rvfi_mem_addr_t0;
  reg [31:0] rvfi_mem_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:129.20-129.34" */
  output [31:0] rvfi_mem_rdata;
  reg [31:0] rvfi_mem_rdata;
  /* cellift = 32'd1 */
  output [31:0] rvfi_mem_rdata_t0;
  reg [31:0] rvfi_mem_rdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:127.19-127.33" */
  output [3:0] rvfi_mem_rmask;
  reg [3:0] rvfi_mem_rmask;
  /* cellift = 32'd1 */
  output [3:0] rvfi_mem_rmask_t0;
  reg [3:0] rvfi_mem_rmask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:130.20-130.34" */
  output [31:0] rvfi_mem_wdata;
  reg [31:0] rvfi_mem_wdata;
  /* cellift = 32'd1 */
  output [31:0] rvfi_mem_wdata_t0;
  reg [31:0] rvfi_mem_wdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:128.19-128.33" */
  output [3:0] rvfi_mem_wmask;
  reg [3:0] rvfi_mem_wmask;
  /* cellift = 32'd1 */
  output [3:0] rvfi_mem_wmask_t0;
  reg [3:0] rvfi_mem_wmask_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:116.19-116.28" */
  output [1:0] rvfi_mode;
  wire [1:0] rvfi_mode;
  /* cellift = 32'd1 */
  output [1:0] rvfi_mode_t0;
  wire [1:0] rvfi_mode_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:111.20-111.30" */
  output [63:0] rvfi_order;
  reg [63:0] rvfi_order;
  /* cellift = 32'd1 */
  output [63:0] rvfi_order_t0;
  reg [63:0] rvfi_order_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:124.20-124.33" */
  output [31:0] rvfi_pc_rdata;
  reg [31:0] rvfi_pc_rdata;
  /* cellift = 32'd1 */
  output [31:0] rvfi_pc_rdata_t0;
  reg [31:0] rvfi_pc_rdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:125.20-125.33" */
  output [31:0] rvfi_pc_wdata;
  reg [31:0] rvfi_pc_wdata;
  /* cellift = 32'd1 */
  output [31:0] rvfi_pc_wdata_t0;
  reg [31:0] rvfi_pc_wdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:122.19-122.31" */
  output [4:0] rvfi_rd_addr;
  reg [4:0] rvfi_rd_addr;
  /* cellift = 32'd1 */
  output [4:0] rvfi_rd_addr_t0;
  reg [4:0] rvfi_rd_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:123.20-123.33" */
  output [31:0] rvfi_rd_wdata;
  reg [31:0] rvfi_rd_wdata;
  /* cellift = 32'd1 */
  output [31:0] rvfi_rd_wdata_t0;
  reg [31:0] rvfi_rd_wdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:118.19-118.32" */
  output [4:0] rvfi_rs1_addr;
  reg [4:0] rvfi_rs1_addr;
  /* cellift = 32'd1 */
  output [4:0] rvfi_rs1_addr_t0;
  reg [4:0] rvfi_rs1_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:120.20-120.34" */
  output [31:0] rvfi_rs1_rdata;
  reg [31:0] rvfi_rs1_rdata;
  /* cellift = 32'd1 */
  output [31:0] rvfi_rs1_rdata_t0;
  reg [31:0] rvfi_rs1_rdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:119.19-119.32" */
  output [4:0] rvfi_rs2_addr;
  reg [4:0] rvfi_rs2_addr;
  /* cellift = 32'd1 */
  output [4:0] rvfi_rs2_addr_t0;
  reg [4:0] rvfi_rs2_addr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:121.20-121.34" */
  output [31:0] rvfi_rs2_rdata;
  reg [31:0] rvfi_rs2_rdata;
  /* cellift = 32'd1 */
  output [31:0] rvfi_rs2_rdata_t0;
  reg [31:0] rvfi_rs2_rdata_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:113.13-113.22" */
  output rvfi_trap;
  wire rvfi_trap;
  /* cellift = 32'd1 */
  output rvfi_trap_t0;
  wire rvfi_trap_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:110.13-110.23" */
  output rvfi_valid;
  reg rvfi_valid;
  /* cellift = 32'd1 */
  output rvfi_valid_t0;
  wire rvfi_valid_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:140.20-140.30" */
  output [35:0] trace_data;
  wire [35:0] trace_data;
  /* cellift = 32'd1 */
  output [35:0] trace_data_t0;
  wire [35:0] trace_data_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:139.13-139.24" */
  output trace_valid;
  wire trace_valid;
  /* cellift = 32'd1 */
  output trace_valid_t0;
  wire trace_valid_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:87.13-87.17" */
  output trap;
  reg trap;
  /* cellift = 32'd1 */
  output trap_t0;
  wire trap_t0;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _0061_ */
  always_ff @(posedge clk)
    _0061_ <= _0902_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _0062_ */
  always_ff @(posedge clk)
    _0062_ <= _0903_;
  assign _0063_ = pcpi_rs1 + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1110.52-1110.69" */ pcpi_rs2;
  assign _0065_ = reg_pc + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1163.23-1163.55" */ 32'd4;
  assign _0067_ = count_cycle + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1223.29-1223.44" */ 32'd1;
  assign _0069_ = _0043_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1331.22-1331.61" */ 32'd4;
  assign _0071_ = count_instr + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1335.23-1335.38" */ 32'd1;
  assign _0073_ = _0043_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1341.23-1341.49" */ { decoded_imm_j[31:1], 1'h0 };
  assign _0075_ = reg_pc + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1554.17-1554.37" */ decoded_imm;
  assign _0077_ = pcpi_rs1 + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1645.19-1645.40" */ decoded_imm;
  assign _0079_ = rvfi_order + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1716.27-1716.50" */ rvfi_valid;
  assign _0081_ = pcpi_rs1 & /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1137.39-1137.56" */ pcpi_rs2;
  assign _0085_ = mem_la_wstrb & /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:472.18-472.51" */ { mem_la_write, mem_la_write, mem_la_write, mem_la_write };
  assign _0089_ = ~ count_cycle_t0;
  assign _0091_ = ~ count_instr_t0;
  assign _0090_ = ~ _0044_;
  assign _0088_ = ~ reg_pc_t0;
  assign _0092_ = ~ rvfi_order_t0;
  assign _0094_ = ~ { decoded_imm_j_t0[31:1], 1'h0 };
  assign _0095_ = ~ decoded_imm_t0;
  assign _0610_ = count_cycle & _0089_;
  assign _0612_ = count_instr & _0091_;
  assign _0611_ = _0043_ & _0090_;
  assign _0609_ = reg_pc & _0088_;
  assign _0615_ = rvfi_order & _0092_;
  assign _0613_ = { decoded_imm_j[31:1], 1'h0 } & _0094_;
  assign _0614_ = decoded_imm & _0095_;
  assign _0882_ = _0548_ + _0549_;
  assign _0884_ = _0609_ + 32'd4;
  assign _0886_ = _0610_ + 64'h0000000000000001;
  assign _0888_ = _0611_ + 32'd4;
  assign _0890_ = _0612_ + 64'h0000000000000001;
  assign _0892_ = _0611_ + _0613_;
  assign _0894_ = _0609_ + _0614_;
  assign _0896_ = _0548_ + _0614_;
  assign _0898_ = _0615_ + { 63'h0000000000000000, rvfi_valid };
  assign _0784_ = count_cycle | count_cycle_t0;
  assign _0786_ = count_instr | count_instr_t0;
  assign _0785_ = _0043_ | _0044_;
  assign _0783_ = reg_pc | reg_pc_t0;
  assign _0792_ = rvfi_order | rvfi_order_t0;
  assign _0787_ = { decoded_imm_j[31:1], 1'h0 } | { decoded_imm_j_t0[31:1], 1'h0 };
  assign _0789_ = decoded_imm | decoded_imm_t0;
  assign _0883_ = _0768_ + _0769_;
  assign _0885_ = _0783_ + 32'd4;
  assign _0887_ = _0784_ + 64'h0000000000000001;
  assign _0889_ = _0785_ + 32'd4;
  assign _0891_ = _0786_ + 64'h0000000000000001;
  assign _0893_ = _0785_ + _0787_;
  assign _0895_ = _0783_ + _0789_;
  assign _0897_ = _0768_ + _0789_;
  assign _0899_ = _0792_ + { 63'h0000000000000000, rvfi_valid };
  assign _0868_ = _0882_ ^ _0883_;
  assign _0869_ = _0884_ ^ _0885_;
  assign _0870_ = _0886_ ^ _0887_;
  assign _0871_ = _0888_ ^ _0889_;
  assign _0872_ = _0890_ ^ _0891_;
  assign _0873_ = _0892_ ^ _0893_;
  assign _0874_ = _0894_ ^ _0895_;
  assign _0875_ = _0896_ ^ _0897_;
  assign _0876_ = _0898_ ^ _0899_;
  assign _0782_ = _0868_ | pcpi_rs1_t0;
  assign _0066_ = _0869_ | reg_pc_t0;
  assign _0068_ = _0870_ | count_cycle_t0;
  assign _0070_ = _0871_ | _0044_;
  assign _0072_ = _0872_ | count_instr_t0;
  assign _0788_ = _0873_ | _0044_;
  assign _0790_ = _0874_ | reg_pc_t0;
  assign _0791_ = _0875_ | pcpi_rs1_t0;
  assign _0080_ = _0876_ | rvfi_order_t0;
  assign _0064_ = _0782_ | pcpi_rs2_t0;
  assign _0074_ = _0788_ | { decoded_imm_j_t0[31:1], 1'h0 };
  assign _0076_ = _0790_ | decoded_imm_t0;
  assign _0078_ = _0791_ | decoded_imm_t0;
  assign _0616_ = pcpi_rs1_t0 & pcpi_rs2;
  assign _0086_ = mem_la_wstrb_t0 & { mem_la_write, mem_la_write, mem_la_write, mem_la_write };
  assign _0617_ = pcpi_rs2_t0 & pcpi_rs1;
  assign _0793_ = _0616_ | _0617_;
  assign _0082_ = _0793_ | _0507_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_pc_rdata_t0 */
  always_ff @(posedge clk)
    rvfi_pc_rdata_t0 <= rvfi_pc_wdata_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME reg_out_t0 */
  always_ff @(posedge clk)
    reg_out_t0 <= _0017_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_rs1val_t0 */
  always_ff @(posedge clk)
    dbg_rs1val_t0 <= _0005_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_rs2val_t0 */
  always_ff @(posedge clk)
    dbg_rs2val_t0 <= _0008_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME alu_out_q_t0 */
  always_ff @(posedge clk)
    alu_out_q_t0 <= alu_out_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME q_insn_rs1_t0 */
  always_ff @(posedge clk)
    q_insn_rs1_t0 <= dbg_insn_rs1_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME q_insn_rs2_t0 */
  always_ff @(posedge clk)
    q_insn_rs2_t0 <= dbg_insn_rs2_t0;
  reg [23:0] _1626_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1626_ */
  always_ff @(posedge clk)
    _1626_ <= { dbg_insn_opcode_t0[31:25], dbg_insn_opcode_t0[19:15], dbg_insn_opcode_t0[11:0] };
  assign { rvfi_insn_t0[31:25], rvfi_insn_t0[19:15], rvfi_insn_t0[11:0] } = _1626_;
  assign _0098_ = ~ _0274_;
  assign _0099_ = ~ decoder_trigger_q;
  assign _0102_ = ~ _0276_;
  assign _0100_ = ~ _1093_;
  assign _0103_ = ~ _0277_;
  assign _0104_ = ~ _0283_;
  assign _0105_ = ~ _0284_;
  assign _0106_ = ~ _0285_;
  assign _0107_ = ~ dbg_next;
  assign _0108_ = ~ _0286_;
  assign _0096_ = ~ mem_xfer;
  assign _0110_ = ~ _1366_;
  assign _0111_ = ~ _1365_;
  assign _0112_ = ~ _1364_;
  assign _0113_ = ~ _1363_;
  assign _0114_ = ~ _1362_;
  assign _0115_ = ~ _1361_;
  assign _0116_ = ~ _1360_;
  assign _0117_ = ~ _1359_;
  assign _0118_ = ~ _1358_;
  assign _0119_ = ~ _1357_;
  assign _0120_ = ~ _1356_;
  assign _0121_ = ~ _1355_;
  assign _0122_ = ~ _1354_;
  assign _0123_ = ~ _1353_;
  assign _0124_ = ~ _1352_;
  assign _0125_ = ~ _1351_;
  assign _0126_ = ~ _1350_;
  assign _0127_ = ~ _1349_;
  assign _0128_ = ~ _1348_;
  assign _0129_ = ~ _1347_;
  assign _0130_ = ~ _1346_;
  assign _0131_ = ~ _1345_;
  assign _0132_ = ~ _1344_;
  assign _0133_ = ~ _1343_;
  assign _0134_ = ~ _1342_;
  assign _0135_ = ~ _1341_;
  assign _0136_ = ~ _1340_;
  assign _0137_ = ~ _1339_;
  assign _0138_ = ~ _1338_;
  assign _0139_ = ~ _1337_;
  assign _0140_ = ~ _1336_;
  assign _0141_ = ~ _1335_;
  assign _0618_ = { mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer } & mem_rdata_t0[6:0];
  assign _0621_ = { _0097_, _0097_, _0097_, _0097_ } & _1500_;
  assign _0623_ = { _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_, _0274_ } & mem_la_addr_t0;
  assign _0626_ = { decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q } & decoded_rs2_t0;
  assign _0628_ = { decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q } & decoded_rs1_t0;
  assign _0630_ = { decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q, decoder_trigger_q } & _0046_;
  assign _0632_ = _1093_ & mem_rdata_latched_t0[30];
  assign _0634_ = _1093_ & mem_rdata_latched_t0[27];
  assign _0636_ = _1093_ & mem_rdata_latched_t0[26];
  assign _0638_ = { _1093_, _1093_, _1093_ } & mem_rdata_latched_t0[23:21];
  assign _0640_ = _1093_ & mem_rdata_latched_t0[25];
  assign _0642_ = { _1093_, _1093_ } & mem_rdata_latched_t0[29:28];
  assign _0644_ = { _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_ } & { mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31], mem_rdata_latched_t0[31] };
  assign _0646_ = _1093_ & mem_rdata_latched_t0[24];
  assign _0648_ = _1093_ & mem_rdata_latched_t0[20];
  assign _0650_ = { _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_, _1093_ } & mem_rdata_latched_t0[19:12];
  assign _0652_ = { _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_ } & _1024_;
  assign _0656_ = _1093_ & mem_rdata_latched_t0[19];
  assign _0658_ = { _1093_, _1093_, _1093_, _1093_ } & mem_rdata_latched_t0[18:15];
  assign _0660_ = { _1093_, _1093_, _1093_, _1093_, _1093_ } & mem_rdata_latched_t0[11:7];
  assign _0662_ = { _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_, _0276_ } & mem_la_wdata_t0;
  assign _0664_ = { _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_, _1114_ } & mem_rdata_q_t0;
  assign _0666_ = { _0277_, _0277_, _0277_, _0277_, _0277_ } & _0931_;
  assign _0668_ = { _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_, _0283_ } & _0982_;
  assign _0670_ = _0284_ & _0992_[31];
  assign _0672_ = { _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_, _0285_ } & _0992_[30:0];
  assign _0678_ = { dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next } & { dbg_insn_opcode_t0[24:20], dbg_insn_opcode_t0[14:12] };
  assign _0694_ = { mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer } & mem_rdata_t0[31:7];
  assign _0701_ = { launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn } & next_pc_t0[31:1];
  assign _0703_ = { _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_, _1366_ } & _0002_;
  assign _0705_ = { _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_, _1365_ } & _0002_;
  assign _0707_ = { _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_, _1364_ } & _0002_;
  assign _0709_ = { _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_, _1363_ } & _0002_;
  assign _0711_ = { _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_, _1362_ } & _0002_;
  assign _0713_ = { _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_, _1361_ } & _0002_;
  assign _0715_ = { _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_, _1360_ } & _0002_;
  assign _0717_ = { _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_, _1359_ } & _0002_;
  assign _0719_ = { _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_, _1358_ } & _0002_;
  assign _0721_ = { _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_, _1357_ } & _0002_;
  assign _0723_ = { _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_, _1356_ } & _0002_;
  assign _0725_ = { _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_, _1355_ } & _0002_;
  assign _0727_ = { _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_, _1354_ } & _0002_;
  assign _0729_ = { _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_, _1353_ } & _0002_;
  assign _0731_ = { _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_, _1352_ } & _0002_;
  assign _0733_ = { _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_, _1351_ } & _0002_;
  assign _0735_ = { _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_, _1350_ } & _0002_;
  assign _0737_ = { _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_, _1349_ } & _0002_;
  assign _0739_ = { _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_, _1348_ } & _0002_;
  assign _0741_ = { _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_, _1347_ } & _0002_;
  assign _0743_ = { _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_, _1346_ } & _0002_;
  assign _0745_ = { _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_, _1345_ } & _0002_;
  assign _0747_ = { _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_, _1344_ } & _0002_;
  assign _0749_ = { _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_, _1343_ } & _0002_;
  assign _0751_ = { _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_, _1342_ } & _0002_;
  assign _0753_ = { _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_, _1341_ } & _0002_;
  assign _0755_ = { _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_, _1340_ } & _0002_;
  assign _0757_ = { _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_, _1339_ } & _0002_;
  assign _0759_ = { _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_, _1338_ } & _0002_;
  assign _0761_ = { _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_, _1337_ } & _0002_;
  assign _0763_ = { _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_, _1336_ } & _0002_;
  assign _0765_ = { _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_, _1335_ } & _0002_;
  assign _0619_ = { _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_ } & mem_rdata_q_t0[6:0];
  assign _0620_ = { _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_ } & next_insn_opcode_t0;
  assign _0622_ = { _1211_, _1211_, _1211_, _1211_ } & mem_wstrb_t0;
  assign _0624_ = { _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_, _0098_ } & mem_addr_t0;
  assign _0627_ = { _0099_, _0099_, _0099_, _0099_, _0099_ } & cached_insn_rs2_t0;
  assign _0629_ = { _0099_, _0099_, _0099_, _0099_, _0099_ } & cached_insn_rs1_t0;
  assign _0631_ = { _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_, _0099_ } & cached_insn_opcode_t0;
  assign _0633_ = _0100_ & decoded_imm_j_t0[10];
  assign _0635_ = _0100_ & decoded_imm_j_t0[7];
  assign _0637_ = _0100_ & decoded_imm_j_t0[6];
  assign _0639_ = { _0100_, _0100_, _0100_ } & decoded_imm_j_t0[3:1];
  assign _0641_ = _0100_ & decoded_imm_j_t0[5];
  assign _0643_ = { _0100_, _0100_ } & decoded_imm_j_t0[9:8];
  assign _0645_ = { _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_ } & decoded_imm_j_t0[31:20];
  assign _0647_ = _0100_ & decoded_imm_j_t0[4];
  assign _0649_ = _0100_ & decoded_imm_j_t0[11];
  assign _0651_ = { _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_, _0100_ } & decoded_imm_j_t0[19:12];
  assign _0653_ = { _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_ } & decoded_imm_t0;
  assign _0655_ = { _0100_, _0100_, _0100_, _0100_, _0100_ } & decoded_rs2_t0;
  assign _0657_ = _0100_ & decoded_rs1_t0[4];
  assign _0659_ = { _0100_, _0100_, _0100_, _0100_ } & decoded_rs1_t0[3:0];
  assign _0661_ = { _0100_, _0100_, _0100_, _0100_, _0100_ } & decoded_rd_t0;
  assign _0663_ = { _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_, _0102_ } & mem_wdata_t0;
  assign _0665_ = { _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_, _0101_ } & pcpi_insn_t0;
  assign _0667_ = { _0103_, _0103_, _0103_, _0103_, _0103_ } & latched_rd_t0;
  assign _0669_ = { _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_, _0104_ } & pcpi_rs2_t0;
  assign _0671_ = _0105_ & pcpi_rs1_t0[31];
  assign _0673_ = { _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_, _0106_ } & pcpi_rs1_t0[30:0];
  assign _0679_ = { _0107_, _0107_, _0107_, _0107_, _0107_, _0107_, _0107_, _0107_ } & { rvfi_insn_t0[24:20], rvfi_insn_t0[14:12] };
  assign _0693_ = _0108_ & mem_valid_t0;
  assign _0695_ = { _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_, _0096_ } & mem_rdata_q_t0[31:7];
  assign _0702_ = { _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_, _0109_ } & rvfi_pc_wdata_t0[31:1];
  assign _0704_ = { _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_, _0110_ } & \cpuregs[9]_t0 ;
  assign _0706_ = { _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_, _0111_ } & \cpuregs[8]_t0 ;
  assign _0708_ = { _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_, _0112_ } & \cpuregs[7]_t0 ;
  assign _0710_ = { _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_, _0113_ } & \cpuregs[6]_t0 ;
  assign _0712_ = { _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_, _0114_ } & \cpuregs[5]_t0 ;
  assign _0714_ = { _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_, _0115_ } & \cpuregs[4]_t0 ;
  assign _0716_ = { _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_, _0116_ } & \cpuregs[3]_t0 ;
  assign _0718_ = { _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_, _0117_ } & \cpuregs[31]_t0 ;
  assign _0720_ = { _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_, _0118_ } & \cpuregs[30]_t0 ;
  assign _0722_ = { _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_, _0119_ } & \cpuregs[2]_t0 ;
  assign _0724_ = { _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_, _0120_ } & \cpuregs[29]_t0 ;
  assign _0726_ = { _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_, _0121_ } & \cpuregs[28]_t0 ;
  assign _0728_ = { _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_, _0122_ } & \cpuregs[27]_t0 ;
  assign _0730_ = { _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_, _0123_ } & \cpuregs[26]_t0 ;
  assign _0732_ = { _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_, _0124_ } & \cpuregs[25]_t0 ;
  assign _0734_ = { _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_, _0125_ } & \cpuregs[24]_t0 ;
  assign _0736_ = { _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_, _0126_ } & \cpuregs[23]_t0 ;
  assign _0738_ = { _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_, _0127_ } & \cpuregs[22]_t0 ;
  assign _0740_ = { _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_, _0128_ } & \cpuregs[21]_t0 ;
  assign _0742_ = { _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_, _0129_ } & \cpuregs[20]_t0 ;
  assign _0744_ = { _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_, _0130_ } & \cpuregs[1]_t0 ;
  assign _0746_ = { _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_, _0131_ } & \cpuregs[19]_t0 ;
  assign _0748_ = { _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_, _0132_ } & \cpuregs[18]_t0 ;
  assign _0750_ = { _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_, _0133_ } & \cpuregs[17]_t0 ;
  assign _0752_ = { _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_, _0134_ } & \cpuregs[16]_t0 ;
  assign _0754_ = { _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_, _0135_ } & \cpuregs[15]_t0 ;
  assign _0756_ = { _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_, _0136_ } & \cpuregs[14]_t0 ;
  assign _0758_ = { _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_, _0137_ } & \cpuregs[13]_t0 ;
  assign _0760_ = { _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_, _0138_ } & \cpuregs[12]_t0 ;
  assign _0762_ = { _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_, _0139_ } & \cpuregs[11]_t0 ;
  assign _0764_ = { _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_, _0140_ } & \cpuregs[10]_t0 ;
  assign _0766_ = { _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_, _0141_ } & \cpuregs[0]_t0 ;
  assign _0794_ = _0618_ | _0619_;
  assign _0795_ = _1380_ | _0620_;
  assign _0796_ = _0621_ | _0622_;
  assign _0797_ = _0623_ | _0624_;
  assign _0798_ = _0626_ | _0627_;
  assign _0799_ = _0628_ | _0629_;
  assign _0800_ = _0630_ | _0631_;
  assign _0801_ = _0632_ | _0633_;
  assign _0802_ = _0634_ | _0635_;
  assign _0803_ = _0636_ | _0637_;
  assign _0804_ = _0638_ | _0639_;
  assign _0805_ = _0640_ | _0641_;
  assign _0806_ = _0642_ | _0643_;
  assign _0807_ = _0644_ | _0645_;
  assign _0808_ = _0646_ | _0647_;
  assign _0809_ = _0648_ | _0649_;
  assign _0810_ = _0650_ | _0651_;
  assign _0811_ = _0652_ | _0653_;
  assign _0812_ = _0654_ | _0655_;
  assign _0813_ = _0656_ | _0657_;
  assign _0814_ = _0658_ | _0659_;
  assign _0815_ = _0660_ | _0661_;
  assign _0816_ = _0662_ | _0663_;
  assign _0817_ = _0664_ | _0665_;
  assign _0818_ = _0666_ | _0667_;
  assign _0819_ = _0668_ | _0669_;
  assign _0820_ = _0670_ | _0671_;
  assign _0821_ = _0672_ | _0673_;
  assign _0824_ = _0678_ | _0679_;
  assign _0831_ = _0694_ | _0695_;
  assign _0834_ = _0701_ | _0702_;
  assign _0835_ = _0703_ | _0704_;
  assign _0836_ = _0705_ | _0706_;
  assign _0837_ = _0707_ | _0708_;
  assign _0838_ = _0709_ | _0710_;
  assign _0839_ = _0711_ | _0712_;
  assign _0840_ = _0713_ | _0714_;
  assign _0841_ = _0715_ | _0716_;
  assign _0842_ = _0717_ | _0718_;
  assign _0843_ = _0719_ | _0720_;
  assign _0844_ = _0721_ | _0722_;
  assign _0845_ = _0723_ | _0724_;
  assign _0846_ = _0725_ | _0726_;
  assign _0847_ = _0727_ | _0728_;
  assign _0848_ = _0729_ | _0730_;
  assign _0849_ = _0731_ | _0732_;
  assign _0850_ = _0733_ | _0734_;
  assign _0851_ = _0735_ | _0736_;
  assign _0852_ = _0737_ | _0738_;
  assign _0853_ = _0739_ | _0740_;
  assign _0854_ = _0741_ | _0742_;
  assign _0855_ = _0743_ | _0744_;
  assign _0856_ = _0745_ | _0746_;
  assign _0857_ = _0747_ | _0748_;
  assign _0858_ = _0749_ | _0750_;
  assign _0859_ = _0751_ | _0752_;
  assign _0860_ = _0753_ | _0754_;
  assign _0861_ = _0755_ | _0756_;
  assign _0862_ = _0757_ | _0758_;
  assign _0863_ = _0759_ | _0760_;
  assign _0864_ = _0761_ | _0762_;
  assign _0865_ = _0763_ | _0764_;
  assign _0866_ = _0765_ | _0766_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_rdata_q_t0[6:0] */
  always_ff @(posedge clk)
    mem_rdata_q_t0[6:0] <= _0794_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME next_insn_opcode_t0 */
  always_ff @(posedge clk)
    next_insn_opcode_t0 <= _0795_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_wstrb_t0 */
  always_ff @(posedge clk)
    mem_wstrb_t0 <= _0796_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_addr_t0 */
  always_ff @(posedge clk)
    mem_addr_t0 <= _0797_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME cached_insn_rs2_t0 */
  always_ff @(posedge clk)
    cached_insn_rs2_t0 <= _0798_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME cached_insn_rs1_t0 */
  always_ff @(posedge clk)
    cached_insn_rs1_t0 <= _0799_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME cached_insn_opcode_t0 */
  always_ff @(posedge clk)
    cached_insn_opcode_t0 <= _0800_;
  reg \decoded_imm_j_t0_reg[10] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_t0_reg[10]  */
  always_ff @(posedge clk)
    \decoded_imm_j_t0_reg[10]  <= _0801_;
  assign decoded_imm_j_t0[10] = \decoded_imm_j_t0_reg[10] ;
  reg \decoded_imm_j_t0_reg[7] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_t0_reg[7]  */
  always_ff @(posedge clk)
    \decoded_imm_j_t0_reg[7]  <= _0802_;
  assign decoded_imm_j_t0[7] = \decoded_imm_j_t0_reg[7] ;
  reg \decoded_imm_j_t0_reg[6] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_t0_reg[6]  */
  always_ff @(posedge clk)
    \decoded_imm_j_t0_reg[6]  <= _0803_;
  assign decoded_imm_j_t0[6] = \decoded_imm_j_t0_reg[6] ;
  reg [2:0] _1868_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1868_ */
  always_ff @(posedge clk)
    _1868_ <= _0804_;
  assign decoded_imm_j_t0[3:1] = _1868_;
  reg \decoded_imm_j_t0_reg[5] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_t0_reg[5]  */
  always_ff @(posedge clk)
    \decoded_imm_j_t0_reg[5]  <= _0805_;
  assign decoded_imm_j_t0[5] = \decoded_imm_j_t0_reg[5] ;
  reg [1:0] _1870_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1870_ */
  always_ff @(posedge clk)
    _1870_ <= _0806_;
  assign decoded_imm_j_t0[9:8] = _1870_;
  reg [11:0] _1871_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1871_ */
  always_ff @(posedge clk)
    _1871_ <= _0807_;
  assign decoded_imm_j_t0[31:20] = _1871_;
  reg \decoded_imm_j_t0_reg[4] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_t0_reg[4]  */
  always_ff @(posedge clk)
    \decoded_imm_j_t0_reg[4]  <= _0808_;
  assign decoded_imm_j_t0[4] = \decoded_imm_j_t0_reg[4] ;
  reg \decoded_imm_j_t0_reg[11] ;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_t0_reg[11]  */
  always_ff @(posedge clk)
    \decoded_imm_j_t0_reg[11]  <= _0809_;
  assign decoded_imm_j_t0[11] = \decoded_imm_j_t0_reg[11] ;
  reg [7:0] _1874_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1874_ */
  always_ff @(posedge clk)
    _1874_ <= _0810_;
  assign decoded_imm_j_t0[19:12] = _1874_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_imm_t0 */
  always_ff @(posedge clk)
    decoded_imm_t0 <= _0811_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rs2_t0 */
  always_ff @(posedge clk)
    decoded_rs2_t0 <= _0812_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rs1_t0[4] */
  always_ff @(posedge clk)
    decoded_rs1_t0[4] <= _0813_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rs1_t0[3:0] */
  always_ff @(posedge clk)
    decoded_rs1_t0[3:0] <= _0814_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rd_t0 */
  always_ff @(posedge clk)
    decoded_rd_t0 <= _0815_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_wdata_t0 */
  always_ff @(posedge clk)
    mem_wdata_t0 <= _0816_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_insn_t0 */
  always_ff @(posedge clk)
    pcpi_insn_t0 <= _0817_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME latched_rd_t0 */
  always_ff @(posedge clk)
    latched_rd_t0 <= _0818_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_rs2_t0 */
  always_ff @(posedge clk)
    pcpi_rs2_t0 <= _0819_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_rs1_t0[31] */
  always_ff @(posedge clk)
    pcpi_rs1_t0[31] <= _0820_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_rs1_t0[30:0] */
  always_ff @(posedge clk)
    pcpi_rs1_t0[30:0] <= _0821_;
  reg [7:0] _1886_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1886_ */
  always_ff @(posedge clk)
    _1886_ <= _0824_;
  assign { rvfi_insn_t0[24:20], rvfi_insn_t0[14:12] } = _1886_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_valid_t0 */
  always_ff @(posedge clk)
    mem_valid_t0 <= _0693_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_rdata_q_t0[31:7] */
  always_ff @(posedge clk)
    mem_rdata_q_t0[31:7] <= _0831_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_pc_wdata_t0[31:1] */
  always_ff @(posedge clk)
    rvfi_pc_wdata_t0[31:1] <= _0834_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[9]_t0  */
  always_ff @(posedge clk)
    \cpuregs[9]_t0  <= _0835_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[8]_t0  */
  always_ff @(posedge clk)
    \cpuregs[8]_t0  <= _0836_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[7]_t0  */
  always_ff @(posedge clk)
    \cpuregs[7]_t0  <= _0837_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[6]_t0  */
  always_ff @(posedge clk)
    \cpuregs[6]_t0  <= _0838_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[5]_t0  */
  always_ff @(posedge clk)
    \cpuregs[5]_t0  <= _0839_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[4]_t0  */
  always_ff @(posedge clk)
    \cpuregs[4]_t0  <= _0840_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[3]_t0  */
  always_ff @(posedge clk)
    \cpuregs[3]_t0  <= _0841_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[31]_t0  */
  always_ff @(posedge clk)
    \cpuregs[31]_t0  <= _0842_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[30]_t0  */
  always_ff @(posedge clk)
    \cpuregs[30]_t0  <= _0843_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[2]_t0  */
  always_ff @(posedge clk)
    \cpuregs[2]_t0  <= _0844_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[29]_t0  */
  always_ff @(posedge clk)
    \cpuregs[29]_t0  <= _0845_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[28]_t0  */
  always_ff @(posedge clk)
    \cpuregs[28]_t0  <= _0846_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[27]_t0  */
  always_ff @(posedge clk)
    \cpuregs[27]_t0  <= _0847_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[26]_t0  */
  always_ff @(posedge clk)
    \cpuregs[26]_t0  <= _0848_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[25]_t0  */
  always_ff @(posedge clk)
    \cpuregs[25]_t0  <= _0849_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[24]_t0  */
  always_ff @(posedge clk)
    \cpuregs[24]_t0  <= _0850_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[23]_t0  */
  always_ff @(posedge clk)
    \cpuregs[23]_t0  <= _0851_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[22]_t0  */
  always_ff @(posedge clk)
    \cpuregs[22]_t0  <= _0852_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[21]_t0  */
  always_ff @(posedge clk)
    \cpuregs[21]_t0  <= _0853_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[20]_t0  */
  always_ff @(posedge clk)
    \cpuregs[20]_t0  <= _0854_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[1]_t0  */
  always_ff @(posedge clk)
    \cpuregs[1]_t0  <= _0855_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[19]_t0  */
  always_ff @(posedge clk)
    \cpuregs[19]_t0  <= _0856_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[18]_t0  */
  always_ff @(posedge clk)
    \cpuregs[18]_t0  <= _0857_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[17]_t0  */
  always_ff @(posedge clk)
    \cpuregs[17]_t0  <= _0858_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[16]_t0  */
  always_ff @(posedge clk)
    \cpuregs[16]_t0  <= _0859_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[15]_t0  */
  always_ff @(posedge clk)
    \cpuregs[15]_t0  <= _0860_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[14]_t0  */
  always_ff @(posedge clk)
    \cpuregs[14]_t0  <= _0861_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[13]_t0  */
  always_ff @(posedge clk)
    \cpuregs[13]_t0  <= _0862_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[12]_t0  */
  always_ff @(posedge clk)
    \cpuregs[12]_t0  <= _0863_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[11]_t0  */
  always_ff @(posedge clk)
    \cpuregs[11]_t0  <= _0864_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[10]_t0  */
  always_ff @(posedge clk)
    \cpuregs[10]_t0  <= _0865_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[0]_t0  */
  always_ff @(posedge clk)
    \cpuregs[0]_t0  <= _0866_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339.2-446.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_rdata_q[6:0] */
  always_ff @(posedge clk)
    if (mem_xfer) mem_rdata_q[6:0] <= mem_rdata[6:0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339.2-446.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME next_insn_opcode */
  always_ff @(posedge clk)
    if (mem_xfer) next_insn_opcode <= mem_rdata;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_state */
  always_ff @(posedge clk)
    if (_0273_) mem_state <= _0014_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_wstrb */
  always_ff @(posedge clk)
    if (!_1211_) mem_wstrb <= _1499_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_addr */
  always_ff @(posedge clk)
    if (_0274_) mem_addr <= mem_la_addr;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_instr */
  always_ff @(posedge clk)
    if (_0275_)
      if (mem_do_wdata) mem_instr <= 1'h0;
      else mem_instr <= _1501_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME cached_insn_rs2 */
  always_ff @(posedge clk)
    if (decoder_trigger_q) cached_insn_rs2 <= decoded_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME cached_insn_rs1 */
  always_ff @(posedge clk)
    if (decoder_trigger_q) cached_insn_rs1 <= decoded_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME cached_insn_opcode */
  always_ff @(posedge clk)
    if (decoder_trigger_q) cached_insn_opcode <= _0045_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_valid_insn */
  always_ff @(posedge clk)
    if (_1211_) dbg_valid_insn <= 1'h0;
    else if (launch_next_insn) dbg_valid_insn <= 1'h1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_compare */
  always_ff @(posedge clk)
    if (_0290_) is_compare <= 1'h0;
    else is_compare <= _1517_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_alu_reg_reg */
  always_ff @(posedge clk)
    if (_1093_) is_alu_reg_reg <= _1067_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_alu_reg_imm */
  always_ff @(posedge clk)
    if (_1093_) is_alu_reg_imm <= _1066_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_beq_bne_blt_bge_bltu_bgeu */
  always_ff @(posedge clk)
    if (!resetn) is_beq_bne_blt_bge_bltu_bgeu <= 1'h0;
    else if (_1093_) is_beq_bne_blt_bge_bltu_bgeu <= _1063_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_sll_srl_sra */
  always_ff @(posedge clk)
    if (_1114_) is_sll_srl_sra <= _1180_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_sb_sh_sw */
  always_ff @(posedge clk)
    if (_1093_) is_sb_sh_sw <= _1065_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_jalr_addi_slti_sltiu_xori_ori_andi */
  always_ff @(posedge clk)
    if (_1114_) is_jalr_addi_slti_sltiu_xori_ori_andi <= _1214_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_slli_srli_srai */
  always_ff @(posedge clk)
    if (_1114_) is_slli_srli_srai <= _1178_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_lb_lh_lw_lbu_lhu */
  always_ff @(posedge clk)
    if (_1093_) is_lb_lh_lw_lbu_lhu <= _1064_;
  reg \decoded_imm_j_reg[10] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_reg[10]  */
  always_ff @(posedge clk)
    if (_1093_) \decoded_imm_j_reg[10]  <= mem_rdata_latched[30];
  assign decoded_imm_j[10] = \decoded_imm_j_reg[10] ;
  reg \decoded_imm_j_reg[7] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_reg[7]  */
  always_ff @(posedge clk)
    if (_1093_) \decoded_imm_j_reg[7]  <= mem_rdata_latched[27];
  assign decoded_imm_j[7] = \decoded_imm_j_reg[7] ;
  reg \decoded_imm_j_reg[6] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_reg[6]  */
  always_ff @(posedge clk)
    if (_1093_) \decoded_imm_j_reg[6]  <= mem_rdata_latched[26];
  assign decoded_imm_j[6] = \decoded_imm_j_reg[6] ;
  reg [2:0] _1944_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1944_ */
  always_ff @(posedge clk)
    if (_1093_) _1944_ <= mem_rdata_latched[23:21];
  assign decoded_imm_j[3:1] = _1944_;
  reg \decoded_imm_j_reg[5] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_reg[5]  */
  always_ff @(posedge clk)
    if (_1093_) \decoded_imm_j_reg[5]  <= mem_rdata_latched[25];
  assign decoded_imm_j[5] = \decoded_imm_j_reg[5] ;
  reg [1:0] _1946_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1946_ */
  always_ff @(posedge clk)
    if (_1093_) _1946_ <= mem_rdata_latched[29:28];
  assign decoded_imm_j[9:8] = _1946_;
  reg [11:0] _1947_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1947_ */
  always_ff @(posedge clk)
    if (_1093_) _1947_ <= { mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31] };
  assign decoded_imm_j[31:20] = _1947_;
  reg \decoded_imm_j_reg[4] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_reg[4]  */
  always_ff @(posedge clk)
    if (_1093_) \decoded_imm_j_reg[4]  <= mem_rdata_latched[24];
  assign decoded_imm_j[4] = \decoded_imm_j_reg[4] ;
  reg \decoded_imm_j_reg[11] ;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \decoded_imm_j_reg[11]  */
  always_ff @(posedge clk)
    if (_1093_) \decoded_imm_j_reg[11]  <= mem_rdata_latched[20];
  assign decoded_imm_j[11] = \decoded_imm_j_reg[11] ;
  reg [7:0] _1950_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _1950_ */
  always_ff @(posedge clk)
    if (_1093_) _1950_ <= mem_rdata_latched[19:12];
  assign decoded_imm_j[19:12] = _1950_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_imm */
  always_ff @(posedge clk)
    if (_1114_) decoded_imm <= _1023_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rs2 */
  always_ff @(posedge clk)
    if (_1093_) decoded_rs2 <= mem_rdata_latched[24:20];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rs1[4] */
  always_ff @(posedge clk)
    if (_1093_) decoded_rs1[4] <= mem_rdata_latched[19];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rs1[3:0] */
  always_ff @(posedge clk)
    if (_1093_) decoded_rs1[3:0] <= mem_rdata_latched[18:15];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoded_rd */
  always_ff @(posedge clk)
    if (_1093_) decoded_rd <= mem_rdata_latched[11:7];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_fence */
  always_ff @(posedge clk)
    if (!resetn) instr_fence <= 1'h0;
    else if (_1114_) instr_fence <= _1174_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_ecall_ebreak */
  always_ff @(posedge clk)
    if (_1114_) instr_ecall_ebreak <= _1173_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_rdinstrh */
  always_ff @(posedge clk)
    if (_1114_) instr_rdinstrh <= _1171_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_rdinstr */
  always_ff @(posedge clk)
    if (_1114_) instr_rdinstr <= _1169_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_rdcycleh */
  always_ff @(posedge clk)
    if (_1114_) instr_rdcycleh <= _1167_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_rdcycle */
  always_ff @(posedge clk)
    if (_1114_) instr_rdcycle <= _1162_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_and */
  always_ff @(posedge clk)
    if (!resetn) instr_and <= 1'h0;
    else if (_1114_) instr_and <= _1157_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_or */
  always_ff @(posedge clk)
    if (!resetn) instr_or <= 1'h0;
    else if (_1114_) instr_or <= _1155_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sra */
  always_ff @(posedge clk)
    if (!resetn) instr_sra <= 1'h0;
    else if (_1114_) instr_sra <= _1153_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_srl */
  always_ff @(posedge clk)
    if (!resetn) instr_srl <= 1'h0;
    else if (_1114_) instr_srl <= _1152_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_xor */
  always_ff @(posedge clk)
    if (!resetn) instr_xor <= 1'h0;
    else if (_1114_) instr_xor <= _1150_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sltu */
  always_ff @(posedge clk)
    if (!resetn) instr_sltu <= 1'h0;
    else if (_1114_) instr_sltu <= _1148_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_slt */
  always_ff @(posedge clk)
    if (!resetn) instr_slt <= 1'h0;
    else if (_1114_) instr_slt <= _1146_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sll */
  always_ff @(posedge clk)
    if (!resetn) instr_sll <= 1'h0;
    else if (_1114_) instr_sll <= _1144_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sub */
  always_ff @(posedge clk)
    if (!resetn) instr_sub <= 1'h0;
    else if (_1114_) instr_sub <= _1142_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_wdata */
  always_ff @(posedge clk)
    if (_0276_) mem_wdata <= mem_la_wdata;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_add */
  always_ff @(posedge clk)
    if (!resetn) instr_add <= 1'h0;
    else if (_1114_) instr_add <= _1141_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_srai */
  always_ff @(posedge clk)
    if (_1114_) instr_srai <= _1139_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_srli */
  always_ff @(posedge clk)
    if (_1114_) instr_srli <= _1138_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_slli */
  always_ff @(posedge clk)
    if (_1114_) instr_slli <= _1136_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_andi */
  always_ff @(posedge clk)
    if (!resetn) instr_andi <= 1'h0;
    else if (_1114_) instr_andi <= _1134_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_ori */
  always_ff @(posedge clk)
    if (!resetn) instr_ori <= 1'h0;
    else if (_1114_) instr_ori <= _1133_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_xori */
  always_ff @(posedge clk)
    if (!resetn) instr_xori <= 1'h0;
    else if (_1114_) instr_xori <= _1132_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sltiu */
  always_ff @(posedge clk)
    if (!resetn) instr_sltiu <= 1'h0;
    else if (_1114_) instr_sltiu <= _1131_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sw */
  always_ff @(posedge clk)
    if (_1114_) instr_sw <= _1128_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sh */
  always_ff @(posedge clk)
    if (_1114_) instr_sh <= _1127_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_sb */
  always_ff @(posedge clk)
    if (_1114_) instr_sb <= _1126_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_lhu */
  always_ff @(posedge clk)
    if (_1114_) instr_lhu <= _1125_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_lbu */
  always_ff @(posedge clk)
    if (_1114_) instr_lbu <= _1124_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_lw */
  always_ff @(posedge clk)
    if (_1114_) instr_lw <= _1123_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_lh */
  always_ff @(posedge clk)
    if (_1114_) instr_lh <= _1122_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_lb */
  always_ff @(posedge clk)
    if (_1114_) instr_lb <= _1121_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_bgeu */
  always_ff @(posedge clk)
    if (!resetn) instr_bgeu <= 1'h0;
    else if (_1114_) instr_bgeu <= _1120_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_bltu */
  always_ff @(posedge clk)
    if (!resetn) instr_bltu <= 1'h0;
    else if (_1114_) instr_bltu <= _1119_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_bge */
  always_ff @(posedge clk)
    if (!resetn) instr_bge <= 1'h0;
    else if (_1114_) instr_bge <= _1118_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_bne */
  always_ff @(posedge clk)
    if (!resetn) instr_bne <= 1'h0;
    else if (_1114_) instr_bne <= _1116_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_beq */
  always_ff @(posedge clk)
    if (!resetn) instr_beq <= 1'h0;
    else if (_1114_) instr_beq <= _1115_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_jalr */
  always_ff @(posedge clk)
    if (_1093_) instr_jalr <= _1113_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_jal */
  always_ff @(posedge clk)
    if (_1093_) instr_jal <= _1060_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_auipc */
  always_ff @(posedge clk)
    if (_1093_) instr_auipc <= _1059_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_lui */
  always_ff @(posedge clk)
    if (_1093_) instr_lui <= _1058_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_insn */
  always_ff @(posedge clk)
    if (_1114_) pcpi_insn <= mem_rdata_q;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_timeout */
  always_ff @(posedge clk)
    if (!resetn) pcpi_timeout <= 1'h0;
    else pcpi_timeout <= _1187_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_timeout_counter */
  always_ff @(posedge clk)
    if (!_1092_) pcpi_timeout_counter <= 4'hf;
    else if (_1415_) pcpi_timeout_counter <= _1524_[3:0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME latched_rd */
  always_ff @(posedge clk)
    if (_0277_) latched_rd <= _0930_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME latched_is_lb */
  always_ff @(posedge clk)
    if (!resetn) latched_is_lb <= 1'h0;
    else if (_0278_) latched_is_lb <= _0932_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME latched_is_lh */
  always_ff @(posedge clk)
    if (!resetn) latched_is_lh <= 1'h0;
    else if (_0278_) latched_is_lh <= _0933_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME latched_branch */
  always_ff @(posedge clk)
    if (!resetn) latched_branch <= 1'h0;
    else if (_0243_) latched_branch <= _0934_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME latched_stalu */
  always_ff @(posedge clk)
    if (!resetn) latched_stalu <= 1'h0;
    else if (_0279_) latched_stalu <= _0935_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME latched_store */
  always_ff @(posedge clk)
    if (!resetn) latched_store <= 1'h0;
    else if (_0280_) latched_store <= _0939_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_do_wdata */
  always_ff @(posedge clk)
    if (_0022_) mem_do_wdata <= 1'h1;
    else if (_1204_) mem_do_wdata <= 1'h0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_do_rdata */
  always_ff @(posedge clk)
    if (_0020_) mem_do_rdata <= 1'h1;
    else if (_1204_) mem_do_rdata <= 1'h0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_do_rinst */
  always_ff @(posedge clk)
    if (_0021_) mem_do_rinst <= 1'h1;
    else if (_0281_) mem_do_rinst <= _1460_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_wordsize */
  always_ff @(posedge clk)
    if (_0282_) mem_wordsize <= _0978_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_rs2 */
  always_ff @(posedge clk)
    if (_0283_) pcpi_rs2 <= _0981_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_rs1[31] */
  always_ff @(posedge clk)
    if (_0284_) pcpi_rs1[31] <= _0991_[31];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_rs1[30:0] */
  always_ff @(posedge clk)
    if (_0285_) pcpi_rs1[30:0] <= _0991_[30:0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME reg_next_pc */
  always_ff @(posedge clk)
    if (!resetn) reg_next_pc <= 32'd0;
    else if (_1040_) reg_next_pc <= _1479_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME reg_pc */
  always_ff @(posedge clk)
    if (!resetn) reg_pc <= 32'd0;
    else if (_1040_) reg_pc <= _0043_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_slti */
  always_ff @(posedge clk)
    if (!resetn) instr_slti <= 1'h0;
    else if (_1114_) instr_slti <= _1130_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_addi */
  always_ff @(posedge clk)
    if (!resetn) instr_addi <= 1'h0;
    else if (_1114_) instr_addi <= _1129_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs1_addr */
  always_ff @(posedge clk)
    if (_0291_) rvfi_rs1_addr <= 5'h00;
    else rvfi_rs1_addr <= dbg_insn_rs1;
  reg [7:0] _2018_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _2018_ */
  always_ff @(posedge clk)
    if (dbg_next) _2018_ <= { dbg_insn_opcode[24:20], dbg_insn_opcode[14:12] };
  assign { rvfi_insn[24:20], rvfi_insn[14:12] } = _2018_;
  reg [23:0] _2019_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME _2019_ */
  always_ff @(posedge clk)
    _2019_ <= { dbg_insn_opcode[31:25], dbg_insn_opcode[19:15], dbg_insn_opcode[11:0] };
  assign { rvfi_insn[31:25], rvfi_insn[19:15], rvfi_insn[11:0] } = _2019_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_order */
  always_ff @(posedge clk)
    if (!resetn) rvfi_order <= 64'h0000000000000000;
    else rvfi_order <= _0079_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rd_wdata */
  always_ff @(posedge clk)
    if (_0292_) rvfi_rd_wdata <= 32'd0;
    else if (_0269_) rvfi_rd_wdata <= _1387_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rd_addr */
  always_ff @(posedge clk)
    if (_0292_) rvfi_rd_addr <= 5'h00;
    else if (_0269_) rvfi_rd_addr <= _1391_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs2_rdata */
  always_ff @(posedge clk)
    if (!dbg_rs2val_valid) rvfi_rs2_rdata <= 32'd0;
    else rvfi_rs2_rdata <= dbg_rs2val;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs1_rdata */
  always_ff @(posedge clk)
    if (_0291_) rvfi_rs1_rdata <= 32'd0;
    else rvfi_rs1_rdata <= dbg_rs1val;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs2_addr */
  always_ff @(posedge clk)
    if (!dbg_rs2val_valid) rvfi_rs2_addr <= 5'h00;
    else rvfi_rs2_addr <= dbg_insn_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME count_cycle */
  always_ff @(posedge clk)
    if (!resetn) count_cycle <= 64'h0000000000000000;
    else count_cycle <= _0067_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME trap */
  always_ff @(posedge clk)
    if (!resetn) trap <= 1'h0;
    else trap <= _1414_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_wdata */
  always_ff @(posedge clk)
    if (_0270_)
      if (mem_instr) rvfi_mem_wdata <= 32'd0;
      else rvfi_mem_wdata <= _1377_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_rdata */
  always_ff @(posedge clk)
    if (_0270_)
      if (mem_instr) rvfi_mem_rdata <= 32'd0;
      else rvfi_mem_rdata <= _1379_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_wmask */
  always_ff @(posedge clk)
    if (_0270_)
      if (mem_instr) rvfi_mem_wmask <= 4'h0;
      else rvfi_mem_wmask <= _1381_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_rmask */
  always_ff @(posedge clk)
    if (_0270_)
      if (mem_instr) rvfi_mem_rmask <= 4'h0;
      else rvfi_mem_rmask <= _1383_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_addr */
  always_ff @(posedge clk)
    if (_0270_)
      if (mem_instr) rvfi_mem_addr <= 32'd0;
      else rvfi_mem_addr <= _1384_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME instr_blt */
  always_ff @(posedge clk)
    if (!resetn) instr_blt <= 1'h0;
    else if (_1114_) instr_blt <= _1117_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME cpu_state */
  always_ff @(posedge clk)
    if (_1103_) cpu_state <= 8'h80;
    else cpu_state <= _1440_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:460.2-533.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_valid */
  always_ff @(posedge clk)
    if (_0286_) mem_valid <= _0015_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:339.2-446.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_rdata_q[31:7] */
  always_ff @(posedge clk)
    if (mem_xfer) mem_rdata_q[31:7] <= mem_rdata[31:7];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_valid */
  always_ff @(posedge clk)
    if (!resetn) pcpi_valid <= 1'h0;
    else if (_0287_) pcpi_valid <= _1484_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME count_instr */
  always_ff @(posedge clk)
    if (!resetn) count_instr <= 64'h0000000000000000;
    else if (_0288_) count_instr <= _0071_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_do_prefetch */
  always_ff @(posedge clk)
    if (_1204_) mem_do_prefetch <= 1'h0;
    else if (_0289_) mem_do_prefetch <= _1095_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoder_pseudo_trigger */
  always_ff @(posedge clk)
    if (!_0293_) decoder_pseudo_trigger <= 1'h0;
    else decoder_pseudo_trigger <= _1397_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_pc_wdata[0] */
  always_ff @(posedge clk)
    if (launch_next_insn)
      if (_1087_) rvfi_pc_wdata[0] <= 1'h0;
      else rvfi_pc_wdata[0] <= reg_next_pc[0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_pc_wdata[31:1] */
  always_ff @(posedge clk)
    if (launch_next_insn) rvfi_pc_wdata[31:1] <= next_pc[31:1];
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[9]  */
  always_ff @(posedge clk)
    if (_1366_) \cpuregs[9]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[8]  */
  always_ff @(posedge clk)
    if (_1365_) \cpuregs[8]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[7]  */
  always_ff @(posedge clk)
    if (_1364_) \cpuregs[7]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[6]  */
  always_ff @(posedge clk)
    if (_1363_) \cpuregs[6]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[5]  */
  always_ff @(posedge clk)
    if (_1362_) \cpuregs[5]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[4]  */
  always_ff @(posedge clk)
    if (_1361_) \cpuregs[4]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[3]  */
  always_ff @(posedge clk)
    if (_1360_) \cpuregs[3]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[31]  */
  always_ff @(posedge clk)
    if (_1359_) \cpuregs[31]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[30]  */
  always_ff @(posedge clk)
    if (_1358_) \cpuregs[30]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[2]  */
  always_ff @(posedge clk)
    if (_1357_) \cpuregs[2]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[29]  */
  always_ff @(posedge clk)
    if (_1356_) \cpuregs[29]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[28]  */
  always_ff @(posedge clk)
    if (_1355_) \cpuregs[28]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[27]  */
  always_ff @(posedge clk)
    if (_1354_) \cpuregs[27]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[26]  */
  always_ff @(posedge clk)
    if (_1353_) \cpuregs[26]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[25]  */
  always_ff @(posedge clk)
    if (_1352_) \cpuregs[25]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[24]  */
  always_ff @(posedge clk)
    if (_1351_) \cpuregs[24]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[23]  */
  always_ff @(posedge clk)
    if (_1350_) \cpuregs[23]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[22]  */
  always_ff @(posedge clk)
    if (_1349_) \cpuregs[22]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[21]  */
  always_ff @(posedge clk)
    if (_1348_) \cpuregs[21]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[20]  */
  always_ff @(posedge clk)
    if (_1347_) \cpuregs[20]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[1]  */
  always_ff @(posedge clk)
    if (_1346_) \cpuregs[1]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[19]  */
  always_ff @(posedge clk)
    if (_1345_) \cpuregs[19]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[18]  */
  always_ff @(posedge clk)
    if (_1344_) \cpuregs[18]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[17]  */
  always_ff @(posedge clk)
    if (_1343_) \cpuregs[17]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[16]  */
  always_ff @(posedge clk)
    if (_1342_) \cpuregs[16]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[15]  */
  always_ff @(posedge clk)
    if (_1341_) \cpuregs[15]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[14]  */
  always_ff @(posedge clk)
    if (_1340_) \cpuregs[14]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[13]  */
  always_ff @(posedge clk)
    if (_1339_) \cpuregs[13]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[12]  */
  always_ff @(posedge clk)
    if (_1338_) \cpuregs[12]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[11]  */
  always_ff @(posedge clk)
    if (_1337_) \cpuregs[11]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[10]  */
  always_ff @(posedge clk)
    if (_1336_) \cpuregs[10]  <= _0001_;
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME \cpuregs[0]  */
  always_ff @(posedge clk)
    if (_1335_) \cpuregs[0]  <= _0001_;
  assign _0902_ = _1093_ ? mem_rdata_latched[24:20] : decoded_rs2;
  assign _0903_ = _1093_ ? mem_rdata_latched[19:15] : decoded_rs1;
  assign _0877_ = ~ _0000_[0];
  assign _0878_ = ~ _0000_[1];
  assign _0879_ = ~ _0000_[2];
  assign _0880_ = ~ _0000_[3];
  assign _0881_ = ~ _0000_[4];
  assign _0561_ = _0877_ & _0878_;
  assign _0562_ = _0880_ & _0881_;
  assign _0563_ = _0879_ & _0562_;
  assign _0564_ = _0561_ & _0563_;
  assign _0565_ = _0000_[0] & _0878_;
  assign _0566_ = _0565_ & _0563_;
  assign _0567_ = _0877_ & _0000_[1];
  assign _0568_ = _0567_ & _0563_;
  assign _0569_ = _0000_[0] & _0000_[1];
  assign _0570_ = _0569_ & _0563_;
  assign _0571_ = _0000_[2] & _0562_;
  assign _0572_ = _0561_ & _0571_;
  assign _0573_ = _0565_ & _0571_;
  assign _0574_ = _0567_ & _0571_;
  assign _0575_ = _0569_ & _0571_;
  assign _0576_ = _0000_[3] & _0881_;
  assign _0577_ = _0879_ & _0576_;
  assign _0578_ = _0561_ & _0577_;
  assign _0579_ = _0565_ & _0577_;
  assign _0580_ = _0567_ & _0577_;
  assign _0581_ = _0569_ & _0577_;
  assign _0582_ = _0000_[2] & _0576_;
  assign _0583_ = _0561_ & _0582_;
  assign _0584_ = _0565_ & _0582_;
  assign _0585_ = _0567_ & _0582_;
  assign _0586_ = _0569_ & _0582_;
  assign _0587_ = _0880_ & _0000_[4];
  assign _0588_ = _0879_ & _0587_;
  assign _0589_ = _0561_ & _0588_;
  assign _0590_ = _0565_ & _0588_;
  assign _0591_ = _0567_ & _0588_;
  assign _0592_ = _0569_ & _0588_;
  assign _0593_ = _0000_[2] & _0587_;
  assign _0594_ = _0561_ & _0593_;
  assign _0595_ = _0565_ & _0593_;
  assign _0596_ = _0567_ & _0593_;
  assign _0597_ = _0569_ & _0593_;
  assign _0598_ = _0000_[3] & _0000_[4];
  assign _0599_ = _0879_ & _0598_;
  assign _0600_ = _0561_ & _0599_;
  assign _0601_ = _0565_ & _0599_;
  assign _0602_ = _0567_ & _0599_;
  assign _0603_ = _0569_ & _0599_;
  assign _0604_ = _0000_[2] & _0598_;
  assign _0605_ = _0561_ & _0604_;
  assign _0606_ = _0565_ & _0604_;
  assign _0607_ = _0567_ & _0604_;
  assign _0608_ = _0569_ & _0604_;
  assign _0142_ = ~ { latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh };
  assign _0143_ = ~ { latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb };
  assign _0146_ = ~ { _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_ };
  assign _0147_ = ~ { _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_ };
  assign _0149_ = ~ { instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh };
  assign _0150_ = ~ { instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh };
  assign _0151_ = ~ { _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_ };
  assign _0152_ = ~ { _1043_, _1043_, _1043_, _1043_, _1043_ };
  assign _0153_ = ~ { _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_ };
  assign _0145_ = ~ { _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_ };
  assign _0154_ = ~ { _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_, _0299_ };
  assign _0155_ = ~ { _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_ };
  assign _0144_ = ~ { _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_ };
  assign _0156_ = ~ { _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_ };
  assign _0157_ = ~ { _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_ };
  assign _0158_ = ~ { _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_ };
  assign _0159_ = ~ { _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_ };
  assign _0148_ = ~ { is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh };
  assign _0160_ = ~ { is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal };
  assign _0161_ = ~ { _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_ };
  assign _0162_ = ~ { _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_ };
  assign _0163_ = ~ { is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare, is_compare };
  assign _0164_ = ~ { _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_ };
  assign _0165_ = ~ { _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_ };
  assign _0166_ = ~ { is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu };
  assign _0167_ = ~ { is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw };
  assign _0168_ = ~ { instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal };
  assign _0169_ = ~ { _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_ };
  assign _0170_ = ~ { _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_ };
  assign _0171_ = ~ { _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_ };
  assign _0172_ = ~ { _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_ };
  assign _0173_ = ~ { _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_ };
  assign _0174_ = ~ { pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1] };
  assign _0175_ = ~ { _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_ };
  assign _0176_ = ~ { _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_ };
  assign _0177_ = ~ { pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready };
  assign _0178_ = ~ { _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4] };
  assign _0179_ = ~ { _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3] };
  assign _0180_ = ~ { _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2] };
  assign _0181_ = ~ { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] };
  assign _0182_ = ~ { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] };
  assign _0183_ = ~ { _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4] };
  assign _0184_ = ~ { _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3] };
  assign _0185_ = ~ { _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2] };
  assign _0186_ = ~ { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] };
  assign _0187_ = ~ { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] };
  assign _0188_ = ~ { _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_ };
  assign _0189_ = ~ { _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_ };
  assign _0190_ = ~ { mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer };
  assign _0191_ = ~ { latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch };
  assign _0193_ = ~ resetn;
  assign _0194_ = ~ { _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_ };
  assign _0192_ = ~ { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn };
  assign _0195_ = ~ instr_jal;
  assign _0109_ = ~ launch_next_insn;
  assign _0196_ = ~ { launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn, launch_next_insn };
  assign _0197_ = ~ { _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_ };
  assign _0198_ = ~ { _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_ };
  assign _0199_ = ~ { mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata, mem_do_rdata };
  assign _0200_ = ~ { mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata, mem_do_wdata };
  assign _0201_ = ~ { _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_ };
  assign _0202_ = ~ { decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger };
  assign _0203_ = ~ _1040_;
  assign _0204_ = ~ { decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q };
  assign _0205_ = ~ { decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q };
  assign _0206_ = ~ { dbg_next, dbg_next, dbg_next, dbg_next, dbg_next };
  assign _0207_ = ~ { dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next };
  assign _0208_ = ~ { _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_ };
  assign _0209_ = ~ { _1213_, _1213_, _1213_, _1213_ };
  assign _0210_ = ~ { _1210_, _1210_, _1210_, _1210_ };
  assign _0211_ = ~ { _1111_, _1111_, _1111_, _1111_ };
  assign _0097_ = ~ _1211_;
  assign _0212_ = ~ { _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_ };
  assign _0213_ = ~ { instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub };
  assign _0214_ = ~ { latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store };
  assign _0215_ = ~ { latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu };
  assign _0216_ = ~ { instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui, instr_lui };
  assign _0217_ = ~ { _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_ };
  assign _0304_ = _0142_ & mem_rdata_word_t0;
  assign _0306_ = _0143_ & _0907_;
  assign _0308_ = _0144_ & _1407_;
  assign _0310_ = _0145_ & _0919_;
  assign _0312_ = _0146_ & _0913_;
  assign _0314_ = _0147_ & _0915_;
  assign _0316_ = _0148_ & _1409_;
  assign _0318_ = _0149_ & count_instr_t0[31:0];
  assign _0320_ = _0150_ & count_cycle_t0[31:0];
  assign _0322_ = _0151_ & _0923_;
  assign _0931_ = _0152_ & decoded_rd_t0;
  assign _0324_ = _0153_ & _1447_;
  assign _0326_ = _0145_ & _0960_;
  assign _0328_ = _0145_ & _0986_;
  assign _0984_ = _0154_ & cpuregs_rs2_t0;
  assign _0329_ = _0155_ & _0984_;
  assign _0331_ = _0144_ & _1472_;
  assign _0333_ = _0156_ & _1004_;
  assign _0335_ = _0157_ & _0990_;
  assign _0337_ = _0158_ & { pcpi_rs1_t0[30:0], 1'h0 };
  assign _0339_ = _0159_ & _0994_;
  assign _0341_ = _0158_ & { pcpi_rs1_t0[27:0], 4'h0 };
  assign _0343_ = _0159_ & _0998_;
  assign _1002_ = _0148_ & cpuregs_rs1_t0;
  assign _0345_ = _0160_ & _1002_;
  assign _0347_ = _0161_ & _0066_;
  assign _0349_ = _0162_ & _1374_;
  assign _1008_ = _0163_ & alu_add_sub_t0;
  assign _0351_ = _0164_ & _1008_;
  assign _0353_ = _0165_ & _1010_;
  assign _0355_ = _0166_ & { mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31:20] };
  assign _0357_ = _0167_ & _1016_;
  assign _0359_ = _0169_ & _1020_;
  assign _0361_ = _0170_ & _1022_;
  assign _0363_ = _0171_ & { 24'h000000, mem_rdata_t0[23:16] };
  assign _0365_ = _0172_ & { 24'h000000, mem_rdata_t0[7:0] };
  assign _0367_ = _0173_ & _1032_;
  assign _0369_ = _0174_ & { 16'h0000, mem_rdata_t0[15:0] };
  assign _0371_ = _0175_ & mem_rdata_t0;
  assign _0373_ = _0176_ & _1034_;
  assign _0375_ = _0175_ & pcpi_rs2_t0;
  assign _0377_ = _0176_ & _1037_;
  assign _0379_ = _0177_ & pcpi_mul_rd_t0;
  assign _0381_ = _0178_ & _1216_;
  assign _0383_ = _0179_ & _1220_;
  assign _0385_ = _0179_ & _1224_;
  assign _0387_ = _0180_ & _1228_;
  assign _0389_ = _0180_ & _1232_;
  assign _0391_ = _0180_ & _1236_;
  assign _0393_ = _0180_ & _1240_;
  assign _0395_ = _0181_ & _1244_;
  assign _0397_ = _0181_ & _1248_;
  assign _0399_ = _0181_ & _1252_;
  assign _0401_ = _0181_ & _1256_;
  assign _0403_ = _0181_ & _1260_;
  assign _0405_ = _0181_ & _1264_;
  assign _0407_ = _0181_ & _1268_;
  assign _0409_ = _0181_ & _1272_;
  assign _0411_ = _0182_ & \cpuregs[0]_t0 ;
  assign _0413_ = _0182_ & \cpuregs[20]_t0 ;
  assign _0415_ = _0182_ & \cpuregs[22]_t0 ;
  assign _0417_ = _0182_ & \cpuregs[24]_t0 ;
  assign _0419_ = _0182_ & \cpuregs[26]_t0 ;
  assign _0421_ = _0182_ & \cpuregs[28]_t0 ;
  assign _0423_ = _0182_ & \cpuregs[30]_t0 ;
  assign _0425_ = _0182_ & \cpuregs[2]_t0 ;
  assign _0427_ = _0182_ & \cpuregs[4]_t0 ;
  assign _0429_ = _0182_ & \cpuregs[6]_t0 ;
  assign _0431_ = _0182_ & \cpuregs[8]_t0 ;
  assign _0433_ = _0182_ & \cpuregs[10]_t0 ;
  assign _0435_ = _0182_ & \cpuregs[12]_t0 ;
  assign _0437_ = _0182_ & \cpuregs[14]_t0 ;
  assign _0439_ = _0182_ & \cpuregs[16]_t0 ;
  assign _0441_ = _0182_ & \cpuregs[18]_t0 ;
  assign _0443_ = _0183_ & _1276_;
  assign _0445_ = _0184_ & _1280_;
  assign _0447_ = _0184_ & _1284_;
  assign _0449_ = _0185_ & _1288_;
  assign _0451_ = _0185_ & _1292_;
  assign _0453_ = _0185_ & _1296_;
  assign _0455_ = _0185_ & _1300_;
  assign _0457_ = _0186_ & _1304_;
  assign _0459_ = _0186_ & _1308_;
  assign _0461_ = _0186_ & _1312_;
  assign _0463_ = _0186_ & _1316_;
  assign _0465_ = _0186_ & _1320_;
  assign _0467_ = _0186_ & _1324_;
  assign _0469_ = _0186_ & _1328_;
  assign _0471_ = _0186_ & _1332_;
  assign _0473_ = _0187_ & \cpuregs[0]_t0 ;
  assign _0475_ = _0187_ & \cpuregs[20]_t0 ;
  assign _0477_ = _0187_ & \cpuregs[22]_t0 ;
  assign _0479_ = _0187_ & \cpuregs[24]_t0 ;
  assign _0481_ = _0187_ & \cpuregs[26]_t0 ;
  assign _0483_ = _0187_ & \cpuregs[28]_t0 ;
  assign _0485_ = _0187_ & \cpuregs[30]_t0 ;
  assign _0487_ = _0187_ & \cpuregs[2]_t0 ;
  assign _0489_ = _0187_ & \cpuregs[4]_t0 ;
  assign _0491_ = _0187_ & \cpuregs[6]_t0 ;
  assign _0493_ = _0187_ & \cpuregs[8]_t0 ;
  assign _0495_ = _0187_ & \cpuregs[10]_t0 ;
  assign _0497_ = _0187_ & \cpuregs[12]_t0 ;
  assign _0499_ = _0187_ & \cpuregs[14]_t0 ;
  assign _0501_ = _0187_ & \cpuregs[16]_t0 ;
  assign _0503_ = _0187_ & \cpuregs[18]_t0 ;
  assign _0508_ = _0188_ & _0038_;
  assign _0510_ = _0189_ & _0035_;
  assign _0512_ = _0191_ & reg_next_pc_t0;
  assign _1447_ = _0196_ & dbg_rs2val_t0;
  assign _0514_ = _0197_ & cpuregs_rs2_t0;
  assign _0516_ = _0192_ & _1447_;
  assign _1451_ = _0196_ & dbg_rs1val_t0;
  assign _0518_ = _0198_ & cpuregs_rs1_t0;
  assign _0520_ = _0153_ & _1451_;
  assign _0522_ = _0192_ & _1451_;
  assign _1466_ = _0199_ & _0078_;
  assign _1470_ = _0200_ & _0078_;
  assign _0524_ = _0201_ & _0996_;
  assign _1476_ = _0194_ & _1474_;
  assign _0526_ = _0168_ & _0070_;
  assign _0528_ = _0202_ & _0044_;
  assign _0530_ = _0204_ & decoded_rs2_t0;
  assign _0532_ = _0204_ & decoded_rs1_t0;
  assign _0534_ = _0205_ & _0046_;
  assign _0536_ = _0206_ & q_insn_rs2_t0;
  assign _0538_ = _0206_ & q_insn_rs1_t0;
  assign _0540_ = _0207_ & { rvfi_insn_t0[31:25], 5'h00, rvfi_insn_t0[19:15], 3'h0, rvfi_insn_t0[11:0] };
  assign _0542_ = _0208_ & { 16'h0000, next_insn_opcode_t0[15:0] };
  assign _0544_ = _0209_ & mem_wstrb_t0;
  assign _1498_ = _0210_ & _1496_;
  assign _0546_ = _0211_ & _1496_;
  assign _0550_ = _0212_ & reg_next_pc_t0;
  assign _0552_ = _0213_ & _0064_;
  assign _0554_ = _0214_ & reg_next_pc_t0;
  assign _0556_ = _0215_ & reg_out_t0;
  assign _1532_ = _0216_ & reg_pc_t0;
  assign _0558_ = _0217_ & { pcpi_rs1_t0[31:2], 2'h0 };
  assign _0560_ = _0190_ & mem_rdata_q_t0;
  assign _0305_ = { latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh, latched_is_lh } & { mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15], mem_rdata_word_t0[15:0] };
  assign _0307_ = { latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb, latched_is_lb } & { mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7], mem_rdata_word_t0[7:0] };
  assign _0309_ = { _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_ } & _1405_;
  assign _0311_ = { _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_ } & _1411_;
  assign _0313_ = { _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_, _1043_ } & _0076_;
  assign _0315_ = { _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_, _0771_ } & _0911_;
  assign _0317_ = { is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_rdcycle_rdcycleh_rdinstr_rdinstrh } & _0925_;
  assign _0319_ = { instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh, instr_rdinstrh } & count_instr_t0[63:32];
  assign _0321_ = { instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh, instr_rdcycleh } & count_cycle_t0[63:32];
  assign _0323_ = { _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_, _0772_ } & _0921_;
  assign _0325_ = { _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_ } & _1449_;
  assign _0327_ = { _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_, _1042_ } & cpuregs_rs2_t0;
  assign _0330_ = { _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_, _0294_ } & decoded_imm_t0;
  assign _0332_ = { _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_, _1046_ } & _1468_;
  assign _0334_ = { _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_, _1044_ } & _1476_;
  assign _0336_ = { _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_, _0778_ } & _0988_;
  assign _0338_ = { _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_ } & { 1'h0, pcpi_rs1_t0[31:1] };
  assign _0340_ = { _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_ } & { 1'h0, pcpi_rs1_t0[31:1] };
  assign _0342_ = { _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_, _1199_ } & { 4'h0, pcpi_rs1_t0[31:4] };
  assign _0344_ = { _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_, _1194_ } & { 1'h0, pcpi_rs1_t0[31], pcpi_rs1_t0[31], pcpi_rs1_t0[31], pcpi_rs1_t0[31:4] };
  assign _0346_ = { is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal, is_lui_auipc_jal } & _1532_;
  assign _0348_ = { _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_, _1088_ } & { _0084_[31:1], _1528_[0] };
  assign _0350_ = { _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_, _1197_ } & _0082_;
  assign _0352_ = { _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_, _1195_ } & _1539_;
  assign _0354_ = { _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_, _0779_ } & _1006_;
  assign _0356_ = { is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu, is_beq_bne_blt_bge_bltu_bgeu } & { mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[7], mem_rdata_q_t0[30:25], mem_rdata_q_t0[11:8], 1'h0 };
  assign _0358_ = { is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw, is_sb_sh_sw } & { mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31], mem_rdata_q_t0[31:25], mem_rdata_q_t0[11:7] };
  assign _1020_ = { instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal } & { decoded_imm_j_t0[31:1], 1'h0 };
  assign _0360_ = { _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_, _1485_ } & { mem_rdata_q_t0[31:12], 12'h000 };
  assign _0362_ = { _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_, _0227_ } & _1018_;
  assign _0364_ = { _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_, _1506_ } & { 24'h000000, mem_rdata_t0[31:24] };
  assign _0366_ = { _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_, _1508_ } & { 24'h000000, mem_rdata_t0[15:8] };
  assign _0368_ = { _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_, _0781_ } & _1030_;
  assign _0370_ = { pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1], pcpi_rs1[1] } & { 16'h0000, mem_rdata_t0[31:16] };
  assign _0372_ = { _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_ } & _0033_;
  assign _0374_ = { _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_ } & _0048_;
  assign mem_la_wstrb_t0 = { _1509_, _1509_, _1509_, _1509_ } & _1521_;
  assign _0376_ = { _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_, _1049_ } & { pcpi_rs2_t0[15:0], pcpi_rs2_t0[15:0] };
  assign _0378_ = { _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_, _1509_ } & { pcpi_rs2_t0[7:0], pcpi_rs2_t0[7:0], pcpi_rs2_t0[7:0], pcpi_rs2_t0[7:0] };
  assign _0380_ = { pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready, pcpi_div_ready } & pcpi_div_rd_t0;
  assign _0382_ = { _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4], _0061_[4] } & _1218_;
  assign _0384_ = { _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3] } & _1222_;
  assign _0386_ = { _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3], _0061_[3] } & _1226_;
  assign _0388_ = { _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2] } & _1230_;
  assign _0390_ = { _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2] } & _1234_;
  assign _0392_ = { _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2] } & _1238_;
  assign _0394_ = { _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2], _0061_[2] } & _1242_;
  assign _0396_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1246_;
  assign _0398_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1250_;
  assign _0400_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1254_;
  assign _0402_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1258_;
  assign _0404_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1262_;
  assign _0406_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1266_;
  assign _0408_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1270_;
  assign _0410_ = { _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1], _0061_[1] } & _1274_;
  assign _0412_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[1]_t0 ;
  assign _0414_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[21]_t0 ;
  assign _0416_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[23]_t0 ;
  assign _0418_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[25]_t0 ;
  assign _0420_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[27]_t0 ;
  assign _0422_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[29]_t0 ;
  assign _0424_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[31]_t0 ;
  assign _0426_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[3]_t0 ;
  assign _0428_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[5]_t0 ;
  assign _0430_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[7]_t0 ;
  assign _0432_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[9]_t0 ;
  assign _0434_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[11]_t0 ;
  assign _0436_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[13]_t0 ;
  assign _0438_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[15]_t0 ;
  assign _0440_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[17]_t0 ;
  assign _0442_ = { _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0], _0061_[0] } & \cpuregs[19]_t0 ;
  assign _0444_ = { _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4], _0062_[4] } & _1278_;
  assign _0446_ = { _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3] } & _1282_;
  assign _0448_ = { _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3], _0062_[3] } & _1286_;
  assign _0450_ = { _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2] } & _1290_;
  assign _0452_ = { _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2] } & _1294_;
  assign _0454_ = { _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2] } & _1298_;
  assign _0456_ = { _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2], _0062_[2] } & _1302_;
  assign _0458_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1306_;
  assign _0460_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1310_;
  assign _0462_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1314_;
  assign _0464_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1318_;
  assign _0466_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1322_;
  assign _0468_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1326_;
  assign _0470_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1330_;
  assign _0472_ = { _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1], _0062_[1] } & _1334_;
  assign _0474_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[1]_t0 ;
  assign _0476_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[21]_t0 ;
  assign _0478_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[23]_t0 ;
  assign _0480_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[25]_t0 ;
  assign _0482_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[27]_t0 ;
  assign _0484_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[29]_t0 ;
  assign _0486_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[31]_t0 ;
  assign _0488_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[3]_t0 ;
  assign _0490_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[5]_t0 ;
  assign _0492_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[7]_t0 ;
  assign _0494_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[9]_t0 ;
  assign _0496_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[11]_t0 ;
  assign _0498_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[13]_t0 ;
  assign _0500_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[15]_t0 ;
  assign _0502_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[17]_t0 ;
  assign _0504_ = { _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0], _0062_[0] } & \cpuregs[19]_t0 ;
  assign _0509_ = { _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_, _1055_ } & { rvfi_rd_wdata_t0, 32'h00000000 };
  assign _0038_ = { _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_, _1054_ } & { 32'h00000000, rvfi_rd_wdata_t0 };
  assign _0511_ = { _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_, _1053_ } & { rvfi_rd_wdata_t0, 32'h00000000 };
  assign _0035_ = { _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_, _1052_ } & { 32'h00000000, rvfi_rd_wdata_t0 };
  assign rvfi_csr_minstret_rdata_t0 = { _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_ } & _0053_;
  assign rvfi_csr_mcycle_rdata_t0 = { _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_, _1106_ } & _0050_;
  assign _1378_ = { mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer } & mem_wdata_t0;
  assign _1380_ = { mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer } & mem_rdata_t0;
  assign _1382_ = { mem_xfer, mem_xfer, mem_xfer, mem_xfer } & mem_wstrb_t0;
  assign _1385_ = { mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer, mem_xfer } & mem_addr_t0;
  assign _1388_ = { cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write } & _1534_;
  assign _1392_ = { cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write, cpuregs_write } & latched_rd_t0;
  assign _0513_ = { latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch, latched_branch } & _1530_;
  assign _1396_ = { _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_ } & _1394_;
  assign _0044_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & _1396_;
  assign _1403_ = { _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_, _1098_ } & _0909_;
  assign _1405_ = { _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_ } & _1403_;
  assign _1407_ = { _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_, _1047_ } & pcpi_rs1_t0;
  assign _1409_ = { pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready, pcpi_int_ready } & pcpi_int_rd_t0;
  assign _1411_ = { instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap, instr_trap } & _1409_;
  assign _0017_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & _0917_;
  assign _0515_ = { _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_, _0221_ } & _1447_;
  assign _0517_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & _0962_;
  assign _0519_ = { _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_, _0223_ } & _1451_;
  assign _0521_ = { _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_, _1041_ } & _1453_;
  assign _0523_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & _1455_;
  assign _1468_ = { _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_ } & _1466_;
  assign _1472_ = { _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_, _1200_ } & _1470_;
  assign _0525_ = { _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_, _1086_ } & _1000_;
  assign _0527_ = { instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal, instr_jal } & _0074_;
  assign _0529_ = { decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger, decoder_trigger } & _1478_;
  assign _0002_ = { _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_, _1090_ } & cpuregs_wrdata_t0;
  assign cpuregs_wrdata_t0 = { _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_ } & _0024_;
  assign _0531_ = { decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q } & cached_insn_rs2_t0;
  assign _0533_ = { decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q } & cached_insn_rs1_t0;
  assign _0535_ = { decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q, decoder_pseudo_trigger_q } & cached_insn_opcode_t0;
  assign _0537_ = { dbg_next, dbg_next, dbg_next, dbg_next, dbg_next } & _0031_;
  assign _0539_ = { dbg_next, dbg_next, dbg_next, dbg_next, dbg_next } & _0029_;
  assign _0541_ = { dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next, dbg_next } & _0027_;
  assign _0543_ = { _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_, _1486_ } & next_insn_opcode_t0;
  assign _0545_ = { _1213_, _1213_, _1213_, _1213_ } & _0086_;
  assign _0547_ = { _1111_, _1111_, _1111_, _1111_ } & _1498_;
  assign _0551_ = { _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_, _1087_ } & { reg_out_t0[31:1], 1'h0 };
  assign _0553_ = { instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub, instr_sub } & _1523_;
  assign cpuregs_rs1_t0 = { _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_, _1511_ } & _1368_;
  assign cpuregs_rs2_t0 = { _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_, _1512_ } & _1370_;
  assign _0555_ = { latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store, latched_store } & { _0084_[31:1], 1'h0 };
  assign _0557_ = { latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu, latched_stalu } & alu_out_q_t0;
  assign _1534_ = { _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_, _1513_ } & cpuregs_wrdata_t0;
  assign _0559_ = { _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_, _1206_ } & { next_pc_t0[31:2], 2'h0 };
  assign _0654_ = { _1093_, _1093_, _1093_, _1093_, _1093_ } & mem_rdata_latched_t0[24:20];
  assign _0907_ = _0304_ | _0305_;
  assign _0909_ = _0306_ | _0307_;
  assign _0911_ = _0308_ | _0309_;
  assign _0913_ = _0310_ | _0311_;
  assign _0915_ = _0312_ | _0313_;
  assign _0917_ = _0314_ | _0315_;
  assign _0919_ = _0316_ | _0317_;
  assign _0921_ = _0318_ | _0319_;
  assign _0923_ = _0320_ | _0321_;
  assign _0925_ = _0322_ | _0323_;
  assign _0960_ = _0324_ | _0325_;
  assign _0962_ = _0326_ | _0327_;
  assign _0982_ = _0328_ | _0327_;
  assign _0986_ = _0329_ | _0330_;
  assign _0988_ = _0331_ | _0332_;
  assign _0990_ = _0333_ | _0334_;
  assign _0992_ = _0335_ | _0336_;
  assign _0994_ = _0337_ | _0338_;
  assign _0996_ = _0339_ | _0340_;
  assign _0998_ = _0341_ | _0342_;
  assign _1000_ = _0343_ | _0344_;
  assign _1004_ = _0345_ | _0346_;
  assign _0024_ = _0347_ | _0348_;
  assign _1006_ = _0349_ | _0350_;
  assign _1010_ = _0351_ | _0352_;
  assign alu_out_t0 = _0353_ | _0354_;
  assign _1016_ = _0355_ | _0356_;
  assign _1018_ = _0357_ | _0358_;
  assign _1022_ = _0359_ | _0360_;
  assign _1024_ = _0361_ | _0362_;
  assign _1030_ = _0363_ | _0364_;
  assign _1032_ = _0365_ | _0366_;
  assign _0048_ = _0367_ | _0368_;
  assign _0033_ = _0369_ | _0370_;
  assign _1034_ = _0371_ | _0372_;
  assign mem_rdata_word_t0 = _0373_ | _0374_;
  assign _1037_ = _0375_ | _0376_;
  assign mem_la_wdata_t0 = _0377_ | _0378_;
  assign pcpi_int_rd_t0 = _0379_ | _0380_;
  assign _1370_ = _0381_ | _0382_;
  assign _1216_ = _0383_ | _0384_;
  assign _1218_ = _0385_ | _0386_;
  assign _1220_ = _0387_ | _0388_;
  assign _1222_ = _0389_ | _0390_;
  assign _1224_ = _0391_ | _0392_;
  assign _1226_ = _0393_ | _0394_;
  assign _1228_ = _0395_ | _0396_;
  assign _1230_ = _0397_ | _0398_;
  assign _1232_ = _0399_ | _0400_;
  assign _1234_ = _0401_ | _0402_;
  assign _1236_ = _0403_ | _0404_;
  assign _1238_ = _0405_ | _0406_;
  assign _1240_ = _0407_ | _0408_;
  assign _1242_ = _0409_ | _0410_;
  assign _1244_ = _0411_ | _0412_;
  assign _1264_ = _0413_ | _0414_;
  assign _1266_ = _0415_ | _0416_;
  assign _1268_ = _0417_ | _0418_;
  assign _1270_ = _0419_ | _0420_;
  assign _1272_ = _0421_ | _0422_;
  assign _1274_ = _0423_ | _0424_;
  assign _1246_ = _0425_ | _0426_;
  assign _1248_ = _0427_ | _0428_;
  assign _1250_ = _0429_ | _0430_;
  assign _1252_ = _0431_ | _0432_;
  assign _1254_ = _0433_ | _0434_;
  assign _1256_ = _0435_ | _0436_;
  assign _1258_ = _0437_ | _0438_;
  assign _1260_ = _0439_ | _0440_;
  assign _1262_ = _0441_ | _0442_;
  assign _1368_ = _0443_ | _0444_;
  assign _1276_ = _0445_ | _0446_;
  assign _1278_ = _0447_ | _0448_;
  assign _1280_ = _0449_ | _0450_;
  assign _1282_ = _0451_ | _0452_;
  assign _1284_ = _0453_ | _0454_;
  assign _1286_ = _0455_ | _0456_;
  assign _1288_ = _0457_ | _0458_;
  assign _1290_ = _0459_ | _0460_;
  assign _1292_ = _0461_ | _0462_;
  assign _1294_ = _0463_ | _0464_;
  assign _1296_ = _0465_ | _0466_;
  assign _1298_ = _0467_ | _0468_;
  assign _1300_ = _0469_ | _0470_;
  assign _1302_ = _0471_ | _0472_;
  assign _1304_ = _0473_ | _0474_;
  assign _1324_ = _0475_ | _0476_;
  assign _1326_ = _0477_ | _0478_;
  assign _1328_ = _0479_ | _0480_;
  assign _1330_ = _0481_ | _0482_;
  assign _1332_ = _0483_ | _0484_;
  assign _1334_ = _0485_ | _0486_;
  assign _1306_ = _0487_ | _0488_;
  assign _1308_ = _0489_ | _0490_;
  assign _1310_ = _0491_ | _0492_;
  assign _1312_ = _0493_ | _0494_;
  assign _1314_ = _0495_ | _0496_;
  assign _1316_ = _0497_ | _0498_;
  assign _1318_ = _0499_ | _0500_;
  assign _1320_ = _0501_ | _0502_;
  assign _1322_ = _0503_ | _0504_;
  assign _0053_ = _0508_ | _0509_;
  assign _0050_ = _0510_ | _0511_;
  assign _1394_ = _0512_ | _0513_;
  assign _1449_ = _0514_ | _0515_;
  assign _0008_ = _0516_ | _0517_;
  assign _1453_ = _0518_ | _0519_;
  assign _1455_ = _0520_ | _0521_;
  assign _0005_ = _0522_ | _0523_;
  assign _1474_ = _0524_ | _0525_;
  assign _1478_ = _0526_ | _0527_;
  assign _1480_ = _0528_ | _0529_;
  assign _0031_ = _0530_ | _0531_;
  assign _0029_ = _0532_ | _0533_;
  assign _0027_ = _0534_ | _0535_;
  assign dbg_insn_rs2_t0 = _0536_ | _0537_;
  assign dbg_insn_rs1_t0 = _0538_ | _0539_;
  assign dbg_insn_opcode_t0 = _0540_ | _0541_;
  assign _0046_ = _0542_ | _0543_;
  assign _1496_ = _0544_ | _0545_;
  assign _1500_ = _0546_ | _0547_;
  assign next_pc_t0 = _0550_ | _0551_;
  assign alu_add_sub_t0 = _0552_ | _0553_;
  assign _1530_ = _0554_ | _0555_;
  assign { _0084_[31:1], _1528_[0] } = _0556_ | _0557_;
  assign mem_la_addr_t0 = _0558_ | _0559_;
  assign mem_rdata_latched_t0 = _0560_ | _1380_;
  assign _0233_ = { _1211_, resetn } != 2'h3;
  assign _0234_ = { _1057_, _1211_, mem_do_rinst } != 3'h4;
  assign _0235_ = { _1111_, _1211_, _1210_, mem_do_wdata } != 4'h8;
  assign _0236_ = { _1056_, mem_xfer, _1211_ } != 3'h4;
  assign _0237_ = { _1487_, mem_xfer, _1211_ } != 3'h4;
  assign _0238_ = | { _1111_, _1487_, _1056_, _1057_, _1211_ };
  assign _0239_ = | { _1210_, mem_do_wdata };
  assign _0240_ = { _1211_, _1212_ } != 2'h2;
  assign _0241_ = | { _1111_, _1487_, _1056_, _1211_ };
  assign _0242_ = { _1043_, is_beq_bne_blt_bge_bltu_bgeu } != 2'h2;
  assign _0243_ = | { _1040_, _1043_ };
  assign _0244_ = { _1046_, _1200_, mem_do_rdata } != 3'h7;
  assign _0245_ = { _1046_, _1200_ } != 2'h2;
  assign _0246_ = | { _1040_, _1046_ };
  assign _0247_ = { _1043_, is_beq_bne_blt_bge_bltu_bgeu } != 2'h3;
  assign _0248_ = { _1041_, is_rdcycle_rdcycleh_rdinstr_rdinstrh, instr_trap } != 3'h4;
  assign _0249_ = { _1042_, instr_trap } != 2'h2;
  assign _0250_ = | { _0297_, _1041_, _1042_, _1040_, _1043_ };
  assign _0251_ = | { _1204_, resetn };
  assign _0252_ = { _0294_, _0301_, _1041_, _1204_, _1097_, instr_trap, is_sll_srl_sra, resetn } != 8'h23;
  assign _0253_ = { _1042_, _1204_, is_sll_srl_sra, resetn } != 4'hb;
  assign _0254_ = { _1044_, _1204_, _1047_, resetn } != 4'h9;
  assign _0255_ = { _1041_, _1042_, _1040_, _1044_, _1204_, resetn } != 6'h01;
  assign _0256_ = { _0301_, _1041_, _1204_, resetn } != 4'hd;
  assign _0257_ = { _1046_, _1202_, _1201_, _1200_, instr_lw, mem_do_rdata } != 6'h24;
  assign _0258_ = { _1045_, _1200_, instr_sw, instr_sh, instr_sb, mem_do_wdata } != 6'h30;
  assign _0259_ = { _1045_, _1200_, mem_do_wdata } != 3'h7;
  assign _0260_ = { _1045_, _1200_ } != 2'h2;
  assign _0261_ = | { _1040_, _1045_, _1046_ };
  assign _0262_ = | { _1041_, _1042_ };
  assign _0263_ = { _1044_, _1194_, _1199_, _1198_, _1086_, _1047_ } != 6'h20;
  assign _0264_ = { _1044_, _1194_, _1086_, _1047_ } != 4'hc;
  assign _0265_ = { _1044_, _1194_, _1199_, _1198_, _1086_, _1047_ } != 6'h22;
  assign _0266_ = { _1044_, _1194_, _1086_, _1047_ } != 4'he;
  assign _0267_ = { _1044_, _1047_ } != 2'h3;
  assign _0268_ = | { _1041_, _1044_, _1045_, _1046_ };
  assign _0269_ = | { cpuregs_write, rvfi_valid };
  assign _0270_ = | { mem_xfer, mem_instr };
  assign _0271_ = { _0303_, _1211_, mem_xfer } != 3'h4;
  assign _0272_ = { _0222_, instr_trap } != 2'h2;
  assign _0273_ = & { _0238_, _0237_, _0236_, _0233_, _0235_, _0234_ };
  assign _0274_ = & { _0097_, _1213_ };
  assign _0275_ = & { _0239_, _0097_, _1111_ };
  assign _0276_ = & { _0097_, mem_la_write };
  assign _0277_ = & { _0243_, _0242_, resetn };
  assign _0278_ = & { _0246_, _0244_, _0245_ };
  assign _0279_ = & { _0247_, _0243_ };
  assign _0280_ = & { _0250_, _0248_, _0249_ };
  assign _0281_ = & { _0255_, _0253_, _0254_, _0252_, _0251_, _0256_ };
  assign _0282_ = & { _0257_, _0260_, _0244_, _0261_, _0259_, _0258_, _0245_, resetn };
  assign _0283_ = & { _0262_, resetn };
  assign _0284_ = & { _0260_, _0263_, _0264_, _0265_, _0266_, _0268_, _0244_, _0267_, _0259_, _0245_, resetn };
  assign _0285_ = & { _0260_, _0263_, _0265_, _0268_, _0244_, _0267_, _0259_, _0245_, resetn };
  assign _0286_ = & { _0271_, _0241_, _0240_, _0235_ };
  assign _0287_ = & { _0272_, _0262_ };
  assign _0288_ = & { _1040_, decoder_trigger };
  assign _0289_ = & { _0195_, _1040_, decoder_trigger, resetn };
  assign _0218_ = ~ dbg_rs1val_valid;
  assign _0290_ = | { _0193_, _1114_ };
  assign _0291_ = | { _0218_, _1376_, _1375_ };
  assign _0292_ = | { _0193_, _1389_ };
  assign _0293_ = & { _1200_, _0302_, resetn };
  assign _0295_ = | { _1046_, _1045_, _1044_, _1042_, _1041_, _1040_, _1039_ };
  assign _0296_ = | { _1046_, _1044_, _1043_, _1042_, _1041_, _1040_, _1039_ };
  assign _0297_ = | { _1046_, _1044_ };
  assign _0298_ = | { _1088_, latched_branch };
  assign _0294_ = | { is_jalr_addi_slti_sltiu_xori_ori_andi, is_lui_auipc_jal };
  assign _0299_ = | { _1097_, is_slli_srli_srai, instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign _0300_ = | { _1097_, is_jalr_addi_slti_sltiu_xori_ori_andi, is_lui_auipc_jal, instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign _0301_ = | { is_slli_srli_srai, instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign _0302_ = | { _1046_, _1045_ };
  assign _0303_ = | { _1487_, _1056_ };
  assign _0219_ = ~ pcpi_rs1;
  assign _0220_ = ~ pcpi_rs2;
  assign _0505_ = pcpi_rs1_t0 & _0220_;
  assign _0506_ = pcpi_rs2_t0 & _0219_;
  assign _0507_ = pcpi_rs1_t0 & pcpi_rs2_t0;
  assign _0767_ = _0505_ | _0506_;
  assign _1374_ = _0767_ | _0507_;
  assign _0222_ = | { _1042_, _1041_ };
  assign _0221_ = | { _1097_, is_jalr_addi_slti_sltiu_xori_ori_andi, is_slli_srli_srai, is_lui_auipc_jal, instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign _0223_ = | { is_lui_auipc_jal, instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign pcpi_int_ready = | { pcpi_div_ready, pcpi_mul_ready };
  assign _0771_ = _1044_ | _1046_;
  assign _0772_ = instr_rdinstr | instr_rdinstrh;
  assign _0773_ = _1043_ | _0297_;
  assign _0774_ = _1041_ | _1042_;
  assign _0776_ = _1042_ | _1044_;
  assign _0775_ = is_sb_sh_sw | is_sll_srl_sra;
  assign _0777_ = _0301_ | _0294_;
  assign _0778_ = _1045_ | _1046_;
  assign _0779_ = _1196_ | _1197_;
  assign _0780_ = _1056_ | _1057_;
  assign _0781_ = _1507_ | _1506_;
  assign _0224_ = | { _1046_, _1045_, _1044_, _1043_ };
  assign _0225_ = | { _1097_, is_jalr_addi_slti_sltiu_xori_ori_andi, is_slli_srli_srai, is_lui_auipc_jal };
  assign _0226_ = | { is_sltiu_bltu_sltu, is_slti_blt_slt, instr_bgeu };
  assign _0227_ = | { is_alu_reg_imm, is_beq_bne_blt_bge_bltu_bgeu, is_sb_sh_sw, is_lb_lh_lw_lbu_lhu, instr_jalr };
  assign _0042_ = _0296_ ? 1'h0 : _0057_;
  assign _0040_ = _1046_ ? _0055_ : 1'h0;
  assign _0041_ = _0295_ ? 1'h0 : _0056_;
  assign _0904_ = _1043_ ? _1401_ : _1093_;
  assign _0905_ = _0302_ ? _1399_ : _0904_;
  assign _0906_ = latched_is_lh ? { mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15:0] } : mem_rdata_word;
  assign _0908_ = latched_is_lb ? { mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7:0] } : _0906_;
  assign _0910_ = _1046_ ? _1404_ : _1406_;
  assign _0912_ = _1042_ ? _1410_ : _0918_;
  assign _0914_ = _1043_ ? _0075_ : _0912_;
  assign _0916_ = _0771_ ? _0910_ : _0914_;
  assign _0918_ = is_rdcycle_rdcycleh_rdinstr_rdinstrh ? _0924_ : _1408_;
  assign _0920_ = instr_rdinstrh ? count_instr[63:32] : count_instr[31:0];
  assign _0922_ = instr_rdcycleh ? count_cycle[63:32] : count_cycle[31:0];
  assign _0924_ = _0772_ ? _0920_ : _0922_;
  assign _0926_ = _1042_ ? cpuregs_rs2[4:0] : _0929_;
  assign _0927_ = _1044_ ? _1413_ : _0926_;
  assign _0928_ = is_slli_srli_srai ? decoded_rs2 : cpuregs_rs2[4:0];
  assign _0929_ = _0300_ ? 5'hxx : _0928_;
  assign _0930_ = _1043_ ? _1416_ : decoded_rd;
  assign _0932_ = _1046_ ? _1418_ : 1'h0;
  assign _0933_ = _1046_ ? _1420_ : 1'h0;
  assign _0934_ = _1043_ ? _1421_ : _1423_;
  assign _0935_ = _1043_ ? _1424_ : 1'h0;
  assign _0936_ = _0297_ ? 1'h1 : _1425_;
  assign _0937_ = _1041_ ? _0940_ : 1'h0;
  assign _0938_ = _1042_ ? _1427_ : _0937_;
  assign _0939_ = _0773_ ? _0936_ : _0938_;
  assign _0940_ = is_rdcycle_rdcycleh_rdinstr_rdinstrh ? 1'h1 : _1426_;
  assign _0941_ = _1044_ ? _1430_ : _1432_;
  assign _0942_ = _0302_ ? _1429_ : _0941_;
  assign _0943_ = _1042_ ? _0949_ : _0956_;
  assign _0944_ = _1040_ ? _1436_ : cpu_state;
  assign _0945_ = _0774_ ? _0943_ : _0944_;
  assign _0946_ = _0224_ ? _0942_ : _0945_;
  assign _0947_ = is_sll_srl_sra ? 8'h04 : 8'h02;
  assign _0948_ = instr_trap ? _1434_ : 8'h08;
  assign _0949_ = _0775_ ? _0947_ : _0948_;
  assign _0950_ = is_sb_sh_sw ? 8'h02 : 8'h08;
  assign _0951_ = is_sll_srl_sra ? 8'h04 : _0950_;
  assign _0952_ = is_slli_srli_srai ? 8'h04 : 8'h01;
  assign _0953_ = _0294_ ? 8'h08 : _0952_;
  assign _0954_ = instr_trap ? _1434_ : _0951_;
  assign _0955_ = is_rdcycle_rdcycleh_rdinstr_rdinstrh ? 8'h40 : _0954_;
  assign _0956_ = _0225_ ? _0953_ : _0955_;
  assign _0957_ = _1041_ ? _1442_ : _1441_;
  assign _0958_ = _1042_ ? 1'h1 : _0957_;
  assign _0959_ = _1041_ ? _1448_ : _1446_;
  assign _0961_ = _1042_ ? cpuregs_rs2 : _0959_;
  assign _0963_ = _1044_ ? _1456_ : _0968_;
  assign _0964_ = _1041_ ? _0974_ : _1458_;
  assign _0965_ = _0776_ ? _0963_ : _0964_;
  assign _0966_ = is_sll_srl_sra ? 1'hx : 1'h1;
  assign _0967_ = instr_trap ? _1457_ : mem_do_prefetch;
  assign _0968_ = _0775_ ? _0966_ : _0967_;
  assign _0969_ = is_sb_sh_sw ? 1'h1 : mem_do_prefetch;
  assign _0970_ = is_sll_srl_sra ? 1'hx : _0969_;
  assign _0971_ = _0294_ ? mem_do_prefetch : 1'hx;
  assign _0972_ = instr_trap ? _1457_ : _0970_;
  assign _0973_ = _1097_ ? 1'h1 : _0972_;
  assign _0974_ = _0777_ ? _0971_ : _0973_;
  assign _0975_ = _1202_ ? 2'h1 : 2'h2;
  assign _0976_ = instr_lw ? 2'h0 : _0975_;
  assign _0977_ = _1045_ ? _1464_ : 2'h0;
  assign _0978_ = _1046_ ? _1462_ : _0977_;
  assign _0979_ = instr_sh ? 2'h1 : 2'h2;
  assign _0980_ = instr_sw ? 2'h0 : _0979_;
  assign _0981_ = _1042_ ? cpuregs_rs2 : _0985_;
  assign _0983_ = _0299_ ? 32'hxxxxxxxx : cpuregs_rs2;
  assign _0985_ = _0294_ ? decoded_imm : _0983_;
  assign _0987_ = _1046_ ? _1467_ : _1471_;
  assign _0989_ = _1044_ ? _1475_ : _1003_;
  assign _0991_ = _0778_ ? _0987_ : _0989_;
  assign _0993_ = _1199_ ? { 1'h0, pcpi_rs1[31:1] } : { pcpi_rs1[30:0], 1'h0 };
  assign _0995_ = _1194_ ? { 1'hx, pcpi_rs1[31:1] } : _0993_;
  assign _0997_ = _1199_ ? { 4'h0, pcpi_rs1[31:4] } : { pcpi_rs1[27:0], 4'h0 };
  assign _0999_ = _1194_ ? { 1'hx, pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31:4] } : _0997_;
  assign _1001_ = is_rdcycle_rdcycleh_rdinstr_rdinstrh ? 32'hxxxxxxxx : cpuregs_rs1;
  assign _1003_ = is_lui_auipc_jal ? _1531_ : _1001_;
  assign _0023_ = _1088_ ? { _0083_[31:1], _1527_[0] } : _0065_;
  assign _1005_ = _1197_ ? _0081_ : _1373_;
  assign _1007_ = is_compare ? { 31'h00000000, alu_out_0 } : alu_add_sub;
  assign _1009_ = _1195_ ? _1538_ : _1007_;
  assign alu_out = _0779_ ? _1005_ : _1009_;
  assign _1011_ = is_slti_blt_slt ? alu_lts : _1184_;
  assign _1012_ = is_sltiu_bltu_sltu ? alu_ltu : _1011_;
  assign _1013_ = instr_bne ? _1182_ : alu_eq;
  assign _1014_ = instr_bge ? _1183_ : _1013_;
  assign alu_out_0 = _0226_ ? _1012_ : _1014_;
  assign _1015_ = is_beq_bne_blt_bge_bltu_bgeu ? { mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[7], mem_rdata_q[30:25], mem_rdata_q[11:8], 1'h0 } : { mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31:20] };
  assign _1017_ = is_sb_sh_sw ? { mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31:25], mem_rdata_q[11:7] } : _1015_;
  assign _1019_ = instr_jal ? { decoded_imm_j[31:1], 1'h0 } : 32'b0000000000000000000000000000000x;
  assign _1021_ = _1485_ ? { mem_rdata_q[31:12], 12'h000 } : _1019_;
  assign _1023_ = _0227_ ? _1017_ : _1021_;
  assign _1025_ = _1057_ ? _1488_ : _1489_;
  assign _1026_ = _1487_ ? _1491_ : _1493_;
  assign _1027_ = _0780_ ? _1025_ : _1026_;
  assign _1028_ = _0303_ ? _1502_ : _1504_;
  assign _1029_ = _1506_ ? { 24'h000000, mem_rdata[31:24] } : { 24'h000000, mem_rdata[23:16] };
  assign _1031_ = _1508_ ? { 24'h000000, mem_rdata[15:8] } : { 24'h000000, mem_rdata[7:0] };
  assign _0047_ = _0781_ ? _1029_ : _1031_;
  assign _0032_ = pcpi_rs1[1] ? { 16'h0000, mem_rdata[31:16] } : { 16'h0000, mem_rdata[15:0] };
  assign _1033_ = _1049_ ? _0032_ : mem_rdata;
  assign mem_rdata_word = _1509_ ? _0047_ : _1033_;
  assign _1035_ = _1049_ ? _1536_ : 4'hf;
  assign mem_la_wstrb = _1509_ ? _1520_ : _1035_;
  assign _1036_ = _1049_ ? { pcpi_rs2[15:0], pcpi_rs2[15:0] } : pcpi_rs2;
  assign mem_la_wdata = _1509_ ? { pcpi_rs2[7:0], pcpi_rs2[7:0], pcpi_rs2[7:0], pcpi_rs2[7:0] } : _1036_;
  assign pcpi_int_rd = pcpi_div_ready ? pcpi_div_rd : pcpi_mul_rd;
  assign _1038_ = pcpi_mul_ready ? pcpi_mul_wr : 1'h0;
  assign pcpi_int_wr = pcpi_div_ready ? pcpi_div_wr : _1038_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs1_addr_t0 */
  always_ff @(posedge clk)
    if (_0291_) rvfi_rs1_addr_t0 <= 5'h00;
    else rvfi_rs1_addr_t0 <= dbg_insn_rs1_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_order_t0 */
  always_ff @(posedge clk)
    if (!resetn) rvfi_order_t0 <= 64'h0000000000000000;
    else rvfi_order_t0 <= _0080_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs2_rdata_t0 */
  always_ff @(posedge clk)
    if (!dbg_rs2val_valid) rvfi_rs2_rdata_t0 <= 32'd0;
    else rvfi_rs2_rdata_t0 <= dbg_rs2val_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs1_rdata_t0 */
  always_ff @(posedge clk)
    if (_0291_) rvfi_rs1_rdata_t0 <= 32'd0;
    else rvfi_rs1_rdata_t0 <= dbg_rs1val_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rs2_addr_t0 */
  always_ff @(posedge clk)
    if (!dbg_rs2val_valid) rvfi_rs2_addr_t0 <= 5'h00;
    else rvfi_rs2_addr_t0 <= dbg_insn_rs2_t0;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME count_cycle_t0 */
  always_ff @(posedge clk)
    if (!resetn) count_cycle_t0 <= 64'h0000000000000000;
    else count_cycle_t0 <= _0068_;
  assign _0228_ = ~ _0275_;
  assign _0229_ = ~ _0270_;
  assign _0684_ = { _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_ } & _1378_;
  assign _0686_ = { _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_ } & _1380_;
  assign _0688_ = { _0270_, _0270_, _0270_, _0270_ } & _1382_;
  assign _0691_ = { _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_, _0270_ } & _1385_;
  assign _0699_ = launch_next_insn & reg_next_pc_t0[0];
  assign _0625_ = _0228_ & mem_instr_t0;
  assign _0685_ = { _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_ } & rvfi_mem_wdata_t0;
  assign _0687_ = { _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_ } & rvfi_mem_rdata_t0;
  assign _0689_ = { _0229_, _0229_, _0229_, _0229_ } & rvfi_mem_wmask_t0;
  assign _0690_ = { _0229_, _0229_, _0229_, _0229_ } & rvfi_mem_rmask_t0;
  assign _0692_ = { _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_, _0229_ } & rvfi_mem_addr_t0;
  assign _0700_ = _0109_ & rvfi_pc_wdata_t0[0];
  assign _0827_ = _0684_ | _0685_;
  assign _0828_ = _0686_ | _0687_;
  assign _0829_ = _0688_ | _0689_;
  assign _0830_ = _0691_ | _0692_;
  assign _0833_ = _0699_ | _0700_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME mem_instr_t0 */
  always_ff @(posedge clk)
    if (mem_do_wdata) mem_instr_t0 <= 1'h0;
    else mem_instr_t0 <= _0625_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_wdata_t0 */
  always_ff @(posedge clk)
    if (mem_instr) rvfi_mem_wdata_t0 <= 32'd0;
    else rvfi_mem_wdata_t0 <= _0827_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_rdata_t0 */
  always_ff @(posedge clk)
    if (mem_instr) rvfi_mem_rdata_t0 <= 32'd0;
    else rvfi_mem_rdata_t0 <= _0828_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_wmask_t0 */
  always_ff @(posedge clk)
    if (mem_instr) rvfi_mem_wmask_t0 <= 4'h0;
    else rvfi_mem_wmask_t0 <= _0829_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_rmask_t0 */
  always_ff @(posedge clk)
    if (mem_instr) rvfi_mem_rmask_t0 <= 4'h0;
    else rvfi_mem_rmask_t0 <= _0690_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_mem_addr_t0 */
  always_ff @(posedge clk)
    if (mem_instr) rvfi_mem_addr_t0 <= 32'd0;
    else rvfi_mem_addr_t0 <= _0830_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_pc_wdata_t0[0] */
  always_ff @(posedge clk)
    if (_1087_) rvfi_pc_wdata_t0[0] <= 1'h0;
    else rvfi_pc_wdata_t0[0] <= _0833_;
  assign _0230_ = ~ _0269_;
  assign _0101_ = ~ _1114_;
  assign _0231_ = ~ _0287_;
  assign _0232_ = ~ _0288_;
  assign _0674_ = { _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_ } & _1480_;
  assign _0676_ = { _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_, _1040_ } & _0044_;
  assign _0680_ = { _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_, _0269_ } & _1388_;
  assign _0682_ = { _0269_, _0269_, _0269_, _0269_, _0269_ } & _1392_;
  assign _0697_ = { _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_, _0288_ } & _0072_;
  assign _0675_ = { _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_ } & reg_next_pc_t0;
  assign _0677_ = { _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_, _0203_ } & reg_pc_t0;
  assign _0681_ = { _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_, _0230_ } & rvfi_rd_wdata_t0;
  assign _0683_ = { _0230_, _0230_, _0230_, _0230_, _0230_ } & rvfi_rd_addr_t0;
  assign _0696_ = _0231_ & pcpi_valid_t0;
  assign _0698_ = { _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_, _0232_ } & count_instr_t0;
  assign _0822_ = _0674_ | _0675_;
  assign _0823_ = _0676_ | _0677_;
  assign _0825_ = _0680_ | _0681_;
  assign _0826_ = _0682_ | _0683_;
  assign _0832_ = _0697_ | _0698_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME reg_next_pc_t0 */
  always_ff @(posedge clk)
    if (!resetn) reg_next_pc_t0 <= 32'd0;
    else reg_next_pc_t0 <= _0822_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME reg_pc_t0 */
  always_ff @(posedge clk)
    if (!resetn) reg_pc_t0 <= 32'd0;
    else reg_pc_t0 <= _0823_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rd_wdata_t0 */
  always_ff @(posedge clk)
    if (_0292_) rvfi_rd_wdata_t0 <= 32'd0;
    else rvfi_rd_wdata_t0 <= _0825_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_rd_addr_t0 */
  always_ff @(posedge clk)
    if (_0292_) rvfi_rd_addr_t0 <= 5'h00;
    else rvfi_rd_addr_t0 <= _0826_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME pcpi_valid_t0 */
  always_ff @(posedge clk)
    if (!resetn) pcpi_valid_t0 <= 1'h0;
    else pcpi_valid_t0 <= _0696_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME count_instr_t0 */
  always_ff @(posedge clk)
    if (!resetn) count_instr_t0 <= 64'h0000000000000000;
    else count_instr_t0 <= _0832_;
  assign _1521_ = 4'h0 << pcpi_rs1[1:0];
  assign _0087_ = ~ pcpi_rs1_t0;
  assign _0093_ = ~ pcpi_rs2_t0;
  assign _0548_ = pcpi_rs1 & _0087_;
  assign _0549_ = pcpi_rs2 & _0093_;
  assign _0768_ = pcpi_rs1 | pcpi_rs1_t0;
  assign _0769_ = pcpi_rs2 | pcpi_rs2_t0;
  assign _0900_ = _0768_ - _0549_;
  assign _0901_ = _0548_ - _0769_;
  assign _0867_ = _0900_ ^ _0901_;
  assign _0770_ = _0867_ | pcpi_rs1_t0;
  assign _1523_ = _0770_ | pcpi_rs2_t0;
  assign _1539_ = pcpi_rs1_t0 | pcpi_rs2_t0;
  assign alu_eq = pcpi_rs1 == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1111.14-1111.32" */ pcpi_rs2;
  assign _1047_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.10-1579.21" */ reg_sh;
  assign _1050_ = rvfi_insn[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.23-1792.51" */ 7'h73;
  assign _1051_ = rvfi_insn[13:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.58-1792.84" */ 2'h2;
  assign _1052_ = rvfi_insn[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1793.8-1793.35" */ 12'hc00;
  assign _1053_ = rvfi_insn[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1797.8-1797.35" */ 12'hc80;
  assign _1054_ = rvfi_insn[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1801.8-1801.35" */ 12'hc02;
  assign _1055_ = rvfi_insn[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1805.8-1805.35" */ 12'hc82;
  assign _1058_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:797.17-797.53" */ 7'h37;
  assign _1059_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:798.19-798.55" */ 7'h17;
  assign _1060_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:799.17-799.53" */ 7'h6f;
  assign _1061_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:800.19-800.55" */ 7'h67;
  assign _1062_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:800.61-800.95" */ mem_rdata_latched[14:12];
  assign _1063_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:803.36-803.72" */ 7'h63;
  assign _1064_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:804.27-804.63" */ 7'h03;
  assign _1065_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:805.19-805.55" */ 7'h23;
  assign _1066_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:806.22-806.58" */ 7'h13;
  assign _1067_ = mem_rdata_latched[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:807.22-807.58" */ 7'h33;
  assign _1079_ = mem_rdata_q[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.61-984.97" */ 12'hb00;
  assign _1080_ = mem_rdata_q[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.174-984.210" */ 12'hb01;
  assign _1081_ = mem_rdata_q[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.63-985.99" */ 12'hb80;
  assign _1082_ = mem_rdata_q[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.176-985.212" */ 12'hb81;
  assign _1083_ = mem_rdata_q[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:986.60-986.96" */ 12'hb02;
  assign _1084_ = mem_rdata_q[31:20] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987.62-987.98" */ 12'hb82;
  assign _1078_ = mem_rdata_q[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.29-988.59" */ 7'h73;
  assign _1085_ = mem_rdata_q[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:989.20-989.50" */ 7'h0f;
  assign _1073_ = mem_rdata_q[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.230-995.258" */ 3'h7;
  assign _1072_ = mem_rdata_q[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.200-995.228" */ 3'h6;
  assign _1070_ = mem_rdata_q[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.170-995.198" */ 3'h4;
  assign _1075_ = mem_rdata_q[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.140-995.168" */ 3'h3;
  assign _1074_ = mem_rdata_q[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.110-995.138" */ 3'h2;
  assign _1068_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.80-995.108" */ mem_rdata_q[14:12];
  assign _1077_ = mem_rdata_q[31:25] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.217-996.249" */ 7'h20;
  assign _1071_ = mem_rdata_q[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.113-996.141" */ 3'h5;
  assign _1069_ = mem_rdata_q[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.43-996.71" */ 3'h1;
  assign _1076_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.77-996.109" */ mem_rdata_q[31:25];
  assign _1086_ = reg_sh >= /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1584.35-1584.46" */ 32'd4;
  assign _1087_ = latched_store && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1080.20-1080.51" */ latched_branch;
  assign _1089_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.8-1181.31" */ cpuregs_write;
  assign _1090_ = _1089_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.7-1181.46" */ latched_rd;
  assign launch_next_insn = _1040_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1195.29-1195.78" */ decoder_trigger;
  assign _1091_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1214.9-1214.29" */ pcpi_valid;
  assign _1092_ = _1091_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1214.8-1214.48" */ _1186_;
  assign _1093_ = mem_do_rinst && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1234.22-1234.46" */ mem_done;
  assign _1088_ = latched_store && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1281.7-1281.39" */ _1185_;
  assign _1097_ = is_lb_lh_lw_lbu_lhu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454.7-1454.41" */ _1188_;
  assign _1098_ = _1189_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1648.11-1648.39" */ mem_done;
  assign _1099_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1668.7-1668.67" */ _1203_;
  assign _1100_ = _1048_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1669.8-1669.50" */ _1371_;
  assign _1101_ = _1049_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1674.8-1674.48" */ pcpi_rs1[0];
  assign _1102_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1680.8-1680.50" */ mem_do_rinst;
  assign _1103_ = _1102_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1680.7-1680.98" */ _1515_;
  assign _1104_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1715.18-1715.54" */ _1205_;
  assign _0019_ = _1104_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1715.17-1715.73" */ dbg_valid_insn;
  assign mem_xfer = mem_valid && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.13-1774.43" */ mem_ready;
  assign _1105_ = rvfi_valid && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.8-1792.52" */ _1050_;
  assign _1106_ = _1105_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.7-1792.85" */ _1051_;
  assign _1107_ = mem_xfer && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.32-296.54" */ _1516_;
  assign _1108_ = _1107_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.31-296.107" */ _1208_;
  assign _1109_ = _1510_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.113-296.139" */ mem_do_rinst;
  assign mem_done = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.19-296.141" */ _1209_;
  assign _1110_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:297.25-297.45" */ _1111_;
  assign mem_la_write = _1110_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:297.24-297.62" */ mem_do_wdata;
  assign _1112_ = _1111_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298.35-298.138" */ _1210_;
  assign mem_la_read = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:298.23-298.290" */ _1112_;
  assign _1113_ = _1061_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:800.18-800.96" */ _1062_;
  assign _1114_ = decoder_trigger && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:949.7-949.49" */ _1190_;
  assign _1115_ = is_beq_bne_blt_bge_bltu_bgeu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:951.17-951.79" */ _1068_;
  assign _1116_ = is_beq_bne_blt_bge_bltu_bgeu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:952.17-952.79" */ _1069_;
  assign _1117_ = is_beq_bne_blt_bge_bltu_bgeu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:953.17-953.79" */ _1070_;
  assign _1118_ = is_beq_bne_blt_bge_bltu_bgeu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:954.17-954.79" */ _1071_;
  assign _1119_ = is_beq_bne_blt_bge_bltu_bgeu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:955.18-955.80" */ _1072_;
  assign _1120_ = is_beq_bne_blt_bge_bltu_bgeu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:956.18-956.80" */ _1073_;
  assign _1121_ = is_lb_lh_lw_lbu_lhu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:957.16-957.69" */ _1068_;
  assign _1122_ = is_lb_lh_lw_lbu_lhu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:958.16-958.69" */ _1069_;
  assign _1123_ = is_lb_lh_lw_lbu_lhu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:959.16-959.69" */ _1074_;
  assign _1124_ = is_lb_lh_lw_lbu_lhu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:960.17-960.70" */ _1070_;
  assign _1125_ = is_lb_lh_lw_lbu_lhu && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:961.17-961.70" */ _1071_;
  assign _1126_ = is_sb_sh_sw && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:962.16-962.61" */ _1068_;
  assign _1127_ = is_sb_sh_sw && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:963.16-963.61" */ _1069_;
  assign _1128_ = is_sb_sh_sw && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:964.16-964.61" */ _1074_;
  assign _1129_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:965.18-965.66" */ _1068_;
  assign _1130_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:966.18-966.66" */ _1074_;
  assign _1131_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:967.19-967.67" */ _1075_;
  assign _1132_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:968.18-968.66" */ _1070_;
  assign _1133_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:969.17-969.65" */ _1072_;
  assign _1134_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:970.18-970.66" */ _1073_;
  assign _1135_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:971.19-971.67" */ _1069_;
  assign _1136_ = _1135_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:971.18-971.106" */ _1076_;
  assign _1138_ = _1137_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:972.18-972.106" */ _1076_;
  assign _1137_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:973.19-973.67" */ _1071_;
  assign _1139_ = _1137_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:973.18-973.106" */ _1077_;
  assign _1141_ = _1140_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:974.17-974.105" */ _1076_;
  assign _1140_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:975.18-975.66" */ _1068_;
  assign _1142_ = _1140_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:975.17-975.105" */ _1077_;
  assign _1143_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:976.18-976.66" */ _1069_;
  assign _1144_ = _1143_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:976.17-976.105" */ _1076_;
  assign _1145_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:977.18-977.66" */ _1074_;
  assign _1146_ = _1145_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:977.17-977.105" */ _1076_;
  assign _1147_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:978.19-978.67" */ _1075_;
  assign _1148_ = _1147_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:978.18-978.106" */ _1076_;
  assign _1149_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:979.18-979.66" */ _1070_;
  assign _1150_ = _1149_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:979.17-979.105" */ _1076_;
  assign _1152_ = _1151_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:980.17-980.105" */ _1076_;
  assign _1151_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:981.18-981.66" */ _1071_;
  assign _1153_ = _1151_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:981.17-981.105" */ _1077_;
  assign _1154_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:982.17-982.65" */ _1072_;
  assign _1155_ = _1154_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:982.16-982.104" */ _1076_;
  assign _1156_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:983.18-983.66" */ _1073_;
  assign _1157_ = _1156_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:983.17-983.105" */ _1076_;
  assign _1158_ = _1078_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.24-984.98" */ _1079_;
  assign _1159_ = _1158_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.23-984.130" */ _1372_;
  assign _1160_ = _1078_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.137-984.211" */ _1080_;
  assign _1161_ = _1160_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.136-984.243" */ _1372_;
  assign _1163_ = _1078_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.26-985.100" */ _1081_;
  assign _1164_ = _1163_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.25-985.132" */ _1372_;
  assign _1165_ = _1078_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.139-985.213" */ _1082_;
  assign _1166_ = _1165_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.138-985.245" */ _1372_;
  assign _1168_ = _1078_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:986.23-986.97" */ _1083_;
  assign _1169_ = _1168_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:986.22-986.129" */ _1372_;
  assign _1170_ = _1078_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987.25-987.99" */ _1084_;
  assign _1171_ = _1170_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987.24-987.131" */ _1372_;
  assign _1172_ = _1078_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.28-988.83" */ _1191_;
  assign _1173_ = _1172_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.27-988.106" */ _1192_;
  assign _1174_ = _1085_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:989.19-989.74" */ _1193_;
  assign _1178_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:994.25-994.254" */ _1518_;
  assign _1179_ = is_alu_reg_imm && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.60-995.259" */ _1519_;
  assign _1175_ = _1071_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.182-996.250" */ _1077_;
  assign _1176_ = _1071_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.112-996.180" */ _1076_;
  assign _1177_ = _1069_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.42-996.110" */ _1076_;
  assign _1180_ = is_alu_reg_reg && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.22-996.251" */ _1518_;
  assign _1182_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1124.27-1124.34" */ alu_eq;
  assign _1183_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1125.27-1125.35" */ alu_lts;
  assign _1184_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1126.28-1126.36" */ alu_ltu;
  assign _1186_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1214.34-1214.48" */ pcpi_int_wait;
  assign _1187_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1220.20-1220.41" */ pcpi_timeout_counter;
  assign _1094_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1275.22-1275.38" */ decoder_trigger;
  assign _1185_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1281.24-1281.39" */ latched_branch;
  assign _1095_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1346.27-1346.38" */ instr_jalr;
  assign _1188_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1454.30-1454.41" */ instr_trap;
  assign _1189_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1648.11-1648.27" */ mem_do_prefetch;
  assign _1181_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1740.7-1740.14" */ resetn;
  assign instr_trap = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:608.54-608.626" */ { instr_lui, instr_auipc, instr_jal, instr_jalr, instr_beq, instr_bne, instr_blt, instr_bge, instr_bltu, instr_bgeu, instr_lb, instr_lh, instr_lw, instr_lbu, instr_lhu, instr_sb, instr_sh, instr_sw, instr_addi, instr_slti, instr_sltiu, instr_xori, instr_ori, instr_andi, instr_slli, instr_srli, instr_srai, instr_add, instr_sub, instr_sll, instr_slt, instr_sltu, instr_xor, instr_srl, instr_sra, instr_or, instr_and, instr_rdcycle, instr_rdcycleh, instr_rdinstr, instr_rdinstrh, instr_fence, 6'h00 };
  assign _1190_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:949.26-949.49" */ decoder_pseudo_trigger;
  assign _1191_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.64-988.83" */ mem_rdata_q[31:21];
  assign _1192_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:988.88-988.106" */ mem_rdata_q[19:7];
  assign _1193_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:989.55-989.74" */ mem_rdata_q[15:12];
  assign _1194_ = instr_sra || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1115.25-1115.48" */ instr_srai;
  assign _1195_ = instr_xori || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1135.4-1135.27" */ instr_xor;
  assign _1196_ = instr_ori || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1136.4-1136.25" */ instr_or;
  assign _1197_ = instr_andi || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1137.4-1137.27" */ instr_and;
  assign _1096_ = pcpi_timeout || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1527.35-1527.69" */ instr_ecall_ebreak;
  assign _1198_ = instr_slli || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1596.8-1596.31" */ instr_sll;
  assign _1199_ = instr_srli || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1597.8-1597.31" */ instr_srl;
  assign _1200_ = _1189_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.10-1630.38" */ mem_done;
  assign _1201_ = instr_lb || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1634.9-1634.30" */ instr_lbu;
  assign _1202_ = instr_lh || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1635.9-1635.30" */ instr_lhu;
  assign _1203_ = mem_do_rdata || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1668.38-1668.66" */ mem_do_wdata;
  assign _1204_ = _1181_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1687.7-1687.26" */ mem_done;
  assign _1205_ = launch_next_insn || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1715.29-1715.53" */ trap;
  assign _1208_ = _1207_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.60-296.106" */ mem_do_wdata;
  assign _1209_ = _1108_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.30-296.140" */ _1109_;
  assign _1212_ = _1181_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:464.8-464.28" */ mem_ready;
  assign _1213_ = mem_la_read || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:470.8-470.35" */ mem_la_write;
  assign _1210_ = _1206_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.10-478.59" */ mem_do_rdata;
  assign _1206_ = mem_do_prefetch || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:480.20-480.51" */ mem_do_rinst;
  assign _1207_ = mem_do_rinst || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:512.22-512.50" */ mem_do_rdata;
  assign _1211_ = _1181_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:743.7-743.22" */ trap;
  assign _1162_ = _1159_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:984.22-984.244" */ _1161_;
  assign _1167_ = _1164_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:985.24-985.246" */ _1166_;
  assign _1214_ = instr_jalr || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.45-995.260" */ _1179_;
  assign alu_lts = $signed(pcpi_rs1) < /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1112.15-1112.50" */ $signed(pcpi_rs2);
  assign alu_ltu = pcpi_rs1 < /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1113.15-1113.32" */ pcpi_rs2;
  assign _1369_ = _0061_[4] ? _1217_ : _1215_;
  assign _1215_ = _0061_[3] ? _1221_ : _1219_;
  assign _1217_ = _0061_[3] ? _1225_ : _1223_;
  assign _1219_ = _0061_[2] ? _1229_ : _1227_;
  assign _1221_ = _0061_[2] ? _1233_ : _1231_;
  assign _1223_ = _0061_[2] ? _1237_ : _1235_;
  assign _1225_ = _0061_[2] ? _1241_ : _1239_;
  assign _1227_ = _0061_[1] ? _1245_ : _1243_;
  assign _1229_ = _0061_[1] ? _1249_ : _1247_;
  assign _1231_ = _0061_[1] ? _1253_ : _1251_;
  assign _1233_ = _0061_[1] ? _1257_ : _1255_;
  assign _1235_ = _0061_[1] ? _1261_ : _1259_;
  assign _1237_ = _0061_[1] ? _1265_ : _1263_;
  assign _1239_ = _0061_[1] ? _1269_ : _1267_;
  assign _1241_ = _0061_[1] ? _1273_ : _1271_;
  assign _1243_ = _0061_[0] ? \cpuregs[1]  : \cpuregs[0] ;
  assign _1263_ = _0061_[0] ? \cpuregs[21]  : \cpuregs[20] ;
  assign _1265_ = _0061_[0] ? \cpuregs[23]  : \cpuregs[22] ;
  assign _1267_ = _0061_[0] ? \cpuregs[25]  : \cpuregs[24] ;
  assign _1269_ = _0061_[0] ? \cpuregs[27]  : \cpuregs[26] ;
  assign _1271_ = _0061_[0] ? \cpuregs[29]  : \cpuregs[28] ;
  assign _1273_ = _0061_[0] ? \cpuregs[31]  : \cpuregs[30] ;
  assign _1245_ = _0061_[0] ? \cpuregs[3]  : \cpuregs[2] ;
  assign _1247_ = _0061_[0] ? \cpuregs[5]  : \cpuregs[4] ;
  assign _1249_ = _0061_[0] ? \cpuregs[7]  : \cpuregs[6] ;
  assign _1251_ = _0061_[0] ? \cpuregs[9]  : \cpuregs[8] ;
  assign _1253_ = _0061_[0] ? \cpuregs[11]  : \cpuregs[10] ;
  assign _1255_ = _0061_[0] ? \cpuregs[13]  : \cpuregs[12] ;
  assign _1257_ = _0061_[0] ? \cpuregs[15]  : \cpuregs[14] ;
  assign _1259_ = _0061_[0] ? \cpuregs[17]  : \cpuregs[16] ;
  assign _1261_ = _0061_[0] ? \cpuregs[19]  : \cpuregs[18] ;
  assign _1367_ = _0062_[4] ? _1277_ : _1275_;
  assign _1275_ = _0062_[3] ? _1281_ : _1279_;
  assign _1277_ = _0062_[3] ? _1285_ : _1283_;
  assign _1279_ = _0062_[2] ? _1289_ : _1287_;
  assign _1281_ = _0062_[2] ? _1293_ : _1291_;
  assign _1283_ = _0062_[2] ? _1297_ : _1295_;
  assign _1285_ = _0062_[2] ? _1301_ : _1299_;
  assign _1287_ = _0062_[1] ? _1305_ : _1303_;
  assign _1289_ = _0062_[1] ? _1309_ : _1307_;
  assign _1291_ = _0062_[1] ? _1313_ : _1311_;
  assign _1293_ = _0062_[1] ? _1317_ : _1315_;
  assign _1295_ = _0062_[1] ? _1321_ : _1319_;
  assign _1297_ = _0062_[1] ? _1325_ : _1323_;
  assign _1299_ = _0062_[1] ? _1329_ : _1327_;
  assign _1301_ = _0062_[1] ? _1333_ : _1331_;
  assign _1303_ = _0062_[0] ? \cpuregs[1]  : \cpuregs[0] ;
  assign _1323_ = _0062_[0] ? \cpuregs[21]  : \cpuregs[20] ;
  assign _1325_ = _0062_[0] ? \cpuregs[23]  : \cpuregs[22] ;
  assign _1327_ = _0062_[0] ? \cpuregs[25]  : \cpuregs[24] ;
  assign _1329_ = _0062_[0] ? \cpuregs[27]  : \cpuregs[26] ;
  assign _1331_ = _0062_[0] ? \cpuregs[29]  : \cpuregs[28] ;
  assign _1333_ = _0062_[0] ? \cpuregs[31]  : \cpuregs[30] ;
  assign _1305_ = _0062_[0] ? \cpuregs[3]  : \cpuregs[2] ;
  assign _1307_ = _0062_[0] ? \cpuregs[5]  : \cpuregs[4] ;
  assign _1309_ = _0062_[0] ? \cpuregs[7]  : \cpuregs[6] ;
  assign _1311_ = _0062_[0] ? \cpuregs[9]  : \cpuregs[8] ;
  assign _1313_ = _0062_[0] ? \cpuregs[11]  : \cpuregs[10] ;
  assign _1315_ = _0062_[0] ? \cpuregs[13]  : \cpuregs[12] ;
  assign _1317_ = _0062_[0] ? \cpuregs[15]  : \cpuregs[14] ;
  assign _1319_ = _0062_[0] ? \cpuregs[17]  : \cpuregs[16] ;
  assign _1321_ = _0062_[0] ? \cpuregs[19]  : \cpuregs[18] ;
  assign _1335_ = _0564_ & _0003_[31];
  assign _1336_ = _0580_ & _0003_[31];
  assign _1337_ = _0581_ & _0003_[31];
  assign _1338_ = _0583_ & _0003_[31];
  assign _1339_ = _0584_ & _0003_[31];
  assign _1340_ = _0585_ & _0003_[31];
  assign _1341_ = _0586_ & _0003_[31];
  assign _1342_ = _0589_ & _0003_[31];
  assign _1343_ = _0590_ & _0003_[31];
  assign _1344_ = _0591_ & _0003_[31];
  assign _1345_ = _0592_ & _0003_[31];
  assign _1346_ = _0566_ & _0003_[31];
  assign _1347_ = _0594_ & _0003_[31];
  assign _1348_ = _0595_ & _0003_[31];
  assign _1349_ = _0596_ & _0003_[31];
  assign _1350_ = _0597_ & _0003_[31];
  assign _1351_ = _0600_ & _0003_[31];
  assign _1352_ = _0601_ & _0003_[31];
  assign _1353_ = _0602_ & _0003_[31];
  assign _1354_ = _0603_ & _0003_[31];
  assign _1355_ = _0605_ & _0003_[31];
  assign _1356_ = _0606_ & _0003_[31];
  assign _1357_ = _0568_ & _0003_[31];
  assign _1358_ = _0607_ & _0003_[31];
  assign _1359_ = _0608_ & _0003_[31];
  assign _1360_ = _0570_ & _0003_[31];
  assign _1361_ = _0572_ & _0003_[31];
  assign _1362_ = _0573_ & _0003_[31];
  assign _1363_ = _0574_ & _0003_[31];
  assign _1364_ = _0575_ & _0003_[31];
  assign _1365_ = _0578_ & _0003_[31];
  assign _1366_ = _0579_ & _0003_[31];
  assign _1371_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1669.32-1669.49" */ pcpi_rs1[1:0];
  assign _1372_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:987.105-987.130" */ mem_rdata_q[13:12];
  assign _1373_ = pcpi_rs1 | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1136.37-1136.54" */ pcpi_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_valid */
  always_ff @(posedge clk)
    rvfi_valid <= _0019_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_halt */
  always_ff @(posedge clk)
    rvfi_halt <= trap;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1714.2-1781.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME rvfi_pc_rdata */
  always_ff @(posedge clk)
    rvfi_pc_rdata <= rvfi_pc_wdata;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME reg_out */
  always_ff @(posedge clk)
    reg_out <= _0016_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME reg_sh */
  always_ff @(posedge clk)
    reg_sh <= _0018_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoder_trigger */
  always_ff @(posedge clk)
    decoder_trigger <= _0010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoder_trigger_q */
  always_ff @(posedge clk)
    decoder_trigger_q <= decoder_trigger;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME decoder_pseudo_trigger_q */
  always_ff @(posedge clk)
    decoder_pseudo_trigger_q <= decoder_pseudo_trigger;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_rs1val */
  always_ff @(posedge clk)
    dbg_rs1val <= _0004_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_rs2val */
  always_ff @(posedge clk)
    dbg_rs2val <= _0007_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_rs1val_valid */
  always_ff @(posedge clk)
    dbg_rs1val_valid <= _0006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_rs2val_valid */
  always_ff @(posedge clk)
    dbg_rs2val_valid <= _0009_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1196.2-1710.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME alu_out_q */
  always_ff @(posedge clk)
    alu_out_q <= alu_out;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_lui_auipc_jal */
  always_ff @(posedge clk)
    is_lui_auipc_jal <= _0011_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_slti_blt_slt */
  always_ff @(posedge clk)
    is_slti_blt_slt <= _0012_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:789.2-1036.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME is_sltiu_bltu_sltu */
  always_ff @(posedge clk)
    is_sltiu_bltu_sltu <= _0013_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME q_insn_rs1 */
  always_ff @(posedge clk)
    q_insn_rs1 <= dbg_insn_rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME q_insn_rs2 */
  always_ff @(posedge clk)
    q_insn_rs2 <= dbg_insn_rs2;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:735.2-760.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32 */
/* PC_TAINT_INFO STATE_NAME dbg_next */
  always_ff @(posedge clk)
    dbg_next <= launch_next_insn;
  assign _0052_ = _1055_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1805.8-1805.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1805.4-1808.7" */ { rvfi_rd_wdata, 32'h00000000 } : _0037_;
  assign _0054_ = _1055_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1805.8-1805.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1805.4-1808.7" */ 64'hffffffff00000000 : _0039_;
  assign _0037_ = _1054_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1801.8-1801.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1801.4-1804.7" */ { 32'h00000000, rvfi_rd_wdata } : 64'h0000000000000000;
  assign _0039_ = _1054_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1801.8-1801.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1801.4-1804.7" */ 64'h00000000ffffffff : 64'h0000000000000000;
  assign _0049_ = _1053_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1797.8-1797.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1797.4-1800.7" */ { rvfi_rd_wdata, 32'h00000000 } : _0034_;
  assign _0051_ = _1053_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1797.8-1797.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1797.4-1800.7" */ 64'hffffffff00000000 : _0036_;
  assign _0034_ = _1052_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1793.8-1793.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1793.4-1796.7" */ { 32'h00000000, rvfi_rd_wdata } : 64'h0000000000000000;
  assign _0036_ = _1052_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1793.8-1793.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1793.4-1796.7" */ 64'h00000000ffffffff : 64'h0000000000000000;
  assign rvfi_csr_minstret_rdata = _1106_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.7-1792.85|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.3-1809.6" */ _0052_ : 64'h0000000000000000;
  assign rvfi_csr_minstret_rmask = _1106_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.7-1792.85|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.3-1809.6" */ _0054_ : 64'h0000000000000000;
  assign rvfi_csr_mcycle_rdata = _1106_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.7-1792.85|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.3-1809.6" */ _0049_ : 64'h0000000000000000;
  assign rvfi_csr_mcycle_rmask = _1106_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.7-1792.85|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1792.3-1809.6" */ _0051_ : 64'h0000000000000000;
  assign _1375_ = { dbg_insn_opcode[31:25], dbg_insn_opcode[19:15], dbg_insn_opcode[11:0] } == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1752.3-1765.10" */ 24'h04000b;
  assign _1376_ = { dbg_insn_opcode[31:25], dbg_insn_opcode[19:17], dbg_insn_opcode[6:0] } == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1752.3-1765.10" */ 17'h0000b;
  assign _1377_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.13-1774.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.9-1780.7" */ mem_wdata : 32'hxxxxxxxx;
  assign _1379_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.13-1774.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.9-1780.7" */ mem_rdata : 32'hxxxxxxxx;
  assign _1381_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.13-1774.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.9-1780.7" */ mem_wstrb : 4'hx;
  assign _1383_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.13-1774.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.9-1780.7" */ _1535_[3:0] : 4'hx;
  assign _1384_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.13-1774.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1774.9-1780.7" */ mem_addr : 32'hxxxxxxxx;
  assign _1386_ = rvfi_valid ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1748.12-1748.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1748.8-1751.6" */ 32'd0 : 32'hxxxxxxxx;
  assign _1387_ = cpuregs_write ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1744.12-1744.39|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1744.8-1751.6" */ _1533_ : _1386_;
  assign _1390_ = rvfi_valid ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1748.12-1748.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1748.8-1751.6" */ 5'h00 : 5'hxx;
  assign _1391_ = cpuregs_write ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1744.12-1744.39|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1744.8-1751.6" */ latched_rd : _1390_;
  assign _1389_ = { dbg_insn_opcode[31:25], dbg_insn_opcode[11:9], dbg_insn_opcode[6:0] } == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1752.3-1765.10" */ 17'h0040b;
  assign _0055_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.10-1630.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.6-1659.9" */ _0058_ : 1'h0;
  assign _0057_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.10-1606.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.6-1626.9" */ _0059_ : 1'h0;
  assign _0056_ = is_beq_bne_blt_bge_bltu_bgeu ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.15-1559.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.11-1575.9" */ _0060_ : 1'h0;
  assign _0059_ = mem_do_wdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1607.11-1607.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1607.7-1620.10" */ 1'h0 : 1'h1;
  assign _0058_ = mem_do_rdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.11-1631.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.7-1647.10" */ 1'h0 : 1'h1;
  assign _0060_ = alu_out_0 ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1565.11-1565.56|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1565.7-1568.10" */ 1'h1 : 1'h0;
  assign _1393_ = latched_branch ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1279.6-1292.13" */ _1529_ : reg_next_pc;
  assign _1395_ = _1040_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ _1393_ : 32'hxxxxxxxx;
  assign _0043_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _1395_ : 32'hxxxxxxxx;
  assign _0022_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0042_ : 1'h0;
  assign _0020_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0040_ : 1'h0;
  assign _0021_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0041_ : 1'h0;
  assign _1397_ = _1098_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1621.11-1621.39|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1621.7-1625.10" */ 1'h1 : 1'h0;
  assign _1398_ = _1098_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1621.11-1621.39|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1621.7-1625.10" */ 1'h1 : _1093_;
  assign _1399_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.10-1606.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.6-1626.9" */ _1398_ : _1093_;
  assign _1400_ = alu_out_0 ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1565.11-1565.56|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1565.7-1568.10" */ 1'h0 : _1093_;
  assign _1401_ = is_beq_bne_blt_bge_bltu_bgeu ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.15-1559.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.11-1575.9" */ _1400_ : _1093_;
  assign _0010_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0905_ : _1093_;
  assign _1402_ = _1098_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1648.11-1648.39|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1648.7-1658.10" */ _0908_ : 32'hxxxxxxxx;
  assign _1404_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.10-1630.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.6-1659.9" */ _1402_ : 32'hxxxxxxxx;
  assign _1406_ = _1047_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.10-1579.21|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.6-1601.9" */ pcpi_rs1 : 32'hxxxxxxxx;
  assign _1408_ = pcpi_int_ready ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1520.12-1520.26|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1520.8-1535.11" */ pcpi_int_rd : 32'hxxxxxxxx;
  assign _1410_ = instr_trap ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1517.6-1551.13" */ _1408_ : 32'hxxxxxxxx;
  assign _0016_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0916_ : 32'hxxxxxxxx;
  assign _1412_ = _1086_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1584.15-1584.47|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1584.11-1601.9" */ _1525_[4:0] : _1526_[4:0];
  assign _1413_ = _1047_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.10-1579.21|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.6-1601.9" */ 5'hxx : _1412_;
  assign _0018_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0927_ : 5'hxx;
  assign _1414_ = _1039_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 1'h1 : 1'h0;
  assign _1039_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h80;
  assign _1416_ = is_beq_bne_blt_bge_bltu_bgeu ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.15-1559.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.11-1575.9" */ 5'h00 : 5'hxx;
  assign _1417_ = mem_do_rdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.11-1631.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.7-1647.10" */ 1'hx : instr_lb;
  assign _1418_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.10-1630.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.6-1659.9" */ _1417_ : 1'hx;
  assign _1419_ = mem_do_rdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.11-1631.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.7-1647.10" */ 1'hx : instr_lh;
  assign _1420_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.10-1630.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.6-1659.9" */ _1419_ : 1'hx;
  assign _1421_ = is_beq_bne_blt_bge_bltu_bgeu ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.15-1559.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.11-1575.9" */ alu_out_0 : instr_jalr;
  assign _1422_ = instr_jal ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1339.11-1339.20|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1339.7-1348.10" */ 1'h1 : 1'h0;
  assign _1423_ = decoder_trigger ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.15-1329.30|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.11-1349.9" */ _1422_ : 1'h0;
  assign _1424_ = is_beq_bne_blt_bge_bltu_bgeu ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.15-1559.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.11-1575.9" */ 1'hx : 1'h1;
  assign _1425_ = is_beq_bne_blt_bge_bltu_bgeu ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.15-1559.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.11-1575.9" */ alu_out_0 : 1'h1;
  assign _1427_ = instr_trap ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1517.6-1551.13" */ _1426_ : 1'hx;
  assign _1426_ = pcpi_int_ready ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1367.14-1367.28|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1367.10-1382.13" */ pcpi_int_wr : latched_store;
  assign _1428_ = _1098_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1621.11-1621.39|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1621.7-1625.10" */ 8'h40 : cpu_state;
  assign _1429_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.10-1606.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.6-1626.9" */ _1428_ : cpu_state;
  assign _1430_ = _1047_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.10-1579.21|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.6-1601.9" */ 8'h40 : cpu_state;
  assign _1431_ = mem_done ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1563.11-1563.19|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1563.7-1564.37" */ 8'h40 : cpu_state;
  assign _1432_ = is_beq_bne_blt_bge_bltu_bgeu ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.15-1559.43|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1559.11-1575.9" */ _1431_ : 8'h40;
  assign _1433_ = _1096_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1527.17-1527.70|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1527.13-1535.11" */ 8'h80 : cpu_state;
  assign _1434_ = pcpi_int_ready ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1520.12-1520.26|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1520.8-1535.11" */ 8'h40 : _1433_;
  assign _1435_ = instr_jal ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1339.11-1339.20|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1339.7-1348.10" */ cpu_state : 8'h20;
  assign _1436_ = decoder_trigger ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.15-1329.30|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.11-1349.9" */ _1435_ : cpu_state;
  assign _1437_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0946_ : 8'h40;
  assign _1438_ = _1100_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1669.8-1669.50|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1669.4-1673.34" */ 8'h80 : _1437_;
  assign _1439_ = _1101_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1674.8-1674.48|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1674.4-1678.34" */ 8'h80 : _1438_;
  assign _1440_ = _1099_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1668.7-1668.67|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1668.3-1679.6" */ _1439_ : _1437_;
  assign _1441_ = launch_next_insn ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.7-1207.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.3-1212.6" */ 1'h0 : dbg_rs2val_valid;
  assign _1442_ = _0221_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1355.6-1509.13" */ _1441_ : 1'h1;
  assign _0009_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0958_ : _1441_;
  assign _1443_ = launch_next_insn ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.7-1207.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.3-1212.6" */ 1'h0 : dbg_rs1val_valid;
  assign _1444_ = _0223_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1355.6-1509.13" */ _1443_ : 1'h1;
  assign _1445_ = _1041_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ _1444_ : _1443_;
  assign _0006_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _1445_ : _1443_;
  assign _1446_ = launch_next_insn ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.7-1207.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.3-1212.6" */ 32'hxxxxxxxx : dbg_rs2val;
  assign _1448_ = _0221_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1355.6-1509.13" */ _1446_ : cpuregs_rs2;
  assign _0007_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0961_ : _1446_;
  assign _1450_ = launch_next_insn ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.7-1207.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1207.3-1212.6" */ 32'hxxxxxxxx : dbg_rs1val;
  assign _1452_ = _0223_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1355.6-1509.13" */ _1450_ : cpuregs_rs1;
  assign _1454_ = _1041_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ _1452_ : _1450_;
  assign _0004_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _1454_ : _1450_;
  assign _1456_ = _1047_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.10-1579.21|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.6-1601.9" */ mem_do_prefetch : 1'hx;
  assign _1043_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h08;
  assign _1457_ = pcpi_int_ready ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1520.12-1520.26|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1520.8-1535.11" */ 1'h1 : mem_do_rinst;
  assign _1458_ = decoder_trigger ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.15-1329.30|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.11-1349.9" */ _1422_ : _1094_;
  assign _1459_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.7-1242.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1242.3-1661.11" */ _0965_ : 1'hx;
  assign _1460_ = _1204_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1687.7-1687.26|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1687.3-1692.6" */ 1'h0 : _1459_;
  assign _1461_ = mem_do_rdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.11-1631.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.7-1647.10" */ 2'hx : _0976_;
  assign _1462_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.10-1630.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.6-1659.9" */ _1461_ : 2'hx;
  assign _1463_ = mem_do_wdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1607.11-1607.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1607.7-1620.10" */ 2'hx : _0980_;
  assign _1464_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.10-1606.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.6-1626.9" */ _1463_ : 2'hx;
  assign _1465_ = mem_do_rdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.11-1631.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1631.7-1647.10" */ 32'hxxxxxxxx : _0077_;
  assign _1467_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.10-1630.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1630.6-1659.9" */ _1465_ : 32'hxxxxxxxx;
  assign _1046_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h01;
  assign _1469_ = mem_do_wdata ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1607.11-1607.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1607.7-1620.10" */ 32'hxxxxxxxx : _0077_;
  assign _1471_ = _1200_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.10-1606.38|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1606.6-1626.9" */ _1469_ : 32'hxxxxxxxx;
  assign _1045_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h02;
  assign _1473_ = _1086_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1584.15-1584.47|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1584.11-1601.9" */ _0999_ : _0995_;
  assign _1475_ = _1047_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.10-1579.21|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1579.6-1601.9" */ 32'hxxxxxxxx : _1473_;
  assign _1044_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h04;
  assign _1477_ = instr_jal ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1339.11-1339.20|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1339.7-1348.10" */ _0073_ : _0069_;
  assign _1479_ = decoder_trigger ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.15-1329.30|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1329.11-1349.9" */ _1477_ : _0043_;
  assign _1040_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h40;
  assign _1484_ = _0222_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ _1483_ : 1'hx;
  assign _1042_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h10;
  assign _1481_ = _1096_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1374.19-1374.72|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1374.15-1382.13" */ 1'h0 : 1'h1;
  assign _1482_ = pcpi_int_ready ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1367.14-1367.28|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1367.10-1382.13" */ 1'h0 : _1481_;
  assign _1483_ = instr_trap ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1355.6-1509.13" */ _1482_ : 1'hx;
  assign _1041_ = cpu_state == /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1272.4-1661.11" */ 8'h20;
  assign _0003_[31] = _1090_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.7-1181.46|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.3-1182.42" */ 1'h1 : 1'h0;
  assign _0001_ = _1090_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.7-1181.46|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.3-1182.42" */ cpuregs_wrdata : 32'hxxxxxxxx;
  assign _0000_ = _1090_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.7-1181.46|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1181.3-1182.42" */ latched_rd : 5'hxx;
  assign _0025_ = _0298_ ? /* full_case = 32'd1 */ /* parallel_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1161.4-1178.11" */ 1'h1 : 1'h0;
  assign cpuregs_wrdata = _1040_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1159.7-1159.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1159.3-1178.11" */ _0023_ : 32'hxxxxxxxx;
  assign cpuregs_write = _1040_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1159.7-1159.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1159.3-1178.11" */ _0025_ : 1'h0;
  assign _0030_ = decoder_pseudo_trigger_q ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:769.8-769.32|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:769.4-787.7" */ cached_insn_rs2 : decoded_rs2;
  assign _0028_ = decoder_pseudo_trigger_q ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:769.8-769.32|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:769.4-787.7" */ cached_insn_rs1 : decoded_rs1;
  assign _0026_ = decoder_pseudo_trigger_q ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:769.8-769.32|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:769.4-787.7" */ cached_insn_opcode : _0045_;
  assign dbg_insn_rs2 = dbg_next ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:768.7-768.15|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:768.3-787.7" */ _0030_ : q_insn_rs2;
  assign dbg_insn_rs1 = dbg_next ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:768.7-768.15|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:768.3-787.7" */ _0028_ : q_insn_rs1;
  assign dbg_insn_opcode = dbg_next ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:768.7-768.15|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:768.3-787.7" */ _0026_ : { rvfi_insn[31:25], 5'hxx, rvfi_insn[19:15], 3'hx, rvfi_insn[11:0] };
  assign _0045_ = _1486_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:750.8-750.30|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:750.4-753.74" */ next_insn_opcode : { 16'h0000, next_insn_opcode[15:0] };
  assign _1488_ = mem_do_rinst ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:526.10-526.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:526.6-527.22" */ 2'h0 : 2'hx;
  assign _1057_ = mem_state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:476.4-529.11" */ 2'h3;
  assign _1489_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:518.10-518.18|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:518.6-521.9" */ 2'h0 : 2'hx;
  assign _1491_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:495.10-495.18|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:495.6-513.10" */ _1490_ : 2'hx;
  assign _1492_ = _1210_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.10-478.59|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.6-483.9" */ 2'h1 : 2'hx;
  assign _1493_ = mem_do_wdata ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:484.10-484.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:484.6-488.9" */ 2'h2 : _1492_;
  assign _1494_ = resetn ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:462.8-462.15|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:462.4-463.20" */ 2'hx : 2'h0;
  assign _0014_ = _1211_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:461.7-461.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:461.3-530.6" */ _1494_ : _1027_;
  assign _1495_ = _1213_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:470.8-470.35|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:470.4-473.7" */ _0085_ : mem_wstrb;
  assign _1497_ = _1210_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.10-478.59|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.6-483.9" */ 4'h0 : _1495_;
  assign _1499_ = _1111_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:476.4-529.11" */ _1497_ : _1495_;
  assign _1501_ = _1210_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.10-478.59|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.6-483.9" */ _1206_ : 1'hx;
  assign _1056_ = mem_state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:476.4-529.11" */ 2'h2;
  assign _1502_ = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:495.10-495.18|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:495.6-513.10" */ 1'h0 : 1'hx;
  assign _1487_ = mem_state == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:476.4-529.11" */ 2'h1;
  assign _1503_ = _1210_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.10-478.59|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:478.6-483.9" */ 1'h1 : 1'hx;
  assign _1504_ = mem_do_wdata ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:484.10-484.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:484.6-488.9" */ 1'h1 : _1503_;
  assign _1111_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:476.4-529.11" */ mem_state;
  assign _1505_ = _1212_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:464.8-464.28|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:464.4-465.20" */ 1'h0 : 1'hx;
  assign _0015_ = _1211_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:461.7-461.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:461.3-530.6" */ _1505_ : _1028_;
  assign _1506_ = pcpi_rs1[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:331.5-336.12" */ 2'h3;
  assign _1507_ = pcpi_rs1[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:331.5-336.12" */ 2'h2;
  assign _1508_ = pcpi_rs1[1:0] == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:331.5-336.12" */ 2'h1;
  assign _1509_ = mem_wordsize == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:314.3-338.10" */ 2'h2;
  assign _1049_ = mem_wordsize == /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:314.3-338.10" */ 2'h1;
  assign _1048_ = ! /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:314.3-338.10" */ mem_wordsize;
  assign _1510_ = & /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.113-296.123" */ mem_state;
  assign _1486_ = & /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:779.9-779.31" */ next_insn_opcode[1:0];
  assign _1415_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0" */ pcpi_timeout_counter;
  assign _1511_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1186.19-1186.57" */ decoded_rs1;
  assign _1512_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187.19-1187.57" */ decoded_rs2;
  assign _1513_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1746.22-1746.53" */ latched_rd;
  assign _1514_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1776.24-1776.46" */ mem_wstrb;
  assign _1485_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1002.5-1002.30" */ { instr_auipc, instr_lui };
  assign _1515_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1680.85-1680.97" */ reg_pc[1:0];
  assign pcpi_int_wait = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:256.19-256.125" */ { pcpi_div_wait, pcpi_mul_wait };
  assign _1516_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:296.44-296.54" */ mem_state;
  assign is_rdcycle_rdcycleh_rdinstr_rdinstrh = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:610.48-610.111" */ { instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign _0011_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:790.23-790.59" */ { instr_jal, instr_auipc, instr_lui };
  assign _0012_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:792.22-792.57" */ { instr_slt, instr_slti, instr_blt };
  assign _0013_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:793.25-793.63" */ { instr_sltu, instr_sltiu, instr_bltu };
  assign _1517_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:795.17-795.96" */ { is_beq_bne_blt_bge_bltu_bgeu, instr_sltu, instr_slt, instr_sltiu, instr_slti };
  assign _1519_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:995.78-995.259" */ { _1075_, _1074_, _1073_, _1072_, _1070_, _1068_ };
  assign _1518_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:996.40-996.251" */ { _1177_, _1176_, _1175_ };
  assign _1520_ = 4'h1 << /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:330.20-330.43" */ pcpi_rs1[1:0];
  assign _1522_ = pcpi_rs1 - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1110.32-1110.49" */ pcpi_rs2;
  assign _1524_ = pcpi_timeout_counter - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1216.30-1216.54" */ 32'd1;
  assign _1525_ = reg_sh - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1591.17-1591.27" */ 32'd4;
  assign _1526_ = reg_sh - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1600.17-1600.27" */ 32'd1;
  assign next_pc = _1087_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1080.20-1080.80" */ { reg_out[31:1], 1'h0 } : reg_next_pc;
  assign alu_add_sub = instr_sub ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1110.20-1110.69" */ _1522_ : _0063_;
  assign cpuregs_rs1 = _1511_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1186.19-1186.57" */ _1367_ : 32'd0;
  assign cpuregs_rs2 = _1512_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1187.19-1187.57" */ _1369_ : 32'd0;
  assign _1529_ = latched_store ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1280.37-1280.109" */ { _0083_[31:1], 1'h0 } : reg_next_pc;
  assign { _0083_[31:1], _1527_[0] } = latched_stalu ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1299.54-1299.89" */ alu_out_q : reg_out;
  assign _1531_ = instr_lui ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1405.20-1405.42" */ 32'd0 : reg_pc;
  assign _1533_ = _1513_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1746.22-1746.53" */ cpuregs_wrdata : 32'd0;
  assign _1535_ = _1514_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1776.24-1776.46" */ 32'd0 : 32'd4294967295;
  assign mem_la_addr = _1206_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:299.24-299.129" */ { next_pc[31:2], 2'h0 } : { pcpi_rs1[31:2], 2'h0 };
  assign mem_rdata_latched = mem_xfer ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:300.40-300.95" */ mem_rdata : mem_rdata_q;
  assign _1536_ = pcpi_rs1[1] ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:322.21-322.51" */ 4'hc : 4'h3;
  assign { _1537_[31:2], _1490_ } = _1207_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:512.22-512.58" */ 32'd0 : 32'd3;
  assign _1538_ = pcpi_rs1 ^ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1135.39-1135.56" */ pcpi_rs2;
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:213.22-224.5" */
  picorv32_pcpi_mul \genblk1.genblk1.pcpi_mul  (
    .clk(clk),
    .pcpi_insn(pcpi_insn),
    .pcpi_insn_t0(pcpi_insn_t0),
    .pcpi_rd(pcpi_mul_rd),
    .pcpi_rd_t0(pcpi_mul_rd_t0),
    .pcpi_ready(pcpi_mul_ready),
    .pcpi_ready_t0(pcpi_mul_ready_t0),
    .pcpi_rs1(pcpi_rs1),
    .pcpi_rs1_t0(pcpi_rs1_t0),
    .pcpi_rs2(pcpi_rs2),
    .pcpi_rs2_t0(pcpi_rs2_t0),
    .pcpi_valid(pcpi_valid),
    .pcpi_valid_t0(pcpi_valid_t0),
    .pcpi_wait(pcpi_mul_wait),
    .pcpi_wait_t0(pcpi_mul_wait_t0),
    .pcpi_wr(pcpi_mul_wr),
    .pcpi_wr_t0(pcpi_mul_wr_t0),
    .resetn(resetn)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:233.22-244.5" */
  picorv32_pcpi_div \genblk2.pcpi_div  (
    .clk(clk),
    .pcpi_insn(pcpi_insn),
    .pcpi_insn_t0(pcpi_insn_t0),
    .pcpi_rd(pcpi_div_rd),
    .pcpi_rd_t0(pcpi_div_rd_t0),
    .pcpi_ready(pcpi_div_ready),
    .pcpi_ready_t0(pcpi_div_ready_t0),
    .pcpi_rs1(pcpi_rs1),
    .pcpi_rs1_t0(pcpi_rs1_t0),
    .pcpi_rs2(pcpi_rs2),
    .pcpi_rs2_t0(pcpi_rs2_t0),
    .pcpi_valid(pcpi_valid),
    .pcpi_valid_t0(pcpi_valid_t0),
    .pcpi_wait(pcpi_div_wait),
    .pcpi_wait_t0(pcpi_div_wait_t0),
    .pcpi_wr(pcpi_div_wr),
    .pcpi_wr_t0(pcpi_div_wr_t0),
    .resetn(resetn)
  );
  assign _0003_[30:0] = { _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31], _0003_[31] };
  assign _0083_[0] = 1'h0;
  assign _0084_[0] = 1'h0;
  assign _1527_[31:1] = _0083_[31:1];
  assign _1528_[31:1] = _0084_[31:1];
  assign _1537_[1:0] = _1490_;
  assign decoded_imm_j[0] = 1'h0;
  assign decoded_imm_j_t0[0] = 1'h0;
  assign eoi = 32'd0;
  assign eoi_t0 = 32'd0;
  assign mem_la_read_t0 = 1'h0;
  assign mem_la_write_t0 = 1'h0;
  assign rvfi_csr_mcycle_rmask_t0 = 64'h0000000000000000;
  assign rvfi_csr_mcycle_wdata = 64'h0000000000000000;
  assign rvfi_csr_mcycle_wdata_t0 = 64'h0000000000000000;
  assign rvfi_csr_mcycle_wmask = 64'h0000000000000000;
  assign rvfi_csr_mcycle_wmask_t0 = 64'h0000000000000000;
  assign rvfi_csr_minstret_rmask_t0 = 64'h0000000000000000;
  assign rvfi_csr_minstret_wdata = 64'h0000000000000000;
  assign rvfi_csr_minstret_wdata_t0 = 64'h0000000000000000;
  assign rvfi_csr_minstret_wmask = 64'h0000000000000000;
  assign rvfi_csr_minstret_wmask_t0 = 64'h0000000000000000;
  assign rvfi_halt_t0 = 1'h0;
  assign rvfi_intr = 1'h0;
  assign rvfi_intr_t0 = 1'h0;
  assign rvfi_ixl = 2'h1;
  assign rvfi_ixl_t0 = 2'h0;
  assign rvfi_mode = 2'h3;
  assign rvfi_mode_t0 = 2'h0;
  assign rvfi_trap = rvfi_halt;
  assign rvfi_trap_t0 = 1'h0;
  assign rvfi_valid_t0 = 1'h0;
  assign trace_data = 36'hxxxxxxxxx;
  assign trace_data_t0 = 36'h000000000;
  assign trace_valid = 1'h0;
  assign trace_valid_t0 = 1'h0;
  assign trap_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\picorv32_pcpi_div" */
/* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2055.1-2137.10" */
module picorv32_pcpi_div(clk, resetn, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait, pcpi_ready, pcpi_insn_t0, pcpi_rd_t0, pcpi_ready_t0, pcpi_rs1_t0, pcpi_rs2_t0, pcpi_valid_t0, pcpi_wait_t0, pcpi_wr_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
  wire [31:0] _000_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
  wire [31:0] _001_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
  wire _002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
  wire _003_;
  wire _004_;
  wire _005_;
  wire [31:0] _006_;
  wire [31:0] _007_;
  wire [31:0] _008_;
  wire [62:0] _009_;
  wire [62:0] _010_;
  wire [31:0] _011_;
  wire [62:0] _012_;
  wire [31:0] _013_;
  wire [31:0] _014_;
  wire [62:0] _015_;
  wire [31:0] _016_;
  wire [31:0] _017_;
  wire [31:0] _018_;
  wire [62:0] _019_;
  wire [31:0] _020_;
  wire [31:0] _021_;
  wire [31:0] _022_;
  wire [62:0] _023_;
  wire [31:0] _024_;
  wire [31:0] _025_;
  wire _026_;
  wire [31:0] _027_;
  wire [31:0] _028_;
  wire [62:0] _029_;
  wire [62:0] _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire [31:0] _038_;
  wire [31:0] _039_;
  wire [31:0] _040_;
  wire [31:0] _041_;
  wire [31:0] _042_;
  wire [31:0] _043_;
  wire [30:0] _044_;
  wire [30:0] _045_;
  wire [31:0] _046_;
  wire [31:0] _047_;
  wire [31:0] _048_;
  wire [62:0] _049_;
  wire [31:0] _050_;
  wire [31:0] _051_;
  wire [31:0] _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  wire [62:0] _059_;
  wire [62:0] _060_;
  wire [62:0] _061_;
  wire [62:0] _062_;
  wire [31:0] _063_;
  wire [31:0] _064_;
  wire [62:0] _065_;
  wire [62:0] _066_;
  wire [31:0] _067_;
  wire [31:0] _068_;
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [30:0] _074_;
  wire [31:0] _075_;
  wire [31:0] _076_;
  wire [62:0] _077_;
  wire [31:0] _078_;
  wire [31:0] _079_;
  wire [31:0] _080_;
  wire [62:0] _081_;
  wire [62:0] _082_;
  wire [62:0] _083_;
  wire [31:0] _084_;
  wire [62:0] _085_;
  wire [31:0] _086_;
  wire [31:0] _087_;
  wire [62:0] _088_;
  wire [62:0] _089_;
  wire [62:0] _090_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.52-2089.80" */
  wire _091_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.87-2089.117" */
  wire _092_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2129.8-2129.27" */
  wire _093_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.10-2089.30" */
  wire _094_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.9-2089.46" */
  wire _095_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.8-2089.81" */
  wire _096_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.7-2089.118" */
  wire _097_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.17-2113.57" */
  wire _098_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.16-2114.56" */
  wire _099_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.17-2115.60" */
  wire _100_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.16-2115.74" */
  wire _101_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.80-2115.105" */
  wire _102_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36" */
  wire _103_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2083.28-2083.40" */
  wire _104_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.35-2089.46" */
  wire _105_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.25" */
  wire _106_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.18-2113.40" */
  wire _107_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.15-2115.106" */
  wire _108_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2123.8-2123.31" */
  wire _109_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.31-2115.59" */
  wire _110_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.60-2113.69" */
  wire [31:0] _111_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.60-2113.69" */
  wire [31:0] _112_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.59-2114.68" */
  wire [62:0] _113_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.59-2114.68" */
  wire [62:0] _114_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2124.27-2124.36" */
  wire [31:0] _115_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2124.27-2124.36" */
  wire [31:0] _116_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2126.27-2126.36" */
  wire [31:0] _117_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2126.27-2126.36" */
  wire [31:0] _118_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2131.17-2131.40" */
  wire [31:0] _119_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2131.17-2131.40" */
  wire [31:0] _120_;
  wire [31:0] _121_;
  /* cellift = 32'd1 */
  wire [31:0] _122_;
  wire [31:0] _123_;
  /* cellift = 32'd1 */
  wire [31:0] _124_;
  wire [31:0] _125_;
  /* cellift = 32'd1 */
  wire [31:0] _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire [31:0] _135_;
  /* cellift = 32'd1 */
  wire [31:0] _136_;
  wire [31:0] _137_;
  /* cellift = 32'd1 */
  wire [31:0] _138_;
  wire [31:0] _139_;
  /* cellift = 32'd1 */
  wire [31:0] _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire [31:0] _144_;
  /* cellift = 32'd1 */
  wire [31:0] _145_;
  wire [31:0] _146_;
  /* cellift = 32'd1 */
  wire [31:0] _147_;
  wire [31:0] _148_;
  /* cellift = 32'd1 */
  wire [31:0] _149_;
  wire [62:0] _150_;
  /* cellift = 32'd1 */
  wire [62:0] _151_;
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" */
  wire [62:0] _152_;
  /* cellift = 32'd1 */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30" */
  wire [62:0] _153_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.65-2115.74" */
  wire _154_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.15-2114.86" */
  wire [62:0] _155_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.15-2114.86" */
  wire [62:0] _156_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2130.17-2130.35" */
  /* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62" */
  wire [62:0] _157_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2130.17-2130.35" */
  /* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62" */
  wire [62:0] _158_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.17-2113.80" */
  wire [31:0] _159_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.17-2113.80" */
  wire [31:0] _160_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.16-2114.79" */
  /* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62" */
  wire [62:0] _161_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.16-2114.79" */
  /* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62" */
  wire [62:0] _162_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2124.17-2124.47" */
  wire [31:0] _163_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2124.17-2124.47" */
  wire [31:0] _164_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2126.17-2126.47" */
  wire [31:0] _165_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2126.17-2126.47" */
  wire [31:0] _166_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2067.8-2067.11" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2099.13-2099.21" */
  reg [31:0] dividend;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2099.13-2099.21" */
  reg [31:0] dividend_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2100.13-2100.20" */
  reg [62:0] divisor;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2100.13-2100.20" */
  reg [62:0] divisor_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2081.7-2081.24" */
  wire instr_any_div_rem;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2077.6-2077.15" */
  reg instr_div;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2078.6-2078.16" */
  reg instr_divu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2079.6-2079.15" */
  reg instr_rem;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2080.6-2080.16" */
  reg instr_remu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2104.6-2104.13" */
  reg outsign;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2070.15-2070.24" */
  input [31:0] pcpi_insn;
  wire [31:0] pcpi_insn;
  /* cellift = 32'd1 */
  input [31:0] pcpi_insn_t0;
  wire [31:0] pcpi_insn_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2074.20-2074.27" */
  output [31:0] pcpi_rd;
  reg [31:0] pcpi_rd;
  /* cellift = 32'd1 */
  output [31:0] pcpi_rd_t0;
  reg [31:0] pcpi_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2076.13-2076.23" */
  output pcpi_ready;
  reg pcpi_ready;
  /* cellift = 32'd1 */
  output pcpi_ready_t0;
  wire pcpi_ready_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2071.15-2071.23" */
  input [31:0] pcpi_rs1;
  wire [31:0] pcpi_rs1;
  /* cellift = 32'd1 */
  input [31:0] pcpi_rs1_t0;
  wire [31:0] pcpi_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2072.15-2072.23" */
  input [31:0] pcpi_rs2;
  wire [31:0] pcpi_rs2;
  /* cellift = 32'd1 */
  input [31:0] pcpi_rs2_t0;
  wire [31:0] pcpi_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2069.8-2069.18" */
  input pcpi_valid;
  wire pcpi_valid;
  /* cellift = 32'd1 */
  input pcpi_valid_t0;
  wire pcpi_valid_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2075.13-2075.22" */
  output pcpi_wait;
  reg pcpi_wait;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2082.6-2082.17" */
  reg pcpi_wait_q;
  /* cellift = 32'd1 */
  output pcpi_wait_t0;
  wire pcpi_wait_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2073.13-2073.20" */
  output pcpi_wr;
  wire pcpi_wr;
  /* cellift = 32'd1 */
  output pcpi_wr_t0;
  wire pcpi_wr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2101.13-2101.21" */
  reg [31:0] quotient;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2102.13-2102.25" */
  reg [31:0] quotient_msk;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2102.13-2102.25" */
  reg [31:0] quotient_msk_t0;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2101.13-2101.21" */
  reg [31:0] quotient_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2068.8-2068.14" */
  input resetn;
  wire resetn;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2103.6-2103.13" */
  reg running;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2083.7-2083.12" */
  wire start;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME pcpi_rd_t0 */
  always_ff @(posedge clk)
    pcpi_rd_t0 <= _001_;
  assign _005_ = ~ _035_;
  assign _040_ = { _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_ } & _126_;
  assign _046_ = { _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_ } & _153_[62:31];
  assign _041_ = { _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_ } & dividend_t0;
  assign _047_ = { _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_ } & divisor_t0[62:31];
  assign _072_ = _040_ | _041_;
  assign _075_ = _046_ | _047_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME dividend_t0 */
  always_ff @(posedge clk)
    dividend_t0 <= _072_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME divisor_t0[62:31] */
  always_ff @(posedge clk)
    divisor_t0[62:31] <= _075_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME instr_div */
  always_ff @(posedge clk)
    if (!_097_) instr_div <= 1'h0;
    else instr_div <= _133_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME instr_divu */
  always_ff @(posedge clk)
    if (!_097_) instr_divu <= 1'h0;
    else instr_divu <= _131_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME instr_remu */
  always_ff @(posedge clk)
    if (!_097_) instr_remu <= 1'h0;
    else instr_remu <= _127_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME instr_rem */
  always_ff @(posedge clk)
    if (!_097_) instr_rem <= 1'h0;
    else instr_rem <= _129_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME outsign */
  always_ff @(posedge clk)
    if (_034_) outsign <= _108_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME running */
  always_ff @(posedge clk)
    if (!resetn) running <= 1'h0;
    else if (_031_) running <= _143_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME quotient_msk */
  always_ff @(posedge clk)
    if (_035_)
      if (start) quotient_msk <= 32'd2147483648;
      else quotient_msk <= _144_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME pcpi_ready */
  always_ff @(posedge clk)
    if (_037_) pcpi_ready <= 1'h0;
    else pcpi_ready <= _141_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME dividend */
  always_ff @(posedge clk)
    if (_036_) dividend <= _125_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME quotient */
  always_ff @(posedge clk)
    if (_036_)
      if (start) quotient <= 32'd0;
      else quotient <= _148_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME divisor[30:0] */
  always_ff @(posedge clk)
    if (_035_)
      if (start) divisor[30:0] <= 31'h00000000;
      else divisor[30:0] <= _150_[30:0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME divisor[62:31] */
  always_ff @(posedge clk)
    if (_035_) divisor[62:31] <= _152_[62:31];
  assign _008_ = ~ { _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_ };
  assign _006_ = ~ { _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_ };
  assign _007_ = ~ { start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start };
  assign _009_ = ~ { _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_ };
  assign _010_ = ~ { start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start };
  assign _011_ = ~ { _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_ };
  assign _012_ = ~ { _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_ };
  assign _013_ = ~ { outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign };
  assign _124_ = _006_ & _122_;
  assign _055_ = _007_ & _124_;
  assign _057_ = _008_ & _166_;
  assign _140_ = _007_ & _138_;
  assign _145_ = _006_ & { 1'h0, quotient_msk_t0[31:1] };
  assign _149_ = _006_ & _147_;
  assign _151_ = _009_ & { 1'h0, divisor_t0[62:1] };
  assign _059_ = _010_ & _151_;
  assign _063_ = _011_ & pcpi_rs1_t0;
  assign _065_ = _012_ & { 31'h00000000, pcpi_rs2_t0 };
  assign _067_ = _013_ & quotient_t0;
  assign _069_ = _013_ & dividend_t0;
  assign _122_ = { _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_ } & _158_[31:0];
  assign _056_ = { start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start } & _160_;
  assign _058_ = { _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_, _109_ } & _164_;
  assign _138_ = { _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_, _103_ } & _136_;
  assign _001_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & _140_;
  assign _147_ = { _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_ } & _120_;
  assign _060_ = { start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start, start } & { _156_[62:31], 31'h00000000 };
  assign _064_ = { _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_, _098_ } & _112_;
  assign _066_ = { _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_, _099_ } & _114_;
  assign _068_ = { outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign } & _116_;
  assign _070_ = { outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign, outsign } & _118_;
  assign _126_ = _055_ | _056_;
  assign _136_ = _057_ | _058_;
  assign _153_ = _059_ | _060_;
  assign _160_ = _063_ | _064_;
  assign { _162_[62:32], _156_[62:31] } = _065_ | _066_;
  assign _164_ = _067_ | _068_;
  assign _166_ = _069_ | _070_;
  assign _014_ = ~ pcpi_rs1_t0;
  assign _015_ = ~ { 31'h00000000, pcpi_rs2_t0 };
  assign _016_ = ~ quotient_t0;
  assign _017_ = ~ dividend_t0;
  assign _048_ = pcpi_rs1 & _014_;
  assign _049_ = { 31'h00000000, pcpi_rs2 } & _015_;
  assign _050_ = quotient & _016_;
  assign _051_ = dividend & _017_;
  assign _076_ = pcpi_rs1 | pcpi_rs1_t0;
  assign _077_ = { 31'h00000000, pcpi_rs2 } | { 31'h00000000, pcpi_rs2_t0 };
  assign _078_ = quotient | quotient_t0;
  assign _079_ = dividend | dividend_t0;
  assign _018_ = - _048_;
  assign _019_ = - _049_;
  assign _020_ = - _050_;
  assign _021_ = - _051_;
  assign _022_ = - _076_;
  assign _023_ = - _077_;
  assign _024_ = - _078_;
  assign _025_ = - _079_;
  assign _084_ = _018_ ^ _022_;
  assign _085_ = _019_ ^ _023_;
  assign _086_ = _020_ ^ _024_;
  assign _087_ = _021_ ^ _025_;
  assign _112_ = _084_ | pcpi_rs1_t0;
  assign _114_ = _085_ | { 31'h00000000, pcpi_rs2_t0 };
  assign _116_ = _086_ | quotient_t0;
  assign _118_ = _087_ | dividend_t0;
  assign _031_ = | { _103_, start };
  assign _032_ = { _103_, start } != 2'h2;
  assign _033_ = | { _093_, _103_, start };
  assign _034_ = & { start, resetn };
  assign _035_ = & { _032_, resetn };
  assign _036_ = & { _032_, _033_, resetn };
  assign _026_ = ~ resetn;
  assign _037_ = | { start, _026_ };
  assign _027_ = ~ quotient;
  assign _028_ = ~ quotient_msk;
  assign _052_ = quotient_t0 & _028_;
  assign _053_ = quotient_msk_t0 & _027_;
  assign _054_ = quotient_t0 & quotient_msk_t0;
  assign _080_ = _052_ | _053_;
  assign _120_ = _080_ | _054_;
  assign _004_ = ~ _036_;
  assign _038_ = { _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_ } & _145_;
  assign _042_ = { _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_, _036_ } & _149_;
  assign _044_ = { _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_, _035_ } & _151_[30:0];
  assign _039_ = { _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_ } & quotient_msk_t0;
  assign _043_ = { _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_, _004_ } & quotient_t0;
  assign _045_ = { _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_, _005_ } & divisor_t0[30:0];
  assign _071_ = _038_ | _039_;
  assign _073_ = _042_ | _043_;
  assign _074_ = _044_ | _045_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME quotient_msk_t0 */
  always_ff @(posedge clk)
    if (start) quotient_msk_t0 <= 32'd0;
    else quotient_msk_t0 <= _071_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME quotient_t0 */
  always_ff @(posedge clk)
    if (start) quotient_t0 <= 32'd0;
    else quotient_t0 <= _073_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME divisor_t0[30:0] */
  always_ff @(posedge clk)
    if (start) divisor_t0[30:0] <= 31'h00000000;
    else divisor_t0[30:0] <= _074_;
  assign _029_ = ~ { 31'h00000000, dividend_t0 };
  assign _030_ = ~ divisor_t0;
  assign _061_ = { 31'h00000000, dividend } & _029_;
  assign _062_ = divisor & _030_;
  assign _081_ = { 31'h00000000, dividend } | { 31'h00000000, dividend_t0 };
  assign _082_ = divisor | divisor_t0;
  assign _089_ = _081_ - _062_;
  assign _090_ = _061_ - _082_;
  assign _088_ = _089_ ^ _090_;
  assign _083_ = _088_ | { 31'h00000000, dividend_t0 };
  assign _158_ = _083_ | divisor_t0;
  assign _091_ = pcpi_insn[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.52-2089.80" */ 7'h33;
  assign _092_ = pcpi_insn[31:25] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.87-2089.117" */ 7'h01;
  assign _093_ = divisor <= /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2129.8-2129.27" */ dividend;
  assign start = pcpi_wait && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2083.15-2083.40" */ _104_;
  assign _094_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.10-2089.30" */ pcpi_valid;
  assign _095_ = _094_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.9-2089.46" */ _105_;
  assign _096_ = _095_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.8-2089.81" */ _091_;
  assign _097_ = _096_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.7-2089.118" */ _092_;
  assign _002_ = instr_any_div_rem && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2096.16-2096.43" */ resetn;
  assign _003_ = pcpi_wait && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2097.18-2097.37" */ resetn;
  assign _098_ = _107_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.17-2113.57" */ pcpi_rs1[31];
  assign _099_ = _107_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.16-2114.56" */ pcpi_rs2[31];
  assign _100_ = instr_div && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.17-2115.60" */ _110_;
  assign _101_ = _100_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.16-2115.74" */ _154_;
  assign _102_ = instr_rem && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.80-2115.105" */ pcpi_rs1[31];
  assign _103_ = _106_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36" */ running;
  assign _104_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2083.28-2083.40" */ pcpi_wait_q;
  assign _105_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2089.35-2089.46" */ pcpi_ready;
  assign _106_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.25" */ quotient_msk;
  assign _107_ = instr_div || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.17-2114.39" */ instr_rem;
  assign _108_ = _101_ || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.15-2115.106" */ _102_;
  assign _109_ = instr_div || /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2123.8-2123.31" */ instr_divu;
  assign _110_ = pcpi_rs1[31] != /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.31-2115.59" */ pcpi_rs2[31];
  assign _111_ = - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.60-2113.69" */ pcpi_rs1;
  assign _113_ = - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.59-2114.68" */ { 31'h00000000, pcpi_rs2 };
  assign _115_ = - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2124.27-2124.36" */ quotient;
  assign _117_ = - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2126.27-2126.36" */ dividend;
  assign _119_ = quotient | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2131.17-2131.40" */ quotient_msk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2105.2-2136.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME pcpi_rd */
  always_ff @(posedge clk)
    pcpi_rd <= _000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME pcpi_wait */
  always_ff @(posedge clk)
    pcpi_wait <= _002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2084.2-2098.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_div */
/* PC_TAINT_INFO STATE_NAME pcpi_wait_q */
  always_ff @(posedge clk)
    pcpi_wait_q <= _003_;
  assign _121_ = _093_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2129.8-2129.27|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2129.4-2132.7" */ _157_[31:0] : 32'hxxxxxxxx;
  assign _123_ = _103_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.8-2135.6" */ 32'hxxxxxxxx : _121_;
  assign _125_ = start ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.12-2111.17|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.8-2135.6" */ _159_ : _123_;
  assign _127_ = _128_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 1'h1 : 1'h0;
  assign _128_ = pcpi_insn[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 3'h7;
  assign _129_ = _130_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 1'h1 : 1'h0;
  assign _130_ = pcpi_insn[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 3'h6;
  assign _131_ = _132_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 1'h1 : 1'h0;
  assign _132_ = pcpi_insn[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 3'h5;
  assign _133_ = _134_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 1'h1 : 1'h0;
  assign _134_ = pcpi_insn[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2090.4-2095.11" */ 3'h4;
  assign _135_ = _109_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2123.8-2123.31|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2123.4-2126.49" */ _163_ : _165_;
  assign _137_ = _103_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.8-2135.6" */ _135_ : 32'hxxxxxxxx;
  assign _139_ = start ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.12-2111.17|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.8-2135.6" */ 32'hxxxxxxxx : _137_;
  assign _000_ = resetn ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2109.7-2109.14|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2109.3-2135.6" */ _139_ : 32'hxxxxxxxx;
  assign _141_ = _103_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.8-2135.6" */ 1'h1 : 1'h0;
  assign _142_ = _103_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.8-2135.6" */ 1'h0 : 1'hx;
  assign _143_ = start ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.12-2111.17|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.8-2135.6" */ 1'h1 : _142_;
  assign _144_ = _103_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.8-2135.6" */ 32'hxxxxxxxx : { 1'h0, quotient_msk[31:1] };
  assign _146_ = _093_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2129.8-2129.27|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2129.4-2132.7" */ _119_ : 32'hxxxxxxxx;
  assign _148_ = _103_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.8-2135.6" */ 32'hxxxxxxxx : _146_;
  assign _150_ = _103_ ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.12-2119.36|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2119.8-2135.6" */ 63'hxxxxxxxxxxxxxxxx : { 1'h0, divisor[62:1] };
  assign _152_ = start ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.12-2111.17|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2111.8-2135.6" */ { _155_[62:31], 31'h00000000 } : _150_;
  assign instr_any_div_rem = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2081.27-2081.74" */ { instr_remu, instr_rem, instr_divu, instr_div };
  assign _154_ = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2115.65-2115.74" */ pcpi_rs2;
  assign _157_ = dividend - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2130.17-2130.35" */ divisor;
  assign _159_ = _098_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2113.17-2113.80" */ _111_ : pcpi_rs1;
  assign { _161_[62:32], _155_[62:31] } = _099_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2114.16-2114.79" */ _113_ : { 31'h00000000, pcpi_rs2 };
  assign _163_ = outsign ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2124.17-2124.47" */ _115_ : quotient;
  assign _165_ = outsign ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:2126.17-2126.47" */ _117_ : dividend;
  assign _155_[30:0] = 31'h00000000;
  assign _156_[30:0] = 31'h00000000;
  assign _161_[31:0] = _155_[62:31];
  assign _162_[31:0] = _156_[62:31];
  assign pcpi_ready_t0 = 1'h0;
  assign pcpi_wait_t0 = 1'h0;
  assign pcpi_wr = pcpi_ready;
  assign pcpi_wr_t0 = 1'h0;
endmodule

/* cellift =  1  */
/* hdlname = "\\picorv32_pcpi_mul" */
/* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1837.1-1963.10" */
module picorv32_pcpi_mul(clk, resetn, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait, pcpi_ready, pcpi_insn_t0, pcpi_rd_t0, pcpi_ready_t0, pcpi_rs1_t0, pcpi_rs2_t0, pcpi_valid_t0, pcpi_wait_t0, pcpi_wr_t0);
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954.2-1962.5" */
  wire _000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _001_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _002_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _003_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _004_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _005_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _006_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _007_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _008_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _009_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _010_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _011_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _012_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _013_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _014_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _015_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _016_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _017_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _018_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _019_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _020_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _021_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _022_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _023_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _024_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _025_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _026_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _027_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _028_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _029_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */
  wire [4:0] _030_;
  wire [4:0] _031_;
  wire [4:0] _032_;
  wire [4:0] _033_;
  wire [4:0] _034_;
  wire [4:0] _035_;
  wire [4:0] _036_;
  wire [4:0] _037_;
  wire [4:0] _038_;
  wire [4:0] _039_;
  wire [4:0] _040_;
  wire [4:0] _041_;
  wire [4:0] _042_;
  wire [4:0] _043_;
  wire [4:0] _044_;
  wire [4:0] _045_;
  wire [4:0] _046_;
  wire [4:0] _047_;
  wire [4:0] _048_;
  wire [4:0] _049_;
  wire [4:0] _050_;
  wire [4:0] _051_;
  wire [4:0] _052_;
  wire [4:0] _053_;
  wire [4:0] _054_;
  wire [4:0] _055_;
  wire [4:0] _056_;
  wire [4:0] _057_;
  wire [4:0] _058_;
  wire [4:0] _059_;
  wire [4:0] _060_;
  wire [4:0] _061_;
  wire [4:0] _062_;
  wire [4:0] _063_;
  wire [4:0] _064_;
  wire [4:0] _065_;
  wire [4:0] _066_;
  wire [4:0] _067_;
  wire [4:0] _068_;
  wire [4:0] _069_;
  wire [4:0] _070_;
  wire [4:0] _071_;
  wire [4:0] _072_;
  wire [4:0] _073_;
  wire [4:0] _074_;
  wire [4:0] _075_;
  wire [4:0] _076_;
  wire [4:0] _077_;
  wire [4:0] _078_;
  wire [4:0] _079_;
  wire [4:0] _080_;
  wire [4:0] _081_;
  wire [4:0] _082_;
  wire [4:0] _083_;
  wire [4:0] _084_;
  wire [4:0] _085_;
  wire [4:0] _086_;
  wire [4:0] _087_;
  wire [4:0] _088_;
  wire [4:0] _089_;
  wire [4:0] _090_;
  wire [4:0] _091_;
  wire [4:0] _092_;
  wire _093_;
  wire _094_;
  wire [63:0] _095_;
  wire [63:0] _096_;
  wire [63:0] _097_;
  wire _098_;
  wire _099_;
  wire [4:0] _100_;
  wire [4:0] _101_;
  wire [4:0] _102_;
  wire [4:0] _103_;
  wire [4:0] _104_;
  wire [4:0] _105_;
  wire [4:0] _106_;
  wire [4:0] _107_;
  wire [4:0] _108_;
  wire [4:0] _109_;
  wire [4:0] _110_;
  wire [4:0] _111_;
  wire [4:0] _112_;
  wire [4:0] _113_;
  wire [4:0] _114_;
  wire [4:0] _115_;
  wire [4:0] _116_;
  wire [4:0] _117_;
  wire [4:0] _118_;
  wire [4:0] _119_;
  wire [4:0] _120_;
  wire [4:0] _121_;
  wire [4:0] _122_;
  wire [4:0] _123_;
  wire [4:0] _124_;
  wire [4:0] _125_;
  wire [4:0] _126_;
  wire [4:0] _127_;
  wire [4:0] _128_;
  wire [4:0] _129_;
  wire [4:0] _130_;
  wire [4:0] _131_;
  wire [4:0] _132_;
  wire [4:0] _133_;
  wire [4:0] _134_;
  wire [4:0] _135_;
  wire [4:0] _136_;
  wire [4:0] _137_;
  wire [4:0] _138_;
  wire [4:0] _139_;
  wire [4:0] _140_;
  wire [4:0] _141_;
  wire [4:0] _142_;
  wire [4:0] _143_;
  wire [4:0] _144_;
  wire [4:0] _145_;
  wire [4:0] _146_;
  wire [4:0] _147_;
  wire [4:0] _148_;
  wire [4:0] _149_;
  wire [4:0] _150_;
  wire [4:0] _151_;
  wire [4:0] _152_;
  wire [4:0] _153_;
  wire [4:0] _154_;
  wire [4:0] _155_;
  wire [4:0] _156_;
  wire [4:0] _157_;
  wire [4:0] _158_;
  wire [4:0] _159_;
  wire [4:0] _160_;
  wire [4:0] _161_;
  wire [31:0] _162_;
  wire [31:0] _163_;
  wire [63:0] _164_;
  wire [63:0] _165_;
  wire _166_;
  wire _167_;
  wire [62:0] _168_;
  wire [62:0] _169_;
  wire [14:0] _170_;
  wire [14:0] _171_;
  wire [63:0] _172_;
  wire [63:0] _173_;
  wire [63:0] _174_;
  wire [63:0] _175_;
  wire [63:0] _176_;
  wire [63:0] _177_;
  wire [4:0] _178_;
  wire [4:0] _179_;
  wire [4:0] _180_;
  wire [4:0] _181_;
  wire [4:0] _182_;
  wire [4:0] _183_;
  wire [4:0] _184_;
  wire [4:0] _185_;
  wire [4:0] _186_;
  wire [4:0] _187_;
  wire [4:0] _188_;
  wire [4:0] _189_;
  wire [4:0] _190_;
  wire [4:0] _191_;
  wire [4:0] _192_;
  wire [4:0] _193_;
  wire [4:0] _194_;
  wire [4:0] _195_;
  wire [4:0] _196_;
  wire [4:0] _197_;
  wire [4:0] _198_;
  wire [4:0] _199_;
  wire [4:0] _200_;
  wire [4:0] _201_;
  wire [4:0] _202_;
  wire [4:0] _203_;
  wire [4:0] _204_;
  wire [4:0] _205_;
  wire [4:0] _206_;
  wire [4:0] _207_;
  wire [4:0] _208_;
  wire [4:0] _209_;
  wire [4:0] _210_;
  wire [4:0] _211_;
  wire [4:0] _212_;
  wire [4:0] _213_;
  wire [4:0] _214_;
  wire [4:0] _215_;
  wire [4:0] _216_;
  wire [4:0] _217_;
  wire [4:0] _218_;
  wire [4:0] _219_;
  wire [4:0] _220_;
  wire [4:0] _221_;
  wire [4:0] _222_;
  wire [4:0] _223_;
  wire [4:0] _224_;
  wire [4:0] _225_;
  wire [4:0] _226_;
  wire [4:0] _227_;
  wire [4:0] _228_;
  wire [4:0] _229_;
  wire [4:0] _230_;
  wire [4:0] _231_;
  wire [4:0] _232_;
  wire [4:0] _233_;
  wire [4:0] _234_;
  wire [4:0] _235_;
  wire [4:0] _236_;
  wire [4:0] _237_;
  wire [4:0] _238_;
  wire [4:0] _239_;
  wire [4:0] _240_;
  wire [4:0] _241_;
  wire [4:0] _242_;
  wire [4:0] _243_;
  wire [4:0] _244_;
  wire [4:0] _245_;
  wire [4:0] _246_;
  wire [4:0] _247_;
  wire [4:0] _248_;
  wire [4:0] _249_;
  wire [4:0] _250_;
  wire [4:0] _251_;
  wire [4:0] _252_;
  wire [4:0] _253_;
  wire [4:0] _254_;
  wire [4:0] _255_;
  wire [4:0] _256_;
  wire [4:0] _257_;
  wire [4:0] _258_;
  wire [4:0] _259_;
  wire [4:0] _260_;
  wire [4:0] _261_;
  wire [4:0] _262_;
  wire [4:0] _263_;
  wire [4:0] _264_;
  wire [4:0] _265_;
  wire [4:0] _266_;
  wire [4:0] _267_;
  wire [4:0] _268_;
  wire [4:0] _269_;
  wire [4:0] _270_;
  wire [31:0] _271_;
  wire [63:0] _272_;
  wire _273_;
  wire [62:0] _274_;
  wire [14:0] _275_;
  wire [4:0] _276_;
  wire [4:0] _277_;
  wire [4:0] _278_;
  wire [4:0] _279_;
  wire [4:0] _280_;
  wire [4:0] _281_;
  wire [4:0] _282_;
  wire [4:0] _283_;
  wire [4:0] _284_;
  wire [4:0] _285_;
  wire [4:0] _286_;
  wire [4:0] _287_;
  wire [4:0] _288_;
  wire [4:0] _289_;
  wire [4:0] _290_;
  wire [4:0] _291_;
  wire [4:0] _292_;
  wire [4:0] _293_;
  wire [4:0] _294_;
  wire [4:0] _295_;
  wire [4:0] _296_;
  wire [4:0] _297_;
  wire [4:0] _298_;
  wire [4:0] _299_;
  wire [4:0] _300_;
  wire [4:0] _301_;
  wire [4:0] _302_;
  wire [4:0] _303_;
  wire [4:0] _304_;
  wire [4:0] _305_;
  wire [4:0] _306_;
  wire [4:0] _307_;
  wire [4:0] _308_;
  wire [4:0] _309_;
  wire [4:0] _310_;
  wire [4:0] _311_;
  wire [4:0] _312_;
  wire [4:0] _313_;
  wire [4:0] _314_;
  wire [4:0] _315_;
  wire [4:0] _316_;
  wire [4:0] _317_;
  wire [4:0] _318_;
  wire [4:0] _319_;
  wire [4:0] _320_;
  wire [4:0] _321_;
  wire [4:0] _322_;
  wire [4:0] _323_;
  wire [4:0] _324_;
  wire [4:0] _325_;
  wire [4:0] _326_;
  wire [4:0] _327_;
  wire [4:0] _328_;
  wire [4:0] _329_;
  wire [4:0] _330_;
  wire [4:0] _331_;
  wire [4:0] _332_;
  wire [4:0] _333_;
  wire [4:0] _334_;
  wire [4:0] _335_;
  wire [4:0] _336_;
  wire [4:0] _337_;
  wire [4:0] _338_;
  wire [4:0] _339_;
  wire [4:0] _340_;
  wire [4:0] _341_;
  wire [4:0] _342_;
  wire [4:0] _343_;
  wire [4:0] _344_;
  wire [4:0] _345_;
  wire [4:0] _346_;
  wire [4:0] _347_;
  wire [4:0] _348_;
  wire [4:0] _349_;
  wire [4:0] _350_;
  wire [4:0] _351_;
  wire [4:0] _352_;
  wire [4:0] _353_;
  wire [4:0] _354_;
  wire [4:0] _355_;
  wire [4:0] _356_;
  wire [4:0] _357_;
  wire [4:0] _358_;
  wire [4:0] _359_;
  wire [4:0] _360_;
  wire [4:0] _361_;
  wire [4:0] _362_;
  wire [4:0] _363_;
  wire [4:0] _364_;
  wire [4:0] _365_;
  wire [4:0] _366_;
  wire [4:0] _367_;
  wire [4:0] _368_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.35-1876.63" */
  wire _369_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.70-1876.100" */
  wire _370_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.9-1876.29" */
  wire _371_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.8-1876.64" */
  wire _372_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.7-1876.101" */
  wire _373_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1957.7-1957.27" */
  wire _374_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1870.32-1870.44" */
  wire _375_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1940.19-1940.29" */
  wire _376_;
  wire _377_;
  wire _378_;
  wire [6:0] _379_;
  wire [63:0] _380_;
  /* cellift = 32'd1 */
  wire [63:0] _381_;
  /* unused_bits = "0" */
  wire [63:0] _382_;
  /* cellift = 32'd1 */
  /* unused_bits = "0" */
  wire [63:0] _383_;
  wire [63:0] _384_;
  /* unused_bits = "63" */
  wire [63:0] _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1947.19-1947.46" */
  /* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _394_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1939.20-1939.76" */
  /* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" */
  wire [31:0] _395_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1960.16-1960.46" */
  /* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" */
  wire [63:0] _396_;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1960.16-1960.46" */
  /* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" */
  wire [63:0] _397_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1851.8-1851.11" */
  input clk;
  wire clk;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1865.7-1865.20" */
  wire instr_any_mul;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1866.7-1866.21" */
  wire instr_any_mulh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1861.6-1861.15" */
  reg instr_mul;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1862.6-1862.16" */
  reg instr_mulh;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1863.6-1863.18" */
  reg instr_mulhsu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1864.6-1864.17" */
  reg instr_mulhu;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1867.7-1867.23" */
  wire instr_rs1_signed;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1896.12-1896.23" */
  reg [6:0] mul_counter;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1898.6-1898.16" */
  reg mul_finish;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1870.7-1870.16" */
  wire mul_start;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1897.6-1897.17" */
  reg mul_waiting;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1893.13-1893.20" */
  wire [63:0] next_rd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1893.13-1893.20" */
  wire [63:0] next_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1895.13-1895.21" */
  /* unused_bits = "63" */
  wire [63:0] next_rdt;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1895.13-1895.21" */
  /* unused_bits = "63" */
  wire [63:0] next_rdt_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1854.15-1854.24" */
  input [31:0] pcpi_insn;
  wire [31:0] pcpi_insn;
  /* cellift = 32'd1 */
  input [31:0] pcpi_insn_t0;
  wire [31:0] pcpi_insn_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1858.20-1858.27" */
  output [31:0] pcpi_rd;
  reg [31:0] pcpi_rd;
  /* cellift = 32'd1 */
  output [31:0] pcpi_rd_t0;
  reg [31:0] pcpi_rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1860.13-1860.23" */
  output pcpi_ready;
  reg pcpi_ready;
  /* cellift = 32'd1 */
  output pcpi_ready_t0;
  wire pcpi_ready_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1855.15-1855.23" */
  input [31:0] pcpi_rs1;
  wire [31:0] pcpi_rs1;
  /* cellift = 32'd1 */
  input [31:0] pcpi_rs1_t0;
  wire [31:0] pcpi_rs1_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1856.15-1856.23" */
  input [31:0] pcpi_rs2;
  wire [31:0] pcpi_rs2;
  /* cellift = 32'd1 */
  input [31:0] pcpi_rs2_t0;
  wire [31:0] pcpi_rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1853.8-1853.18" */
  input pcpi_valid;
  wire pcpi_valid;
  /* cellift = 32'd1 */
  input pcpi_valid_t0;
  wire pcpi_valid_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1859.13-1859.22" */
  output pcpi_wait;
  reg pcpi_wait;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1869.6-1869.17" */
  reg pcpi_wait_q;
  /* cellift = 32'd1 */
  output pcpi_wait_t0;
  wire pcpi_wait_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1857.13-1857.20" */
  output pcpi_wr;
  wire pcpi_wr;
  /* cellift = 32'd1 */
  output pcpi_wr_t0;
  wire pcpi_wr_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1888.13-1888.15" */
  reg [63:0] rd;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1888.13-1888.15" */
  reg [63:0] rd_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1889.13-1889.16" */
  wire [63:0] rdx;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1889.13-1889.16" */
  wire [63:0] rdx_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1852.8-1852.14" */
  input resetn;
  wire resetn;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1886.13-1886.16" */
  reg [63:0] rs1;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1887.13-1887.16" */
  reg [63:0] rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1887.13-1887.16" */
  reg [63:0] rs2_t0;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1892.13-1892.21" */
  wire [63:0] this_rs2;
  /* cellift = 32'd1 */
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1892.13-1892.21" */
  wire [63:0] this_rs2_t0;
  assign { next_rdt[3], next_rd[3:0] } = { 1'h0, rd[3:0] } + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[3:0];
  assign _001_ = rd[7:4] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[4] };
  assign { next_rdt[7], next_rd[7:4] } = _001_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[7:4];
  assign _003_ = rd[11:8] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[8] };
  assign { next_rdt[11], next_rd[11:8] } = _003_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[11:8];
  assign _005_ = rd[15:12] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[12] };
  assign { next_rdt[15], next_rd[15:12] } = _005_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[15:12];
  assign _007_ = rd[19:16] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[16] };
  assign { next_rdt[19], next_rd[19:16] } = _007_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[19:16];
  assign _009_ = rd[23:20] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[20] };
  assign { next_rdt[23], next_rd[23:20] } = _009_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[23:20];
  assign _011_ = rd[27:24] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[24] };
  assign { next_rdt[27], next_rd[27:24] } = _011_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[27:24];
  assign _013_ = rd[31:28] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[28] };
  assign { next_rdt[31], next_rd[31:28] } = _013_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[31:28];
  assign _015_ = rd[35:32] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[32] };
  assign { next_rdt[35], next_rd[35:32] } = _015_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[35:32];
  assign _017_ = rd[39:36] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[36] };
  assign { next_rdt[39], next_rd[39:36] } = _017_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[39:36];
  assign _019_ = rd[43:40] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[40] };
  assign { next_rdt[43], next_rd[43:40] } = _019_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[43:40];
  assign _021_ = rd[47:44] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[44] };
  assign { next_rdt[47], next_rd[47:44] } = _021_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[47:44];
  assign _023_ = rd[51:48] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[48] };
  assign { next_rdt[51], next_rd[51:48] } = _023_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[51:48];
  assign _025_ = rd[55:52] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[52] };
  assign { next_rdt[55], next_rd[55:52] } = _025_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[55:52];
  assign _027_ = rd[59:56] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[56] };
  assign { next_rdt[59], next_rd[59:56] } = _027_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[59:56];
  assign _029_ = rd[63:60] + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.69-1917.119" */ { 3'h0, rdx[60] };
  assign { next_rdt[63], next_rd[63:60] } = _029_ + /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1917.68-1917.147" */ this_rs2[63:60];
  assign _031_ = ~ { 1'h0, rd_t0[3:0] };
  assign _032_ = ~ { 1'h0, rd_t0[7:4] };
  assign _033_ = ~ _002_;
  assign _034_ = ~ { 1'h0, rd_t0[11:8] };
  assign _035_ = ~ _004_;
  assign _036_ = ~ { 1'h0, rd_t0[15:12] };
  assign _037_ = ~ _006_;
  assign _038_ = ~ { 1'h0, rd_t0[19:16] };
  assign _039_ = ~ _008_;
  assign _040_ = ~ { 1'h0, rd_t0[23:20] };
  assign _041_ = ~ _010_;
  assign _042_ = ~ { 1'h0, rd_t0[27:24] };
  assign _043_ = ~ _012_;
  assign _044_ = ~ { 1'h0, rd_t0[31:28] };
  assign _045_ = ~ _014_;
  assign _046_ = ~ { 1'h0, rd_t0[35:32] };
  assign _047_ = ~ _016_;
  assign _048_ = ~ { 1'h0, rd_t0[39:36] };
  assign _049_ = ~ _018_;
  assign _050_ = ~ { 1'h0, rd_t0[43:40] };
  assign _051_ = ~ _020_;
  assign _052_ = ~ { 1'h0, rd_t0[47:44] };
  assign _053_ = ~ _022_;
  assign _054_ = ~ { 1'h0, rd_t0[51:48] };
  assign _055_ = ~ _024_;
  assign _056_ = ~ { 1'h0, rd_t0[55:52] };
  assign _057_ = ~ _026_;
  assign _058_ = ~ { 1'h0, rd_t0[59:56] };
  assign _059_ = ~ _028_;
  assign _060_ = ~ { 1'h0, rd_t0[63:60] };
  assign _061_ = ~ _030_;
  assign _062_ = ~ { 1'h0, this_rs2_t0[3:0] };
  assign _063_ = ~ { 4'h0, rdx_t0[4] };
  assign _064_ = ~ { 1'h0, this_rs2_t0[7:4] };
  assign _065_ = ~ { 4'h0, rdx_t0[8] };
  assign _066_ = ~ { 1'h0, this_rs2_t0[11:8] };
  assign _067_ = ~ { 4'h0, rdx_t0[12] };
  assign _068_ = ~ { 1'h0, this_rs2_t0[15:12] };
  assign _069_ = ~ { 4'h0, rdx_t0[16] };
  assign _070_ = ~ { 1'h0, this_rs2_t0[19:16] };
  assign _071_ = ~ { 4'h0, rdx_t0[20] };
  assign _072_ = ~ { 1'h0, this_rs2_t0[23:20] };
  assign _073_ = ~ { 4'h0, rdx_t0[24] };
  assign _074_ = ~ { 1'h0, this_rs2_t0[27:24] };
  assign _075_ = ~ { 4'h0, rdx_t0[28] };
  assign _076_ = ~ { 1'h0, this_rs2_t0[31:28] };
  assign _077_ = ~ { 4'h0, rdx_t0[32] };
  assign _078_ = ~ { 1'h0, this_rs2_t0[35:32] };
  assign _079_ = ~ { 4'h0, rdx_t0[36] };
  assign _080_ = ~ { 1'h0, this_rs2_t0[39:36] };
  assign _081_ = ~ { 4'h0, rdx_t0[40] };
  assign _082_ = ~ { 1'h0, this_rs2_t0[43:40] };
  assign _083_ = ~ { 4'h0, rdx_t0[44] };
  assign _084_ = ~ { 1'h0, this_rs2_t0[47:44] };
  assign _085_ = ~ { 4'h0, rdx_t0[48] };
  assign _086_ = ~ { 1'h0, this_rs2_t0[51:48] };
  assign _087_ = ~ { 4'h0, rdx_t0[52] };
  assign _088_ = ~ { 1'h0, this_rs2_t0[55:52] };
  assign _089_ = ~ { 4'h0, rdx_t0[56] };
  assign _090_ = ~ { 1'h0, this_rs2_t0[59:56] };
  assign _091_ = ~ { 4'h0, rdx_t0[60] };
  assign _092_ = ~ { 1'h0, this_rs2_t0[63:60] };
  assign _100_ = { 1'h0, rd[3:0] } & _031_;
  assign _102_ = { 1'h0, rd[7:4] } & _032_;
  assign _104_ = _001_ & _033_;
  assign _106_ = { 1'h0, rd[11:8] } & _034_;
  assign _108_ = _003_ & _035_;
  assign _110_ = { 1'h0, rd[15:12] } & _036_;
  assign _112_ = _005_ & _037_;
  assign _114_ = { 1'h0, rd[19:16] } & _038_;
  assign _116_ = _007_ & _039_;
  assign _118_ = { 1'h0, rd[23:20] } & _040_;
  assign _120_ = _009_ & _041_;
  assign _122_ = { 1'h0, rd[27:24] } & _042_;
  assign _124_ = _011_ & _043_;
  assign _126_ = { 1'h0, rd[31:28] } & _044_;
  assign _128_ = _013_ & _045_;
  assign _130_ = { 1'h0, rd[35:32] } & _046_;
  assign _132_ = _015_ & _047_;
  assign _134_ = { 1'h0, rd[39:36] } & _048_;
  assign _136_ = _017_ & _049_;
  assign _138_ = { 1'h0, rd[43:40] } & _050_;
  assign _140_ = _019_ & _051_;
  assign _142_ = { 1'h0, rd[47:44] } & _052_;
  assign _144_ = _021_ & _053_;
  assign _146_ = { 1'h0, rd[51:48] } & _054_;
  assign _148_ = _023_ & _055_;
  assign _150_ = { 1'h0, rd[55:52] } & _056_;
  assign _152_ = _025_ & _057_;
  assign _154_ = { 1'h0, rd[59:56] } & _058_;
  assign _156_ = _027_ & _059_;
  assign _158_ = { 1'h0, rd[63:60] } & _060_;
  assign _160_ = _029_ & _061_;
  assign _101_ = { 1'h0, this_rs2[3:0] } & _062_;
  assign _103_ = { 4'h0, rdx[4] } & _063_;
  assign _105_ = { 1'h0, this_rs2[7:4] } & _064_;
  assign _107_ = { 4'h0, rdx[8] } & _065_;
  assign _109_ = { 1'h0, this_rs2[11:8] } & _066_;
  assign _111_ = { 4'h0, rdx[12] } & _067_;
  assign _113_ = { 1'h0, this_rs2[15:12] } & _068_;
  assign _115_ = { 4'h0, rdx[16] } & _069_;
  assign _117_ = { 1'h0, this_rs2[19:16] } & _070_;
  assign _119_ = { 4'h0, rdx[20] } & _071_;
  assign _121_ = { 1'h0, this_rs2[23:20] } & _072_;
  assign _123_ = { 4'h0, rdx[24] } & _073_;
  assign _125_ = { 1'h0, this_rs2[27:24] } & _074_;
  assign _127_ = { 4'h0, rdx[28] } & _075_;
  assign _129_ = { 1'h0, this_rs2[31:28] } & _076_;
  assign _131_ = { 4'h0, rdx[32] } & _077_;
  assign _133_ = { 1'h0, this_rs2[35:32] } & _078_;
  assign _135_ = { 4'h0, rdx[36] } & _079_;
  assign _137_ = { 1'h0, this_rs2[39:36] } & _080_;
  assign _139_ = { 4'h0, rdx[40] } & _081_;
  assign _141_ = { 1'h0, this_rs2[43:40] } & _082_;
  assign _143_ = { 4'h0, rdx[44] } & _083_;
  assign _145_ = { 1'h0, this_rs2[47:44] } & _084_;
  assign _147_ = { 4'h0, rdx[48] } & _085_;
  assign _149_ = { 1'h0, this_rs2[51:48] } & _086_;
  assign _151_ = { 4'h0, rdx[52] } & _087_;
  assign _153_ = { 1'h0, this_rs2[55:52] } & _088_;
  assign _155_ = { 4'h0, rdx[56] } & _089_;
  assign _157_ = { 1'h0, this_rs2[59:56] } & _090_;
  assign _159_ = { 4'h0, rdx[60] } & _091_;
  assign _161_ = { 1'h0, this_rs2[63:60] } & _092_;
  assign _307_ = _100_ + _101_;
  assign _309_ = _102_ + _103_;
  assign _311_ = _104_ + _105_;
  assign _313_ = _106_ + _107_;
  assign _315_ = _108_ + _109_;
  assign _317_ = _110_ + _111_;
  assign _319_ = _112_ + _113_;
  assign _321_ = _114_ + _115_;
  assign _323_ = _116_ + _117_;
  assign _325_ = _118_ + _119_;
  assign _327_ = _120_ + _121_;
  assign _329_ = _122_ + _123_;
  assign _331_ = _124_ + _125_;
  assign _333_ = _126_ + _127_;
  assign _335_ = _128_ + _129_;
  assign _337_ = _130_ + _131_;
  assign _339_ = _132_ + _133_;
  assign _341_ = _134_ + _135_;
  assign _343_ = _136_ + _137_;
  assign _345_ = _138_ + _139_;
  assign _347_ = _140_ + _141_;
  assign _349_ = _142_ + _143_;
  assign _351_ = _144_ + _145_;
  assign _353_ = _146_ + _147_;
  assign _355_ = _148_ + _149_;
  assign _357_ = _150_ + _151_;
  assign _359_ = _152_ + _153_;
  assign _361_ = _154_ + _155_;
  assign _363_ = _156_ + _157_;
  assign _365_ = _158_ + _159_;
  assign _367_ = _160_ + _161_;
  assign _178_ = { 1'h0, rd[3:0] } | { 1'h0, rd_t0[3:0] };
  assign _181_ = { 1'h0, rd[7:4] } | { 1'h0, rd_t0[7:4] };
  assign _184_ = _001_ | _002_;
  assign _187_ = { 1'h0, rd[11:8] } | { 1'h0, rd_t0[11:8] };
  assign _190_ = _003_ | _004_;
  assign _193_ = { 1'h0, rd[15:12] } | { 1'h0, rd_t0[15:12] };
  assign _196_ = _005_ | _006_;
  assign _199_ = { 1'h0, rd[19:16] } | { 1'h0, rd_t0[19:16] };
  assign _202_ = _007_ | _008_;
  assign _205_ = { 1'h0, rd[23:20] } | { 1'h0, rd_t0[23:20] };
  assign _208_ = _009_ | _010_;
  assign _211_ = { 1'h0, rd[27:24] } | { 1'h0, rd_t0[27:24] };
  assign _214_ = _011_ | _012_;
  assign _217_ = { 1'h0, rd[31:28] } | { 1'h0, rd_t0[31:28] };
  assign _220_ = _013_ | _014_;
  assign _223_ = { 1'h0, rd[35:32] } | { 1'h0, rd_t0[35:32] };
  assign _226_ = _015_ | _016_;
  assign _229_ = { 1'h0, rd[39:36] } | { 1'h0, rd_t0[39:36] };
  assign _232_ = _017_ | _018_;
  assign _235_ = { 1'h0, rd[43:40] } | { 1'h0, rd_t0[43:40] };
  assign _238_ = _019_ | _020_;
  assign _241_ = { 1'h0, rd[47:44] } | { 1'h0, rd_t0[47:44] };
  assign _244_ = _021_ | _022_;
  assign _247_ = { 1'h0, rd[51:48] } | { 1'h0, rd_t0[51:48] };
  assign _250_ = _023_ | _024_;
  assign _253_ = { 1'h0, rd[55:52] } | { 1'h0, rd_t0[55:52] };
  assign _256_ = _025_ | _026_;
  assign _259_ = { 1'h0, rd[59:56] } | { 1'h0, rd_t0[59:56] };
  assign _262_ = _027_ | _028_;
  assign _265_ = { 1'h0, rd[63:60] } | { 1'h0, rd_t0[63:60] };
  assign _268_ = _029_ | _030_;
  assign _179_ = { 1'h0, this_rs2[3:0] } | { 1'h0, this_rs2_t0[3:0] };
  assign _182_ = { 4'h0, rdx[4] } | { 4'h0, rdx_t0[4] };
  assign _185_ = { 1'h0, this_rs2[7:4] } | { 1'h0, this_rs2_t0[7:4] };
  assign _188_ = { 4'h0, rdx[8] } | { 4'h0, rdx_t0[8] };
  assign _191_ = { 1'h0, this_rs2[11:8] } | { 1'h0, this_rs2_t0[11:8] };
  assign _194_ = { 4'h0, rdx[12] } | { 4'h0, rdx_t0[12] };
  assign _197_ = { 1'h0, this_rs2[15:12] } | { 1'h0, this_rs2_t0[15:12] };
  assign _200_ = { 4'h0, rdx[16] } | { 4'h0, rdx_t0[16] };
  assign _203_ = { 1'h0, this_rs2[19:16] } | { 1'h0, this_rs2_t0[19:16] };
  assign _206_ = { 4'h0, rdx[20] } | { 4'h0, rdx_t0[20] };
  assign _209_ = { 1'h0, this_rs2[23:20] } | { 1'h0, this_rs2_t0[23:20] };
  assign _212_ = { 4'h0, rdx[24] } | { 4'h0, rdx_t0[24] };
  assign _215_ = { 1'h0, this_rs2[27:24] } | { 1'h0, this_rs2_t0[27:24] };
  assign _218_ = { 4'h0, rdx[28] } | { 4'h0, rdx_t0[28] };
  assign _221_ = { 1'h0, this_rs2[31:28] } | { 1'h0, this_rs2_t0[31:28] };
  assign _224_ = { 4'h0, rdx[32] } | { 4'h0, rdx_t0[32] };
  assign _227_ = { 1'h0, this_rs2[35:32] } | { 1'h0, this_rs2_t0[35:32] };
  assign _230_ = { 4'h0, rdx[36] } | { 4'h0, rdx_t0[36] };
  assign _233_ = { 1'h0, this_rs2[39:36] } | { 1'h0, this_rs2_t0[39:36] };
  assign _236_ = { 4'h0, rdx[40] } | { 4'h0, rdx_t0[40] };
  assign _239_ = { 1'h0, this_rs2[43:40] } | { 1'h0, this_rs2_t0[43:40] };
  assign _242_ = { 4'h0, rdx[44] } | { 4'h0, rdx_t0[44] };
  assign _245_ = { 1'h0, this_rs2[47:44] } | { 1'h0, this_rs2_t0[47:44] };
  assign _248_ = { 4'h0, rdx[48] } | { 4'h0, rdx_t0[48] };
  assign _251_ = { 1'h0, this_rs2[51:48] } | { 1'h0, this_rs2_t0[51:48] };
  assign _254_ = { 4'h0, rdx[52] } | { 4'h0, rdx_t0[52] };
  assign _257_ = { 1'h0, this_rs2[55:52] } | { 1'h0, this_rs2_t0[55:52] };
  assign _260_ = { 4'h0, rdx[56] } | { 4'h0, rdx_t0[56] };
  assign _263_ = { 1'h0, this_rs2[59:56] } | { 1'h0, this_rs2_t0[59:56] };
  assign _266_ = { 4'h0, rdx[60] } | { 4'h0, rdx_t0[60] };
  assign _269_ = { 1'h0, this_rs2[63:60] } | { 1'h0, this_rs2_t0[63:60] };
  assign _308_ = _178_ + _179_;
  assign _310_ = _181_ + _182_;
  assign _312_ = _184_ + _185_;
  assign _314_ = _187_ + _188_;
  assign _316_ = _190_ + _191_;
  assign _318_ = _193_ + _194_;
  assign _320_ = _196_ + _197_;
  assign _322_ = _199_ + _200_;
  assign _324_ = _202_ + _203_;
  assign _326_ = _205_ + _206_;
  assign _328_ = _208_ + _209_;
  assign _330_ = _211_ + _212_;
  assign _332_ = _214_ + _215_;
  assign _334_ = _217_ + _218_;
  assign _336_ = _220_ + _221_;
  assign _338_ = _223_ + _224_;
  assign _340_ = _226_ + _227_;
  assign _342_ = _229_ + _230_;
  assign _344_ = _232_ + _233_;
  assign _346_ = _235_ + _236_;
  assign _348_ = _238_ + _239_;
  assign _350_ = _241_ + _242_;
  assign _352_ = _244_ + _245_;
  assign _354_ = _247_ + _248_;
  assign _356_ = _250_ + _251_;
  assign _358_ = _253_ + _254_;
  assign _360_ = _256_ + _257_;
  assign _362_ = _259_ + _260_;
  assign _364_ = _262_ + _263_;
  assign _366_ = _265_ + _266_;
  assign _368_ = _268_ + _269_;
  assign _276_ = _307_ ^ _308_;
  assign _277_ = _309_ ^ _310_;
  assign _278_ = _311_ ^ _312_;
  assign _279_ = _313_ ^ _314_;
  assign _280_ = _315_ ^ _316_;
  assign _281_ = _317_ ^ _318_;
  assign _282_ = _319_ ^ _320_;
  assign _283_ = _321_ ^ _322_;
  assign _284_ = _323_ ^ _324_;
  assign _285_ = _325_ ^ _326_;
  assign _286_ = _327_ ^ _328_;
  assign _287_ = _329_ ^ _330_;
  assign _288_ = _331_ ^ _332_;
  assign _289_ = _333_ ^ _334_;
  assign _290_ = _335_ ^ _336_;
  assign _291_ = _337_ ^ _338_;
  assign _292_ = _339_ ^ _340_;
  assign _293_ = _341_ ^ _342_;
  assign _294_ = _343_ ^ _344_;
  assign _295_ = _345_ ^ _346_;
  assign _296_ = _347_ ^ _348_;
  assign _297_ = _349_ ^ _350_;
  assign _298_ = _351_ ^ _352_;
  assign _299_ = _353_ ^ _354_;
  assign _300_ = _355_ ^ _356_;
  assign _301_ = _357_ ^ _358_;
  assign _302_ = _359_ ^ _360_;
  assign _303_ = _361_ ^ _362_;
  assign _304_ = _363_ ^ _364_;
  assign _305_ = _365_ ^ _366_;
  assign _306_ = _367_ ^ _368_;
  assign _180_ = _276_ | { 1'h0, rd_t0[3:0] };
  assign _183_ = _277_ | { 1'h0, rd_t0[7:4] };
  assign _186_ = _278_ | _002_;
  assign _189_ = _279_ | { 1'h0, rd_t0[11:8] };
  assign _192_ = _280_ | _004_;
  assign _195_ = _281_ | { 1'h0, rd_t0[15:12] };
  assign _198_ = _282_ | _006_;
  assign _201_ = _283_ | { 1'h0, rd_t0[19:16] };
  assign _204_ = _284_ | _008_;
  assign _207_ = _285_ | { 1'h0, rd_t0[23:20] };
  assign _210_ = _286_ | _010_;
  assign _213_ = _287_ | { 1'h0, rd_t0[27:24] };
  assign _216_ = _288_ | _012_;
  assign _219_ = _289_ | { 1'h0, rd_t0[31:28] };
  assign _222_ = _290_ | _014_;
  assign _225_ = _291_ | { 1'h0, rd_t0[35:32] };
  assign _228_ = _292_ | _016_;
  assign _231_ = _293_ | { 1'h0, rd_t0[39:36] };
  assign _234_ = _294_ | _018_;
  assign _237_ = _295_ | { 1'h0, rd_t0[43:40] };
  assign _240_ = _296_ | _020_;
  assign _243_ = _297_ | { 1'h0, rd_t0[47:44] };
  assign _246_ = _298_ | _022_;
  assign _249_ = _299_ | { 1'h0, rd_t0[51:48] };
  assign _252_ = _300_ | _024_;
  assign _255_ = _301_ | { 1'h0, rd_t0[55:52] };
  assign _258_ = _302_ | _026_;
  assign _261_ = _303_ | { 1'h0, rd_t0[59:56] };
  assign _264_ = _304_ | _028_;
  assign _267_ = _305_ | { 1'h0, rd_t0[63:60] };
  assign _270_ = _306_ | _030_;
  assign { next_rdt_t0[3], next_rd_t0[3:0] } = _180_ | { 1'h0, this_rs2_t0[3:0] };
  assign _002_ = _183_ | { 4'h0, rdx_t0[4] };
  assign { next_rdt_t0[7], next_rd_t0[7:4] } = _186_ | { 1'h0, this_rs2_t0[7:4] };
  assign _004_ = _189_ | { 4'h0, rdx_t0[8] };
  assign { next_rdt_t0[11], next_rd_t0[11:8] } = _192_ | { 1'h0, this_rs2_t0[11:8] };
  assign _006_ = _195_ | { 4'h0, rdx_t0[12] };
  assign { next_rdt_t0[15], next_rd_t0[15:12] } = _198_ | { 1'h0, this_rs2_t0[15:12] };
  assign _008_ = _201_ | { 4'h0, rdx_t0[16] };
  assign { next_rdt_t0[19], next_rd_t0[19:16] } = _204_ | { 1'h0, this_rs2_t0[19:16] };
  assign _010_ = _207_ | { 4'h0, rdx_t0[20] };
  assign { next_rdt_t0[23], next_rd_t0[23:20] } = _210_ | { 1'h0, this_rs2_t0[23:20] };
  assign _012_ = _213_ | { 4'h0, rdx_t0[24] };
  assign { next_rdt_t0[27], next_rd_t0[27:24] } = _216_ | { 1'h0, this_rs2_t0[27:24] };
  assign _014_ = _219_ | { 4'h0, rdx_t0[28] };
  assign { next_rdt_t0[31], next_rd_t0[31:28] } = _222_ | { 1'h0, this_rs2_t0[31:28] };
  assign _016_ = _225_ | { 4'h0, rdx_t0[32] };
  assign { next_rdt_t0[35], next_rd_t0[35:32] } = _228_ | { 1'h0, this_rs2_t0[35:32] };
  assign _018_ = _231_ | { 4'h0, rdx_t0[36] };
  assign { next_rdt_t0[39], next_rd_t0[39:36] } = _234_ | { 1'h0, this_rs2_t0[39:36] };
  assign _020_ = _237_ | { 4'h0, rdx_t0[40] };
  assign { next_rdt_t0[43], next_rd_t0[43:40] } = _240_ | { 1'h0, this_rs2_t0[43:40] };
  assign _022_ = _243_ | { 4'h0, rdx_t0[44] };
  assign { next_rdt_t0[47], next_rd_t0[47:44] } = _246_ | { 1'h0, this_rs2_t0[47:44] };
  assign _024_ = _249_ | { 4'h0, rdx_t0[48] };
  assign { next_rdt_t0[51], next_rd_t0[51:48] } = _252_ | { 1'h0, this_rs2_t0[51:48] };
  assign _026_ = _255_ | { 4'h0, rdx_t0[52] };
  assign { next_rdt_t0[55], next_rd_t0[55:52] } = _258_ | { 1'h0, this_rs2_t0[55:52] };
  assign _028_ = _261_ | { 4'h0, rdx_t0[56] };
  assign { next_rdt_t0[59], next_rd_t0[59:56] } = _264_ | { 1'h0, this_rs2_t0[59:56] };
  assign _030_ = _267_ | { 4'h0, rdx_t0[60] };
  assign { next_rdt_t0[63], next_rd_t0[63:60] } = _270_ | { 1'h0, this_rs2_t0[63:60] };
  assign _162_ = { _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_, _374_ } & _397_[31:0];
  assign _168_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & _383_[63:1];
  assign _163_ = { _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_, _094_ } & pcpi_rd_t0;
  assign _169_ = { _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_ } & rs2_t0[63:1];
  assign _271_ = _162_ | _163_;
  assign _274_ = _168_ | _169_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME pcpi_rd_t0 */
  always_ff @(posedge clk)
    pcpi_rd_t0 <= _271_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rs2_t0[63:1] */
  always_ff @(posedge clk)
    rs2_t0[63:1] <= _274_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871.2-1885.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME instr_mulhsu */
  always_ff @(posedge clk)
    if (!_373_) instr_mulhsu <= 1'h0;
    else instr_mulhsu <= _388_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871.2-1885.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME instr_mulh */
  always_ff @(posedge clk)
    if (!_373_) instr_mulh <= 1'h0;
    else instr_mulh <= _390_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871.2-1885.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME instr_mul */
  always_ff @(posedge clk)
    if (!_373_) instr_mul <= 1'h0;
    else instr_mul <= _392_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871.2-1885.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME instr_mulhu */
  always_ff @(posedge clk)
    if (!_373_) instr_mulhu <= 1'h0;
    else instr_mulhu <= _386_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME mul_waiting */
  always_ff @(posedge clk)
    if (!resetn) mul_waiting <= 1'h1;
    else mul_waiting <= _378_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME mul_finish */
  always_ff @(posedge clk)
    if (_098_) mul_finish <= 1'h0;
    else mul_finish <= _377_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME mul_counter */
  always_ff @(posedge clk)
    if (resetn) mul_counter <= _379_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954.2-1962.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME pcpi_rd */
  always_ff @(posedge clk)
    if (_374_) pcpi_rd <= _396_[31:0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rd */
  always_ff @(posedge clk)
    if (resetn)
      if (mul_waiting) rd <= 64'h0000000000000000;
      else rd <= next_rd;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rs2[0] */
  always_ff @(posedge clk)
    if (resetn)
      if (!mul_waiting) rs2[0] <= 1'h0;
      else rs2[0] <= _380_[0];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rs2[63:1] */
  always_ff @(posedge clk)
    if (resetn) rs2[63:1] <= _382_[63:1];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rs1[63] */
  always_ff @(posedge clk)
    if (resetn)
      if (!_099_) rs1[63] <= 1'h0;
      else rs1[63] <= pcpi_rs1[31];
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rs1[62:0] */
  always_ff @(posedge clk)
    if (resetn) rs1[62:0] <= _385_[62:0];
  reg [14:0] _791_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1924.2-1953.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME _791_ */
  always_ff @(posedge clk)
    if (resetn)
      if (mul_waiting) _791_ <= 15'h0000;
      else _791_ <= { next_rdt[59], next_rdt[55], next_rdt[51], next_rdt[47], next_rdt[43], next_rdt[39], next_rdt[35], next_rdt[31], next_rdt[27], next_rdt[23], next_rdt[19], next_rdt[15], next_rdt[11], next_rdt[7], next_rdt[3] };
  assign { rdx[60], rdx[56], rdx[52], rdx[48], rdx[44], rdx[40], rdx[36], rdx[32], rdx[28], rdx[24], rdx[20], rdx[16], rdx[12], rdx[8], rdx[4] } = _791_;
  assign _094_ = ~ _374_;
  assign _095_ = ~ { instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh };
  assign _096_ = ~ { mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting };
  assign _097_ = ~ { instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh };
  assign _172_ = _095_ & { 32'h00000000, pcpi_rs2_t0 };
  assign _174_ = _096_ & { rs2_t0[62:0], 1'h0 };
  assign _176_ = _097_ & rd_t0;
  assign _173_ = { instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh, instr_mulh } & { pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0[31], pcpi_rs2_t0 };
  assign _175_ = { mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting, mul_waiting } & _381_;
  assign this_rs2_t0 = { rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0], rs1[0] } & rs2_t0;
  assign _177_ = { instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh, instr_any_mulh } & { 32'h00000000, rd_t0[63:32] };
  assign _381_ = _172_ | _173_;
  assign _383_ = _174_ | _175_;
  assign _397_ = _176_ | _177_;
  assign _098_ = | { _093_, mul_waiting };
  assign _099_ = & { mul_waiting, instr_rs1_signed };
  assign _093_ = ~ resetn;
  assign _164_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & next_rd_t0;
  assign _166_ = resetn & _381_[0];
  assign _170_ = { resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn, resetn } & { next_rdt_t0[59], next_rdt_t0[55], next_rdt_t0[51], next_rdt_t0[47], next_rdt_t0[43], next_rdt_t0[39], next_rdt_t0[35], next_rdt_t0[31], next_rdt_t0[27], next_rdt_t0[23], next_rdt_t0[19], next_rdt_t0[15], next_rdt_t0[11], next_rdt_t0[7], next_rdt_t0[3] };
  assign _165_ = { _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_ } & rd_t0;
  assign _167_ = _093_ & rs2_t0[0];
  assign _171_ = { _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_, _093_ } & { rdx_t0[60], rdx_t0[56], rdx_t0[52], rdx_t0[48], rdx_t0[44], rdx_t0[40], rdx_t0[36], rdx_t0[32], rdx_t0[28], rdx_t0[24], rdx_t0[20], rdx_t0[16], rdx_t0[12], rdx_t0[8], rdx_t0[4] };
  assign _272_ = _164_ | _165_;
  assign _273_ = _166_ | _167_;
  assign _275_ = _170_ | _171_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rd_t0 */
  always_ff @(posedge clk)
    if (mul_waiting) rd_t0 <= 64'h0000000000000000;
    else rd_t0 <= _272_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME rs2_t0[0] */
  always_ff @(posedge clk)
    if (!mul_waiting) rs2_t0[0] <= 1'h0;
    else rs2_t0[0] <= _273_;
  reg [14:0] _820_;
  /* taint_ff = 32'd1 */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME _820_ */
  always_ff @(posedge clk)
    if (mul_waiting) _820_ <= 15'h0000;
    else _820_ <= _275_;
  assign { rdx_t0[60], rdx_t0[56], rdx_t0[52], rdx_t0[48], rdx_t0[44], rdx_t0[40], rdx_t0[36], rdx_t0[32], rdx_t0[28], rdx_t0[24], rdx_t0[20], rdx_t0[16], rdx_t0[12], rdx_t0[8], rdx_t0[4] } = _820_;
  assign _369_ = pcpi_insn[6:0] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.35-1876.63" */ 7'h33;
  assign _370_ = pcpi_insn[31:25] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.70-1876.100" */ 7'h01;
  assign mul_start = pcpi_wait && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1870.19-1870.44" */ _375_;
  assign _371_ = resetn && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.9-1876.29" */ pcpi_valid;
  assign _372_ = _371_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.8-1876.64" */ _369_;
  assign _373_ = _372_ && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1876.7-1876.101" */ _370_;
  assign _374_ = mul_finish && /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1957.7-1957.27" */ resetn;
  assign _375_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1870.32-1870.44" */ pcpi_wait_q;
  assign _376_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1940.19-1940.29" */ mul_start;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1954.2-1962.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME pcpi_ready */
  always_ff @(posedge clk)
    pcpi_ready <= _000_;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871.2-1885.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME pcpi_wait */
  always_ff @(posedge clk)
    pcpi_wait <= instr_any_mul;
  /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1871.2-1885.5" */
/* PC_TAINT_INFO MODULE_NAME picorv32_pcpi_mul */
/* PC_TAINT_INFO STATE_NAME pcpi_wait_q */
  always_ff @(posedge clk)
    pcpi_wait_q <= pcpi_wait;
  assign _000_ = _374_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1957.7-1957.27|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1957.3-1961.6" */ 1'h1 : 1'h0;
  assign _377_ = mul_counter[6] ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1948.8-1948.22|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1948.4-1951.7" */ 1'h1 : 1'h0;
  assign _378_ = mul_waiting ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.12-1928.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.8-1952.6" */ _376_ : _377_;
  assign _379_ = mul_waiting ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.12-1928.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.8-1952.6" */ _395_[6:0] : _394_[6:0];
  assign _380_ = instr_mulh ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1933.8-1933.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1933.4-1936.32" */ { pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2[31], pcpi_rs2 } : { 32'h00000000, pcpi_rs2 };
  assign _382_ = mul_waiting ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.12-1928.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.8-1952.6" */ _380_ : { rs2[62:0], 1'h0 };
  assign _384_ = instr_rs1_signed ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1929.8-1929.24|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1929.4-1932.32" */ { pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1[31], pcpi_rs1 } : { 32'h00000000, pcpi_rs1 };
  assign _385_ = mul_waiting ? /* full_case = 32'd1 */ /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.12-1928.23|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1928.8-1952.6" */ _384_ : { 1'h0, rs1[63:1] };
  assign _386_ = _387_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ 1'h1 : 1'h0;
  assign _387_ = pcpi_insn[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ 3'h3;
  assign _388_ = _389_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ 1'h1 : 1'h0;
  assign _389_ = pcpi_insn[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ 3'h2;
  assign _390_ = _391_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ 1'h1 : 1'h0;
  assign _391_ = pcpi_insn[14:12] == /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ 3'h1;
  assign _392_ = _393_ ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ 1'h1 : 1'h0;
  assign _393_ = ! /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:0.0-0.0|/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1877.4-1882.11" */ pcpi_insn[14:12];
  assign instr_any_mul = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1865.23-1865.74" */ { instr_mulhu, instr_mulhsu, instr_mulh, instr_mul };
  assign instr_any_mulh = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1866.24-1866.64" */ { instr_mulhu, instr_mulhsu, instr_mulh };
  assign instr_rs1_signed = | /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1867.26-1867.53" */ { instr_mulhsu, instr_mulh };
  assign _394_ = mul_counter - /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1947.19-1947.46" */ 32'd1;
  assign this_rs2 = rs1[0] ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1908.17-1908.43" */ rs2 : 64'h0000000000000000;
  assign _395_ = instr_any_mulh ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1939.20-1939.76" */ 32'd62 : 32'd30;
  assign _396_ = instr_any_mulh ? /* src = "/data/kceesay/workspace/mucfi/cpus/picorv32/cellift/generated/sv2v_out.v:1960.16-1960.46" */ { 32'h00000000, rd[63:32] } : rd;
  assign { next_rdt[62:60], next_rdt[58:56], next_rdt[54:52], next_rdt[50:48], next_rdt[46:44], next_rdt[42:40], next_rdt[38:36], next_rdt[34:32], next_rdt[30:28], next_rdt[26:24], next_rdt[22:20], next_rdt[18:16], next_rdt[14:12], next_rdt[10:8], next_rdt[6:4], next_rdt[2:0] } = 48'h000000000000;
  assign { next_rdt_t0[62:60], next_rdt_t0[58:56], next_rdt_t0[54:52], next_rdt_t0[50:48], next_rdt_t0[46:44], next_rdt_t0[42:40], next_rdt_t0[38:36], next_rdt_t0[34:32], next_rdt_t0[30:28], next_rdt_t0[26:24], next_rdt_t0[22:20], next_rdt_t0[18:16], next_rdt_t0[14:12], next_rdt_t0[10:8], next_rdt_t0[6:4], next_rdt_t0[2:0] } = 48'h000000000000;
  assign pcpi_ready_t0 = 1'h0;
  assign pcpi_wait_t0 = 1'h0;
  assign pcpi_wr = pcpi_ready;
  assign pcpi_wr_t0 = 1'h0;
  assign { rdx[63:61], rdx[59:57], rdx[55:53], rdx[51:49], rdx[47:45], rdx[43:41], rdx[39:37], rdx[35:33], rdx[31:29], rdx[27:25], rdx[23:21], rdx[19:17], rdx[15:13], rdx[11:9], rdx[7:5], rdx[3:0] } = 49'h0000000000000;
  assign { rdx_t0[63:61], rdx_t0[59:57], rdx_t0[55:53], rdx_t0[51:49], rdx_t0[47:45], rdx_t0[43:41], rdx_t0[39:37], rdx_t0[35:33], rdx_t0[31:29], rdx_t0[27:25], rdx_t0[23:21], rdx_t0[19:17], rdx_t0[15:13], rdx_t0[11:9], rdx_t0[7:5], rdx_t0[3:0] } = 49'h0000000000000;
endmodule
