-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4_sdx (win64) Build 1806307 Thu Mar  9 15:24:31 MST 2017
-- Date        : Tue May 16 09:54:07 2017
-- Host        : SakinderLaptop1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top xcl_design_xilmonitor_fifo0_0 -prefix
--               xcl_design_xilmonitor_fifo0_0_ xcl_design_xilmonitor_fifo0_0_sim_netlist.vhdl
-- Design      : xcl_design_xilmonitor_fifo0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku115-flvb2104-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axi_read_fsm is
  port (
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \gaxi_full_sm.r_valid_r_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gaxi_full_sm.arlen_cntr_reg[6]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grid.ar_id_r_reg[0]\ : out STD_LOGIC;
    \grid.S_AXI_RID_reg[0]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rready : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gaxi_full_sm.arlen_cntr_reg[7]\ : in STD_LOGIC;
    \s_axi4_arlen_4__s_port_\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[4]\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[3]\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[2]\ : in STD_LOGIC;
    \gaxi_full_sm.arlen_cntr_reg[1]\ : in STD_LOGIC;
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi4_araddr_28__s_port_\ : in STD_LOGIC;
    \s_axi4_araddr_5__s_port_\ : in STD_LOGIC;
    s_axi4_arvalid : in STD_LOGIC;
    \s_axi4_arlen_2__s_port_\ : in STD_LOGIC;
    \s_axi4_arlen_3__s_port_\ : in STD_LOGIC;
    \s_axi4_arlen[4]_0\ : in STD_LOGIC;
    \s_axi4_arlen_5__s_port_\ : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    ar_id_r : in STD_LOGIC;
    s_axi4_rid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_axi_read_fsm;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axi_read_fsm is
  signal ar_ready_c : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_10_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_11_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_12_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_13_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_8_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.ar_ready_r_i_9_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \^gaxi_full_sm.arlen_cntr_reg[6]\ : STD_LOGIC;
  signal \gaxi_full_sm.outstanding_read_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_11_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_12_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_13_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_14_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_15_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_16_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_17_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_18_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_8_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.r_last_r_i_9_n_0\ : STD_LOGIC;
  signal \^gaxi_full_sm.r_valid_r_reg_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[292]_i_3_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[292]_i_4_n_0\ : STD_LOGIC;
  signal \grid.S_AXI_RID[0]_i_2_n_0\ : STD_LOGIC;
  signal \grid.S_AXI_RID[0]_i_3_n_0\ : STD_LOGIC;
  signal \grid.S_AXI_RID[0]_i_4_n_0\ : STD_LOGIC;
  signal outstanding_read_r : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal present_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_valid_c : STD_LOGIC;
  signal \s_axi4_araddr_28__s_net_1\ : STD_LOGIC;
  signal \s_axi4_araddr_5__s_net_1\ : STD_LOGIC;
  signal \s_axi4_arlen_2__s_net_1\ : STD_LOGIC;
  signal \s_axi4_arlen_3__s_net_1\ : STD_LOGIC;
  signal \s_axi4_arlen_4__s_net_1\ : STD_LOGIC;
  signal \s_axi4_arlen_5__s_net_1\ : STD_LOGIC;
  signal \^s_axi4_arready\ : STD_LOGIC;
  signal \^s_axi4_rlast\ : STD_LOGIC;
  signal \^s_axi4_rvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_full_sm.ar_ready_r_i_13\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gaxi_full_sm.ar_ready_r_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gaxi_full_sm.ar_ready_r_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gaxi_full_sm.ar_ready_r_i_8\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[0]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[0]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gaxi_full_sm.present_state[0]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_last_r_i_12\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_last_r_i_16\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_last_r_i_18\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_last_r_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_last_r_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gaxi_full_sm.r_last_r_i_7\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \grid.S_AXI_RID[0]_i_2\ : label is "soft_lutpair36";
begin
  \gaxi_full_sm.arlen_cntr_reg[6]\ <= \^gaxi_full_sm.arlen_cntr_reg[6]\;
  \gaxi_full_sm.r_valid_r_reg_0\ <= \^gaxi_full_sm.r_valid_r_reg_0\;
  \s_axi4_araddr_28__s_net_1\ <= \s_axi4_araddr_28__s_port_\;
  \s_axi4_araddr_5__s_net_1\ <= \s_axi4_araddr_5__s_port_\;
  \s_axi4_arlen_2__s_net_1\ <= \s_axi4_arlen_2__s_port_\;
  \s_axi4_arlen_3__s_net_1\ <= \s_axi4_arlen_3__s_port_\;
  \s_axi4_arlen_4__s_net_1\ <= \s_axi4_arlen_4__s_port_\;
  \s_axi4_arlen_5__s_net_1\ <= \s_axi4_arlen_5__s_port_\;
  s_axi4_arready <= \^s_axi4_arready\;
  s_axi4_rlast <= \^s_axi4_rlast\;
  s_axi4_rvalid <= \^s_axi4_rvalid\;
\gaxi_full_sm.ar_ready_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045004500450005"
    )
        port map (
      I0 => \gaxi_full_sm.ar_ready_r_i_2_n_0\,
      I1 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      I2 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I3 => \gaxi_full_sm.ar_ready_r_i_5_n_0\,
      I4 => present_state(0),
      I5 => s_axi4_rready,
      O => ar_ready_c
    );
\gaxi_full_sm.ar_ready_r_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(3),
      I1 => s_axi4_araddr(11),
      I2 => s_axi4_araddr(22),
      I3 => s_axi4_araddr(1),
      O => \gaxi_full_sm.ar_ready_r_i_10_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(16),
      I1 => s_axi4_araddr(21),
      I2 => s_axi4_araddr(17),
      I3 => s_axi4_araddr(18),
      O => \gaxi_full_sm.ar_ready_r_i_11_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^s_axi4_arready\,
      I1 => s_axi4_araddr(25),
      I2 => s_axi4_araddr(0),
      I3 => s_axi4_araddr(27),
      O => \gaxi_full_sm.ar_ready_r_i_12_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(31),
      I1 => s_axi4_araddr(7),
      I2 => s_axi4_araddr(2),
      I3 => s_axi4_araddr(26),
      O => \gaxi_full_sm.ar_ready_r_i_13_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80A08080"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I1 => present_state(1),
      I2 => present_state(0),
      I3 => s_axi4_rready,
      I4 => \^s_axi4_rvalid\,
      O => \gaxi_full_sm.ar_ready_r_i_2_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi4_arlen(7),
      I1 => \^gaxi_full_sm.r_valid_r_reg_0\,
      I2 => s_axi4_arlen(6),
      O => \gaxi_full_sm.ar_ready_r_i_3_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => present_state(1),
      I1 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I2 => \gaxi_full_sm.ar_ready_r_i_7_n_0\,
      I3 => \gaxi_full_sm.ar_ready_r_i_8_n_0\,
      I4 => \gaxi_full_sm.ar_ready_r_i_9_n_0\,
      O => \gaxi_full_sm.ar_ready_r_i_4_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => \^s_axi4_rvalid\,
      I1 => s_axi4_rready,
      I2 => outstanding_read_r,
      I3 => present_state(1),
      I4 => present_state(0),
      O => \gaxi_full_sm.ar_ready_r_i_5_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi4_araddr(23),
      I1 => s_axi4_araddr(14),
      I2 => s_axi4_araddr(12),
      I3 => s_axi4_araddr(20),
      I4 => \gaxi_full_sm.ar_ready_r_i_10_n_0\,
      I5 => \gaxi_full_sm.ar_ready_r_i_11_n_0\,
      O => \gaxi_full_sm.ar_ready_r_i_6_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => s_axi4_arvalid,
      I1 => s_axi4_araddr(13),
      I2 => s_axi4_araddr(15),
      I3 => s_axi4_araddr(9),
      I4 => s_axi4_araddr(6),
      I5 => s_axi4_araddr(4),
      O => \gaxi_full_sm.ar_ready_r_i_7_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_araddr(28),
      I1 => s_axi4_araddr(29),
      I2 => s_axi4_araddr(30),
      I3 => s_axi4_araddr(10),
      I4 => \gaxi_full_sm.ar_ready_r_i_12_n_0\,
      O => \gaxi_full_sm.ar_ready_r_i_8_n_0\
    );
\gaxi_full_sm.ar_ready_r_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_araddr(5),
      I1 => s_axi4_araddr(8),
      I2 => s_axi4_araddr(24),
      I3 => s_axi4_araddr(19),
      I4 => \gaxi_full_sm.ar_ready_r_i_13_n_0\,
      O => \gaxi_full_sm.ar_ready_r_i_9_n_0\
    );
\gaxi_full_sm.ar_ready_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => ar_ready_c,
      Q => \^s_axi4_arready\
    );
\gaxi_full_sm.arlen_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF30555500CF5555"
    )
        port map (
      I0 => Q(0),
      I1 => \gaxi_full_sm.arlen_cntr[7]_i_6_n_0\,
      I2 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I3 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      I4 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I5 => s_axi4_arlen(0),
      O => D(0)
    );
\gaxi_full_sm.arlen_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99F09999F0F0F0F0"
    )
        port map (
      I0 => s_axi4_arlen(1),
      I1 => s_axi4_arlen(0),
      I2 => \gaxi_full_sm.arlen_cntr[1]_i_2_n_0\,
      I3 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I4 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I5 => \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\,
      O => D(1)
    );
\gaxi_full_sm.arlen_cntr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => s_axi4_arlen(1),
      I1 => present_state(1),
      I2 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I3 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I4 => Q(1),
      I5 => Q(0),
      O => \gaxi_full_sm.arlen_cntr[1]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\,
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\,
      I4 => \s_axi4_arlen_2__s_net_1\,
      O => D(2)
    );
\gaxi_full_sm.arlen_cntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => present_state(1),
      I2 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I3 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I4 => \gaxi_full_sm.arlen_cntr_reg[1]\,
      I5 => Q(2),
      O => \gaxi_full_sm.arlen_cntr[2]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\,
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\,
      I4 => \s_axi4_arlen_3__s_net_1\,
      O => D(3)
    );
\gaxi_full_sm.arlen_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => s_axi4_arlen(3),
      I1 => present_state(1),
      I2 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I3 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I4 => \gaxi_full_sm.arlen_cntr_reg[2]\,
      I5 => Q(3),
      O => \gaxi_full_sm.arlen_cntr[3]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\,
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\,
      I4 => \s_axi4_arlen[4]_0\,
      O => D(4)
    );
\gaxi_full_sm.arlen_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => s_axi4_arlen(4),
      I1 => present_state(1),
      I2 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I3 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I4 => \gaxi_full_sm.arlen_cntr_reg[3]\,
      I5 => Q(4),
      O => \gaxi_full_sm.arlen_cntr[4]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\,
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I3 => \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\,
      I4 => \s_axi4_arlen_5__s_net_1\,
      O => D(5)
    );
\gaxi_full_sm.arlen_cntr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => s_axi4_arlen(5),
      I1 => present_state(1),
      I2 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I3 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I4 => \gaxi_full_sm.arlen_cntr_reg[4]\,
      I5 => Q(5),
      O => \gaxi_full_sm.arlen_cntr[5]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99F09999F0F0F0F0"
    )
        port map (
      I0 => \^gaxi_full_sm.r_valid_r_reg_0\,
      I1 => s_axi4_arlen(6),
      I2 => \gaxi_full_sm.arlen_cntr[6]_i_2_n_0\,
      I3 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I4 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      I5 => \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\,
      O => D(6)
    );
\gaxi_full_sm.arlen_cntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00200020FFEF"
    )
        port map (
      I0 => s_axi4_arlen(6),
      I1 => present_state(1),
      I2 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I3 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I4 => \^gaxi_full_sm.arlen_cntr_reg[6]\,
      I5 => Q(6),
      O => \gaxi_full_sm.arlen_cntr[6]_i_2_n_0\
    );
\gaxi_full_sm.arlen_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \gaxi_full_sm.ar_ready_r_i_9_n_0\,
      I1 => \gaxi_full_sm.ar_ready_r_i_8_n_0\,
      I2 => \gaxi_full_sm.ar_ready_r_i_7_n_0\,
      I3 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I4 => present_state(1),
      I5 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      O => \gaxi_full_sm.arlen_cntr[6]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCCFFFF"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_3_n_0\,
      I1 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I2 => present_state(1),
      I3 => present_state(0),
      I4 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      O => E(0)
    );
\gaxi_full_sm.arlen_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C505C5C5C505C505"
    )
        port map (
      I0 => \gaxi_full_sm.arlen_cntr_reg[7]\,
      I1 => s_axi4_arlen(7),
      I2 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I3 => \s_axi4_arlen_4__s_net_1\,
      I4 => \gaxi_full_sm.arlen_cntr[7]_i_6_n_0\,
      I5 => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\,
      O => D(7)
    );
\gaxi_full_sm.arlen_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => Q(6),
      I2 => \^gaxi_full_sm.arlen_cntr_reg[6]\,
      I3 => Q(7),
      O => \gaxi_full_sm.arlen_cntr[7]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500551000000030"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_3_n_0\,
      I1 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I2 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I3 => present_state(1),
      I4 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      I5 => present_state(0),
      O => \gaxi_full_sm.arlen_cntr[7]_i_6_n_0\
    );
\gaxi_full_sm.outstanding_read_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC80008000800080"
    )
        port map (
      I0 => outstanding_read_r,
      I1 => \gaxi_full_sm.r_last_r_i_3_n_0\,
      I2 => present_state(1),
      I3 => present_state(0),
      I4 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I5 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      O => \gaxi_full_sm.outstanding_read_r_i_1_n_0\
    );
\gaxi_full_sm.outstanding_read_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gaxi_full_sm.outstanding_read_r_i_1_n_0\,
      Q => outstanding_read_r
    );
\gaxi_full_sm.present_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABAFABAFABA0000"
    )
        port map (
      I0 => \gaxi_full_sm.present_state[0]_i_2_n_0\,
      I1 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      I2 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I3 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I4 => \gaxi_full_sm.present_state[0]_i_3_n_0\,
      I5 => \gaxi_full_sm.present_state[0]_i_4_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_1_n_0\
    );
\gaxi_full_sm.present_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => present_state(1),
      I1 => present_state(0),
      O => \gaxi_full_sm.present_state[0]_i_2_n_0\
    );
\gaxi_full_sm.present_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => present_state(0),
      O => \gaxi_full_sm.present_state[0]_i_3_n_0\
    );
\gaxi_full_sm.present_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => s_axi4_araddr(30),
      I1 => s_axi4_araddr(31),
      I2 => \gaxi_full_sm.r_last_r_i_8_n_0\,
      I3 => \gaxi_full_sm.present_state[0]_i_5_n_0\,
      I4 => \gaxi_full_sm.present_state[0]_i_6_n_0\,
      I5 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_4_n_0\
    );
\gaxi_full_sm.present_state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_araddr(2),
      I1 => s_axi4_araddr(3),
      I2 => s_axi4_araddr(5),
      I3 => s_axi4_araddr(4),
      I4 => \gaxi_full_sm.r_last_r_i_17_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_5_n_0\
    );
\gaxi_full_sm.present_state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_araddr(11),
      I1 => s_axi4_araddr(10),
      I2 => s_axi4_araddr(0),
      I3 => s_axi4_araddr(13),
      I4 => \gaxi_full_sm.r_last_r_i_15_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_6_n_0\
    );
\gaxi_full_sm.present_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1F0FFF0"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => present_state(0),
      I2 => \gaxi_full_sm.ar_ready_r_i_5_n_0\,
      I3 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I4 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      I5 => \gaxi_full_sm.ar_ready_r_i_2_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_1_n_0\
    );
\gaxi_full_sm.present_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gaxi_full_sm.present_state[0]_i_1_n_0\,
      Q => present_state(0)
    );
\gaxi_full_sm.present_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gaxi_full_sm.present_state[1]_i_1_n_0\,
      Q => present_state(1)
    );
\gaxi_full_sm.r_last_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \^s_axi4_rvalid\,
      O => p_1_out
    );
\gaxi_full_sm.r_last_r_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(4),
      O => \^gaxi_full_sm.arlen_cntr_reg[6]\
    );
\gaxi_full_sm.r_last_r_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(24),
      I1 => s_axi4_araddr(25),
      I2 => s_axi4_araddr(22),
      I3 => s_axi4_araddr(23),
      O => \gaxi_full_sm.r_last_r_i_11_n_0\
    );
\gaxi_full_sm.r_last_r_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi4_araddr(28),
      I1 => s_axi4_araddr(29),
      O => \gaxi_full_sm.r_last_r_i_12_n_0\
    );
\gaxi_full_sm.r_last_r_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(16),
      I1 => s_axi4_araddr(17),
      I2 => s_axi4_araddr(15),
      I3 => s_axi4_araddr(14),
      O => \gaxi_full_sm.r_last_r_i_13_n_0\
    );
\gaxi_full_sm.r_last_r_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(20),
      I1 => s_axi4_araddr(21),
      I2 => s_axi4_araddr(19),
      I3 => s_axi4_araddr(18),
      O => \gaxi_full_sm.r_last_r_i_14_n_0\
    );
\gaxi_full_sm.r_last_r_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(8),
      I1 => s_axi4_araddr(9),
      I2 => s_axi4_araddr(6),
      I3 => s_axi4_araddr(7),
      O => \gaxi_full_sm.r_last_r_i_15_n_0\
    );
\gaxi_full_sm.r_last_r_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(13),
      I1 => s_axi4_araddr(0),
      I2 => s_axi4_araddr(10),
      I3 => s_axi4_araddr(11),
      O => \gaxi_full_sm.r_last_r_i_16_n_0\
    );
\gaxi_full_sm.r_last_r_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => s_axi4_araddr(12),
      I1 => s_axi4_arvalid,
      I2 => \^s_axi4_arready\,
      I3 => s_axi4_araddr(1),
      O => \gaxi_full_sm.r_last_r_i_17_n_0\
    );
\gaxi_full_sm.r_last_r_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(4),
      I1 => s_axi4_araddr(5),
      I2 => s_axi4_araddr(3),
      I3 => s_axi4_araddr(2),
      O => \gaxi_full_sm.r_last_r_i_18_n_0\
    );
\gaxi_full_sm.r_last_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF080008FF"
    )
        port map (
      I0 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      I1 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I2 => \gaxi_full_sm.r_last_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxi_full_sm.r_last_r_i_4_n_0\,
      I5 => \gaxi_full_sm.r_last_r_i_5_n_0\,
      O => p_3_in
    );
\gaxi_full_sm.r_last_r_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axi4_rvalid\,
      I1 => s_axi4_rready,
      O => \gaxi_full_sm.r_last_r_i_3_n_0\
    );
\gaxi_full_sm.r_last_r_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8BBBBBBBB"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_6_n_0\,
      I1 => present_state(1),
      I2 => \gaxi_full_sm.r_last_r_i_7_n_0\,
      I3 => \gaxi_full_sm.r_last_r_i_8_n_0\,
      I4 => \gaxi_full_sm.r_last_r_i_9_n_0\,
      I5 => \gaxi_full_sm.ar_ready_r_i_3_n_0\,
      O => \gaxi_full_sm.r_last_r_i_4_n_0\
    );
\gaxi_full_sm.r_last_r_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => present_state(0),
      I1 => present_state(1),
      I2 => Q(7),
      I3 => \^gaxi_full_sm.arlen_cntr_reg[6]\,
      I4 => Q(6),
      I5 => s_axi4_rready,
      O => \gaxi_full_sm.r_last_r_i_5_n_0\
    );
\gaxi_full_sm.r_last_r_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \^s_axi4_rvalid\,
      I2 => outstanding_read_r,
      O => \gaxi_full_sm.r_last_r_i_6_n_0\
    );
\gaxi_full_sm.r_last_r_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi4_araddr(30),
      I1 => s_axi4_araddr(31),
      O => \gaxi_full_sm.r_last_r_i_7_n_0\
    );
\gaxi_full_sm.r_last_r_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_11_n_0\,
      I1 => \gaxi_full_sm.r_last_r_i_12_n_0\,
      I2 => s_axi4_araddr(26),
      I3 => s_axi4_araddr(27),
      I4 => \gaxi_full_sm.r_last_r_i_13_n_0\,
      I5 => \gaxi_full_sm.r_last_r_i_14_n_0\,
      O => \gaxi_full_sm.r_last_r_i_8_n_0\
    );
\gaxi_full_sm.r_last_r_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gaxi_full_sm.r_last_r_i_15_n_0\,
      I1 => \gaxi_full_sm.r_last_r_i_16_n_0\,
      I2 => \gaxi_full_sm.r_last_r_i_17_n_0\,
      I3 => \gaxi_full_sm.r_last_r_i_18_n_0\,
      O => \gaxi_full_sm.r_last_r_i_9_n_0\
    );
\gaxi_full_sm.r_last_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_out,
      CLR => AR(0),
      D => p_3_in,
      Q => \^s_axi4_rlast\
    );
\gaxi_full_sm.r_valid_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \grid.S_AXI_RID[0]_i_3_n_0\,
      I1 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I2 => present_state(0),
      I3 => s_axi4_arlen(6),
      I4 => \^gaxi_full_sm.r_valid_r_reg_0\,
      I5 => s_axi4_arlen(7),
      O => r_valid_c
    );
\gaxi_full_sm.r_valid_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi4_arlen(5),
      I1 => s_axi4_arlen(3),
      I2 => s_axi4_arlen(1),
      I3 => s_axi4_arlen(0),
      I4 => s_axi4_arlen(2),
      I5 => s_axi4_arlen(4),
      O => \^gaxi_full_sm.r_valid_r_reg_0\
    );
\gaxi_full_sm.r_valid_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_out,
      CLR => AR(0),
      D => r_valid_c,
      Q => \^s_axi4_rvalid\
    );
\goreg_bm.dout_i[292]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => \grid.S_AXI_RID[0]_i_4_n_0\,
      I1 => present_state(1),
      I2 => \goreg_bm.dout_i[292]_i_3_n_0\,
      I3 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      I4 => \^s_axi4_rlast\,
      I5 => \goreg_bm.dout_i[292]_i_4_n_0\,
      O => \sig_register_array_reg[0][2]\
    );
\goreg_bm.dout_i[292]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxi_full_sm.ar_ready_r_i_7_n_0\,
      I1 => \s_axi4_araddr_28__s_net_1\,
      I2 => \gaxi_full_sm.ar_ready_r_i_12_n_0\,
      I3 => \s_axi4_araddr_5__s_net_1\,
      I4 => \gaxi_full_sm.ar_ready_r_i_13_n_0\,
      O => \goreg_bm.dout_i[292]_i_3_n_0\
    );
\goreg_bm.dout_i[292]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi4_rready,
      I1 => \^s_axi4_rvalid\,
      O => \goreg_bm.dout_i[292]_i_4_n_0\
    );
\grid.S_AXI_RID[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => s_axi4_arid(0),
      I1 => \grid.S_AXI_RID[0]_i_2_n_0\,
      I2 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I3 => ar_id_r,
      I4 => \grid.S_AXI_RID[0]_i_3_n_0\,
      I5 => s_axi4_rid(0),
      O => \grid.S_AXI_RID_reg[0]\
    );
\grid.S_AXI_RID[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => present_state(0),
      I1 => s_axi4_rready,
      I2 => \^s_axi4_rvalid\,
      O => \grid.S_AXI_RID[0]_i_2_n_0\
    );
\grid.S_AXI_RID[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \grid.S_AXI_RID[0]_i_4_n_0\,
      I1 => present_state(1),
      I2 => \gaxi_full_sm.ar_ready_r_i_9_n_0\,
      I3 => \gaxi_full_sm.ar_ready_r_i_8_n_0\,
      I4 => \gaxi_full_sm.ar_ready_r_i_7_n_0\,
      I5 => \gaxi_full_sm.ar_ready_r_i_6_n_0\,
      O => \grid.S_AXI_RID[0]_i_3_n_0\
    );
\grid.S_AXI_RID[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFB1BB"
    )
        port map (
      I0 => present_state(0),
      I1 => present_state(1),
      I2 => s_axi4_rready,
      I3 => \^s_axi4_rvalid\,
      I4 => outstanding_read_r,
      O => \grid.S_AXI_RID[0]_i_4_n_0\
    );
\grid.ar_id_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi4_arid(0),
      I1 => \gaxi_full_sm.ar_ready_r_i_4_n_0\,
      I2 => ar_id_r,
      O => \grid.ar_id_r_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axi_write_fsm is
  port (
    s_axi4_awready : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_wready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    bvalid_c : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I93 : out STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bvalid_count_r_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_bready : in STD_LOGIC;
    \gaxi_bvalid_id_r.bvalid_r_reg\ : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gaxif_wlast_gen.awlen_cntr_r_reg[1]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[2]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[3]\ : in STD_LOGIC;
    \gaxif_wlast_gen.awlen_cntr_r_reg[4]\ : in STD_LOGIC;
    \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_8\ : in STD_LOGIC;
    \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_9\ : in STD_LOGIC;
    \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_5\ : in STD_LOGIC;
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_6\ : in STD_LOGIC;
    \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_7\ : in STD_LOGIC;
    s_axi4_awvalid : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_axi_write_fsm;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axi_write_fsm is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aw_ready_c : STD_LOGIC;
  signal \^bvalid_c\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_10_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_11_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_8_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.aw_ready_r_i_9_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.present_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.w_ready_r_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.w_ready_r_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.w_ready_r_i_4_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal present_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi4_awready\ : STD_LOGIC;
  signal w_ready_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bvalid_count_r[2]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gaxi_full_sm.aw_ready_r_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gaxi_full_sm.aw_ready_r_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gaxi_full_sm.w_ready_r_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gaxi_full_sm.w_ready_r_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gaxi_full_sm.w_ready_r_i_4\ : label is "soft_lutpair48";
begin
  AS(0) <= \^as\(0);
  bvalid_c <= \^bvalid_c\;
  s_axi4_awready <= \^s_axi4_awready\;
IP2Bus_RdAck_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^as\(0)
    );
\bvalid_count_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^bvalid_c\,
      I1 => Q(0),
      I2 => Q(1),
      O => \bvalid_count_r_reg[2]\(0)
    );
\bvalid_count_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFFE000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => s_axi4_bready,
      I4 => \gaxi_bvalid_id_r.bvalid_r_reg\,
      I5 => \^bvalid_c\,
      O => E(0)
    );
\bvalid_count_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \^bvalid_c\,
      I3 => Q(1),
      O => \bvalid_count_r_reg[2]\(1)
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_2_n_0\,
      I1 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_8\,
      I2 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_9\,
      I3 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_5\,
      O => I93
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi4_awaddr(16),
      I1 => \^s_axi4_awready\,
      I2 => s_axi4_awaddr(13),
      I3 => s_axi4_awaddr(4),
      I4 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_6\,
      I5 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_7\,
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_2_n_0\
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010000000000"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(6),
      I1 => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3_n_0\,
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(7),
      I3 => present_state(1),
      I4 => present_state(0),
      I5 => s_axi4_wvalid,
      O => \^bvalid_c\
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(5),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(3),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(1),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(2),
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(4),
      O => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC305151"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I1 => present_state(1),
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => s_axi4_bready,
      I4 => present_state(0),
      O => aw_ready_c
    );
\gaxi_full_sm.aw_ready_r_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(9),
      I1 => s_axi4_awaddr(20),
      I2 => s_axi4_awaddr(0),
      I3 => s_axi4_awaddr(3),
      O => \gaxi_full_sm.aw_ready_r_i_10_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(23),
      I1 => s_axi4_awaddr(24),
      I2 => s_axi4_awaddr(19),
      I3 => s_axi4_awaddr(27),
      O => \gaxi_full_sm.aw_ready_r_i_11_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => present_state(1),
      I1 => \gaxi_full_sm.aw_ready_r_i_4_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_5_n_0\,
      I3 => \gaxi_full_sm.aw_ready_r_i_6_n_0\,
      I4 => \gaxi_full_sm.aw_ready_r_i_7_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_2_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(7),
      I1 => s_axi4_wvalid,
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(6),
      I3 => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3_n_0\,
      I4 => \gaxi_full_sm.w_ready_r_i_4_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_3_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_8_n_0\,
      I1 => s_axi4_awaddr(10),
      I2 => s_axi4_awaddr(21),
      I3 => s_axi4_awaddr(12),
      I4 => s_axi4_awaddr(26),
      I5 => \gaxi_full_sm.aw_ready_r_i_9_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_4_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(31),
      I1 => s_axi4_awaddr(28),
      I2 => s_axi4_awaddr(6),
      I3 => s_axi4_awaddr(4),
      I4 => \gaxi_full_sm.aw_ready_r_i_10_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_5_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(25),
      I1 => s_axi4_awaddr(8),
      I2 => s_axi4_awaddr(13),
      I3 => s_axi4_awaddr(15),
      I4 => \gaxi_full_sm.aw_ready_r_i_11_n_0\,
      O => \gaxi_full_sm.aw_ready_r_i_6_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(17),
      I1 => s_axi4_awaddr(14),
      I2 => s_axi4_awaddr(29),
      I3 => s_axi4_awaddr(18),
      I4 => s_axi4_awaddr(2),
      I5 => s_axi4_awaddr(22),
      O => \gaxi_full_sm.aw_ready_r_i_7_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi4_awaddr(7),
      I1 => s_axi4_awaddr(16),
      I2 => s_axi4_awvalid,
      I3 => s_axi4_awaddr(1),
      O => \gaxi_full_sm.aw_ready_r_i_8_n_0\
    );
\gaxi_full_sm.aw_ready_r_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^s_axi4_awready\,
      I1 => s_axi4_awaddr(5),
      I2 => s_axi4_awaddr(11),
      I3 => s_axi4_awaddr(30),
      O => \gaxi_full_sm.aw_ready_r_i_9_n_0\
    );
\gaxi_full_sm.aw_ready_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^as\(0),
      D => aw_ready_c,
      Q => \^s_axi4_awready\
    );
\gaxi_full_sm.present_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFC440074CC"
    )
        port map (
      I0 => s_axi4_bready,
      I1 => present_state(0),
      I2 => s_axi4_wvalid,
      I3 => present_state(1),
      I4 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I5 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      O => \gaxi_full_sm.present_state[0]_i_1__0_n_0\
    );
\gaxi_full_sm.present_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFC4C400F04444"
    )
        port map (
      I0 => s_axi4_wvalid,
      I1 => \gaxi_full_sm.present_state[1]_i_2_n_0\,
      I2 => present_state(1),
      I3 => s_axi4_bready,
      I4 => present_state(0),
      I5 => \gaxi_full_sm.present_state[1]_i_3_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_1__0_n_0\
    );
\gaxi_full_sm.present_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00010001"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_7_n_0\,
      I1 => \gaxi_full_sm.aw_ready_r_i_6_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_5_n_0\,
      I3 => \gaxi_full_sm.aw_ready_r_i_4_n_0\,
      I4 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I5 => present_state(1),
      O => \gaxi_full_sm.present_state[1]_i_2_n_0\
    );
\gaxi_full_sm.present_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => s_axi4_wvalid,
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(7),
      I5 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      O => \gaxi_full_sm.present_state[1]_i_3_n_0\
    );
\gaxi_full_sm.present_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^as\(0),
      D => \gaxi_full_sm.present_state[0]_i_1__0_n_0\,
      Q => present_state(0)
    );
\gaxi_full_sm.present_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^as\(0),
      D => \gaxi_full_sm.present_state[1]_i_1__0_n_0\,
      Q => present_state(1)
    );
\gaxi_full_sm.w_ready_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05075353"
    )
        port map (
      I0 => \gaxi_full_sm.w_ready_r_i_2_n_0\,
      I1 => \gaxi_full_sm.w_ready_r_i_3_n_0\,
      I2 => present_state(1),
      I3 => \gaxi_full_sm.w_ready_r_i_4_n_0\,
      I4 => present_state(0),
      O => w_ready_c
    );
\gaxi_full_sm.w_ready_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3_n_0\,
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(6),
      I2 => s_axi4_wvalid,
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(7),
      O => \gaxi_full_sm.w_ready_r_i_2_n_0\
    );
\gaxi_full_sm.w_ready_r_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gaxi_full_sm.aw_ready_r_i_7_n_0\,
      I1 => \gaxi_full_sm.aw_ready_r_i_6_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_5_n_0\,
      I3 => \gaxi_full_sm.aw_ready_r_i_4_n_0\,
      O => \gaxi_full_sm.w_ready_r_i_3_n_0\
    );
\gaxi_full_sm.w_ready_r_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => \gaxi_full_sm.w_ready_r_i_4_n_0\
    );
\gaxi_full_sm.w_ready_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^as\(0),
      D => w_ready_c,
      Q => s_axi4_wready
    );
\gaxif_wlast_gen.awlen_cntr_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088BFBB"
    )
        port map (
      I0 => s_axi4_awlen(0),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(0),
      O => D(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB80888088BFBB"
    )
        port map (
      I0 => s_axi4_awlen(1),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(1),
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(0),
      O => D(1)
    );
\gaxif_wlast_gen.awlen_cntr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB80888088BFBB"
    )
        port map (
      I0 => s_axi4_awlen(2),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[1]\,
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(2),
      O => D(2)
    );
\gaxif_wlast_gen.awlen_cntr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB80888088BFBB"
    )
        port map (
      I0 => s_axi4_awlen(3),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[2]\,
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(3),
      O => D(3)
    );
\gaxif_wlast_gen.awlen_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB80888088BFBB"
    )
        port map (
      I0 => s_axi4_awlen(4),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[3]\,
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(4),
      O => D(4)
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB80888088BFBB"
    )
        port map (
      I0 => s_axi4_awlen(5),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[4]\,
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(5),
      O => D(5)
    );
\gaxif_wlast_gen.awlen_cntr_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB80888088BFBB"
    )
        port map (
      I0 => s_axi4_awlen(6),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3_n_0\,
      I5 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(6),
      O => D(6)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2FFFF22A288A8"
    )
        port map (
      I0 => s_axi4_wvalid,
      I1 => present_state(1),
      I2 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(7),
      I4 => present_state(0),
      I5 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      O => \gaxif_wlast_gen.awlen_cntr_r_reg[7]\(0)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088BFBBBFBB8088"
    )
        port map (
      I0 => s_axi4_awlen(7),
      I1 => \gaxi_full_sm.aw_ready_r_i_2_n_0\,
      I2 => \gaxi_full_sm.aw_ready_r_i_3_n_0\,
      I3 => present_state(0),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(7),
      I5 => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\,
      O => D(7)
    );
\gaxif_wlast_gen.awlen_cntr_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(6),
      I1 => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_3_n_0\,
      O => \gaxif_wlast_gen.awlen_cntr_r[7]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_pselect_f is
  port (
    ce_expnd_i_12 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_pselect_f;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_pselect_f is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized0\ is
  port (
    ce_expnd_i_11 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized0\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized0\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized0\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(1),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => Q,
      O => ce_expnd_i_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized1\ is
  port (
    ce_expnd_i_10 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized1\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized1\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized1\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => Q,
      O => ce_expnd_i_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized10\ is
  port (
    ce_expnd_i_1 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized10\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized10\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized10\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(3),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized11\ is
  port (
    ce_expnd_i_0 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized11\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized11\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized11\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(1),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      I4 => Q,
      O => ce_expnd_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized3\ is
  port (
    ce_expnd_i_8 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized3\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized3\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized3\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => \bus2ip_addr_i_reg[5]\(2),
      I4 => Q,
      O => ce_expnd_i_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized4\ is
  port (
    ce_expnd_i_7 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized4\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized4\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized4\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized5\ is
  port (
    ce_expnd_i_6 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized5\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized5\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized5\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => \bus2ip_addr_i_reg[5]\(2),
      O => ce_expnd_i_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized6\ is
  port (
    ce_expnd_i_5 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized6\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized6\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized6\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => Q,
      I2 => \bus2ip_addr_i_reg[5]\(2),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized7\ is
  port (
    ce_expnd_i_4 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized7\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized7\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized7\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(0),
      I3 => Q,
      I4 => \bus2ip_addr_i_reg[5]\(3),
      O => ce_expnd_i_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized8\ is
  port (
    ce_expnd_i_3 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized8\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized8\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized8\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(1),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => Q,
      O => ce_expnd_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized9\ is
  port (
    ce_expnd_i_2 : out STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized9\ : entity is "pselect_f";
end \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized9\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized9\ is
begin
CS: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(2),
      I1 => \bus2ip_addr_i_reg[5]\(0),
      I2 => \bus2ip_addr_i_reg[5]\(3),
      I3 => \bus2ip_addr_i_reg[5]\(1),
      I4 => Q,
      O => ce_expnd_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized25\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized25\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized26\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized26\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized27\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized27\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized28\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized28\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized29\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized29\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal doutb : STD_LOGIC_VECTOR ( 36 to 36 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 1) => axi_str_rxd_tdata(6 downto 0),
      DINADIN(0) => '1',
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(7),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 1) => D(6 downto 0),
      DOUTBDOUT(0) => doutb(36),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(7),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized30\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized30\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized31\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized31\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 5) => B"000000000000000000000000000",
      DINADIN(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\,
      DOUTBDOUT(4 downto 0) => D(4 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => s_axi_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => axi_str_rxd_tdata(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => D(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => WEA(0),
      ENBWREN => ram_rd_en_i,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => ram_full_fb_i_reg,
      I2 => comp0,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_3 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_3 : entity is "fifo_generator_v13_0_5_compare";
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_3;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_3 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1_0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1_0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg_0(5 downto 0)
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44744444"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => ram_full_fb_i_reg,
      I2 => axi_str_rxd_tvalid,
      I3 => ram_full_i_reg_0,
      I4 => comp1_0,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_4 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    \p_2_out__0\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_4 : entity is "fifo_generator_v13_0_5_compare";
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_4;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_4 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc0.count_d1_reg[11]\,
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => \p_2_out__0\,
      I1 => p_2_out,
      I2 => axi_str_rxd_tvalid,
      I3 => ram_full_i_reg,
      I4 => comp0,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_5 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_5 : entity is "fifo_generator_v13_0_5_compare";
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_5;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_5 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_bin_cntr is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_bin_cntr;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_bin_cntr is
  signal \^device_8series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_8__1_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(0),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(10),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(11),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(1),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(2),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(3),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(4),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(5),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(6),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(7),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(8),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => rd_pntr_plus1(9),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => plusOp(0),
      PRE => Q(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(10),
      Q => rd_pntr_plus1(10)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(11),
      Q => rd_pntr_plus1(11)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(8),
      Q => rd_pntr_plus1(8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => Q(0),
      D => plusOp(9),
      Q => rd_pntr_plus1(9)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => \gcc0.gc0.count_d1_reg[11]\(1),
      I2 => \gcc0.gc0.count_d1_reg[11]\(0),
      I3 => rd_pntr_plus1(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[11]\(3),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[11]\(2),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \gcc0.gc0.count_d1_reg[11]\(5),
      I2 => rd_pntr_plus1(4),
      I3 => \gcc0.gc0.count_d1_reg[11]\(4),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => \gcc0.gc0.count_d1_reg[11]\(7),
      I2 => rd_pntr_plus1(6),
      I3 => \gcc0.gc0.count_d1_reg[11]\(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(9),
      I1 => \gcc0.gc0.count_d1_reg[11]\(9),
      I2 => rd_pntr_plus1(8),
      I3 => \gcc0.gc0.count_d1_reg[11]\(8),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(11),
      I1 => \gcc0.gc0.count_d1_reg[11]\(11),
      I2 => rd_pntr_plus1(10),
      I3 => \gcc0.gc0.count_d1_reg[11]\(10),
      O => v1_reg(5)
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => rd_pntr_plus1(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => plusOp(8 downto 1),
      S(7) => \plusOp_carry_i_1__1_n_0\,
      S(6) => \plusOp_carry_i_2__1_n_0\,
      S(5) => \plusOp_carry_i_3__1_n_0\,
      S(4) => \plusOp_carry_i_4__1_n_0\,
      S(3) => \plusOp_carry_i_5__1_n_0\,
      S(2) => \plusOp_carry_i_6__1_n_0\,
      S(1) => \plusOp_carry_i_7__2_n_0\,
      S(0) => \plusOp_carry_i_8__1_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 3) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => plusOp(11 downto 9),
      S(7 downto 3) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 3),
      S(2) => \plusOp_carry__0_i_1__1_n_0\,
      S(1) => \plusOp_carry__0_i_2__1_n_0\,
      S(0) => \plusOp_carry__0_i_3__1_n_0\
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(11),
      O => \plusOp_carry__0_i_1__1_n_0\
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(10),
      O => \plusOp_carry__0_i_2__1_n_0\
    );
\plusOp_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(9),
      O => \plusOp_carry__0_i_3__1_n_0\
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      O => \plusOp_carry_i_1__1_n_0\
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      O => \plusOp_carry_i_2__1_n_0\
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      O => \plusOp_carry_i_3__1_n_0\
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      O => \plusOp_carry_i_4__1_n_0\
    );
\plusOp_carry_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      O => \plusOp_carry_i_5__1_n_0\
    );
\plusOp_carry_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      O => \plusOp_carry_i_6__1_n_0\
    );
\plusOp_carry_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      O => \plusOp_carry_i_7__2_n_0\
    );
\plusOp_carry_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      O => \plusOp_carry_i_8__1_n_0\
    );
\plusOp_carry_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gcc0.gc0.count_reg[0]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_fwft is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : out STD_LOGIC;
    \goreg_bm.dout_i_reg[292]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC;
    \count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg_0\ : in STD_LOGIC;
    \p_2_out__0\ : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    \gsafety_cc.rst_int_sync_1_reg\ : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_fwft;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_fwft is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state_reg_n_0_[1]\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal valid_fwft : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair3";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[292]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__0\ : label is "soft_lutpair2";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \greg.ram_rd_en_i_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_4 : label is "soft_lutpair4";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075FFFFFF"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => empty_fwft_i,
      I2 => \gaxi_full_sm.present_state_reg[1]\,
      I3 => curr_fwft_state(0),
      I4 => \gsafety_cc.rst_int_sync_1_reg\,
      I5 => ram_empty_fb_i_reg_1,
      O => ram_rd_en_i
    );
\count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020DF2020"
    )
        port map (
      I0 => valid_fwft,
      I1 => empty_fwft_i,
      I2 => \gaxi_full_sm.present_state_reg[1]\,
      I3 => ram_full_i_reg_0,
      I4 => axi_str_rxd_tvalid,
      I5 => p_2_out,
      O => \count_reg[12]\(0)
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2B2A2A2"
    )
        port map (
      I0 => empty_fwft_fb,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_i,
      I4 => \gaxi_full_sm.present_state_reg[1]\,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_i
    );
\goreg_bm.dout_i[292]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F00"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => \gaxi_full_sm.present_state_reg[1]\,
      I2 => curr_fwft_state(0),
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I4 => rst_int_sync,
      O => \goreg_bm.dout_i_reg[292]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => empty_fwft_i,
      I2 => \gaxi_full_sm.present_state_reg[1]\,
      I3 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \gaxi_full_sm.present_state_reg[1]\,
      I2 => empty_fwft_i,
      I3 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I4 => \p_2_out__0\,
      O => \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => \gpregsm1.curr_fwft_state[1]_i_1__0_n_0\,
      Q => \gpregsm1.curr_fwft_state_reg_n_0_[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => valid_fwft
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07070F07"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      I2 => \p_2_out__0\,
      I3 => \gaxi_full_sm.present_state_reg[1]\,
      I4 => empty_fwft_i,
      O => E(0)
    );
p_0_out_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_reg[1]\(0),
      I1 => valid_fwft,
      I2 => empty_fwft_i,
      I3 => \gaxi_full_sm.present_state_reg[1]\,
      O => \count_reg[8]\(0)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA00AA00AA00"
    )
        port map (
      I0 => p_16_out,
      I1 => empty_fwft_i,
      I2 => \gaxi_full_sm.present_state_reg[1]\,
      I3 => \p_2_out__0\,
      I4 => curr_fwft_state(0),
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => p_3_out
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFAAFFAAFFAA"
    )
        port map (
      I0 => p_16_out,
      I1 => empty_fwft_i,
      I2 => \gaxi_full_sm.present_state_reg[1]\,
      I3 => \p_2_out__0\,
      I4 => curr_fwft_state(0),
      I5 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      O => \greg.gpcry_sym.diff_pntr_pad_reg[8]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFFAAAAAAAA"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I2 => empty_fwft_i,
      I3 => \gaxi_full_sm.present_state_reg[1]\,
      I4 => curr_fwft_state(0),
      I5 => ram_full_i_reg,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA88AA8A"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => \grstd1.grst_full.grst_f.rst_d5_reg_0\,
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => \p_2_out__0\,
      I4 => \gaxi_full_sm.present_state_reg[1]\,
      I5 => empty_fwft_i,
      O => ram_full_comb
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg_n_0_[1]\,
      I1 => curr_fwft_state(0),
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_pe_ss is
  port (
    p_8_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    p_16_out : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_pe_ss;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_pe_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \gpes.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gpes.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal plusOp_0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
begin
  p_8_out <= \^p_8_out\;
\gpes.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0200"
    )
        port map (
      I0 => \gpes.prog_empty_i_i_2_n_0\,
      I1 => \gpes.prog_empty_i_i_3_n_0\,
      I2 => ram_wr_en_i,
      I3 => ram_rd_en_i,
      I4 => \^p_8_out\,
      O => \gpes.prog_empty_i_i_1_n_0\
    );
\gpes.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => diff_pntr_pad(11),
      I1 => diff_pntr_pad(10),
      I2 => diff_pntr_pad(12),
      I3 => diff_pntr_pad(7),
      I4 => diff_pntr_pad(8),
      I5 => diff_pntr_pad(9),
      O => \gpes.prog_empty_i_i_2_n_0\
    );
\gpes.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(1),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(6),
      I4 => diff_pntr_pad(4),
      I5 => diff_pntr_pad(5),
      O => \gpes.prog_empty_i_i_3_n_0\
    );
\gpes.prog_empty_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpes.prog_empty_i_i_1_n_0\,
      PRE => Q(0),
      Q => \^p_8_out\
    );
\greg.gpcry_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(10),
      Q => diff_pntr_pad(10)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(11),
      Q => diff_pntr_pad(11)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(12),
      Q => diff_pntr_pad(12)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(1),
      Q => diff_pntr_pad(1)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(2),
      Q => diff_pntr_pad(2)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(3),
      Q => diff_pntr_pad(3)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(4),
      Q => diff_pntr_pad(4)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(5),
      Q => diff_pntr_pad(5)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(6),
      Q => diff_pntr_pad(6)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(7),
      Q => diff_pntr_pad(7)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(8),
      Q => diff_pntr_pad(8)
    );
\greg.gpcry_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => plusOp_0(9),
      Q => diff_pntr_pad(9)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => E(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => Q(0),
      D => p_16_out,
      Q => ram_wr_en_i
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => empty_fwft_i_reg,
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => \gcc0.gc0.count_d1_reg[10]\(7 downto 0),
      O(7 downto 0) => plusOp_0(8 downto 1),
      S(7 downto 0) => S(7 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 4) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 4),
      DI(3) => '0',
      DI(2 downto 0) => \gcc0.gc0.count_d1_reg[10]\(10 downto 8),
      O(7 downto 4) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => plusOp_0(12 downto 9),
      S(7 downto 4) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 4),
      S(3 downto 0) => \gcc0.gc0.count_d1_reg[11]\(3 downto 0)
    );
\sig_register_array[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1F1F001F0000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      I3 => sig_rxd_prog_empty_d1,
      I4 => \^p_8_out\,
      I5 => \sig_register_array_reg[0][12]_0\,
      O => \sig_register_array_reg[0][12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo is
  port (
    s_axi_aclk : in STD_LOGIC;
    inverted_reset : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo is
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => inverted_reset,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => inverted_reset,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => inverted_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => inverted_reset,
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo__parameterized0\ : entity is "fifo_generator_v13_0_5_reset_blk_ramfifo";
end \xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute async_reg of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute async_reg of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d4_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d5_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gpfs.prog_full_i_reg\ <= rst_d5;
  \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ <= \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\;
  \out\ <= rst_d2;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rst_int_sync_1,
      I1 => rst_int_sync,
      I2 => \^q\(0),
      O => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d2,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d3
    );
\grstd1.grst_full.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d3,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d4
    );
\grstd1.grst_full.grst_f.rst_d5_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d4,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d5
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_areset_n,
      O => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0\,
      Q => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_updn_cntr is
  port (
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \count_reg[8]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_complete : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_updn_cntr;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[13]\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[20]_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_7_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_ip2bus_data[11]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[16]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[17]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_8\ : label is "soft_lutpair1";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \sig_ip2bus_data_reg[13]\ <= \^sig_ip2bus_data_reg[13]\;
  \sig_ip2bus_data_reg[20]_0\ <= \^sig_ip2bus_data_reg[20]_0\;
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(9),
      Q => \^q\(10)
    );
\count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(10),
      Q => \^q\(11)
    );
\count_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(11),
      Q => \^q\(12)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(0),
      Q => \^q\(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(1),
      Q => \^q\(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(2),
      Q => \^q\(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(3),
      Q => \^q\(4)
    );
\count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(4),
      Q => \^q\(5)
    );
\count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(5),
      Q => \^q\(6)
    );
\count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(6),
      Q => \^q\(7)
    );
\count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(7),
      Q => \^q\(8)
    );
\count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \count_reg[10]_0\(8),
      Q => \^q\(9)
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \count_reg[12]_0\(3)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \count_reg[12]_0\(2)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \count_reg[12]_0\(1)
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \count_reg[12]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count_reg[8]_0\(6)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count_reg[8]_0\(5)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count_reg[8]_0\(4)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count_reg[8]_0\(3)
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count_reg[8]_0\(2)
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count_reg[8]_0\(1)
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count_reg[8]_0\(0)
    );
\sig_ip2bus_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \^q\(7),
      I3 => \^sig_ip2bus_data_reg[20]_0\,
      I4 => \sig_ip2bus_data[11]_i_5_n_0\,
      I5 => \sig_ip2bus_data[1]_i_5_n_0\,
      O => \sig_ip2bus_data_reg[12]\
    );
\sig_ip2bus_data[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \sig_ip2bus_data[11]_i_5_n_0\
    );
\sig_ip2bus_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[18]\(6),
      I2 => \^q\(12),
      I3 => \^q\(11),
      I4 => \^sig_ip2bus_data_reg[13]\,
      I5 => empty_fwft_i_reg_0,
      O => D(5)
    );
\sig_ip2bus_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F88888F888"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[18]\(5),
      I1 => empty_fwft_i_reg,
      I2 => empty_fwft_i_reg_0,
      I3 => \^sig_ip2bus_data_reg[13]\,
      I4 => \^q\(11),
      I5 => \^q\(12),
      O => D(4)
    );
\sig_ip2bus_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF606060"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^sig_ip2bus_data_reg[13]\,
      I2 => empty_fwft_i_reg_0,
      I3 => empty_fwft_i_reg,
      I4 => \goreg_dm.dout_i_reg[18]\(4),
      O => D(3)
    );
\sig_ip2bus_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA900A900A900"
    )
        port map (
      I0 => \^q\(10),
      I1 => \sig_ip2bus_data[16]_i_2_n_0\,
      I2 => \^q\(9),
      I3 => empty_fwft_i_reg_0,
      I4 => empty_fwft_i_reg,
      I5 => \goreg_dm.dout_i_reg[18]\(3),
      O => D(2)
    );
\sig_ip2bus_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^sig_ip2bus_data_reg[20]_0\,
      I4 => \^q\(7),
      O => \sig_ip2bus_data[16]_i_2_n_0\
    );
\sig_ip2bus_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA900A900A900"
    )
        port map (
      I0 => \^q\(9),
      I1 => \sig_ip2bus_data[17]_i_2_n_0\,
      I2 => \^q\(8),
      I3 => empty_fwft_i_reg_0,
      I4 => empty_fwft_i_reg,
      I5 => \goreg_dm.dout_i_reg[18]\(2),
      O => D(1)
    );
\sig_ip2bus_data[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^sig_ip2bus_data_reg[20]_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \sig_ip2bus_data[17]_i_2_n_0\
    );
\sig_ip2bus_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F8888"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \goreg_dm.dout_i_reg[18]\(1),
      I2 => \^q\(8),
      I3 => \sig_ip2bus_data[17]_i_2_n_0\,
      I4 => empty_fwft_i_reg_0,
      O => D(0)
    );
\sig_ip2bus_data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FEFFFFFFFF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^sig_ip2bus_data_reg[20]_0\,
      I3 => \^q\(7),
      I4 => sig_rx_channel_reset_reg,
      I5 => \out\,
      O => \sig_ip2bus_data_reg[19]\
    );
\sig_ip2bus_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_ip2bus_data[1]_i_5_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^sig_ip2bus_data_reg[20]_0\,
      I4 => \^q\(7),
      O => \^sig_ip2bus_data_reg[13]\
    );
\sig_ip2bus_data[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \sig_ip2bus_data_reg[6]\
    );
\sig_ip2bus_data[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(10),
      I2 => \^q\(9),
      O => \sig_ip2bus_data[1]_i_5_n_0\
    );
\sig_ip2bus_data[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => rx_complete,
      I3 => \grxd.rx_partial_pkt_reg\,
      I4 => \^q\(3),
      O => \^sig_ip2bus_data_reg[20]_0\
    );
\sig_ip2bus_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1EFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^sig_ip2bus_data_reg[20]_0\,
      I2 => \^q\(6),
      I3 => \out\,
      I4 => sig_rx_channel_reset_reg,
      I5 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O => \sig_ip2bus_data_reg[20]\
    );
\sig_ip2bus_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEEEEEE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grxd.rx_partial_pkt_reg\,
      I2 => ram_full_i_reg,
      I3 => axi_str_rxd_tvalid,
      I4 => axi_str_rxd_tlast,
      I5 => \^q\(2),
      O => \sig_ip2bus_data_reg[22]\
    );
\sig_ip2bus_data[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => axi_str_rxd_tlast,
      I2 => axi_str_rxd_tvalid,
      I3 => ram_full_i_reg,
      I4 => \grxd.rx_partial_pkt_reg\,
      O => \sig_ip2bus_data_reg[23]\
    );
\sig_ip2bus_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9AFF00FF9AFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rx_complete,
      I2 => \grxd.rx_partial_pkt_reg\,
      I3 => sig_rx_channel_reset_reg,
      I4 => \out\,
      I5 => \goreg_dm.dout_i_reg[18]\(0),
      O => \sig_ip2bus_data_reg[24]\
    );
\sig_register_array[0][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_7_n_0\,
      I1 => \sig_register_array[0][2]_i_8_n_0\,
      I2 => \^q\(12),
      I3 => \^q\(11),
      I4 => \^q\(2),
      I5 => sig_rx_channel_reset_reg,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => \^q\(8),
      I3 => \^q\(3),
      I4 => \^q\(7),
      I5 => \^q\(4),
      O => \sig_register_array[0][2]_i_7_n_0\
    );
\sig_register_array[0][2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \sig_register_array[0][2]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_bin_cntr;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_bin_cntr is
  signal \^device_8series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_8__2_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
  Q(10 downto 0) <= \^q\(10 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0)
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(10),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10)
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => p_11_out(11),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(8),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(9),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(10),
      Q => \^q\(10)
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(11),
      Q => p_11_out(11)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(5),
      Q => \^q\(5)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(6),
      Q => \^q\(6)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(7),
      Q => \^q\(7)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(8),
      Q => \^q\(8)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(9),
      Q => \^q\(9)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      I2 => \gc0.count_d1_reg[11]\(0),
      I3 => \^q\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[11]\(2),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => ram_empty_fb_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      I2 => \^q\(4),
      I3 => \gc0.count_d1_reg[11]\(4),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => ram_empty_fb_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      I2 => \^q\(6),
      I3 => \gc0.count_d1_reg[11]\(6),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => ram_empty_fb_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      I2 => \^q\(8),
      I3 => \gc0.count_d1_reg[11]\(8),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => ram_empty_fb_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I3 => \gc0.count_d1_reg[11]\(10),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_11_out(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      I2 => \^q\(10),
      I3 => \gc0.count_d1_reg[11]\(10),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I3 => \gc0.count_d1_reg[11]\(10),
      O => ram_empty_fb_i_reg_4
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7) => \plusOp_carry_i_1__2_n_0\,
      S(6) => \plusOp_carry_i_2__2_n_0\,
      S(5) => \plusOp_carry_i_3__2_n_0\,
      S(4) => \plusOp_carry_i_4__2_n_0\,
      S(3) => \plusOp_carry_i_5__2_n_0\,
      S(2) => \plusOp_carry_i_6__2_n_0\,
      S(1) => \plusOp_carry_i_7__3_n_0\,
      S(0) => \plusOp_carry_i_8__2_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 3) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 3),
      S(2) => \plusOp_carry__0_i_1__2_n_0\,
      S(1) => \plusOp_carry__0_i_2__2_n_0\,
      S(0) => \plusOp_carry__0_i_3__2_n_0\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_11_out(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_out(11),
      O => \plusOp_carry__0_i_1__2_n_0\
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \plusOp_carry__0_i_2__2_n_0\
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \plusOp_carry__0_i_3__2_n_0\
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(0)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0)
    );
\plusOp_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \plusOp_carry_i_1__2_n_0\
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => S(7)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(6)
    );
\plusOp_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \plusOp_carry_i_2__2_n_0\
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => S(6)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(5)
    );
\plusOp_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \plusOp_carry_i_3__2_n_0\
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => S(5)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(4)
    );
\plusOp_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \plusOp_carry_i_4__2_n_0\
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => S(4)
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \plusOp_carry_i_5__2_n_0\
    );
plusOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => S(3)
    );
\plusOp_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \plusOp_carry_i_6__2_n_0\
    );
\plusOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => S(2)
    );
\plusOp_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \plusOp_carry_i_7__3_n_0\
    );
plusOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => S(1)
    );
\plusOp_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \plusOp_carry_i_8__2_n_0\
    );
plusOp_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_pf_ss is
  port (
    p_7_out : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_pf_ss;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_pf_ss is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal \plusOp_carry__0_n_12\ : STD_LOGIC;
  signal \plusOp_carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_10 : STD_LOGIC;
  signal plusOp_carry_n_11 : STD_LOGIC;
  signal plusOp_carry_n_12 : STD_LOGIC;
  signal plusOp_carry_n_13 : STD_LOGIC;
  signal plusOp_carry_n_14 : STD_LOGIC;
  signal plusOp_carry_n_15 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal plusOp_carry_n_8 : STD_LOGIC;
  signal plusOp_carry_n_9 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  p_7_out <= \^p_7_out\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_14\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_13\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_12\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_15,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_14,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_13,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_12,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_11,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_10,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_9,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_8,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_15\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550400"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d5_reg\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gpfs.prog_full_i_i_2_n_0\,
      I4 => \^p_7_out\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[11]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I4 => \gpfs.prog_full_i_i_3_n_0\,
      I5 => \gpfs.prog_full_i_i_4_n_0\,
      O => \gpfs.prog_full_i_i_2_n_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[12]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[10]\,
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      PRE => \out\,
      Q => \^p_7_out\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => ram_rd_en_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => ram_full_fb_i_reg(0),
      Q => ram_wr_en_i
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => p_3_out,
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => Q(7 downto 0),
      O(7) => plusOp_carry_n_8,
      O(6) => plusOp_carry_n_9,
      O(5) => plusOp_carry_n_10,
      O(4) => plusOp_carry_n_11,
      O(3) => plusOp_carry_n_12,
      O(2) => plusOp_carry_n_13,
      O(1) => plusOp_carry_n_14,
      O(0) => plusOp_carry_n_15,
      S(7 downto 0) => S(7 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 4) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 4),
      DI(3) => '0',
      DI(2 downto 0) => Q(10 downto 8),
      O(7 downto 4) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \plusOp_carry__0_n_12\,
      O(2) => \plusOp_carry__0_n_13\,
      O(1) => \plusOp_carry__0_n_14\,
      O(0) => \plusOp_carry__0_n_15\,
      S(7 downto 4) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 4),
      S(3 downto 0) => \gcc0.gc0.count_reg[11]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_bram_fifo_rstlogic is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_bram_fifo_rstlogic;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_bram_fifo_rstlogic is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_0_in,
      I1 => Axi_Str_TxD_AReset,
      I2 => s_axi_aresetn,
      I3 => sig_rx_channel_reset_reg,
      O => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in_0,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
rst_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => Axi_Str_TxD_AReset,
      I1 => s_axi_aresetn,
      I2 => sig_rx_channel_reset_reg,
      O => p_0_in_0
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in_0,
      I1 => p_0_in,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => v1_reg_0(4 downto 0)
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077775000"
    )
        port map (
      I0 => E(0),
      I1 => comp0,
      I2 => comp1,
      I3 => rx_len_wr_en,
      I4 => \out\,
      I5 => SR(0),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_0 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_0 : entity is "fifo_generator_v13_1_3_compare";
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_0;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => v1_reg(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_1 is
  port (
    comp0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_1 : entity is "fifo_generator_v13_1_3_compare";
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_1;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_2 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_2 : entity is "fifo_generator_v13_1_3_compare";
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_2;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => v1_reg(4 downto 0)
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F4F0F4"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[0]\,
      I1 => comp1,
      I2 => \out\,
      I3 => E(0),
      I4 => comp0,
      I5 => srst_full_ff_i,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_dmem is
  port (
    Q : out STD_LOGIC_VECTOR ( 22 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC;
    ADDRG : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[0]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[4]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_dmem;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_dmem is
  signal RAM_reg_0_63_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_0_63_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_0_63_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_0_63_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_0_63_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_0_63_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_0_63_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_0_63_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_0_63_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_0_63_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_0_63_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_0_63_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_0_63_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_0_63_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_0_63_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_128_191_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_128_191_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_128_191_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_128_191_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_128_191_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_128_191_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_128_191_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_128_191_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_128_191_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_128_191_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_128_191_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_128_191_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_128_191_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_128_191_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_128_191_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_192_255_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_192_255_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_192_255_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_192_255_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_192_255_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_192_255_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_192_255_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_192_255_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_192_255_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_192_255_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_192_255_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_192_255_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_192_255_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_192_255_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_192_255_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_256_319_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_256_319_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_256_319_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_256_319_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_256_319_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_256_319_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_256_319_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_256_319_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_256_319_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_256_319_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_256_319_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_256_319_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_256_319_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_256_319_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_256_319_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_320_383_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_320_383_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_320_383_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_320_383_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_320_383_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_320_383_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_320_383_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_320_383_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_320_383_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_320_383_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_320_383_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_320_383_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_320_383_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_320_383_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_320_383_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_384_447_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_384_447_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_384_447_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_384_447_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_384_447_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_384_447_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_384_447_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_384_447_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_384_447_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_384_447_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_384_447_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_384_447_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_384_447_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_384_447_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_384_447_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_448_511_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_448_511_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_448_511_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_448_511_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_448_511_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_448_511_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_448_511_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_448_511_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_448_511_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_448_511_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_448_511_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_448_511_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_448_511_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_448_511_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_448_511_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_512_575_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_512_575_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_512_575_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_512_575_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_512_575_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_512_575_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_512_575_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_512_575_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_512_575_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_512_575_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_512_575_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_512_575_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_512_575_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_512_575_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_512_575_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_576_639_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_576_639_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_576_639_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_576_639_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_576_639_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_576_639_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_576_639_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_576_639_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_576_639_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_576_639_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_576_639_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_576_639_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_576_639_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_576_639_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_576_639_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_640_703_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_640_703_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_640_703_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_640_703_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_640_703_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_640_703_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_640_703_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_640_703_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_640_703_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_640_703_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_640_703_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_640_703_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_640_703_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_640_703_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_640_703_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_64_127_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_64_127_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_64_127_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_64_127_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_64_127_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_64_127_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_64_127_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_64_127_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_64_127_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_64_127_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_64_127_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_64_127_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_64_127_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_64_127_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_64_127_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_704_767_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_704_767_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_704_767_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_704_767_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_704_767_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_704_767_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_704_767_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_704_767_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_704_767_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_704_767_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_704_767_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_704_767_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_704_767_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_704_767_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_704_767_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_768_831_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_768_831_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_768_831_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_768_831_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_768_831_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_768_831_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_768_831_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_768_831_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_768_831_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_768_831_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_768_831_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_768_831_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_768_831_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_768_831_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_768_831_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_832_895_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_832_895_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_832_895_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_832_895_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_832_895_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_832_895_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_832_895_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_832_895_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_832_895_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_832_895_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_832_895_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_832_895_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_832_895_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_832_895_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_832_895_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_896_959_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_896_959_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_896_959_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_896_959_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_896_959_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_896_959_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_896_959_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_896_959_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_896_959_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_896_959_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_896_959_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_896_959_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_896_959_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_896_959_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_896_959_7_13_n_6 : STD_LOGIC;
  signal RAM_reg_960_1023_0_6_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_0_6_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_0_6_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_0_6_n_3 : STD_LOGIC;
  signal RAM_reg_960_1023_0_6_n_4 : STD_LOGIC;
  signal RAM_reg_960_1023_0_6_n_5 : STD_LOGIC;
  signal RAM_reg_960_1023_0_6_n_6 : STD_LOGIC;
  signal RAM_reg_960_1023_14_20_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_14_20_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_14_20_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_14_20_n_3 : STD_LOGIC;
  signal RAM_reg_960_1023_14_20_n_4 : STD_LOGIC;
  signal RAM_reg_960_1023_14_20_n_5 : STD_LOGIC;
  signal RAM_reg_960_1023_14_20_n_6 : STD_LOGIC;
  signal RAM_reg_960_1023_21_21_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_22_22_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_7_13_n_0 : STD_LOGIC;
  signal RAM_reg_960_1023_7_13_n_1 : STD_LOGIC;
  signal RAM_reg_960_1023_7_13_n_2 : STD_LOGIC;
  signal RAM_reg_960_1023_7_13_n_3 : STD_LOGIC;
  signal RAM_reg_960_1023_7_13_n_4 : STD_LOGIC;
  signal RAM_reg_960_1023_7_13_n_5 : STD_LOGIC;
  signal RAM_reg_960_1023_7_13_n_6 : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[0]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[10]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[11]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[12]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[13]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[14]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[16]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[17]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[18]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[19]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[1]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[20]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[21]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[22]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[2]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[6]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[8]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_4_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_6_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i[9]_i_7_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \gpr1.dout_i_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_256_319_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_320_383_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_384_447_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_448_511_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_512_575_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_576_639_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_640_703_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_704_767_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_768_831_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_832_895_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_896_959_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_960_1023_7_13_DOH_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_256_319_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_320_383_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_384_447_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_448_511_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_512_575_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_576_639_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_640_703_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_704_767_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_768_831_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_832_895_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_896_959_7_13 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_0_6 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_14_20 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_960_1023_7_13 : label is "";
begin
RAM_reg_0_63_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_0_63_0_6_n_0,
      DOB => RAM_reg_0_63_0_6_n_1,
      DOC => RAM_reg_0_63_0_6_n_2,
      DOD => RAM_reg_0_63_0_6_n_3,
      DOE => RAM_reg_0_63_0_6_n_4,
      DOF => RAM_reg_0_63_0_6_n_5,
      DOG => RAM_reg_0_63_0_6_n_6,
      DOH => NLW_RAM_reg_0_63_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_0_63_14_20_n_0,
      DOB => RAM_reg_0_63_14_20_n_1,
      DOC => RAM_reg_0_63_14_20_n_2,
      DOD => RAM_reg_0_63_14_20_n_3,
      DOE => RAM_reg_0_63_14_20_n_4,
      DOF => RAM_reg_0_63_14_20_n_5,
      DOG => RAM_reg_0_63_14_20_n_6,
      DOH => NLW_RAM_reg_0_63_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_0_63_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_0_63_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_0_63_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_0_63_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_0_63_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_0_63_7_13_n_0,
      DOB => RAM_reg_0_63_7_13_n_1,
      DOC => RAM_reg_0_63_7_13_n_2,
      DOD => RAM_reg_0_63_7_13_n_3,
      DOE => RAM_reg_0_63_7_13_n_4,
      DOF => RAM_reg_0_63_7_13_n_5,
      DOG => RAM_reg_0_63_7_13_n_6,
      DOH => NLW_RAM_reg_0_63_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg
    );
RAM_reg_128_191_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_128_191_0_6_n_0,
      DOB => RAM_reg_128_191_0_6_n_1,
      DOC => RAM_reg_128_191_0_6_n_2,
      DOD => RAM_reg_128_191_0_6_n_3,
      DOE => RAM_reg_128_191_0_6_n_4,
      DOF => RAM_reg_128_191_0_6_n_5,
      DOG => RAM_reg_128_191_0_6_n_6,
      DOH => NLW_RAM_reg_128_191_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_128_191_14_20_n_0,
      DOB => RAM_reg_128_191_14_20_n_1,
      DOC => RAM_reg_128_191_14_20_n_2,
      DOD => RAM_reg_128_191_14_20_n_3,
      DOE => RAM_reg_128_191_14_20_n_4,
      DOF => RAM_reg_128_191_14_20_n_5,
      DOG => RAM_reg_128_191_14_20_n_6,
      DOH => NLW_RAM_reg_128_191_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_128_191_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_128_191_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_128_191_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_128_191_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_128_191_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_128_191_7_13_n_0,
      DOB => RAM_reg_128_191_7_13_n_1,
      DOC => RAM_reg_128_191_7_13_n_2,
      DOD => RAM_reg_128_191_7_13_n_3,
      DOE => RAM_reg_128_191_7_13_n_4,
      DOF => RAM_reg_128_191_7_13_n_5,
      DOG => RAM_reg_128_191_7_13_n_6,
      DOH => NLW_RAM_reg_128_191_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_1
    );
RAM_reg_192_255_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_192_255_0_6_n_0,
      DOB => RAM_reg_192_255_0_6_n_1,
      DOC => RAM_reg_192_255_0_6_n_2,
      DOD => RAM_reg_192_255_0_6_n_3,
      DOE => RAM_reg_192_255_0_6_n_4,
      DOF => RAM_reg_192_255_0_6_n_5,
      DOG => RAM_reg_192_255_0_6_n_6,
      DOH => NLW_RAM_reg_192_255_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_192_255_14_20_n_0,
      DOB => RAM_reg_192_255_14_20_n_1,
      DOC => RAM_reg_192_255_14_20_n_2,
      DOD => RAM_reg_192_255_14_20_n_3,
      DOE => RAM_reg_192_255_14_20_n_4,
      DOF => RAM_reg_192_255_14_20_n_5,
      DOG => RAM_reg_192_255_14_20_n_6,
      DOH => NLW_RAM_reg_192_255_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_192_255_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_192_255_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_192_255_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_192_255_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_192_255_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_192_255_7_13_n_0,
      DOB => RAM_reg_192_255_7_13_n_1,
      DOC => RAM_reg_192_255_7_13_n_2,
      DOD => RAM_reg_192_255_7_13_n_3,
      DOE => RAM_reg_192_255_7_13_n_4,
      DOF => RAM_reg_192_255_7_13_n_5,
      DOG => RAM_reg_192_255_7_13_n_6,
      DOH => NLW_RAM_reg_192_255_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]\
    );
RAM_reg_256_319_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_256_319_0_6_n_0,
      DOB => RAM_reg_256_319_0_6_n_1,
      DOC => RAM_reg_256_319_0_6_n_2,
      DOD => RAM_reg_256_319_0_6_n_3,
      DOE => RAM_reg_256_319_0_6_n_4,
      DOF => RAM_reg_256_319_0_6_n_5,
      DOG => RAM_reg_256_319_0_6_n_6,
      DOH => NLW_RAM_reg_256_319_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_256_319_14_20_n_0,
      DOB => RAM_reg_256_319_14_20_n_1,
      DOC => RAM_reg_256_319_14_20_n_2,
      DOD => RAM_reg_256_319_14_20_n_3,
      DOE => RAM_reg_256_319_14_20_n_4,
      DOF => RAM_reg_256_319_14_20_n_5,
      DOG => RAM_reg_256_319_14_20_n_6,
      DOH => NLW_RAM_reg_256_319_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_256_319_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_256_319_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_256_319_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_256_319_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_256_319_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_256_319_7_13_n_0,
      DOB => RAM_reg_256_319_7_13_n_1,
      DOC => RAM_reg_256_319_7_13_n_2,
      DOD => RAM_reg_256_319_7_13_n_3,
      DOE => RAM_reg_256_319_7_13_n_4,
      DOF => RAM_reg_256_319_7_13_n_5,
      DOG => RAM_reg_256_319_7_13_n_6,
      DOH => NLW_RAM_reg_256_319_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_2
    );
RAM_reg_320_383_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_320_383_0_6_n_0,
      DOB => RAM_reg_320_383_0_6_n_1,
      DOC => RAM_reg_320_383_0_6_n_2,
      DOD => RAM_reg_320_383_0_6_n_3,
      DOE => RAM_reg_320_383_0_6_n_4,
      DOF => RAM_reg_320_383_0_6_n_5,
      DOG => RAM_reg_320_383_0_6_n_6,
      DOH => NLW_RAM_reg_320_383_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_320_383_14_20_n_0,
      DOB => RAM_reg_320_383_14_20_n_1,
      DOC => RAM_reg_320_383_14_20_n_2,
      DOD => RAM_reg_320_383_14_20_n_3,
      DOE => RAM_reg_320_383_14_20_n_4,
      DOF => RAM_reg_320_383_14_20_n_5,
      DOG => RAM_reg_320_383_14_20_n_6,
      DOH => NLW_RAM_reg_320_383_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_320_383_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_320_383_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_320_383_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_320_383_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_320_383_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_320_383_7_13_n_0,
      DOB => RAM_reg_320_383_7_13_n_1,
      DOC => RAM_reg_320_383_7_13_n_2,
      DOD => RAM_reg_320_383_7_13_n_3,
      DOE => RAM_reg_320_383_7_13_n_4,
      DOF => RAM_reg_320_383_7_13_n_5,
      DOG => RAM_reg_320_383_7_13_n_6,
      DOH => NLW_RAM_reg_320_383_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_0\
    );
RAM_reg_384_447_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_384_447_0_6_n_0,
      DOB => RAM_reg_384_447_0_6_n_1,
      DOC => RAM_reg_384_447_0_6_n_2,
      DOD => RAM_reg_384_447_0_6_n_3,
      DOE => RAM_reg_384_447_0_6_n_4,
      DOF => RAM_reg_384_447_0_6_n_5,
      DOG => RAM_reg_384_447_0_6_n_6,
      DOH => NLW_RAM_reg_384_447_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_384_447_14_20_n_0,
      DOB => RAM_reg_384_447_14_20_n_1,
      DOC => RAM_reg_384_447_14_20_n_2,
      DOD => RAM_reg_384_447_14_20_n_3,
      DOE => RAM_reg_384_447_14_20_n_4,
      DOF => RAM_reg_384_447_14_20_n_5,
      DOG => RAM_reg_384_447_14_20_n_6,
      DOH => NLW_RAM_reg_384_447_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_384_447_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_384_447_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_384_447_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_384_447_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_384_447_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_384_447_7_13_n_0,
      DOB => RAM_reg_384_447_7_13_n_1,
      DOC => RAM_reg_384_447_7_13_n_2,
      DOD => RAM_reg_384_447_7_13_n_3,
      DOE => RAM_reg_384_447_7_13_n_4,
      DOF => RAM_reg_384_447_7_13_n_5,
      DOG => RAM_reg_384_447_7_13_n_6,
      DOH => NLW_RAM_reg_384_447_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_1\
    );
RAM_reg_448_511_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_448_511_0_6_n_0,
      DOB => RAM_reg_448_511_0_6_n_1,
      DOC => RAM_reg_448_511_0_6_n_2,
      DOD => RAM_reg_448_511_0_6_n_3,
      DOE => RAM_reg_448_511_0_6_n_4,
      DOF => RAM_reg_448_511_0_6_n_5,
      DOG => RAM_reg_448_511_0_6_n_6,
      DOH => NLW_RAM_reg_448_511_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_448_511_14_20_n_0,
      DOB => RAM_reg_448_511_14_20_n_1,
      DOC => RAM_reg_448_511_14_20_n_2,
      DOD => RAM_reg_448_511_14_20_n_3,
      DOE => RAM_reg_448_511_14_20_n_4,
      DOF => RAM_reg_448_511_14_20_n_5,
      DOG => RAM_reg_448_511_14_20_n_6,
      DOH => NLW_RAM_reg_448_511_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_448_511_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_448_511_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_448_511_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_448_511_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_448_511_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_448_511_7_13_n_0,
      DOB => RAM_reg_448_511_7_13_n_1,
      DOC => RAM_reg_448_511_7_13_n_2,
      DOD => RAM_reg_448_511_7_13_n_3,
      DOE => RAM_reg_448_511_7_13_n_4,
      DOF => RAM_reg_448_511_7_13_n_5,
      DOG => RAM_reg_448_511_7_13_n_6,
      DOH => NLW_RAM_reg_448_511_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[9]_2\
    );
RAM_reg_512_575_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_512_575_0_6_n_0,
      DOB => RAM_reg_512_575_0_6_n_1,
      DOC => RAM_reg_512_575_0_6_n_2,
      DOD => RAM_reg_512_575_0_6_n_3,
      DOE => RAM_reg_512_575_0_6_n_4,
      DOF => RAM_reg_512_575_0_6_n_5,
      DOG => RAM_reg_512_575_0_6_n_6,
      DOH => NLW_RAM_reg_512_575_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_512_575_14_20_n_0,
      DOB => RAM_reg_512_575_14_20_n_1,
      DOC => RAM_reg_512_575_14_20_n_2,
      DOD => RAM_reg_512_575_14_20_n_3,
      DOE => RAM_reg_512_575_14_20_n_4,
      DOF => RAM_reg_512_575_14_20_n_5,
      DOG => RAM_reg_512_575_14_20_n_6,
      DOH => NLW_RAM_reg_512_575_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_512_575_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_512_575_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_512_575_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_512_575_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_512_575_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_512_575_7_13_n_0,
      DOB => RAM_reg_512_575_7_13_n_1,
      DOC => RAM_reg_512_575_7_13_n_2,
      DOD => RAM_reg_512_575_7_13_n_3,
      DOE => RAM_reg_512_575_7_13_n_4,
      DOF => RAM_reg_512_575_7_13_n_5,
      DOG => RAM_reg_512_575_7_13_n_6,
      DOH => NLW_RAM_reg_512_575_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_3
    );
RAM_reg_576_639_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_576_639_0_6_n_0,
      DOB => RAM_reg_576_639_0_6_n_1,
      DOC => RAM_reg_576_639_0_6_n_2,
      DOD => RAM_reg_576_639_0_6_n_3,
      DOE => RAM_reg_576_639_0_6_n_4,
      DOF => RAM_reg_576_639_0_6_n_5,
      DOG => RAM_reg_576_639_0_6_n_6,
      DOH => NLW_RAM_reg_576_639_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_576_639_14_20_n_0,
      DOB => RAM_reg_576_639_14_20_n_1,
      DOC => RAM_reg_576_639_14_20_n_2,
      DOD => RAM_reg_576_639_14_20_n_3,
      DOE => RAM_reg_576_639_14_20_n_4,
      DOF => RAM_reg_576_639_14_20_n_5,
      DOG => RAM_reg_576_639_14_20_n_6,
      DOH => NLW_RAM_reg_576_639_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_576_639_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_576_639_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_576_639_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_576_639_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_576_639_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_576_639_7_13_n_0,
      DOB => RAM_reg_576_639_7_13_n_1,
      DOC => RAM_reg_576_639_7_13_n_2,
      DOD => RAM_reg_576_639_7_13_n_3,
      DOE => RAM_reg_576_639_7_13_n_4,
      DOF => RAM_reg_576_639_7_13_n_5,
      DOG => RAM_reg_576_639_7_13_n_6,
      DOH => NLW_RAM_reg_576_639_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]\
    );
RAM_reg_640_703_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_640_703_0_6_n_0,
      DOB => RAM_reg_640_703_0_6_n_1,
      DOC => RAM_reg_640_703_0_6_n_2,
      DOD => RAM_reg_640_703_0_6_n_3,
      DOE => RAM_reg_640_703_0_6_n_4,
      DOF => RAM_reg_640_703_0_6_n_5,
      DOG => RAM_reg_640_703_0_6_n_6,
      DOH => NLW_RAM_reg_640_703_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_640_703_14_20_n_0,
      DOB => RAM_reg_640_703_14_20_n_1,
      DOC => RAM_reg_640_703_14_20_n_2,
      DOD => RAM_reg_640_703_14_20_n_3,
      DOE => RAM_reg_640_703_14_20_n_4,
      DOF => RAM_reg_640_703_14_20_n_5,
      DOG => RAM_reg_640_703_14_20_n_6,
      DOH => NLW_RAM_reg_640_703_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_640_703_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_640_703_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_640_703_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_640_703_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_640_703_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_640_703_7_13_n_0,
      DOB => RAM_reg_640_703_7_13_n_1,
      DOC => RAM_reg_640_703_7_13_n_2,
      DOD => RAM_reg_640_703_7_13_n_3,
      DOE => RAM_reg_640_703_7_13_n_4,
      DOF => RAM_reg_640_703_7_13_n_5,
      DOG => RAM_reg_640_703_7_13_n_6,
      DOH => NLW_RAM_reg_640_703_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_0\
    );
RAM_reg_64_127_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_64_127_0_6_n_0,
      DOB => RAM_reg_64_127_0_6_n_1,
      DOC => RAM_reg_64_127_0_6_n_2,
      DOD => RAM_reg_64_127_0_6_n_3,
      DOE => RAM_reg_64_127_0_6_n_4,
      DOF => RAM_reg_64_127_0_6_n_5,
      DOG => RAM_reg_64_127_0_6_n_6,
      DOH => NLW_RAM_reg_64_127_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_64_127_14_20_n_0,
      DOB => RAM_reg_64_127_14_20_n_1,
      DOC => RAM_reg_64_127_14_20_n_2,
      DOD => RAM_reg_64_127_14_20_n_3,
      DOE => RAM_reg_64_127_14_20_n_4,
      DOF => RAM_reg_64_127_14_20_n_5,
      DOG => RAM_reg_64_127_14_20_n_6,
      DOH => NLW_RAM_reg_64_127_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_64_127_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_64_127_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_64_127_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_64_127_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_64_127_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_64_127_7_13_n_0,
      DOB => RAM_reg_64_127_7_13_n_1,
      DOC => RAM_reg_64_127_7_13_n_2,
      DOD => RAM_reg_64_127_7_13_n_3,
      DOE => RAM_reg_64_127_7_13_n_4,
      DOF => RAM_reg_64_127_7_13_n_5,
      DOG => RAM_reg_64_127_7_13_n_6,
      DOH => NLW_RAM_reg_64_127_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_0
    );
RAM_reg_704_767_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_704_767_0_6_n_0,
      DOB => RAM_reg_704_767_0_6_n_1,
      DOC => RAM_reg_704_767_0_6_n_2,
      DOD => RAM_reg_704_767_0_6_n_3,
      DOE => RAM_reg_704_767_0_6_n_4,
      DOF => RAM_reg_704_767_0_6_n_5,
      DOG => RAM_reg_704_767_0_6_n_6,
      DOH => NLW_RAM_reg_704_767_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_704_767_14_20_n_0,
      DOB => RAM_reg_704_767_14_20_n_1,
      DOC => RAM_reg_704_767_14_20_n_2,
      DOD => RAM_reg_704_767_14_20_n_3,
      DOE => RAM_reg_704_767_14_20_n_4,
      DOF => RAM_reg_704_767_14_20_n_5,
      DOG => RAM_reg_704_767_14_20_n_6,
      DOH => NLW_RAM_reg_704_767_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_704_767_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_704_767_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_704_767_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_704_767_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_704_767_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_704_767_7_13_n_0,
      DOB => RAM_reg_704_767_7_13_n_1,
      DOC => RAM_reg_704_767_7_13_n_2,
      DOD => RAM_reg_704_767_7_13_n_3,
      DOE => RAM_reg_704_767_7_13_n_4,
      DOF => RAM_reg_704_767_7_13_n_5,
      DOG => RAM_reg_704_767_7_13_n_6,
      DOH => NLW_RAM_reg_704_767_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[8]_1\
    );
RAM_reg_768_831_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_768_831_0_6_n_0,
      DOB => RAM_reg_768_831_0_6_n_1,
      DOC => RAM_reg_768_831_0_6_n_2,
      DOD => RAM_reg_768_831_0_6_n_3,
      DOE => RAM_reg_768_831_0_6_n_4,
      DOF => RAM_reg_768_831_0_6_n_5,
      DOG => RAM_reg_768_831_0_6_n_6,
      DOH => NLW_RAM_reg_768_831_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_768_831_14_20_n_0,
      DOB => RAM_reg_768_831_14_20_n_1,
      DOC => RAM_reg_768_831_14_20_n_2,
      DOD => RAM_reg_768_831_14_20_n_3,
      DOE => RAM_reg_768_831_14_20_n_4,
      DOF => RAM_reg_768_831_14_20_n_5,
      DOG => RAM_reg_768_831_14_20_n_6,
      DOH => NLW_RAM_reg_768_831_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_768_831_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_768_831_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_768_831_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_768_831_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_768_831_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_768_831_7_13_n_0,
      DOB => RAM_reg_768_831_7_13_n_1,
      DOC => RAM_reg_768_831_7_13_n_2,
      DOD => RAM_reg_768_831_7_13_n_3,
      DOE => RAM_reg_768_831_7_13_n_4,
      DOF => RAM_reg_768_831_7_13_n_5,
      DOG => RAM_reg_768_831_7_13_n_6,
      DOH => NLW_RAM_reg_768_831_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]\
    );
RAM_reg_832_895_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_832_895_0_6_n_0,
      DOB => RAM_reg_832_895_0_6_n_1,
      DOC => RAM_reg_832_895_0_6_n_2,
      DOD => RAM_reg_832_895_0_6_n_3,
      DOE => RAM_reg_832_895_0_6_n_4,
      DOF => RAM_reg_832_895_0_6_n_5,
      DOG => RAM_reg_832_895_0_6_n_6,
      DOH => NLW_RAM_reg_832_895_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_832_895_14_20_n_0,
      DOB => RAM_reg_832_895_14_20_n_1,
      DOC => RAM_reg_832_895_14_20_n_2,
      DOD => RAM_reg_832_895_14_20_n_3,
      DOE => RAM_reg_832_895_14_20_n_4,
      DOF => RAM_reg_832_895_14_20_n_5,
      DOG => RAM_reg_832_895_14_20_n_6,
      DOH => NLW_RAM_reg_832_895_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_832_895_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_832_895_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_832_895_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_832_895_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_832_895_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_832_895_7_13_n_0,
      DOB => RAM_reg_832_895_7_13_n_1,
      DOC => RAM_reg_832_895_7_13_n_2,
      DOD => RAM_reg_832_895_7_13_n_3,
      DOE => RAM_reg_832_895_7_13_n_4,
      DOF => RAM_reg_832_895_7_13_n_5,
      DOG => RAM_reg_832_895_7_13_n_6,
      DOH => NLW_RAM_reg_832_895_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[7]_0\
    );
RAM_reg_896_959_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_896_959_0_6_n_0,
      DOB => RAM_reg_896_959_0_6_n_1,
      DOC => RAM_reg_896_959_0_6_n_2,
      DOD => RAM_reg_896_959_0_6_n_3,
      DOE => RAM_reg_896_959_0_6_n_4,
      DOF => RAM_reg_896_959_0_6_n_5,
      DOG => RAM_reg_896_959_0_6_n_6,
      DOH => NLW_RAM_reg_896_959_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_896_959_14_20_n_0,
      DOB => RAM_reg_896_959_14_20_n_1,
      DOC => RAM_reg_896_959_14_20_n_2,
      DOD => RAM_reg_896_959_14_20_n_3,
      DOE => RAM_reg_896_959_14_20_n_4,
      DOF => RAM_reg_896_959_14_20_n_5,
      DOG => RAM_reg_896_959_14_20_n_6,
      DOH => NLW_RAM_reg_896_959_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_896_959_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_896_959_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_896_959_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_896_959_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_896_959_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_896_959_7_13_n_0,
      DOB => RAM_reg_896_959_7_13_n_1,
      DOC => RAM_reg_896_959_7_13_n_2,
      DOD => RAM_reg_896_959_7_13_n_3,
      DOE => RAM_reg_896_959_7_13_n_4,
      DOF => RAM_reg_896_959_7_13_n_5,
      DOG => RAM_reg_896_959_7_13_n_6,
      DOH => NLW_RAM_reg_896_959_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \gcc0.gc0.count_d1_reg[6]\
    );
RAM_reg_960_1023_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[9]\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => '0',
      DIB => fg_rxd_wr_length(0),
      DIC => fg_rxd_wr_length(1),
      DID => fg_rxd_wr_length(2),
      DIE => fg_rxd_wr_length(3),
      DIF => fg_rxd_wr_length(4),
      DIG => fg_rxd_wr_length(5),
      DIH => '0',
      DOA => RAM_reg_960_1023_0_6_n_0,
      DOB => RAM_reg_960_1023_0_6_n_1,
      DOC => RAM_reg_960_1023_0_6_n_2,
      DOD => RAM_reg_960_1023_0_6_n_3,
      DOE => RAM_reg_960_1023_0_6_n_4,
      DOF => RAM_reg_960_1023_0_6_n_5,
      DOG => RAM_reg_960_1023_0_6_n_6,
      DOH => NLW_RAM_reg_960_1023_0_6_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRB(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRC(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRD(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRE(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRF(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRG(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(13),
      DIB => fg_rxd_wr_length(14),
      DIC => fg_rxd_wr_length(15),
      DID => fg_rxd_wr_length(16),
      DIE => fg_rxd_wr_length(17),
      DIF => fg_rxd_wr_length(18),
      DIG => fg_rxd_wr_length(19),
      DIH => '0',
      DOA => RAM_reg_960_1023_14_20_n_0,
      DOB => RAM_reg_960_1023_14_20_n_1,
      DOC => RAM_reg_960_1023_14_20_n_2,
      DOD => RAM_reg_960_1023_14_20_n_3,
      DOE => RAM_reg_960_1023_14_20_n_4,
      DOF => RAM_reg_960_1023_14_20_n_5,
      DOG => RAM_reg_960_1023_14_20_n_6,
      DOH => NLW_RAM_reg_960_1023_14_20_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_21_21: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(20),
      DPO => RAM_reg_960_1023_21_21_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_960_1023_21_21_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_22_22: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \gcc0.gc0.count_d1_reg[5]\(0),
      A1 => \gcc0.gc0.count_d1_reg[5]\(1),
      A2 => \gcc0.gc0.count_d1_reg[5]\(2),
      A3 => \gcc0.gc0.count_d1_reg[5]\(3),
      A4 => \gcc0.gc0.count_d1_reg[5]\(4),
      A5 => \gcc0.gc0.count_d1_reg[5]\(5),
      D => fg_rxd_wr_length(21),
      DPO => RAM_reg_960_1023_22_22_n_0,
      DPRA0 => \gc1.count_d2_reg[0]_rep__1\,
      DPRA1 => \gc1.count_d2_reg[1]_rep__1\,
      DPRA2 => \gc1.count_d2_reg[2]_rep__1\,
      DPRA3 => \gc1.count_d2_reg[3]_rep__1\,
      DPRA4 => \gc1.count_d2_reg[4]_rep__1\,
      DPRA5 => \gc1.count_d2_reg[5]_rep__1\,
      SPO => NLW_RAM_reg_960_1023_22_22_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
RAM_reg_960_1023_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => ADDRG(5 downto 0),
      ADDRB(5 downto 0) => ADDRG(5 downto 0),
      ADDRC(5 downto 0) => ADDRG(5 downto 0),
      ADDRD(5 downto 0) => ADDRG(5 downto 0),
      ADDRE(5 downto 0) => ADDRG(5 downto 0),
      ADDRF(5 downto 0) => ADDRG(5 downto 0),
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      ADDRH(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => fg_rxd_wr_length(6),
      DIB => fg_rxd_wr_length(7),
      DIC => fg_rxd_wr_length(8),
      DID => fg_rxd_wr_length(9),
      DIE => fg_rxd_wr_length(10),
      DIF => fg_rxd_wr_length(11),
      DIG => fg_rxd_wr_length(12),
      DIH => '0',
      DOA => RAM_reg_960_1023_7_13_n_0,
      DOB => RAM_reg_960_1023_7_13_n_1,
      DOC => RAM_reg_960_1023_7_13_n_2,
      DOD => RAM_reg_960_1023_7_13_n_3,
      DOE => RAM_reg_960_1023_7_13_n_4,
      DOF => RAM_reg_960_1023_7_13_n_5,
      DOG => RAM_reg_960_1023_7_13_n_6,
      DOH => NLW_RAM_reg_960_1023_7_13_DOH_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => ram_full_fb_i_reg_4
    );
\gpr1.dout_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_6_n_0,
      I1 => RAM_reg_128_191_0_6_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_6_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_6_n_0,
      O => \gpr1.dout_i[0]_i_4_n_0\
    );
\gpr1.dout_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_6_n_0,
      I1 => RAM_reg_384_447_0_6_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_6_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_6_n_0,
      O => \gpr1.dout_i[0]_i_5_n_0\
    );
\gpr1.dout_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_6_n_0,
      I1 => RAM_reg_640_703_0_6_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_6_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_6_n_0,
      O => \gpr1.dout_i[0]_i_6_n_0\
    );
\gpr1.dout_i[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_6_n_0,
      I1 => RAM_reg_896_959_0_6_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_6_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_6_n_0,
      O => \gpr1.dout_i[0]_i_7_n_0\
    );
\gpr1.dout_i[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_13_n_3,
      I1 => RAM_reg_128_191_7_13_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_7_13_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_7_13_n_3,
      O => \gpr1.dout_i[10]_i_4_n_0\
    );
\gpr1.dout_i[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_13_n_3,
      I1 => RAM_reg_384_447_7_13_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_7_13_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_7_13_n_3,
      O => \gpr1.dout_i[10]_i_5_n_0\
    );
\gpr1.dout_i[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_13_n_3,
      I1 => RAM_reg_640_703_7_13_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_7_13_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_7_13_n_3,
      O => \gpr1.dout_i[10]_i_6_n_0\
    );
\gpr1.dout_i[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_13_n_3,
      I1 => RAM_reg_896_959_7_13_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_7_13_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_7_13_n_3,
      O => \gpr1.dout_i[10]_i_7_n_0\
    );
\gpr1.dout_i[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_13_n_4,
      I1 => RAM_reg_128_191_7_13_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_7_13_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_7_13_n_4,
      O => \gpr1.dout_i[11]_i_4_n_0\
    );
\gpr1.dout_i[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_13_n_4,
      I1 => RAM_reg_384_447_7_13_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_7_13_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_7_13_n_4,
      O => \gpr1.dout_i[11]_i_5_n_0\
    );
\gpr1.dout_i[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_13_n_4,
      I1 => RAM_reg_640_703_7_13_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_7_13_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_7_13_n_4,
      O => \gpr1.dout_i[11]_i_6_n_0\
    );
\gpr1.dout_i[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_13_n_4,
      I1 => RAM_reg_896_959_7_13_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_7_13_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_7_13_n_4,
      O => \gpr1.dout_i[11]_i_7_n_0\
    );
\gpr1.dout_i[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_13_n_5,
      I1 => RAM_reg_128_191_7_13_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_7_13_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_7_13_n_5,
      O => \gpr1.dout_i[12]_i_4_n_0\
    );
\gpr1.dout_i[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_13_n_5,
      I1 => RAM_reg_384_447_7_13_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_7_13_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_7_13_n_5,
      O => \gpr1.dout_i[12]_i_5_n_0\
    );
\gpr1.dout_i[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_13_n_5,
      I1 => RAM_reg_640_703_7_13_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_7_13_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_7_13_n_5,
      O => \gpr1.dout_i[12]_i_6_n_0\
    );
\gpr1.dout_i[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_13_n_5,
      I1 => RAM_reg_896_959_7_13_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_7_13_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_7_13_n_5,
      O => \gpr1.dout_i[12]_i_7_n_0\
    );
\gpr1.dout_i[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_13_n_6,
      I1 => RAM_reg_128_191_7_13_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_7_13_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_7_13_n_6,
      O => \gpr1.dout_i[13]_i_4_n_0\
    );
\gpr1.dout_i[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_13_n_6,
      I1 => RAM_reg_384_447_7_13_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_7_13_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_7_13_n_6,
      O => \gpr1.dout_i[13]_i_5_n_0\
    );
\gpr1.dout_i[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_13_n_6,
      I1 => RAM_reg_640_703_7_13_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_7_13_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_7_13_n_6,
      O => \gpr1.dout_i[13]_i_6_n_0\
    );
\gpr1.dout_i[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_13_n_6,
      I1 => RAM_reg_896_959_7_13_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_7_13_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_7_13_n_6,
      O => \gpr1.dout_i[13]_i_7_n_0\
    );
\gpr1.dout_i[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_14_20_n_0,
      I1 => RAM_reg_128_191_14_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_14_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_14_20_n_0,
      O => \gpr1.dout_i[14]_i_4_n_0\
    );
\gpr1.dout_i[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_14_20_n_0,
      I1 => RAM_reg_384_447_14_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_14_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_14_20_n_0,
      O => \gpr1.dout_i[14]_i_5_n_0\
    );
\gpr1.dout_i[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_14_20_n_0,
      I1 => RAM_reg_640_703_14_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_14_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_14_20_n_0,
      O => \gpr1.dout_i[14]_i_6_n_0\
    );
\gpr1.dout_i[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_14_20_n_0,
      I1 => RAM_reg_896_959_14_20_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_14_20_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_14_20_n_0,
      O => \gpr1.dout_i[14]_i_7_n_0\
    );
\gpr1.dout_i[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_14_20_n_1,
      I1 => RAM_reg_128_191_14_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_14_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_14_20_n_1,
      O => \gpr1.dout_i[15]_i_4_n_0\
    );
\gpr1.dout_i[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_14_20_n_1,
      I1 => RAM_reg_384_447_14_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_14_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_14_20_n_1,
      O => \gpr1.dout_i[15]_i_5_n_0\
    );
\gpr1.dout_i[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_14_20_n_1,
      I1 => RAM_reg_640_703_14_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_14_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_14_20_n_1,
      O => \gpr1.dout_i[15]_i_6_n_0\
    );
\gpr1.dout_i[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_14_20_n_1,
      I1 => RAM_reg_896_959_14_20_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_14_20_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_14_20_n_1,
      O => \gpr1.dout_i[15]_i_7_n_0\
    );
\gpr1.dout_i[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_14_20_n_2,
      I1 => RAM_reg_128_191_14_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_14_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_14_20_n_2,
      O => \gpr1.dout_i[16]_i_4_n_0\
    );
\gpr1.dout_i[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_14_20_n_2,
      I1 => RAM_reg_384_447_14_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_14_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_14_20_n_2,
      O => \gpr1.dout_i[16]_i_5_n_0\
    );
\gpr1.dout_i[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_14_20_n_2,
      I1 => RAM_reg_640_703_14_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_14_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_14_20_n_2,
      O => \gpr1.dout_i[16]_i_6_n_0\
    );
\gpr1.dout_i[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_14_20_n_2,
      I1 => RAM_reg_896_959_14_20_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_14_20_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_14_20_n_2,
      O => \gpr1.dout_i[16]_i_7_n_0\
    );
\gpr1.dout_i[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_14_20_n_3,
      I1 => RAM_reg_128_191_14_20_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_14_20_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_14_20_n_3,
      O => \gpr1.dout_i[17]_i_4_n_0\
    );
\gpr1.dout_i[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_14_20_n_3,
      I1 => RAM_reg_384_447_14_20_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_14_20_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_14_20_n_3,
      O => \gpr1.dout_i[17]_i_5_n_0\
    );
\gpr1.dout_i[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_14_20_n_3,
      I1 => RAM_reg_640_703_14_20_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_14_20_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_14_20_n_3,
      O => \gpr1.dout_i[17]_i_6_n_0\
    );
\gpr1.dout_i[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_14_20_n_3,
      I1 => RAM_reg_896_959_14_20_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_14_20_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_14_20_n_3,
      O => \gpr1.dout_i[17]_i_7_n_0\
    );
\gpr1.dout_i[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_14_20_n_4,
      I1 => RAM_reg_128_191_14_20_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_14_20_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_14_20_n_4,
      O => \gpr1.dout_i[18]_i_4_n_0\
    );
\gpr1.dout_i[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_14_20_n_4,
      I1 => RAM_reg_384_447_14_20_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_14_20_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_14_20_n_4,
      O => \gpr1.dout_i[18]_i_5_n_0\
    );
\gpr1.dout_i[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_14_20_n_4,
      I1 => RAM_reg_640_703_14_20_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_14_20_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_14_20_n_4,
      O => \gpr1.dout_i[18]_i_6_n_0\
    );
\gpr1.dout_i[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_14_20_n_4,
      I1 => RAM_reg_896_959_14_20_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_14_20_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_14_20_n_4,
      O => \gpr1.dout_i[18]_i_7_n_0\
    );
\gpr1.dout_i[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_14_20_n_5,
      I1 => RAM_reg_128_191_14_20_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_14_20_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_14_20_n_5,
      O => \gpr1.dout_i[19]_i_4_n_0\
    );
\gpr1.dout_i[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_14_20_n_5,
      I1 => RAM_reg_384_447_14_20_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_14_20_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_14_20_n_5,
      O => \gpr1.dout_i[19]_i_5_n_0\
    );
\gpr1.dout_i[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_14_20_n_5,
      I1 => RAM_reg_640_703_14_20_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_14_20_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_14_20_n_5,
      O => \gpr1.dout_i[19]_i_6_n_0\
    );
\gpr1.dout_i[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_14_20_n_5,
      I1 => RAM_reg_896_959_14_20_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_14_20_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_14_20_n_5,
      O => \gpr1.dout_i[19]_i_7_n_0\
    );
\gpr1.dout_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_6_n_1,
      I1 => RAM_reg_128_191_0_6_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_6_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_6_n_1,
      O => \gpr1.dout_i[1]_i_4_n_0\
    );
\gpr1.dout_i[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_6_n_1,
      I1 => RAM_reg_384_447_0_6_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_6_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_6_n_1,
      O => \gpr1.dout_i[1]_i_5_n_0\
    );
\gpr1.dout_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_6_n_1,
      I1 => RAM_reg_640_703_0_6_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_6_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_6_n_1,
      O => \gpr1.dout_i[1]_i_6_n_0\
    );
\gpr1.dout_i[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_6_n_1,
      I1 => RAM_reg_896_959_0_6_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_6_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_6_n_1,
      O => \gpr1.dout_i[1]_i_7_n_0\
    );
\gpr1.dout_i[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_14_20_n_6,
      I1 => RAM_reg_128_191_14_20_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_14_20_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_14_20_n_6,
      O => \gpr1.dout_i[20]_i_4_n_0\
    );
\gpr1.dout_i[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_14_20_n_6,
      I1 => RAM_reg_384_447_14_20_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_14_20_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_14_20_n_6,
      O => \gpr1.dout_i[20]_i_5_n_0\
    );
\gpr1.dout_i[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_14_20_n_6,
      I1 => RAM_reg_640_703_14_20_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_14_20_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_14_20_n_6,
      O => \gpr1.dout_i[20]_i_6_n_0\
    );
\gpr1.dout_i[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_14_20_n_6,
      I1 => RAM_reg_896_959_14_20_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_14_20_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_14_20_n_6,
      O => \gpr1.dout_i[20]_i_7_n_0\
    );
\gpr1.dout_i[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_21_21_n_0,
      I1 => RAM_reg_128_191_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_21_21_n_0,
      O => \gpr1.dout_i[21]_i_4_n_0\
    );
\gpr1.dout_i[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_21_21_n_0,
      I1 => RAM_reg_384_447_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_21_21_n_0,
      O => \gpr1.dout_i[21]_i_5_n_0\
    );
\gpr1.dout_i[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_21_21_n_0,
      I1 => RAM_reg_640_703_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_21_21_n_0,
      O => \gpr1.dout_i[21]_i_6_n_0\
    );
\gpr1.dout_i[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_21_21_n_0,
      I1 => RAM_reg_896_959_21_21_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_21_21_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_21_21_n_0,
      O => \gpr1.dout_i[21]_i_7_n_0\
    );
\gpr1.dout_i[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_22_22_n_0,
      I1 => RAM_reg_128_191_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_22_22_n_0,
      O => \gpr1.dout_i[22]_i_4_n_0\
    );
\gpr1.dout_i[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_22_22_n_0,
      I1 => RAM_reg_384_447_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_22_22_n_0,
      O => \gpr1.dout_i[22]_i_5_n_0\
    );
\gpr1.dout_i[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_22_22_n_0,
      I1 => RAM_reg_640_703_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_22_22_n_0,
      O => \gpr1.dout_i[22]_i_6_n_0\
    );
\gpr1.dout_i[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_22_22_n_0,
      I1 => RAM_reg_896_959_22_22_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_22_22_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_22_22_n_0,
      O => \gpr1.dout_i[22]_i_7_n_0\
    );
\gpr1.dout_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_6_n_2,
      I1 => RAM_reg_128_191_0_6_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_6_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_6_n_2,
      O => \gpr1.dout_i[2]_i_4_n_0\
    );
\gpr1.dout_i[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_6_n_2,
      I1 => RAM_reg_384_447_0_6_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_6_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_6_n_2,
      O => \gpr1.dout_i[2]_i_5_n_0\
    );
\gpr1.dout_i[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_6_n_2,
      I1 => RAM_reg_640_703_0_6_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_6_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_6_n_2,
      O => \gpr1.dout_i[2]_i_6_n_0\
    );
\gpr1.dout_i[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_6_n_2,
      I1 => RAM_reg_896_959_0_6_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_6_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_6_n_2,
      O => \gpr1.dout_i[2]_i_7_n_0\
    );
\gpr1.dout_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_6_n_3,
      I1 => RAM_reg_128_191_0_6_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_6_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_6_n_3,
      O => \gpr1.dout_i[3]_i_4_n_0\
    );
\gpr1.dout_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_6_n_3,
      I1 => RAM_reg_384_447_0_6_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_6_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_6_n_3,
      O => \gpr1.dout_i[3]_i_5_n_0\
    );
\gpr1.dout_i[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_6_n_3,
      I1 => RAM_reg_640_703_0_6_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_6_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_6_n_3,
      O => \gpr1.dout_i[3]_i_6_n_0\
    );
\gpr1.dout_i[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_6_n_3,
      I1 => RAM_reg_896_959_0_6_n_3,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_6_n_3,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_6_n_3,
      O => \gpr1.dout_i[3]_i_7_n_0\
    );
\gpr1.dout_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_6_n_4,
      I1 => RAM_reg_128_191_0_6_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_6_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_6_n_4,
      O => \gpr1.dout_i[4]_i_4_n_0\
    );
\gpr1.dout_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_6_n_4,
      I1 => RAM_reg_384_447_0_6_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_6_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_6_n_4,
      O => \gpr1.dout_i[4]_i_5_n_0\
    );
\gpr1.dout_i[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_6_n_4,
      I1 => RAM_reg_640_703_0_6_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_6_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_6_n_4,
      O => \gpr1.dout_i[4]_i_6_n_0\
    );
\gpr1.dout_i[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_6_n_4,
      I1 => RAM_reg_896_959_0_6_n_4,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_6_n_4,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_6_n_4,
      O => \gpr1.dout_i[4]_i_7_n_0\
    );
\gpr1.dout_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_6_n_5,
      I1 => RAM_reg_128_191_0_6_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_6_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_6_n_5,
      O => \gpr1.dout_i[5]_i_4_n_0\
    );
\gpr1.dout_i[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_6_n_5,
      I1 => RAM_reg_384_447_0_6_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_6_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_6_n_5,
      O => \gpr1.dout_i[5]_i_5_n_0\
    );
\gpr1.dout_i[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_6_n_5,
      I1 => RAM_reg_640_703_0_6_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_6_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_6_n_5,
      O => \gpr1.dout_i[5]_i_6_n_0\
    );
\gpr1.dout_i[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_6_n_5,
      I1 => RAM_reg_896_959_0_6_n_5,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_6_n_5,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_6_n_5,
      O => \gpr1.dout_i[5]_i_7_n_0\
    );
\gpr1.dout_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_0_6_n_6,
      I1 => RAM_reg_128_191_0_6_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_0_6_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_0_6_n_6,
      O => \gpr1.dout_i[6]_i_4_n_0\
    );
\gpr1.dout_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_0_6_n_6,
      I1 => RAM_reg_384_447_0_6_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_0_6_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_0_6_n_6,
      O => \gpr1.dout_i[6]_i_5_n_0\
    );
\gpr1.dout_i[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_0_6_n_6,
      I1 => RAM_reg_640_703_0_6_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_0_6_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_0_6_n_6,
      O => \gpr1.dout_i[6]_i_6_n_0\
    );
\gpr1.dout_i[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_0_6_n_6,
      I1 => RAM_reg_896_959_0_6_n_6,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_0_6_n_6,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_0_6_n_6,
      O => \gpr1.dout_i[6]_i_7_n_0\
    );
\gpr1.dout_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_13_n_0,
      I1 => RAM_reg_128_191_7_13_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_7_13_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_7_13_n_0,
      O => \gpr1.dout_i[7]_i_4_n_0\
    );
\gpr1.dout_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_13_n_0,
      I1 => RAM_reg_384_447_7_13_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_7_13_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_7_13_n_0,
      O => \gpr1.dout_i[7]_i_5_n_0\
    );
\gpr1.dout_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_13_n_0,
      I1 => RAM_reg_640_703_7_13_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_7_13_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_7_13_n_0,
      O => \gpr1.dout_i[7]_i_6_n_0\
    );
\gpr1.dout_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_13_n_0,
      I1 => RAM_reg_896_959_7_13_n_0,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_7_13_n_0,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_7_13_n_0,
      O => \gpr1.dout_i[7]_i_7_n_0\
    );
\gpr1.dout_i[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_13_n_1,
      I1 => RAM_reg_128_191_7_13_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_7_13_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_7_13_n_1,
      O => \gpr1.dout_i[8]_i_4_n_0\
    );
\gpr1.dout_i[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_13_n_1,
      I1 => RAM_reg_384_447_7_13_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_7_13_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_7_13_n_1,
      O => \gpr1.dout_i[8]_i_5_n_0\
    );
\gpr1.dout_i[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_13_n_1,
      I1 => RAM_reg_640_703_7_13_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_7_13_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_7_13_n_1,
      O => \gpr1.dout_i[8]_i_6_n_0\
    );
\gpr1.dout_i[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_13_n_1,
      I1 => RAM_reg_896_959_7_13_n_1,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_7_13_n_1,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_7_13_n_1,
      O => \gpr1.dout_i[8]_i_7_n_0\
    );
\gpr1.dout_i[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_192_255_7_13_n_2,
      I1 => RAM_reg_128_191_7_13_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_64_127_7_13_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_0_63_7_13_n_2,
      O => \gpr1.dout_i[9]_i_4_n_0\
    );
\gpr1.dout_i[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_448_511_7_13_n_2,
      I1 => RAM_reg_384_447_7_13_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_320_383_7_13_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_256_319_7_13_n_2,
      O => \gpr1.dout_i[9]_i_5_n_0\
    );
\gpr1.dout_i[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_704_767_7_13_n_2,
      I1 => RAM_reg_640_703_7_13_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_576_639_7_13_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_512_575_7_13_n_2,
      O => \gpr1.dout_i[9]_i_6_n_0\
    );
\gpr1.dout_i[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => RAM_reg_960_1023_7_13_n_2,
      I1 => RAM_reg_896_959_7_13_n_2,
      I2 => \gc1.count_d2_reg[9]\(7),
      I3 => RAM_reg_832_895_7_13_n_2,
      I4 => \gc1.count_d2_reg[9]\(6),
      I5 => RAM_reg_768_831_7_13_n_2,
      O => \gpr1.dout_i[9]_i_7_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[0]_i_1_n_0\,
      Q => Q(0),
      R => SR(0)
    );
\gpr1.dout_i_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[0]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[0]_i_3_n_0\,
      O => \gpr1.dout_i_reg[0]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_4_n_0\,
      I1 => \gpr1.dout_i[0]_i_5_n_0\,
      O => \gpr1.dout_i_reg[0]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[0]_i_6_n_0\,
      I1 => \gpr1.dout_i[0]_i_7_n_0\,
      O => \gpr1.dout_i_reg[0]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[10]_i_1_n_0\,
      Q => Q(10),
      R => SR(0)
    );
\gpr1.dout_i_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[10]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[10]_i_3_n_0\,
      O => \gpr1.dout_i_reg[10]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_4_n_0\,
      I1 => \gpr1.dout_i[10]_i_5_n_0\,
      O => \gpr1.dout_i_reg[10]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[10]_i_6_n_0\,
      I1 => \gpr1.dout_i[10]_i_7_n_0\,
      O => \gpr1.dout_i_reg[10]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[11]_i_1_n_0\,
      Q => Q(11),
      R => SR(0)
    );
\gpr1.dout_i_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[11]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[11]_i_3_n_0\,
      O => \gpr1.dout_i_reg[11]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_4_n_0\,
      I1 => \gpr1.dout_i[11]_i_5_n_0\,
      O => \gpr1.dout_i_reg[11]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[11]_i_6_n_0\,
      I1 => \gpr1.dout_i[11]_i_7_n_0\,
      O => \gpr1.dout_i_reg[11]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[12]_i_1_n_0\,
      Q => Q(12),
      R => SR(0)
    );
\gpr1.dout_i_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[12]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[12]_i_3_n_0\,
      O => \gpr1.dout_i_reg[12]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_4_n_0\,
      I1 => \gpr1.dout_i[12]_i_5_n_0\,
      O => \gpr1.dout_i_reg[12]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[12]_i_6_n_0\,
      I1 => \gpr1.dout_i[12]_i_7_n_0\,
      O => \gpr1.dout_i_reg[12]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[13]_i_1_n_0\,
      Q => Q(13),
      R => SR(0)
    );
\gpr1.dout_i_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[13]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[13]_i_3_n_0\,
      O => \gpr1.dout_i_reg[13]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_4_n_0\,
      I1 => \gpr1.dout_i[13]_i_5_n_0\,
      O => \gpr1.dout_i_reg[13]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[13]_i_6_n_0\,
      I1 => \gpr1.dout_i[13]_i_7_n_0\,
      O => \gpr1.dout_i_reg[13]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[14]_i_1_n_0\,
      Q => Q(14),
      R => SR(0)
    );
\gpr1.dout_i_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[14]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[14]_i_3_n_0\,
      O => \gpr1.dout_i_reg[14]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_4_n_0\,
      I1 => \gpr1.dout_i[14]_i_5_n_0\,
      O => \gpr1.dout_i_reg[14]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[14]_i_6_n_0\,
      I1 => \gpr1.dout_i[14]_i_7_n_0\,
      O => \gpr1.dout_i_reg[14]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[15]_i_1_n_0\,
      Q => Q(15),
      R => SR(0)
    );
\gpr1.dout_i_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[15]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[15]_i_3_n_0\,
      O => \gpr1.dout_i_reg[15]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_4_n_0\,
      I1 => \gpr1.dout_i[15]_i_5_n_0\,
      O => \gpr1.dout_i_reg[15]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[15]_i_6_n_0\,
      I1 => \gpr1.dout_i[15]_i_7_n_0\,
      O => \gpr1.dout_i_reg[15]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[16]_i_1_n_0\,
      Q => Q(16),
      R => SR(0)
    );
\gpr1.dout_i_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[16]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[16]_i_3_n_0\,
      O => \gpr1.dout_i_reg[16]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_4_n_0\,
      I1 => \gpr1.dout_i[16]_i_5_n_0\,
      O => \gpr1.dout_i_reg[16]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[16]_i_6_n_0\,
      I1 => \gpr1.dout_i[16]_i_7_n_0\,
      O => \gpr1.dout_i_reg[16]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[17]_i_1_n_0\,
      Q => Q(17),
      R => SR(0)
    );
\gpr1.dout_i_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[17]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[17]_i_3_n_0\,
      O => \gpr1.dout_i_reg[17]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_4_n_0\,
      I1 => \gpr1.dout_i[17]_i_5_n_0\,
      O => \gpr1.dout_i_reg[17]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[17]_i_6_n_0\,
      I1 => \gpr1.dout_i[17]_i_7_n_0\,
      O => \gpr1.dout_i_reg[17]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[18]_i_1_n_0\,
      Q => Q(18),
      R => SR(0)
    );
\gpr1.dout_i_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[18]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[18]_i_3_n_0\,
      O => \gpr1.dout_i_reg[18]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_4_n_0\,
      I1 => \gpr1.dout_i[18]_i_5_n_0\,
      O => \gpr1.dout_i_reg[18]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[18]_i_6_n_0\,
      I1 => \gpr1.dout_i[18]_i_7_n_0\,
      O => \gpr1.dout_i_reg[18]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[19]_i_1_n_0\,
      Q => Q(19),
      R => SR(0)
    );
\gpr1.dout_i_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[19]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[19]_i_3_n_0\,
      O => \gpr1.dout_i_reg[19]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_4_n_0\,
      I1 => \gpr1.dout_i[19]_i_5_n_0\,
      O => \gpr1.dout_i_reg[19]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[19]_i_6_n_0\,
      I1 => \gpr1.dout_i[19]_i_7_n_0\,
      O => \gpr1.dout_i_reg[19]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[1]_i_1_n_0\,
      Q => Q(1),
      R => SR(0)
    );
\gpr1.dout_i_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[1]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[1]_i_3_n_0\,
      O => \gpr1.dout_i_reg[1]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_4_n_0\,
      I1 => \gpr1.dout_i[1]_i_5_n_0\,
      O => \gpr1.dout_i_reg[1]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[1]_i_6_n_0\,
      I1 => \gpr1.dout_i[1]_i_7_n_0\,
      O => \gpr1.dout_i_reg[1]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[20]_i_1_n_0\,
      Q => Q(20),
      R => SR(0)
    );
\gpr1.dout_i_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[20]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[20]_i_3_n_0\,
      O => \gpr1.dout_i_reg[20]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_4_n_0\,
      I1 => \gpr1.dout_i[20]_i_5_n_0\,
      O => \gpr1.dout_i_reg[20]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[20]_i_6_n_0\,
      I1 => \gpr1.dout_i[20]_i_7_n_0\,
      O => \gpr1.dout_i_reg[20]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[21]_i_1_n_0\,
      Q => Q(21),
      R => SR(0)
    );
\gpr1.dout_i_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[21]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[21]_i_3_n_0\,
      O => \gpr1.dout_i_reg[21]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_4_n_0\,
      I1 => \gpr1.dout_i[21]_i_5_n_0\,
      O => \gpr1.dout_i_reg[21]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[21]_i_6_n_0\,
      I1 => \gpr1.dout_i[21]_i_7_n_0\,
      O => \gpr1.dout_i_reg[21]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[22]_i_1_n_0\,
      Q => Q(22),
      R => SR(0)
    );
\gpr1.dout_i_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[22]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[22]_i_3_n_0\,
      O => \gpr1.dout_i_reg[22]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[22]_i_4_n_0\,
      I1 => \gpr1.dout_i[22]_i_5_n_0\,
      O => \gpr1.dout_i_reg[22]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[22]_i_6_n_0\,
      I1 => \gpr1.dout_i[22]_i_7_n_0\,
      O => \gpr1.dout_i_reg[22]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[2]_i_1_n_0\,
      Q => Q(2),
      R => SR(0)
    );
\gpr1.dout_i_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[2]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[2]_i_3_n_0\,
      O => \gpr1.dout_i_reg[2]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_4_n_0\,
      I1 => \gpr1.dout_i[2]_i_5_n_0\,
      O => \gpr1.dout_i_reg[2]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[2]_i_6_n_0\,
      I1 => \gpr1.dout_i[2]_i_7_n_0\,
      O => \gpr1.dout_i_reg[2]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[3]_i_1_n_0\,
      Q => Q(3),
      R => SR(0)
    );
\gpr1.dout_i_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[3]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[3]_i_3_n_0\,
      O => \gpr1.dout_i_reg[3]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_4_n_0\,
      I1 => \gpr1.dout_i[3]_i_5_n_0\,
      O => \gpr1.dout_i_reg[3]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[3]_i_6_n_0\,
      I1 => \gpr1.dout_i[3]_i_7_n_0\,
      O => \gpr1.dout_i_reg[3]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[4]_i_1_n_0\,
      Q => Q(4),
      R => SR(0)
    );
\gpr1.dout_i_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[4]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[4]_i_3_n_0\,
      O => \gpr1.dout_i_reg[4]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_4_n_0\,
      I1 => \gpr1.dout_i[4]_i_5_n_0\,
      O => \gpr1.dout_i_reg[4]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[4]_i_6_n_0\,
      I1 => \gpr1.dout_i[4]_i_7_n_0\,
      O => \gpr1.dout_i_reg[4]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[5]_i_1_n_0\,
      Q => Q(5),
      R => SR(0)
    );
\gpr1.dout_i_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[5]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[5]_i_3_n_0\,
      O => \gpr1.dout_i_reg[5]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_4_n_0\,
      I1 => \gpr1.dout_i[5]_i_5_n_0\,
      O => \gpr1.dout_i_reg[5]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[5]_i_6_n_0\,
      I1 => \gpr1.dout_i[5]_i_7_n_0\,
      O => \gpr1.dout_i_reg[5]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[6]_i_1_n_0\,
      Q => Q(6),
      R => SR(0)
    );
\gpr1.dout_i_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[6]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[6]_i_3_n_0\,
      O => \gpr1.dout_i_reg[6]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_4_n_0\,
      I1 => \gpr1.dout_i[6]_i_5_n_0\,
      O => \gpr1.dout_i_reg[6]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[6]_i_6_n_0\,
      I1 => \gpr1.dout_i[6]_i_7_n_0\,
      O => \gpr1.dout_i_reg[6]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[7]_i_1_n_0\,
      Q => Q(7),
      R => SR(0)
    );
\gpr1.dout_i_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[7]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[7]_i_3_n_0\,
      O => \gpr1.dout_i_reg[7]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_4_n_0\,
      I1 => \gpr1.dout_i[7]_i_5_n_0\,
      O => \gpr1.dout_i_reg[7]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[7]_i_6_n_0\,
      I1 => \gpr1.dout_i[7]_i_7_n_0\,
      O => \gpr1.dout_i_reg[7]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[8]_i_1_n_0\,
      Q => Q(8),
      R => SR(0)
    );
\gpr1.dout_i_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[8]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[8]_i_3_n_0\,
      O => \gpr1.dout_i_reg[8]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_4_n_0\,
      I1 => \gpr1.dout_i[8]_i_5_n_0\,
      O => \gpr1.dout_i_reg[8]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[8]_i_6_n_0\,
      I1 => \gpr1.dout_i[8]_i_7_n_0\,
      O => \gpr1.dout_i_reg[8]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \gpr1.dout_i_reg[9]_i_1_n_0\,
      Q => Q(9),
      R => SR(0)
    );
\gpr1.dout_i_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \gpr1.dout_i_reg[9]_i_2_n_0\,
      I1 => \gpr1.dout_i_reg[9]_i_3_n_0\,
      O => \gpr1.dout_i_reg[9]_i_1_n_0\,
      S => \gc1.count_d2_reg[9]\(9)
    );
\gpr1.dout_i_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_4_n_0\,
      I1 => \gpr1.dout_i[9]_i_5_n_0\,
      O => \gpr1.dout_i_reg[9]_i_2_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
\gpr1.dout_i_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gpr1.dout_i[9]_i_6_n_0\,
      I1 => \gpr1.dout_i[9]_i_7_n_0\,
      O => \gpr1.dout_i_reg[9]_i_3_n_0\,
      S => \gc1.count_d2_reg[9]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_bin_cntr is
  port (
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    ADDRG : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[14]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_bin_cntr;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_bin_cntr is
  signal \gc1.count[9]_i_2_n_0\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[22]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^gpr1.dout_i_reg[22]_0\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[22]_1\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[22]_2\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[22]_3\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[22]_4\ : STD_LOGIC;
  signal \^gpr1.dout_i_reg[22]_5\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_plus2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc1.count[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc1.count[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc1.count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc1.count[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc1.count[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc1.count[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc1.count[8]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gc1.count[9]_i_1\ : label is "soft_lutpair7";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__0\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[0]_rep__1\ : label is "gc1.count_d2_reg[0]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__0\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[1]_rep__1\ : label is "gc1.count_d2_reg[1]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__0\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[2]_rep__1\ : label is "gc1.count_d2_reg[2]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__0\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[3]_rep__1\ : label is "gc1.count_d2_reg[3]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__0\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[4]_rep__1\ : label is "gc1.count_d2_reg[4]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__0\ : label is "gc1.count_d2_reg[5]";
  attribute ORIG_CELL_NAME of \gc1.count_d2_reg[5]_rep__1\ : label is "gc1.count_d2_reg[5]";
begin
  \gpr1.dout_i_reg[22]\(9 downto 0) <= \^gpr1.dout_i_reg[22]\(9 downto 0);
  \gpr1.dout_i_reg[22]_0\ <= \^gpr1.dout_i_reg[22]_0\;
  \gpr1.dout_i_reg[22]_1\ <= \^gpr1.dout_i_reg[22]_1\;
  \gpr1.dout_i_reg[22]_2\ <= \^gpr1.dout_i_reg[22]_2\;
  \gpr1.dout_i_reg[22]_3\ <= \^gpr1.dout_i_reg[22]_3\;
  \gpr1.dout_i_reg[22]_4\ <= \^gpr1.dout_i_reg[22]_4\;
  \gpr1.dout_i_reg[22]_5\ <= \^gpr1.dout_i_reg[22]_5\;
\gc1.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gc1.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(1),
      I1 => rd_pntr_plus2(0),
      O => \plusOp__1\(1)
    );
\gc1.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(2),
      I1 => rd_pntr_plus2(0),
      I2 => rd_pntr_plus2(1),
      O => \plusOp__1\(2)
    );
\gc1.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus2(3),
      I1 => rd_pntr_plus2(1),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(2),
      O => \plusOp__1\(3)
    );
\gc1.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(4),
      I1 => rd_pntr_plus2(2),
      I2 => rd_pntr_plus2(0),
      I3 => rd_pntr_plus2(1),
      I4 => rd_pntr_plus2(3),
      O => \plusOp__1\(4)
    );
\gc1.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \plusOp__1\(5)
    );
\gc1.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus2(6),
      I1 => \gc1.count[9]_i_2_n_0\,
      O => \plusOp__1\(6)
    );
\gc1.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus2(7),
      I1 => \gc1.count[9]_i_2_n_0\,
      I2 => rd_pntr_plus2(6),
      O => \plusOp__1\(7)
    );
\gc1.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus2(8),
      I1 => rd_pntr_plus2(6),
      I2 => \gc1.count[9]_i_2_n_0\,
      I3 => rd_pntr_plus2(7),
      O => \plusOp__1\(8)
    );
\gc1.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus2(9),
      I1 => rd_pntr_plus2(7),
      I2 => \gc1.count[9]_i_2_n_0\,
      I3 => rd_pntr_plus2(6),
      I4 => rd_pntr_plus2(8),
      O => \plusOp__1\(9)
    );
\gc1.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus2(5),
      I1 => rd_pntr_plus2(3),
      I2 => rd_pntr_plus2(1),
      I3 => rd_pntr_plus2(0),
      I4 => rd_pntr_plus2(2),
      I5 => rd_pntr_plus2(4),
      O => \gc1.count[9]_i_2_n_0\
    );
\gc1.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(0),
      Q => rd_pntr_plus1(0),
      S => srst_full_ff_i
    );
\gc1.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(1),
      Q => rd_pntr_plus1(1),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(2),
      Q => rd_pntr_plus1(2),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(3),
      Q => rd_pntr_plus1(3),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(4),
      Q => rd_pntr_plus1(4),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(5),
      Q => rd_pntr_plus1(5),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(6),
      Q => rd_pntr_plus1(6),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(7),
      Q => rd_pntr_plus1(7),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(8),
      Q => rd_pntr_plus1(8),
      R => srst_full_ff_i
    );
\gc1.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus2(9),
      Q => rd_pntr_plus1(9),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gpr1.dout_i_reg[22]\(0),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => ADDRG(0),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \gpr1.dout_i_reg[14]\(0),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^gpr1.dout_i_reg[22]_4\,
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gpr1.dout_i_reg[22]\(1),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => ADDRG(1),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \gpr1.dout_i_reg[14]\(1),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^gpr1.dout_i_reg[22]_5\,
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gpr1.dout_i_reg[22]\(2),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => ADDRG(2),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \gpr1.dout_i_reg[14]\(2),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^gpr1.dout_i_reg[22]_2\,
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[22]\(3),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => ADDRG(3),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \gpr1.dout_i_reg[14]\(3),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^gpr1.dout_i_reg[22]_3\,
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[22]\(4),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => ADDRG(4),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \gpr1.dout_i_reg[14]\(4),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[22]_0\,
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gpr1.dout_i_reg[22]\(5),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => ADDRG(5),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \gpr1.dout_i_reg[14]\(5),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gpr1.dout_i_reg[22]_1\,
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^gpr1.dout_i_reg[22]\(6),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^gpr1.dout_i_reg[22]\(7),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^gpr1.dout_i_reg[22]\(8),
      R => srst_full_ff_i
    );
\gc1.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^gpr1.dout_i_reg[22]\(9),
      R => srst_full_ff_i
    );
\gc1.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => rd_pntr_plus2(0),
      R => srst_full_ff_i
    );
\gc1.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => rd_pntr_plus2(1),
      S => srst_full_ff_i
    );
\gc1.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => rd_pntr_plus2(2),
      R => srst_full_ff_i
    );
\gc1.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => rd_pntr_plus2(3),
      R => srst_full_ff_i
    );
\gc1.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => rd_pntr_plus2(4),
      R => srst_full_ff_i
    );
\gc1.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => rd_pntr_plus2(5),
      R => srst_full_ff_i
    );
\gc1.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => rd_pntr_plus2(6),
      R => srst_full_ff_i
    );
\gc1.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(7),
      Q => rd_pntr_plus2(7),
      R => srst_full_ff_i
    );
\gc1.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(8),
      Q => rd_pntr_plus2(8),
      R => srst_full_ff_i
    );
\gc1.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__1\(9),
      Q => rd_pntr_plus2(9),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => Q(1),
      I2 => rd_pntr_plus1(0),
      I3 => Q(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[22]_4\,
      I1 => \gcc0.gc0.count_reg[9]\(0),
      I2 => \^gpr1.dout_i_reg[22]_5\,
      I3 => \gcc0.gc0.count_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => Q(3),
      I2 => rd_pntr_plus1(2),
      I3 => Q(2),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[22]_2\,
      I1 => \gcc0.gc0.count_reg[9]\(2),
      I2 => \^gpr1.dout_i_reg[22]_3\,
      I3 => \gcc0.gc0.count_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => Q(5),
      I2 => rd_pntr_plus1(4),
      I3 => Q(4),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[22]_0\,
      I1 => \gcc0.gc0.count_reg[9]\(4),
      I2 => \^gpr1.dout_i_reg[22]_1\,
      I3 => \gcc0.gc0.count_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => Q(7),
      I2 => rd_pntr_plus1(6),
      I3 => Q(6),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[22]\(6),
      I1 => \gcc0.gc0.count_reg[9]\(6),
      I2 => \^gpr1.dout_i_reg[22]\(7),
      I3 => \gcc0.gc0.count_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(9),
      I1 => Q(9),
      I2 => rd_pntr_plus1(8),
      I3 => Q(8),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[22]\(8),
      I1 => \gcc0.gc0.count_reg[9]\(8),
      I2 => \^gpr1.dout_i_reg[22]\(9),
      I3 => \gcc0.gc0.count_reg[9]\(9),
      O => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_fwft;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_2_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\ <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F0B090"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => aempty_fwft_fb_i,
      I3 => sig_rd_rlen_reg,
      I4 => ram_empty_fb_i_reg,
      I5 => srst_full_ff_i,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFEEAEE"
    )
        port map (
      I0 => srst_full_ff_i,
      I1 => empty_fwft_fb_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => sig_rd_rlen_reg,
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => sig_rd_rlen_reg,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc1.count_d1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_dm.dout_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(0),
      O => \goreg_dm.dout_i_reg[22]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => sig_rd_rlen_reg,
      I2 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_rd_rlen_reg,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_2_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_2_n_0\,
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => sig_rd_rlen_reg,
      O => ram_empty_i_reg
    );
\sig_ip2bus_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => sig_rx_channel_reset_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \count_reg[1]\(1),
      O => \sig_ip2bus_data_reg[25]\
    );
\sig_ip2bus_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => sig_rx_channel_reset_reg,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      I4 => Bus_RNW_reg,
      I5 => \count_reg[1]\(0),
      O => \sig_ip2bus_data_reg[26]\
    );
\sig_register_array[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550040"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => axi_str_rxd_tlast,
      I2 => axi_str_rxd_tvalid,
      I3 => ram_full_i,
      I4 => rx_fg_len_empty_d1,
      O => \sig_register_array_reg[0][5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_14\ : out STD_LOGIC;
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d2_reg[4]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[0]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep__1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_bin_cntr;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gcc0.gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ram_empty_i_reg\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[9]_i_1\ : label is "soft_lutpair11";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  ram_empty_i_reg(9 downto 0) <= \^ram_empty_i_reg\(9 downto 0);
RAM_reg_0_63_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \out\,
      I1 => rx_len_wr_en,
      I2 => \^ram_empty_i_reg\(7),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \^ram_empty_i_reg\(9),
      I5 => \^ram_empty_i_reg\(8),
      O => \gpr1.dout_i_reg[22]_1\
    );
RAM_reg_128_191_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \out\,
      I1 => rx_len_wr_en,
      I2 => \^ram_empty_i_reg\(8),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \^ram_empty_i_reg\(9),
      I5 => \^ram_empty_i_reg\(7),
      O => \gpr1.dout_i_reg[22]_3\
    );
RAM_reg_192_255_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(9),
      I1 => \^ram_empty_i_reg\(7),
      I2 => \^ram_empty_i_reg\(6),
      I3 => \^ram_empty_i_reg\(8),
      I4 => \out\,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_7\
    );
RAM_reg_256_319_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \out\,
      I1 => rx_len_wr_en,
      I2 => \^ram_empty_i_reg\(7),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \^ram_empty_i_reg\(9),
      I5 => \^ram_empty_i_reg\(8),
      O => \gpr1.dout_i_reg[22]\
    );
RAM_reg_320_383_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(9),
      I1 => \^ram_empty_i_reg\(8),
      I2 => \^ram_empty_i_reg\(6),
      I3 => \^ram_empty_i_reg\(7),
      I4 => \out\,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_9\
    );
RAM_reg_384_447_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(9),
      I1 => \^ram_empty_i_reg\(8),
      I2 => \^ram_empty_i_reg\(7),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \out\,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_11\
    );
RAM_reg_448_511_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(9),
      I1 => \^ram_empty_i_reg\(7),
      I2 => \^ram_empty_i_reg\(6),
      I3 => \out\,
      I4 => rx_len_wr_en,
      I5 => \^ram_empty_i_reg\(8),
      O => \gpr1.dout_i_reg[22]_4\
    );
RAM_reg_512_575_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \out\,
      I1 => rx_len_wr_en,
      I2 => \^ram_empty_i_reg\(7),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \^ram_empty_i_reg\(8),
      I5 => \^ram_empty_i_reg\(9),
      O => \gpr1.dout_i_reg[22]_0\
    );
RAM_reg_576_639_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(8),
      I1 => \^ram_empty_i_reg\(9),
      I2 => \^ram_empty_i_reg\(6),
      I3 => \^ram_empty_i_reg\(7),
      I4 => \out\,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_12\
    );
RAM_reg_640_703_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(8),
      I1 => \^ram_empty_i_reg\(9),
      I2 => \^ram_empty_i_reg\(7),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \out\,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_13\
    );
RAM_reg_64_127_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \out\,
      I1 => rx_len_wr_en,
      I2 => \^ram_empty_i_reg\(8),
      I3 => \^ram_empty_i_reg\(7),
      I4 => \^ram_empty_i_reg\(9),
      I5 => \^ram_empty_i_reg\(6),
      O => \gpr1.dout_i_reg[22]_2\
    );
RAM_reg_704_767_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(8),
      I1 => \^ram_empty_i_reg\(7),
      I2 => \^ram_empty_i_reg\(6),
      I3 => \out\,
      I4 => rx_len_wr_en,
      I5 => \^ram_empty_i_reg\(9),
      O => \gpr1.dout_i_reg[22]_5\
    );
RAM_reg_768_831_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(7),
      I1 => \^ram_empty_i_reg\(9),
      I2 => \^ram_empty_i_reg\(8),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \out\,
      I5 => rx_len_wr_en,
      O => \gpr1.dout_i_reg[22]_14\
    );
RAM_reg_832_895_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(7),
      I1 => \^ram_empty_i_reg\(8),
      I2 => \^ram_empty_i_reg\(6),
      I3 => \out\,
      I4 => rx_len_wr_en,
      I5 => \^ram_empty_i_reg\(9),
      O => \gpr1.dout_i_reg[22]_8\
    );
RAM_reg_896_959_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^ram_empty_i_reg\(6),
      I1 => \^ram_empty_i_reg\(8),
      I2 => \^ram_empty_i_reg\(7),
      I3 => \out\,
      I4 => rx_len_wr_en,
      I5 => \^ram_empty_i_reg\(9),
      O => \gpr1.dout_i_reg[22]_10\
    );
RAM_reg_960_1023_0_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \out\,
      I1 => rx_len_wr_en,
      I2 => \^ram_empty_i_reg\(7),
      I3 => \^ram_empty_i_reg\(6),
      I4 => \^ram_empty_i_reg\(9),
      I5 => \^ram_empty_i_reg\(8),
      O => \gpr1.dout_i_reg[22]_6\
    );
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__2\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \plusOp__2\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__2\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__2\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__2\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__2\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      O => \plusOp__2\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__2\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \gcc0.gc0.count[9]_i_2_n_0\,
      I3 => \^q\(7),
      O => \plusOp__2\(8)
    );
\gcc0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \gcc0.gc0.count[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      O => \plusOp__2\(9)
    );
\gcc0.gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[9]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^ram_empty_i_reg\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^ram_empty_i_reg\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^ram_empty_i_reg\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^ram_empty_i_reg\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^ram_empty_i_reg\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^ram_empty_i_reg\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^ram_empty_i_reg\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^ram_empty_i_reg\(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(8),
      Q => \^ram_empty_i_reg\(8),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \^q\(9),
      Q => \^ram_empty_i_reg\(9),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \plusOp__2\(9),
      Q => \^q\(9),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(0),
      I1 => \gc1.count_d2_reg[0]_rep__1\,
      I2 => \^ram_empty_i_reg\(1),
      I3 => \gc1.count_d2_reg[1]_rep__1\,
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(0),
      I1 => \gc1.count_d2_reg[0]_rep__1\,
      I2 => \^ram_empty_i_reg\(1),
      I3 => \gc1.count_d2_reg[1]_rep__1\,
      O => ram_empty_i_reg_0
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(2),
      I1 => \gc1.count_d2_reg[2]_rep__1\,
      I2 => \^ram_empty_i_reg\(3),
      I3 => \gc1.count_d2_reg[3]_rep__1\,
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(2),
      I1 => \gc1.count_d2_reg[2]_rep__1\,
      I2 => \^ram_empty_i_reg\(3),
      I3 => \gc1.count_d2_reg[3]_rep__1\,
      O => ram_empty_i_reg_1
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(4),
      I1 => \gc1.count_d2_reg[4]_rep__1\,
      I2 => \^ram_empty_i_reg\(5),
      I3 => \gc1.count_d2_reg[5]_rep__1\,
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(4),
      I1 => \gc1.count_d2_reg[4]_rep__1\,
      I2 => \^ram_empty_i_reg\(5),
      I3 => \gc1.count_d2_reg[5]_rep__1\,
      O => ram_empty_i_reg_2
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(6),
      I1 => \gc1.count_d2_reg[9]\(0),
      I2 => \^ram_empty_i_reg\(7),
      I3 => \gc1.count_d2_reg[9]\(1),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(6),
      I1 => \gc1.count_d2_reg[9]\(0),
      I2 => \^ram_empty_i_reg\(7),
      I3 => \gc1.count_d2_reg[9]\(1),
      O => ram_empty_i_reg_3
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(8),
      I1 => \gc1.count_d2_reg[9]\(2),
      I2 => \^ram_empty_i_reg\(9),
      I3 => \gc1.count_d2_reg[9]\(3),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^ram_empty_i_reg\(8),
      I1 => \gc1.count_d2_reg[9]\(2),
      I2 => \^ram_empty_i_reg\(9),
      I3 => \gc1.count_d2_reg[9]\(3),
      O => ram_empty_i_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_address_decoder is
  port (
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    IPIC_STATE_reg : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_RdAck_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_rx_channel_reset_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_str_rst_reg : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_1\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \sig_register_array_reg[0][5]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][8]_1\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_reg[2]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[22]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_reg[5]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC;
    \count_reg[6]\ : in STD_LOGIC;
    \count_reg[12]_1\ : in STD_LOGIC;
    \count_reg[6]_0\ : in STD_LOGIC;
    \sig_register_array_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_reg[11]\ : in STD_LOGIC;
    \s_axi_wdata_6__s_port_\ : in STD_LOGIC;
    IPIC_STATE_reg_0 : in STD_LOGIC;
    IPIC_STATE : in STD_LOGIC;
    sig_Bus2IP_RNW : in STD_LOGIC;
    \s_axi_wdata[6]_0\ : in STD_LOGIC;
    \s_axi_wdata_1__s_port_\ : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    IP2Bus_WrAck_reg : in STD_LOGIC;
    \bus2ip_addr_i_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_address_decoder;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_address_decoder is
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \COMP_IPIC2AXI_S/sig_register_array[0]0_out\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\ : STD_LOGIC;
  signal \^ipic_state_reg\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_10 : STD_LOGIC;
  signal ce_expnd_i_11 : STD_LOGIC;
  signal ce_expnd_i_12 : STD_LOGIC;
  signal ce_expnd_i_2 : STD_LOGIC;
  signal ce_expnd_i_3 : STD_LOGIC;
  signal ce_expnd_i_4 : STD_LOGIC;
  signal ce_expnd_i_5 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal \s_axi_wdata_1__s_net_1\ : STD_LOGIC;
  signal \s_axi_wdata_6__s_net_1\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[19]_i_6_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_ip2bus_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[0]\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[0]_0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[24]\ : STD_LOGIC;
  signal sig_rd_rlen_i_3_n_0 : STD_LOGIC;
  signal sig_rd_rlen_i_4_n_0 : STD_LOGIC;
  signal sig_rd_rlen_i_5_n_0 : STD_LOGIC;
  signal \sig_register_array[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_6_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][2]_i_9_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[0][8]_i_6_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_register_array[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][2]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][5]\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][8]_0\ : STD_LOGIC;
  signal sig_rx_channel_reset_i_2_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_3_n_0 : STD_LOGIC;
  signal sig_rx_channel_reset_i_4_n_0 : STD_LOGIC;
  signal sig_str_rst_i_4_n_0 : STD_LOGIC;
  signal sig_str_rst_i_5_n_0 : STD_LOGIC;
  signal sig_str_rst_i_8_n_0 : STD_LOGIC;
  signal sig_str_rst_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of IP2Bus_RdAck_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of IP2Bus_WrAck_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[0]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[19]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[19]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[1]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sig_ip2bus_data[20]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of sig_rd_rlen_i_2 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of sig_rd_rlen_i_3 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sig_rd_rlen_i_4 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sig_register_array[0][2]_i_9\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sig_register_array[0][7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_register_array[1][0]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sig_register_array[1][10]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_register_array[1][11]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_register_array[1][12]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_register_array[1][1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_register_array[1][2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_register_array[1][3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_register_array[1][4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_register_array[1][5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_register_array[1][6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_register_array[1][7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_register_array[1][8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_register_array[1][9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of sig_str_rst_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of sig_str_rst_i_4 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sig_str_rst_i_8 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of sig_str_rst_i_9 : label is "soft_lutpair22";
begin
  IPIC_STATE_reg <= \^ipic_state_reg\;
  \s_axi_wdata_1__s_net_1\ <= \s_axi_wdata_1__s_port_\;
  \s_axi_wdata_6__s_net_1\ <= \s_axi_wdata_6__s_port_\;
  \sig_ip2bus_data_reg[0]\ <= \^sig_ip2bus_data_reg[0]\;
  \sig_ip2bus_data_reg[0]_0\ <= \^sig_ip2bus_data_reg[0]_0\;
  \sig_ip2bus_data_reg[24]\ <= \^sig_ip2bus_data_reg[24]\;
  \sig_register_array_reg[0][2]_0\ <= \^sig_register_array_reg[0][2]_0\;
  \sig_register_array_reg[0][5]\ <= \^sig_register_array_reg[0][5]\;
  \sig_register_array_reg[0][8]_0\ <= \^sig_register_array_reg[0][8]_0\;
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => Q,
      I2 => \^sig_register_array_reg[0][5]\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^sig_register_array_reg[0][5]\,
      R => '0'
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_12,
      Q => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_2,
      Q => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_11,
      Q => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_10,
      Q => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[5]\(3),
      I1 => \bus2ip_addr_i_reg[5]\(2),
      I2 => Q,
      I3 => \bus2ip_addr_i_reg[5]\(0),
      I4 => \bus2ip_addr_i_reg[5]\(1),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_5,
      Q => \^sig_ip2bus_data_reg[0]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_4,
      Q => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_3,
      Q => \^sig_ip2bus_data_reg[0]\,
      R => cs_ce_clr
    );
IP2Bus_RdAck_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      I1 => \^ipic_state_reg\,
      I2 => IPIC_STATE,
      O => IP2Bus_RdAck_reg
    );
IP2Bus_WrAck_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => s_axi_aresetn,
      O => SR(0)
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.xcl_design_xilmonitor_fifo0_0_pselect_f
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_12 => ce_expnd_i_12
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized9\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_2 => ce_expnd_i_2
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized10\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_1 => ce_expnd_i_1
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized11\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_0 => ce_expnd_i_0
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized0\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_11 => ce_expnd_i_11
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized1\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_10 => ce_expnd_i_10
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized3\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_8 => ce_expnd_i_8
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized4\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_7 => ce_expnd_i_7
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized5\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_6 => ce_expnd_i_6
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized6\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_5 => ce_expnd_i_5
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized7\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_4 => ce_expnd_i_4
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\xcl_design_xilmonitor_fifo0_0_pselect_f__parameterized8\
     port map (
      Q => Q,
      \bus2ip_addr_i_reg[5]\(3 downto 0) => \bus2ip_addr_i_reg[5]\(3 downto 0),
      ce_expnd_i_3 => ce_expnd_i_3
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => Q,
      I2 => IP2Bus_RdAck_reg_0,
      I3 => s_axi_aresetn,
      I4 => IP2Bus_WrAck_reg,
      O => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0\,
      Q => \^ipic_state_reg\,
      R => '0'
    );
\sig_ip2bus_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888888888888"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[0]_i_3_n_0\,
      I2 => \^sig_ip2bus_data_reg[0]\,
      I3 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I4 => \sig_ip2bus_data[0]_i_4_n_0\,
      I5 => \sig_register_array_reg[1][0]_0\(12),
      O => D(25)
    );
\sig_ip2bus_data[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \^sig_ip2bus_data_reg[0]_0\,
      I2 => \sig_ip2bus_data[0]_i_5_n_0\,
      I3 => sig_rd_rlen_i_5_n_0,
      O => \sig_ip2bus_data[0]_i_2_n_0\
    );
\sig_ip2bus_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => \out\,
      I3 => sig_rx_channel_reset_reg_1,
      I4 => \^sig_register_array_reg[0][5]\,
      I5 => \^sig_ip2bus_data_reg[0]\,
      O => \sig_ip2bus_data[0]_i_3_n_0\
    );
\sig_ip2bus_data[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_4_n_0\
    );
\sig_ip2bus_data[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      O => \sig_ip2bus_data[0]_i_5_n_0\
    );
\sig_ip2bus_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[10]_i_2_n_0\,
      I2 => \count_reg[6]_0\,
      I3 => \count_reg[12]_0\(11),
      I4 => \count_reg[12]_0\(12),
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(15)
    );
\sig_ip2bus_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_4_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => \^sig_ip2bus_data_reg[0]\,
      I3 => \sig_register_array_reg[1][0]_0\(2),
      I4 => \sig_ip2bus_data[11]_i_2_n_0\,
      I5 => \goreg_dm.dout_i_reg[22]\(10),
      O => \sig_ip2bus_data[10]_i_2_n_0\
    );
\sig_ip2bus_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[11]_i_2_n_0\,
      I2 => \goreg_dm.dout_i_reg[22]\(9),
      I3 => \sig_ip2bus_data[11]_i_3_n_0\,
      I4 => \count_reg[12]_1\,
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(14)
    );
\sig_ip2bus_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => sig_rx_channel_reset_reg_1,
      I3 => \out\,
      I4 => \^sig_register_array_reg[0][5]\,
      I5 => \^sig_ip2bus_data_reg[0]\,
      O => \sig_ip2bus_data[11]_i_2_n_0\
    );
\sig_ip2bus_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400500004000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]\,
      I1 => \sig_register_array_reg[1][0]_0\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \sig_register_array_reg[0][11]_0\,
      O => \sig_ip2bus_data[11]_i_3_n_0\
    );
\sig_ip2bus_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[11]_i_2_n_0\,
      I2 => \goreg_dm.dout_i_reg[22]\(8),
      I3 => \sig_ip2bus_data[12]_i_2_n_0\,
      I4 => \count_reg[12]_1\,
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(13)
    );
\sig_ip2bus_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400500004000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]\,
      I1 => \sig_register_array_reg[1][0]_0\(0),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \sig_register_array_reg[0][12]\,
      O => \sig_ip2bus_data[12]_i_2_n_0\
    );
\sig_ip2bus_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_ip2bus_data_reg[24]\,
      I2 => sig_rd_rlen_i_3_n_0,
      I3 => sig_rx_channel_reset_reg_1,
      I4 => sig_rd_rlen_i_4_n_0,
      I5 => sig_rd_rlen_i_5_n_0,
      O => \sig_ip2bus_data_reg[13]\
    );
\sig_ip2bus_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAA80888088"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \^sig_ip2bus_data_reg[24]\,
      I2 => \goreg_dm.dout_i_reg[12]\,
      I3 => \count_reg[6]\,
      I4 => \sig_ip2bus_data[19]_i_5_n_0\,
      I5 => \count_reg[12]_0\(12),
      O => D(12)
    );
\sig_ip2bus_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_6_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I5 => \^sig_register_array_reg[0][5]\,
      O => \sig_ip2bus_data[19]_i_2_n_0\
    );
\sig_ip2bus_data[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]_0\,
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \out\,
      I3 => \^sig_ip2bus_data_reg[0]\,
      O => \sig_ip2bus_data[19]_i_5_n_0\
    );
\sig_ip2bus_data[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => sig_rd_rlen_i_5_n_0,
      O => \sig_ip2bus_data[19]_i_6_n_0\
    );
\sig_ip2bus_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800AAAA08000800"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \count_reg[6]_0\,
      I2 => \count_reg[11]\,
      I3 => \sig_ip2bus_data[0]_i_3_n_0\,
      I4 => \sig_ip2bus_data[1]_i_4_n_0\,
      I5 => \sig_register_array_reg[1][0]_0\(11),
      O => D(24)
    );
\sig_ip2bus_data[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_ip2bus_data_reg[0]\,
      O => \sig_ip2bus_data[1]_i_4_n_0\
    );
\sig_ip2bus_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \sig_ip2bus_data[19]_i_5_n_0\,
      I2 => \count_reg[12]_0\(11),
      I3 => \sig_ip2bus_data[20]_i_2_n_0\,
      I4 => \goreg_dm.dout_i_reg[22]\(7),
      I5 => \count_reg[5]\,
      O => D(11)
    );
\sig_ip2bus_data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \out\,
      I1 => sig_rx_channel_reset_reg_1,
      I2 => \^sig_register_array_reg[0][5]\,
      I3 => \^sig_ip2bus_data_reg[0]\,
      I4 => \^sig_ip2bus_data_reg[0]_0\,
      O => \sig_ip2bus_data[20]_i_2_n_0\
    );
\sig_ip2bus_data[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(10),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \goreg_dm.dout_i_reg[10]\,
      O => D(10)
    );
\sig_ip2bus_data[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(9),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \goreg_dm.dout_i_reg[9]\,
      O => D(9)
    );
\sig_ip2bus_data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(8),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \goreg_dm.dout_i_reg[8]\,
      O => D(8)
    );
\sig_ip2bus_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(7),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \count_reg[2]\,
      I4 => \^sig_ip2bus_data_reg[24]\,
      O => D(7)
    );
\sig_ip2bus_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(6),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => empty_fwft_i_reg_1,
      I4 => \sig_ip2bus_data[20]_i_2_n_0\,
      I5 => \goreg_dm.dout_i_reg[22]\(6),
      O => D(6)
    );
\sig_ip2bus_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAAAAA08AA08AA"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(5),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => empty_fwft_i_reg_0,
      I4 => \sig_ip2bus_data[20]_i_2_n_0\,
      I5 => \goreg_dm.dout_i_reg[22]\(5),
      O => D(5)
    );
\sig_ip2bus_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[22]\(4),
      I2 => \sig_ip2bus_data[20]_i_2_n_0\,
      I3 => \sig_ip2bus_data[19]_i_5_n_0\,
      I4 => \count_reg[12]_0\(4),
      O => D(4)
    );
\sig_ip2bus_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(3),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \sig_ip2bus_data[20]_i_2_n_0\,
      I4 => \goreg_dm.dout_i_reg[22]\(3),
      O => D(3)
    );
\sig_ip2bus_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(2),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \sig_ip2bus_data[20]_i_2_n_0\,
      I4 => \goreg_dm.dout_i_reg[22]\(2),
      O => D(2)
    );
\sig_ip2bus_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[2]_i_2_n_0\,
      I2 => \count_reg[6]_0\,
      I3 => \count_reg[12]_0\(11),
      I4 => \count_reg[12]_0\(12),
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(23)
    );
\sig_ip2bus_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040050000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]\,
      I1 => \sig_register_array_reg[1][0]_0\(10),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \sig_register_array_reg[0][2]_1\,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_ip2bus_data[2]_i_2_n_0\
    );
\sig_ip2bus_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(1),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \sig_ip2bus_data[20]_i_2_n_0\,
      I4 => \goreg_dm.dout_i_reg[22]\(1),
      O => D(1)
    );
\sig_ip2bus_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => \sig_ip2bus_data[19]_i_2_n_0\,
      I1 => \count_reg[12]_0\(0),
      I2 => \sig_ip2bus_data[19]_i_5_n_0\,
      I3 => \sig_ip2bus_data[20]_i_2_n_0\,
      I4 => \goreg_dm.dout_i_reg[22]\(0),
      O => D(0)
    );
\sig_ip2bus_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_register_array_reg[1][0]_0\(9),
      I2 => \sig_ip2bus_data[1]_i_4_n_0\,
      I3 => \count_reg[6]_0\,
      I4 => \count_reg[11]\,
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(22)
    );
\sig_ip2bus_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_register_array_reg[1][0]_0\(8),
      I2 => \sig_ip2bus_data[1]_i_4_n_0\,
      I3 => \count_reg[6]_0\,
      I4 => \count_reg[11]\,
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(21)
    );
\sig_ip2bus_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[5]_i_2_n_0\,
      I2 => \count_reg[6]_0\,
      I3 => \count_reg[12]_0\(11),
      I4 => \count_reg[12]_0\(12),
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(20)
    );
\sig_ip2bus_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400500004000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]\,
      I1 => \sig_register_array_reg[1][0]_0\(7),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \sig_register_array_reg[0][5]_1\,
      O => \sig_ip2bus_data[5]_i_2_n_0\
    );
\sig_ip2bus_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA0808080808"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_register_array_reg[1][0]_0\(6),
      I2 => \sig_ip2bus_data[1]_i_4_n_0\,
      I3 => \count_reg[6]_0\,
      I4 => \count_reg[11]\,
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(19)
    );
\sig_ip2bus_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[7]_i_2_n_0\,
      I2 => \count_reg[6]_0\,
      I3 => \count_reg[12]_0\(11),
      I4 => \count_reg[12]_0\(12),
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(18)
    );
\sig_ip2bus_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400500004000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]\,
      I1 => \sig_register_array_reg[1][0]_0\(5),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \sig_register_array_reg[0][7]_0\,
      O => \sig_ip2bus_data[7]_i_2_n_0\
    );
\sig_ip2bus_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[8]_i_2_n_0\,
      I2 => \count_reg[6]_0\,
      I3 => \count_reg[12]_0\(11),
      I4 => \count_reg[12]_0\(12),
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(17)
    );
\sig_ip2bus_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400500004000000"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]\,
      I1 => \sig_register_array_reg[1][0]_0\(4),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I5 => \sig_register_array_reg[0][8]_1\,
      O => \sig_ip2bus_data[8]_i_2_n_0\
    );
\sig_ip2bus_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_2_n_0\,
      I1 => \sig_ip2bus_data[9]_i_2_n_0\,
      I2 => \count_reg[6]_0\,
      I3 => \count_reg[12]_0\(11),
      I4 => \count_reg[12]_0\(12),
      I5 => \sig_ip2bus_data[0]_i_3_n_0\,
      O => D(16)
    );
\sig_ip2bus_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => \sig_ip2bus_data[0]_i_4_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => \^sig_ip2bus_data_reg[0]\,
      I3 => \sig_register_array_reg[1][0]_0\(3),
      I4 => \sig_ip2bus_data[11]_i_2_n_0\,
      I5 => \goreg_dm.dout_i_reg[22]\(11),
      O => \sig_ip2bus_data[9]_i_2_n_0\
    );
sig_rd_rlen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_ip2bus_data_reg[24]\,
      I2 => sig_rd_rlen_i_3_n_0,
      I3 => sig_rx_channel_reset_reg_1,
      I4 => sig_rd_rlen_i_4_n_0,
      I5 => sig_rd_rlen_i_5_n_0,
      O => sig_rd_rlen_reg
    );
sig_rd_rlen_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]_0\,
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^sig_register_array_reg[0][5]\,
      O => \^sig_ip2bus_data_reg[24]\
    );
sig_rd_rlen_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      O => sig_rd_rlen_i_3_n_0
    );
sig_rd_rlen_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => \^sig_register_array_reg[0][5]\,
      O => sig_rd_rlen_i_4_n_0
    );
sig_rd_rlen_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      O => sig_rd_rlen_i_5_n_0
    );
\sig_register_array[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033FFFF2022AAAA"
    )
        port map (
      I0 => p_7_out,
      I1 => s_axi_wdata(1),
      I2 => \^sig_register_array_reg[0][5]\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \^sig_register_array_reg[0][2]_0\,
      I5 => \sig_register_array_reg[0][11]_0\,
      O => \sig_register_array_reg[0][11]\
    );
\sig_register_array[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB0F0FB0BB0000"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_2_n_0\,
      I1 => \^sig_register_array_reg[0][2]_0\,
      I2 => \sig_register_array[0][2]_i_4_n_0\,
      I3 => \count_reg[12]\,
      I4 => \gaxi_full_sm.present_state_reg[1]\,
      I5 => \sig_register_array_reg[0][2]_1\,
      O => \sig_register_array_reg[0][2]\
    );
\sig_register_array[0][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      O => \sig_register_array[0][2]_i_2_n_0\
    );
\sig_register_array[0][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002280"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_6_n_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \s_axi_wdata_6__s_net_1\,
      I3 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I4 => \^sig_register_array_reg[0][5]\,
      O => \^sig_register_array_reg[0][2]_0\
    );
\sig_register_array[0][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020C000002000"
    )
        port map (
      I0 => \s_axi_wdata_6__s_net_1\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => \sig_register_array[0][2]_i_6_n_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \^sig_register_array_reg[0][5]\,
      I5 => s_axi_wdata(10),
      O => \sig_register_array[0][2]_i_4_n_0\
    );
\sig_register_array[0][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202000200"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_6_n_0\,
      I1 => IPIC_STATE_reg_0,
      I2 => \sig_register_array[0][2]_i_9_n_0\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I5 => sig_str_rst_i_4_n_0,
      O => \sig_register_array[0][2]_i_6_n_0\
    );
\sig_register_array[0][2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      O => \sig_register_array[0][2]_i_9_n_0\
    );
\sig_register_array[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF45FF45FF0000"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][2]_0\,
      I4 => empty_fwft_i_reg,
      I5 => \sig_register_array_reg[0][5]_1\,
      O => \sig_register_array_reg[0][5]_0\
    );
\sig_register_array[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I2 => \sig_register_array[0][7]_i_2_n_0\,
      I3 => \sig_register_array_reg[0][7]_0\,
      O => \sig_register_array_reg[0][7]\
    );
\sig_register_array[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A008000000080"
    )
        port map (
      I0 => \sig_register_array[0][2]_i_6_n_0\,
      I1 => s_axi_wdata(5),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I5 => \s_axi_wdata_6__s_net_1\,
      O => \sig_register_array[0][7]_i_2_n_0\
    );
\sig_register_array[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFAAAAA800AAAA"
    )
        port map (
      I0 => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(4),
      I1 => s_axi_wdata(4),
      I2 => \^sig_register_array_reg[0][8]_0\,
      I3 => \^sig_register_array_reg[0][2]_0\,
      I4 => sig_rx_channel_reset_reg_0,
      I5 => \sig_register_array_reg[0][8]_1\,
      O => \sig_register_array_reg[0][8]\
    );
\sig_register_array[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3F0A0A0F0F0F0F"
    )
        port map (
      I0 => \sig_register_array[0][8]_i_3_n_0\,
      I1 => \sig_register_array[0][8]_i_4_n_0\,
      I2 => sig_rx_channel_reset_reg_0,
      I3 => s_axi_wdata(4),
      I4 => \sig_register_array[1][0]_i_6_n_0\,
      I5 => \sig_register_array[0][8]_i_5_n_0\,
      O => \COMP_IPIC2AXI_S/sig_register_array[0]0_out\(4)
    );
\sig_register_array[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I2 => \sig_register_array[0][8]_i_6_n_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \^sig_register_array_reg[0][5]\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      O => \sig_register_array[0][8]_i_3_n_0\
    );
\sig_register_array[0][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I2 => \^sig_register_array_reg[0][5]\,
      I3 => \s_axi_wdata[6]_0\,
      I4 => \s_axi_wdata_1__s_net_1\,
      O => \sig_register_array[0][8]_i_4_n_0\
    );
\sig_register_array[0][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF01"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => \sig_register_array[0][2]_i_9_n_0\,
      I5 => IPIC_STATE_reg_0,
      O => \sig_register_array[0][8]_i_5_n_0\
    );
\sig_register_array[0][8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^sig_ip2bus_data_reg[0]_0\,
      O => \sig_register_array[0][8]_i_6_n_0\
    );
\sig_register_array[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006200000000"
    )
        port map (
      I0 => \sig_register_array[1][0]_i_3_n_0\,
      I1 => \^sig_register_array_reg[0][8]_0\,
      I2 => \s_axi_wdata_6__s_net_1\,
      I3 => \sig_register_array[1][0]_i_4_n_0\,
      I4 => \sig_register_array[1][0]_i_5_n_0\,
      I5 => \sig_register_array[1][0]_i_6_n_0\,
      O => E(0)
    );
\sig_register_array[1][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(12)
    );
\sig_register_array[1][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I1 => \^sig_register_array_reg[0][5]\,
      O => \sig_register_array[1][0]_i_3_n_0\
    );
\sig_register_array[1][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      O => \sig_register_array[1][0]_i_4_n_0\
    );
\sig_register_array[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FEFFFFFFFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => \^sig_register_array_reg[0][5]\,
      I4 => IPIC_STATE,
      I5 => \^ipic_state_reg\,
      O => \sig_register_array[1][0]_i_5_n_0\
    );
\sig_register_array[1][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      I1 => \^sig_ip2bus_data_reg[0]\,
      I2 => \^sig_ip2bus_data_reg[0]_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I5 => \^sig_register_array_reg[0][5]\,
      O => \sig_register_array[1][0]_i_6_n_0\
    );
\sig_register_array[1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(2)
    );
\sig_register_array[1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(1)
    );
\sig_register_array[1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(0)
    );
\sig_register_array[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(11)
    );
\sig_register_array[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(10)
    );
\sig_register_array[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(9)
    );
\sig_register_array[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(8)
    );
\sig_register_array[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(7)
    );
\sig_register_array[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(6)
    );
\sig_register_array[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(5)
    );
\sig_register_array[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      I2 => s_axi_wdata(4),
      O => \sig_register_array_reg[1][0]\(4)
    );
\sig_register_array[1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => \sig_register_array_reg[1][0]\(3)
    );
sig_rx_channel_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF020202000202"
    )
        port map (
      I0 => sig_str_rst_i_5_n_0,
      I1 => sig_rx_channel_reset_i_2_n_0,
      I2 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I3 => sig_rx_channel_reset_i_3_n_0,
      I4 => sig_rx_channel_reset_reg_0,
      I5 => sig_rx_channel_reset_reg_1,
      O => sig_rx_channel_reset_reg
    );
sig_rx_channel_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \s_axi_wdata_6__s_net_1\,
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I2 => \^sig_register_array_reg[0][5]\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I5 => IPIC_STATE_reg_0,
      O => sig_rx_channel_reset_i_2_n_0
    );
sig_rx_channel_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \s_axi_wdata_6__s_net_1\,
      I1 => sig_rx_channel_reset_i_4_n_0,
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I3 => sig_str_rst_i_8_n_0,
      I4 => \sig_register_array[1][0]_i_6_n_0\,
      O => sig_rx_channel_reset_i_3_n_0
    );
sig_rx_channel_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^ipic_state_reg\,
      I1 => IPIC_STATE,
      I2 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I4 => \^sig_register_array_reg[0][5]\,
      I5 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      O => sig_rx_channel_reset_i_4_n_0
    );
sig_str_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \s_axi_wdata_6__s_net_1\,
      I1 => \^sig_register_array_reg[0][8]_0\,
      I2 => sig_str_rst_i_4_n_0,
      I3 => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg\,
      I4 => sig_str_rst_i_5_n_0,
      I5 => IPIC_STATE_reg_0,
      O => sig_str_rst_reg
    );
sig_str_rst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg\,
      I1 => \^sig_register_array_reg[0][5]\,
      O => \^sig_register_array_reg[0][8]_0\
    );
sig_str_rst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      O => sig_str_rst_i_4_n_0
    );
sig_str_rst_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0A2"
    )
        port map (
      I0 => sig_str_rst_i_8_n_0,
      I1 => \GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg\,
      I2 => \^sig_register_array_reg[0][5]\,
      I3 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I4 => sig_str_rst_i_9_n_0,
      O => sig_str_rst_i_5_n_0
    );
sig_str_rst_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCD"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I1 => \^sig_register_array_reg[0][5]\,
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I4 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => sig_str_rst_i_8_n_0
    );
sig_str_rst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]\,
      I1 => \^sig_ip2bus_data_reg[0]_0\,
      I2 => \^sig_ip2bus_data_reg[0]\,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg\,
      O => sig_str_rst_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axi_read_wrapper is
  port (
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rready : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_axi_read_wrapper;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axi_read_wrapper is
  signal ar_id_r : STD_LOGIC;
  signal arlen_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_fsm_n_10 : STD_LOGIC;
  signal axi_read_fsm_n_11 : STD_LOGIC;
  signal axi_read_fsm_n_12 : STD_LOGIC;
  signal axi_read_fsm_n_13 : STD_LOGIC;
  signal axi_read_fsm_n_14 : STD_LOGIC;
  signal axi_read_fsm_n_15 : STD_LOGIC;
  signal axi_read_fsm_n_16 : STD_LOGIC;
  signal axi_read_fsm_n_4 : STD_LOGIC;
  signal axi_read_fsm_n_5 : STD_LOGIC;
  signal axi_read_fsm_n_6 : STD_LOGIC;
  signal axi_read_fsm_n_7 : STD_LOGIC;
  signal axi_read_fsm_n_8 : STD_LOGIC;
  signal axi_read_fsm_n_9 : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[2]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[2]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[4]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[5]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[292]_i_5_n_0\ : STD_LOGIC;
  signal \goreg_bm.dout_i[292]_i_6_n_0\ : STD_LOGIC;
  signal \^s_axi4_rid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[2]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[3]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[3]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[4]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[4]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gaxi_full_sm.arlen_cntr[5]_i_4\ : label is "soft_lutpair43";
begin
  s_axi4_rid(0) <= \^s_axi4_rid\(0);
axi_read_fsm: entity work.xcl_design_xilmonitor_fifo0_0_axi_read_fsm
     port map (
      AR(0) => AR(0),
      D(7) => axi_read_fsm_n_5,
      D(6) => axi_read_fsm_n_6,
      D(5) => axi_read_fsm_n_7,
      D(4) => axi_read_fsm_n_8,
      D(3) => axi_read_fsm_n_9,
      D(2) => axi_read_fsm_n_10,
      D(1) => axi_read_fsm_n_11,
      D(0) => axi_read_fsm_n_12,
      E(0) => axi_read_fsm_n_14,
      Q(7 downto 0) => arlen_cntr(7 downto 0),
      ar_id_r => ar_id_r,
      \gaxi_full_sm.arlen_cntr_reg[1]\ => \gaxi_full_sm.arlen_cntr[2]_i_4_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[2]\ => \gaxi_full_sm.arlen_cntr[3]_i_4_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[3]\ => \gaxi_full_sm.arlen_cntr[4]_i_4_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[4]\ => \gaxi_full_sm.arlen_cntr[5]_i_4_n_0\,
      \gaxi_full_sm.arlen_cntr_reg[6]\ => axi_read_fsm_n_13,
      \gaxi_full_sm.arlen_cntr_reg[7]\ => \gaxi_full_sm.arlen_cntr[7]_i_4_n_0\,
      \gaxi_full_sm.r_valid_r_reg_0\ => axi_read_fsm_n_4,
      \grid.S_AXI_RID_reg[0]\ => axi_read_fsm_n_16,
      \grid.ar_id_r_reg[0]\ => axi_read_fsm_n_15,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      \s_axi4_araddr_28__s_port_\ => \goreg_bm.dout_i[292]_i_5_n_0\,
      \s_axi4_araddr_5__s_port_\ => \goreg_bm.dout_i[292]_i_6_n_0\,
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      \s_axi4_arlen[4]_0\ => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\,
      \s_axi4_arlen_2__s_port_\ => \gaxi_full_sm.arlen_cntr[2]_i_3_n_0\,
      \s_axi4_arlen_3__s_port_\ => \gaxi_full_sm.arlen_cntr[3]_i_3_n_0\,
      \s_axi4_arlen_4__s_port_\ => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\,
      \s_axi4_arlen_5__s_port_\ => \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\,
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_rid(0) => \^s_axi4_rid\(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\
    );
\gaxi_full_sm.arlen_cntr[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => s_axi4_arlen(1),
      I1 => s_axi4_arlen(0),
      I2 => s_axi4_arlen(2),
      O => \gaxi_full_sm.arlen_cntr[2]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arlen_cntr(1),
      I1 => arlen_cntr(0),
      O => \gaxi_full_sm.arlen_cntr[2]_i_4_n_0\
    );
\gaxi_full_sm.arlen_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => s_axi4_arlen(2),
      I1 => s_axi4_arlen(0),
      I2 => s_axi4_arlen(1),
      I3 => s_axi4_arlen(3),
      O => \gaxi_full_sm.arlen_cntr[3]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => arlen_cntr(2),
      I1 => arlen_cntr(0),
      I2 => arlen_cntr(1),
      O => \gaxi_full_sm.arlen_cntr[3]_i_4_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => s_axi4_arlen(3),
      I1 => s_axi4_arlen(1),
      I2 => s_axi4_arlen(0),
      I3 => s_axi4_arlen(2),
      I4 => s_axi4_arlen(4),
      O => \gaxi_full_sm.arlen_cntr[4]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => arlen_cntr(3),
      I1 => arlen_cntr(1),
      I2 => arlen_cntr(0),
      I3 => arlen_cntr(2),
      O => \gaxi_full_sm.arlen_cntr[4]_i_4_n_0\
    );
\gaxi_full_sm.arlen_cntr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => s_axi4_arlen(4),
      I1 => s_axi4_arlen(2),
      I2 => s_axi4_arlen(0),
      I3 => s_axi4_arlen(1),
      I4 => s_axi4_arlen(3),
      I5 => s_axi4_arlen(5),
      O => \gaxi_full_sm.arlen_cntr[5]_i_3_n_0\
    );
\gaxi_full_sm.arlen_cntr[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => arlen_cntr(4),
      I1 => arlen_cntr(2),
      I2 => arlen_cntr(0),
      I3 => arlen_cntr(1),
      I4 => arlen_cntr(3),
      O => \gaxi_full_sm.arlen_cntr[5]_i_4_n_0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => arlen_cntr(7),
      I1 => axi_read_fsm_n_13,
      I2 => arlen_cntr(6),
      O => \gaxi_full_sm.arlen_cntr[7]_i_4_n_0\
    );
\gaxi_full_sm.arlen_cntr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi4_arlen(6),
      I1 => axi_read_fsm_n_4,
      O => \gaxi_full_sm.arlen_cntr[7]_i_5_n_0\
    );
\gaxi_full_sm.arlen_cntr_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      D => axi_read_fsm_n_12,
      PRE => AR(0),
      Q => arlen_cntr(0)
    );
\gaxi_full_sm.arlen_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      CLR => AR(0),
      D => axi_read_fsm_n_11,
      Q => arlen_cntr(1)
    );
\gaxi_full_sm.arlen_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      CLR => AR(0),
      D => axi_read_fsm_n_10,
      Q => arlen_cntr(2)
    );
\gaxi_full_sm.arlen_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      CLR => AR(0),
      D => axi_read_fsm_n_9,
      Q => arlen_cntr(3)
    );
\gaxi_full_sm.arlen_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      CLR => AR(0),
      D => axi_read_fsm_n_8,
      Q => arlen_cntr(4)
    );
\gaxi_full_sm.arlen_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      CLR => AR(0),
      D => axi_read_fsm_n_7,
      Q => arlen_cntr(5)
    );
\gaxi_full_sm.arlen_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      CLR => AR(0),
      D => axi_read_fsm_n_6,
      Q => arlen_cntr(6)
    );
\gaxi_full_sm.arlen_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_read_fsm_n_14,
      CLR => AR(0),
      D => axi_read_fsm_n_5,
      Q => arlen_cntr(7)
    );
\goreg_bm.dout_i[292]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(10),
      I1 => s_axi4_araddr(30),
      I2 => s_axi4_araddr(29),
      I3 => s_axi4_araddr(28),
      O => \goreg_bm.dout_i[292]_i_5_n_0\
    );
\goreg_bm.dout_i[292]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_araddr(19),
      I1 => s_axi4_araddr(24),
      I2 => s_axi4_araddr(8),
      I3 => s_axi4_araddr(5),
      O => \goreg_bm.dout_i[292]_i_6_n_0\
    );
\grid.S_AXI_RID_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => axi_read_fsm_n_16,
      Q => \^s_axi4_rid\(0)
    );
\grid.ar_id_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => axi_read_fsm_n_15,
      Q => ar_id_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axi_write_wrapper is
  port (
    s_axi4_awready : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_wready : out STD_LOGIC;
    \bvalid_count_r_reg[0]_0\ : out STD_LOGIC;
    s_axi4_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_axi_write_wrapper;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axi_write_wrapper is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CONV_INTEGER : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_wr_fsm_n_13 : STD_LOGIC;
  signal axi_wr_fsm_n_14 : STD_LOGIC;
  signal axi_wr_fsm_n_15 : STD_LOGIC;
  signal axi_wr_fsm_n_16 : STD_LOGIC;
  signal bvalid_c : STD_LOGIC;
  signal bvalid_count_r : STD_LOGIC;
  signal \bvalid_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \^bvalid_count_r_reg[0]_0\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \bvalid_count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal bvalid_d1_c : STD_LOGIC;
  signal bvalid_rd_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bvalid_wr_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_3_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_4_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_5_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_6_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_7_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_8_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_9_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \gaxif_wlast_gen.awlen_cntr_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0\ : label is "RAM16X1D";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[2]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[3]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[4]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gaxif_wlast_gen.awlen_cntr_r[5]_i_2\ : label is "soft_lutpair49";
begin
  AR(0) <= \^ar\(0);
  \bvalid_count_r_reg[0]_0\ <= \^bvalid_count_r_reg[0]_0\;
axi_wr_fsm: entity work.xcl_design_xilmonitor_fifo0_0_axi_write_fsm
     port map (
      AS(0) => \^ar\(0),
      D(7 downto 0) => p_0_in(7 downto 0),
      E(0) => bvalid_count_r,
      I93 => axi_wr_fsm_n_13,
      Q(2) => \bvalid_count_r_reg_n_0_[2]\,
      Q(1) => \bvalid_count_r_reg_n_0_[1]\,
      Q(0) => \bvalid_count_r_reg_n_0_[0]\,
      bvalid_c => bvalid_c,
      \bvalid_count_r_reg[2]\(1) => axi_wr_fsm_n_15,
      \bvalid_count_r_reg[2]\(0) => axi_wr_fsm_n_16,
      \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_5\ => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_5_n_0\,
      \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_6\ => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_6_n_0\,
      \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_7\ => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_7_n_0\,
      \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_8\ => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_3_n_0\,
      \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_9\ => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_4_n_0\,
      \gaxi_bvalid_id_r.bvalid_r_reg\ => \^bvalid_count_r_reg[0]_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[1]\ => \gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[2]\ => \gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[3]\ => \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[4]\ => \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\,
      \gaxif_wlast_gen.awlen_cntr_r_reg[7]\(0) => axi_wr_fsm_n_14,
      \gaxif_wlast_gen.awlen_cntr_r_reg[7]_0\(7 downto 0) => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7 downto 0),
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bready => s_axi4_bready,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
\bvalid_count_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bvalid_count_r_reg_n_0_[0]\,
      O => \bvalid_count_r[0]_i_1_n_0\
    );
\bvalid_count_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bvalid_count_r,
      CLR => \^ar\(0),
      D => \bvalid_count_r[0]_i_1_n_0\,
      Q => \bvalid_count_r_reg_n_0_[0]\
    );
\bvalid_count_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bvalid_count_r,
      CLR => \^ar\(0),
      D => axi_wr_fsm_n_16,
      Q => \bvalid_count_r_reg_n_0_[1]\
    );
\bvalid_count_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bvalid_count_r,
      CLR => \^ar\(0),
      D => axi_wr_fsm_n_15,
      Q => \bvalid_count_r_reg_n_0_[2]\
    );
\gaxi_bid_gen.S_AXI_BID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_aresetn,
      D => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_n_0\,
      Q => s_axi4_bid(0),
      R => '0'
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => bvalid_wr_cnt_r(0),
      A1 => bvalid_wr_cnt_r(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => '0',
      DPO => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_n_0\,
      DPRA0 => CONV_INTEGER(0),
      DPRA1 => CONV_INTEGER(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \NLW_gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_SPO_UNCONNECTED\,
      WCLK => s_axi_aclk,
      WE => axi_wr_fsm_n_13
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(28),
      I1 => s_axi4_awaddr(21),
      I2 => s_axi4_awaddr(15),
      I3 => s_axi4_awaddr(23),
      I4 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_8_n_0\,
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_3_n_0\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi4_awaddr(9),
      I1 => s_axi4_awaddr(12),
      I2 => s_axi4_awaddr(2),
      I3 => s_axi4_awaddr(1),
      I4 => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_9_n_0\,
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_4_n_0\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => s_axi4_awaddr(26),
      I1 => s_axi4_awaddr(24),
      I2 => s_axi4_awaddr(22),
      I3 => s_axi4_awvalid,
      I4 => s_axi4_awaddr(29),
      I5 => s_axi4_awaddr(14),
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_5_n_0\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(11),
      I1 => s_axi4_awaddr(3),
      I2 => s_axi4_awaddr(10),
      I3 => s_axi4_awaddr(20),
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_6_n_0\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(19),
      I1 => s_axi4_awaddr(8),
      I2 => s_axi4_awaddr(17),
      I3 => s_axi4_awaddr(25),
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_7_n_0\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(5),
      I1 => s_axi4_awaddr(30),
      I2 => s_axi4_awaddr(6),
      I3 => s_axi4_awaddr(27),
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_8_n_0\
    );
\gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi4_awaddr(18),
      I1 => s_axi4_awaddr(31),
      I2 => s_axi4_awaddr(7),
      I3 => s_axi4_awaddr(0),
      O => \gaxi_bid_gen.axi_bid_array_reg_0_3_0_0_i_9_n_0\
    );
\gaxi_bid_gen.bvalid_rd_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => bvalid_rd_cnt_r(0),
      I1 => \^bvalid_count_r_reg[0]_0\,
      I2 => s_axi4_bready,
      O => CONV_INTEGER(0)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bvalid_rd_cnt_r(1),
      I1 => s_axi4_bready,
      I2 => \^bvalid_count_r_reg[0]_0\,
      I3 => bvalid_rd_cnt_r(0),
      O => CONV_INTEGER(1)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => CONV_INTEGER(0),
      Q => bvalid_rd_cnt_r(0)
    );
\gaxi_bid_gen.bvalid_rd_cnt_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => CONV_INTEGER(1),
      Q => bvalid_rd_cnt_r(1)
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bvalid_wr_cnt_r(0),
      O => \gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1_n_0\
    );
\gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bvalid_wr_cnt_r(0),
      I1 => bvalid_wr_cnt_r(1),
      O => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_2_n_0\
    );
\gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bvalid_c,
      CLR => \^ar\(0),
      D => \gaxi_bid_gen.bvalid_wr_cnt_r[0]_i_1_n_0\,
      Q => bvalid_wr_cnt_r(0)
    );
\gaxi_bid_gen.bvalid_wr_cnt_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => bvalid_c,
      CLR => \^ar\(0),
      D => \gaxi_bid_gen.bvalid_wr_cnt_r[1]_i_2_n_0\,
      Q => bvalid_wr_cnt_r(1)
    );
\gaxi_bvalid_id_r.bvalid_d1_c_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => bvalid_c,
      Q => bvalid_d1_c
    );
\gaxi_bvalid_id_r.bvalid_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => bvalid_d1_c,
      I1 => \bvalid_count_r_reg_n_0_[1]\,
      I2 => \bvalid_count_r_reg_n_0_[2]\,
      I3 => s_axi4_bready,
      I4 => \^bvalid_count_r_reg[0]_0\,
      O => \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\
    );
\gaxi_bvalid_id_r.bvalid_r_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^ar\(0),
      D => \gaxi_bvalid_id_r.bvalid_r_i_1_n_0\,
      Q => \^bvalid_count_r_reg[0]_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      O => \gaxif_wlast_gen.awlen_cntr_r[2]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      O => \gaxif_wlast_gen.awlen_cntr_r[3]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      O => \gaxif_wlast_gen.awlen_cntr_r[4]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4),
      I1 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2),
      I2 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0),
      I3 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1),
      I4 => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3),
      O => \gaxif_wlast_gen.awlen_cntr_r[5]_i_2_n_0\
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(0),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(0)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(1),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(1)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(2),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(2)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(3),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(3)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(4),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(4)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(5),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(5)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(6),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(6)
    );
\gaxif_wlast_gen.awlen_cntr_r_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => axi_wr_fsm_n_14,
      D => p_0_in(7),
      PRE => \^ar\(0),
      Q => \gaxif_wlast_gen.awlen_cntr_r_reg__0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized25\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized26\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized27\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized28\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized29\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized30\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized31\
     port map (
      D(4 downto 0) => D(4 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(4 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      D(8 downto 0) => D(8 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_dc_ss_fwft is
  port (
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \count_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_complete : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_dc_ss_fwft;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_dc_ss_fwft is
begin
dc: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_updn_cntr
     port map (
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      Q(12 downto 0) => Q(12 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]_0\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]_0\(3 downto 0) => \count_reg[12]\(3 downto 0),
      \count_reg[8]_0\(6 downto 0) => \count_reg[8]\(6 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      rx_complete => rx_complete,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_status_flags_ss is
  port (
    comp1 : out STD_LOGIC;
    \p_2_out__0\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2_out : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_status_flags_ss;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_status_flags_ss is
  signal \^p_2_out__0\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  \p_2_out__0\ <= \^p_2_out__0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFFE"
    )
        port map (
      I0 => \^p_2_out__0\,
      I1 => rst_int_sync_1,
      I2 => rst_int_sync,
      I3 => Q(0),
      I4 => rd_en_int_sync,
      O => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\
    );
c1: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_4
     port map (
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[11]\ => \gcc0.gc0.count_d1_reg[11]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      p_2_out => p_2_out,
      \p_2_out__0\ => \^p_2_out__0\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg
    );
c2: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_5
     port map (
      comp1 => comp1,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state_reg[1]\,
      PRE => Q(1),
      Q => \^p_2_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_status_flags_ss is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]_0\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    rx_complete : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    ram_full_i_reg_1 : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_comb : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_int_sync : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_status_flags_ss;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_status_flags_ss is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gcc0.gc0.count_reg[0]\ : STD_LOGIC;
  signal \^gcc0.gc0.count_reg[0]_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[5]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \greg.ram_wr_en_i_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[22]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \grxd.fg_rxd_wr_length[5]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_3 : label is "soft_lutpair5";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  E(0) <= \^e\(0);
  \gcc0.gc0.count_reg[0]\ <= \^gcc0.gc0.count_reg[0]\;
  \gcc0.gc0.count_reg[0]_0\ <= \^gcc0.gc0.count_reg[0]_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^e\(0),
      I1 => rst_int_sync_1,
      I2 => rst_int_sync,
      I3 => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      I4 => wr_en_int_sync,
      O => WEA(0)
    );
axi_str_rxd_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[0]_0\,
      O => axi_str_rxd_tready
    );
c0: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare
     port map (
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      ram_full_fb_i_reg => \^gcc0.gc0.count_reg[0]\,
      ram_full_i_reg => ram_full_i_reg_1,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_compare_3
     port map (
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      ram_full_fb_i_reg => \^gcc0.gc0.count_reg[0]\,
      ram_full_i_reg => ram_full_i_reg_0,
      ram_full_i_reg_0 => \^gcc0.gc0.count_reg[0]_0\,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0)
    );
\greg.ram_wr_en_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[0]\,
      I1 => axi_str_rxd_tvalid,
      I2 => \^gcc0.gc0.count_reg[0]_0\,
      O => \^e\(0)
    );
\grxd.fg_rxd_wr_length[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => Axi_Str_TxD_AReset,
      I2 => axi_str_rxd_tlast,
      I3 => axi_str_rxd_tvalid,
      I4 => \^gcc0.gc0.count_reg[0]_0\,
      I5 => rx_len_wr_en,
      O => \grxd.fg_rxd_wr_length_reg[22]\
    );
\grxd.fg_rxd_wr_length[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_str_rxd_tvalid,
      I1 => \^gcc0.gc0.count_reg[0]_0\,
      O => rx_str_wr_en
    );
\grxd.fg_rxd_wr_length[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF3E20000F3E2"
    )
        port map (
      I0 => O(0),
      I1 => axi_str_rxd_tlast,
      I2 => \grxd.fg_rxd_wr_length_reg[1]\(0),
      I3 => rx_len_wr_en,
      I4 => \grxd.fg_rxd_wr_length[5]_i_2_n_0\,
      I5 => fg_rxd_wr_length(0),
      O => \grxd.fg_rxd_wr_length_reg[5]\
    );
\grxd.fg_rxd_wr_length[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gcc0.gc0.count_reg[0]_0\,
      I1 => axi_str_rxd_tvalid,
      O => \grxd.fg_rxd_wr_length[5]_i_2_n_0\
    );
\grxd.rx_len_wr_en_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => axi_str_rxd_tlast,
      I1 => axi_str_rxd_tvalid,
      I2 => \^gcc0.gc0.count_reg[0]_0\,
      O => rx_complete
    );
\grxd.rx_partial_pkt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FAA2AFFFFFFFF"
    )
        port map (
      I0 => \grxd.rx_partial_pkt_reg_0\,
      I1 => axi_str_rxd_tlast,
      I2 => axi_str_rxd_tvalid,
      I3 => \^gcc0.gc0.count_reg[0]_0\,
      I4 => sig_rd_rlen_reg,
      I5 => sig_rx_channel_reset_reg,
      O => \grxd.rx_partial_pkt_reg\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => comp1,
      I1 => \^gcc0.gc0.count_reg[0]_0\,
      I2 => axi_str_rxd_tvalid,
      I3 => \^gcc0.gc0.count_reg[0]\,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => \^gcc0.gc0.count_reg[0]\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => \out\,
      Q => \^gcc0.gc0.count_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_memory is
  port (
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[9]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]_2\ : in STD_LOGIC;
    ram_full_fb_i_reg_3 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_1\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    ram_full_fb_i_reg_4 : in STD_LOGIC;
    ADDRG : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[5]_rep__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc1.count_d2_reg[0]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[4]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    \count_reg[3]\ : in STD_LOGIC;
    \count_reg[4]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_memory;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \goreg_dm.dout_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \goreg_dm.dout_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_dmem
     port map (
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      E(0) => E(0),
      Q(22 downto 0) => dout_i(22 downto 0),
      SR(0) => SR(0),
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[0]_rep__1\ => \gc1.count_d2_reg[0]_rep__1\,
      \gc1.count_d2_reg[1]_rep__1\ => \gc1.count_d2_reg[1]_rep__1\,
      \gc1.count_d2_reg[2]_rep__1\ => \gc1.count_d2_reg[2]_rep__1\,
      \gc1.count_d2_reg[3]_rep__1\ => \gc1.count_d2_reg[3]_rep__1\,
      \gc1.count_d2_reg[4]_rep__1\ => \gc1.count_d2_reg[4]_rep__1\,
      \gc1.count_d2_reg[5]_rep__0\(5 downto 0) => \gc1.count_d2_reg[5]_rep__0\(5 downto 0),
      \gc1.count_d2_reg[5]_rep__1\ => \gc1.count_d2_reg[5]_rep__1\,
      \gc1.count_d2_reg[9]\(9 downto 0) => \gc1.count_d2_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gcc0.gc0.count_d1_reg[7]_0\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gcc0.gc0.count_d1_reg[8]_0\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gcc0.gc0.count_d1_reg[9]\ => \gcc0.gc0.count_d1_reg[9]\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gcc0.gc0.count_d1_reg[9]_0\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gcc0.gc0.count_d1_reg[9]_1\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gcc0.gc0.count_d1_reg[9]_2\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_1,
      ram_full_fb_i_reg_2 => ram_full_fb_i_reg_2,
      ram_full_fb_i_reg_3 => ram_full_fb_i_reg_3,
      ram_full_fb_i_reg_4 => ram_full_fb_i_reg_4,
      s_axi_aclk => s_axi_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(0),
      Q => \sig_ip2bus_data_reg[9]\(0),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(10),
      Q => \goreg_dm.dout_i_reg_n_0_[10]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(11),
      Q => \sig_ip2bus_data_reg[9]\(8),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(12),
      Q => \goreg_dm.dout_i_reg_n_0_[12]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(13),
      Q => \sig_ip2bus_data_reg[9]\(9),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(14),
      Q => \sig_ip2bus_data_reg[9]\(10),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(15),
      Q => \sig_ip2bus_data_reg[9]\(11),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(16),
      Q => \sig_ip2bus_data_reg[9]\(12),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(17),
      Q => \sig_ip2bus_data_reg[9]\(13),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(18),
      Q => \sig_ip2bus_data_reg[9]\(14),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(19),
      Q => \sig_ip2bus_data_reg[9]\(15),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(1),
      Q => \sig_ip2bus_data_reg[9]\(1),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(20),
      Q => \sig_ip2bus_data_reg[9]\(16),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(21),
      Q => \sig_ip2bus_data_reg[9]\(17),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(22),
      Q => \sig_ip2bus_data_reg[9]\(18),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(2),
      Q => \sig_ip2bus_data_reg[9]\(2),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(3),
      Q => \sig_ip2bus_data_reg[9]\(3),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(4),
      Q => \sig_ip2bus_data_reg[9]\(4),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(5),
      Q => \sig_ip2bus_data_reg[9]\(5),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(6),
      Q => \sig_ip2bus_data_reg[9]\(6),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(7),
      Q => \sig_ip2bus_data_reg[9]\(7),
      R => SR(0)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(8),
      Q => \goreg_dm.dout_i_reg_n_0_[8]\,
      R => SR(0)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => dout_i(9),
      Q => \goreg_dm.dout_i_reg_n_0_[9]\,
      R => SR(0)
    );
\sig_ip2bus_data[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[12]\,
      I1 => \out\,
      I2 => sig_rx_channel_reset_reg,
      O => \sig_ip2bus_data_reg[19]\
    );
\sig_ip2bus_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FDFDF1FFFFFFFF"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[10]\,
      I1 => \out\,
      I2 => sig_rx_channel_reset_reg,
      I3 => \count_reg[4]\,
      I4 => Q(2),
      I5 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O => \sig_ip2bus_data_reg[21]\
    );
\sig_ip2bus_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FDFDF1FFFFFFFF"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[9]\,
      I1 => \out\,
      I2 => sig_rx_channel_reset_reg,
      I3 => \count_reg[3]\,
      I4 => Q(1),
      I5 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O => \sig_ip2bus_data_reg[22]\
    );
\sig_ip2bus_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FDFDF1FFFFFFFF"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg_n_0_[8]\,
      I1 => \out\,
      I2 => sig_rx_channel_reset_reg,
      I3 => \count_reg[2]\,
      I4 => Q(0),
      I5 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O => \sig_ip2bus_data_reg[23]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_status_flags_ss;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_1
     port map (
      comp0 => comp0,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\
    );
c2: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_2
     port map (
      E(0) => E(0),
      comp0 => comp0,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_reset_blk_ramfifo is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_reset_blk_ramfifo;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_reset_blk_ramfifo is
begin
\g8serrst.usrst_inst\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_bram_fifo_rstlogic
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      SR(0) => SR(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_status_flags_ss;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_status_flags_ss is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c0_n_0,
      rx_len_wr_en => rx_len_wr_en,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
c1: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_compare_0
     port map (
      comp1 => comp1,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
\gcc0.gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_len_wr_en,
      I1 => ram_full_fb_i,
      O => \gcc0.gc0.count_reg[0]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axi_wrapper is
  port (
    s_axi4_awready : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_wready : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rlast : out STD_LOGIC;
    \bvalid_count_r_reg[0]\ : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    s_axi4_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_axi_wrapper;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axi_wrapper is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  AS(0) <= \^as\(0);
axi_rd_sm: entity work.xcl_design_xilmonitor_fifo0_0_axi_read_wrapper
     port map (
      AR(0) => \^as\(0),
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_rid(0) => s_axi4_rid(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi_aclk => s_axi_aclk,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\
    );
axi_wr_fsm: entity work.xcl_design_xilmonitor_fifo0_0_axi_write_wrapper
     port map (
      AR(0) => \^as\(0),
      \bvalid_count_r_reg[0]_0\ => \bvalid_count_r_reg[0]\,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bid(0) => s_axi4_bid(0),
      s_axi4_bready => s_axi4_bready,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_slave_attachment is
  port (
    \sig_ip2bus_data_reg[0]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    IPIC_STATE_reg : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_RdAck_reg : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_rx_channel_reset_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_str_rst_reg : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_1\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \sig_register_array_reg[0][5]_1\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][8]_1\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_reg[2]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[22]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_reg[5]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC;
    \count_reg[6]\ : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC;
    \count_reg[6]_0\ : in STD_LOGIC;
    \sig_register_array_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_reg[11]\ : in STD_LOGIC;
    \s_axi_wdata_6__s_port_\ : in STD_LOGIC;
    IPIC_STATE_reg_0 : in STD_LOGIC;
    IPIC_STATE : in STD_LOGIC;
    \s_axi_wdata[6]_0\ : in STD_LOGIC;
    \s_axi_wdata_1__s_port_\ : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \sig_ip2bus_data_reg[0]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_slave_attachment;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_slave_attachment is
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[5]\ : STD_LOGIC;
  signal bus2ip_rnw_i03_out : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \s_axi_wdata_1__s_net_1\ : STD_LOGIC;
  signal \s_axi_wdata_6__s_net_1\ : STD_LOGIC;
  signal sig_Bus2IP_RNW : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of bus2ip_rnw_i_i_1 : label is "soft_lutpair34";
begin
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  \s_axi_wdata_1__s_net_1\ <= \s_axi_wdata_1__s_port_\;
  \s_axi_wdata_6__s_net_1\ <= \s_axi_wdata_6__s_port_\;
IP2Bus_WrAck_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_Bus2IP_RNW,
      O => IP2Bus_WrAck_reg
    );
I_DECODER: entity work.xcl_design_xilmonitor_fifo0_0_address_decoder
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_RdAck_reg_0 => IP2Bus_RdAck_reg_0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => IPIC_STATE_reg,
      IPIC_STATE_reg_0 => IPIC_STATE_reg_0,
      Q => start2,
      SR(0) => SR(0),
      \bus2ip_addr_i_reg[5]\(3) => \bus2ip_addr_i_reg_n_0_[5]\,
      \bus2ip_addr_i_reg[5]\(2) => \bus2ip_addr_i_reg_n_0_[4]\,
      \bus2ip_addr_i_reg[5]\(1) => \bus2ip_addr_i_reg_n_0_[3]\,
      \bus2ip_addr_i_reg[5]\(0) => \bus2ip_addr_i_reg_n_0_[2]\,
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\(12 downto 0) => Q(12 downto 0),
      \count_reg[12]_1\ => \count_reg[12]_0\,
      \count_reg[2]\ => \count_reg[2]\,
      \count_reg[5]\ => \count_reg[5]\,
      \count_reg[6]\ => \count_reg[6]\,
      \count_reg[6]_0\ => \count_reg[6]_0\,
      cs_ce_clr => cs_ce_clr,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \goreg_dm.dout_i_reg[10]\ => \goreg_dm.dout_i_reg[10]\,
      \goreg_dm.dout_i_reg[12]\ => \goreg_dm.dout_i_reg[12]\,
      \goreg_dm.dout_i_reg[22]\(11 downto 0) => \goreg_dm.dout_i_reg[22]\(11 downto 0),
      \goreg_dm.dout_i_reg[8]\ => \goreg_dm.dout_i_reg[8]\,
      \goreg_dm.dout_i_reg[9]\ => \goreg_dm.dout_i_reg[9]\,
      \out\ => \out\,
      p_7_out => p_7_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      \s_axi_wdata[6]_0\ => \s_axi_wdata[6]_0\,
      \s_axi_wdata_1__s_port_\ => \s_axi_wdata_1__s_net_1\,
      \s_axi_wdata_6__s_port_\ => \s_axi_wdata_6__s_net_1\,
      sig_Bus2IP_RNW => sig_Bus2IP_RNW,
      \sig_ip2bus_data_reg[0]\ => \sig_ip2bus_data_reg[0]\,
      \sig_ip2bus_data_reg[0]_0\ => \sig_ip2bus_data_reg[0]_0\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][2]_1\ => \sig_register_array_reg[0][2]_1\,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][5]_1\ => \sig_register_array_reg[0][5]_1\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][8]_0\ => \sig_register_array_reg[0][8]_0\,
      \sig_register_array_reg[0][8]_1\ => \sig_register_array_reg[0][8]_1\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][0]_0\(12 downto 0) => \sig_register_array_reg[1][0]_0\(12 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rx_channel_reset_reg_1 => sig_rx_channel_reset_reg_1,
      sig_str_rst_reg => sig_str_rst_reg
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => state(0),
      I3 => state(1),
      I4 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => state(0),
      I3 => state(1),
      I4 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => state(0),
      I3 => state(1),
      I4 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => s_axi_wvalid,
      I3 => state(1),
      I4 => state(0),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => state(0),
      I3 => state(1),
      I4 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[5]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[2]\,
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[3]\,
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[4]\,
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_2_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[5]\,
      R => rst
    );
bus2ip_rnw_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => state(0),
      I2 => state(1),
      O => bus2ip_rnw_i03_out
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[5]_i_1_n_0\,
      D => bus2ip_rnw_i03_out,
      Q => sig_Bus2IP_RNW,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AS(0),
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D550C00"
    )
        port map (
      I0 => s_axi_bready,
      I1 => state(1),
      I2 => state(0),
      I3 => IP2Bus_WrAck_reg_0,
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => rst
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => s_axi_rdata_i
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(0),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(10),
      Q => s_axi_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(11),
      Q => s_axi_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(12),
      Q => s_axi_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(13),
      Q => s_axi_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(14),
      Q => s_axi_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(15),
      Q => s_axi_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(16),
      Q => s_axi_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(17),
      Q => s_axi_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(18),
      Q => s_axi_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(19),
      Q => s_axi_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(1),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(20),
      Q => s_axi_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(21),
      Q => s_axi_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(22),
      Q => s_axi_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(23),
      Q => s_axi_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(24),
      Q => s_axi_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(25),
      Q => s_axi_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(26),
      Q => s_axi_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(27),
      Q => s_axi_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(28),
      Q => s_axi_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(29),
      Q => s_axi_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(2),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(30),
      Q => s_axi_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(31),
      Q => s_axi_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(3),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(4),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(5),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(6),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(7),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(8),
      Q => s_axi_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => \sig_ip2bus_data_reg[0]_1\(9),
      Q => s_axi_rdata(9),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D550C00"
    )
        port map (
      I0 => s_axi_rready,
      I1 => state(0),
      I2 => state(1),
      I3 => IP2Bus_RdAck_reg_0,
      I4 => \^s_axi_rvalid\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0008"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => state(1),
      I3 => state(0),
      I4 => s_axi_arvalid,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FC7730"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => state(1),
      I2 => s_axi_arvalid,
      I3 => state(0),
      I4 => IP2Bus_WrAck_reg_0,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07770000"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      I4 => state(1),
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFAAAA00C0"
    )
        port map (
      I0 => IP2Bus_RdAck_reg_0,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => s_axi_arvalid,
      I4 => state(0),
      I5 => state(1),
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[10].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      D(8 downto 0) => D(61 downto 53),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(61 downto 53),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[11].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      D(8 downto 0) => D(70 downto 62),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(70 downto 62),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[12].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      D(8 downto 0) => D(79 downto 71),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(79 downto 71),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[13].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      D(8 downto 0) => D(88 downto 80),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(88 downto 80),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[14].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      D(8 downto 0) => D(97 downto 89),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(97 downto 89),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[15].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      D(8 downto 0) => D(106 downto 98),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(106 downto 98),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[16].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      D(8 downto 0) => D(115 downto 107),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(115 downto 107),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[17].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      D(8 downto 0) => D(124 downto 116),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(124 downto 116),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[18].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      D(8 downto 0) => D(133 downto 125),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(133 downto 125),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[19].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      D(8 downto 0) => D(142 downto 134),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(142 downto 134),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[20].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      D(8 downto 0) => D(151 downto 143),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(151 downto 143),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[21].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      D(8 downto 0) => D(160 downto 152),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(160 downto 152),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[22].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      D(8 downto 0) => D(169 downto 161),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(169 downto 161),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[23].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      D(8 downto 0) => D(178 downto 170),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(178 downto 170),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[24].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      D(8 downto 0) => D(187 downto 179),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(187 downto 179),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[25].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      D(8 downto 0) => D(196 downto 188),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(196 downto 188),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[26].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      D(8 downto 0) => D(205 downto 197),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(205 downto 197),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[27].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      D(8 downto 0) => D(214 downto 206),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(214 downto 206),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[28].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      D(8 downto 0) => D(223 downto 215),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(223 downto 215),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[29].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      D(8 downto 0) => D(232 downto 224),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(232 downto 224),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[30].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      D(8 downto 0) => D(241 downto 233),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(241 downto 233),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[31].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      D(8 downto 0) => D(250 downto 242),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(250 downto 242),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[32].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      D(4 downto 0) => D(255 downto 251),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(4 downto 0) => axi_str_rxd_tdata(255 downto 251),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[4].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(7 downto 0) => axi_str_rxd_tdata(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[5].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      D(8 downto 0) => D(16 downto 8),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(16 downto 8),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[6].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      D(8 downto 0) => D(25 downto 17),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(25 downto 17),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[7].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      D(8 downto 0) => D(34 downto 26),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(34 downto 26),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[8].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      D(8 downto 0) => D(43 downto 35),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(43 downto 35),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\ramloop[9].ram.r\: entity work.\xcl_design_xilmonitor_fifo0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      D(8 downto 0) => D(52 downto 44),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(8 downto 0) => axi_str_rxd_tdata(52 downto 44),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_logic is
  port (
    comp1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    \goreg_bm.dout_i_reg[292]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \count_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_16_out : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    rx_complete : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg_0\ : in STD_LOGIC;
    \gsafety_cc.rst_int_sync_1_reg\ : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_logic;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gr1.rfwft_n_0\ : STD_LOGIC;
  signal \gr1.rfwft_n_6\ : STD_LOGIC;
  signal \gr1.rfwft_n_7\ : STD_LOGIC;
  signal \grss.rsts_n_2\ : STD_LOGIC;
  signal \grss.rsts_n_3\ : STD_LOGIC;
  signal \p_2_out__0\ : STD_LOGIC;
  signal \^sig_ip2bus_data_reg[13]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  E(0) <= \^e\(0);
  \sig_ip2bus_data_reg[13]\(12 downto 0) <= \^sig_ip2bus_data_reg[13]\(12 downto 0);
\gr1.gdcf.dc\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_dc_ss_fwft
     port map (
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      E(0) => \gr1.rfwft_n_6\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      Q(12 downto 0) => \^sig_ip2bus_data_reg[13]\(12 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]\(3 downto 0) => \count_reg[12]\(3 downto 0),
      \count_reg[8]\(6 downto 0) => \count_reg[8]\(7 downto 1),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => Q(1),
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      rx_complete => rx_complete,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
\gr1.rfwft\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_fwft
     port map (
      E(0) => \^e\(0),
      Q(0) => Q(1),
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[12]\(0) => \gr1.rfwft_n_6\,
      \count_reg[1]\(0) => \^sig_ip2bus_data_reg[13]\(1),
      \count_reg[8]\(0) => \count_reg[8]\(0),
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \goreg_bm.dout_i_reg[292]\(0) => \goreg_bm.dout_i_reg[292]\(0),
      \greg.gpcry_sym.diff_pntr_pad_reg[8]\ => \gr1.rfwft_n_7\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \grstd1.grst_full.grst_f.rst_d5_reg_0\ => \grstd1.grst_full.grst_f.rst_d5_reg_0\,
      \gsafety_cc.rst_int_sync_1_reg\ => \gsafety_cc.rst_int_sync_1_reg\,
      p_16_out => p_16_out,
      p_2_out => p_2_out,
      \p_2_out__0\ => \p_2_out__0\,
      p_3_out => p_3_out,
      ram_empty_fb_i_reg => \gr1.rfwft_n_0\,
      ram_empty_fb_i_reg_0 => \grss.rsts_n_2\,
      ram_empty_fb_i_reg_1 => \grss.rsts_n_3\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg => ram_full_i_reg_0,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_rd_en_i => ram_rd_en_i,
      rst_int_sync => rst_int_sync,
      s_axi_aclk => s_axi_aclk
    );
\grss.gpe.rdpe\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_pe_ss
     port map (
      E(0) => \^e\(0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      Q(0) => Q(1),
      S(7 downto 0) => S(7 downto 0),
      empty_fwft_i_reg => \gr1.rfwft_n_7\,
      \gcc0.gc0.count_d1_reg[10]\(10 downto 0) => \gcc0.gc0.count_d1_reg[11]_0\(10 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(3 downto 0) => \gcc0.gc0.count_d1_reg[11]_1\(3 downto 0),
      p_16_out => p_16_out,
      p_8_out => p_8_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1
    );
\grss.rsts\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_status_flags_ss
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \grss.rsts_n_3\,
      Q(1 downto 0) => Q(1 downto 0),
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[11]\ => \gcc0.gc0.count_d1_reg[11]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.rfwft_n_0\,
      p_2_out => p_2_out,
      \p_2_out__0\ => \p_2_out__0\,
      ram_empty_fb_i_reg_0 => \grss.rsts_n_2\,
      ram_full_i_reg => ram_full_i_reg,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
rpntr: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_bin_cntr
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => \^e\(0),
      Q(0) => Q(1),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_0\(11 downto 0),
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[0]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0),
      s_axi_aclk => s_axi_aclk,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_logic is
  port (
    p_2_out : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    rx_complete : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \greg.gpcry_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    ram_empty_fb_i_reg_5 : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    rst_int_sync_1 : in STD_LOGIC;
    rst_int_sync : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_int_sync : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d5_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_logic;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gcc0.gc0.count_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal wpntr_n_39 : STD_LOGIC;
  signal wpntr_n_40 : STD_LOGIC;
  signal wpntr_n_41 : STD_LOGIC;
  signal wpntr_n_42 : STD_LOGIC;
  signal wpntr_n_57 : STD_LOGIC;
  signal wpntr_n_58 : STD_LOGIC;
  signal wpntr_n_59 : STD_LOGIC;
  signal wpntr_n_60 : STD_LOGIC;
  signal wpntr_n_61 : STD_LOGIC;
  signal wpntr_n_62 : STD_LOGIC;
  signal wpntr_n_63 : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  \gcc0.gc0.count_reg[0]\(0) <= \^gcc0.gc0.count_reg[0]\(0);
\gwss.gpf.wrpf\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_pf_ss
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(10 downto 1) => p_11_out(10 downto 1),
      Q(0) => \^q\(0),
      S(7) => wpntr_n_57,
      S(6) => wpntr_n_58,
      S(5) => wpntr_n_59,
      S(4) => wpntr_n_60,
      S(3) => wpntr_n_61,
      S(2) => wpntr_n_62,
      S(1) => wpntr_n_63,
      S(0) => \gc0.count_d1_reg[0]\(0),
      \gcc0.gc0.count_reg[11]\(3) => wpntr_n_39,
      \gcc0.gc0.count_reg[11]\(2) => wpntr_n_40,
      \gcc0.gc0.count_reg[11]\(1) => wpntr_n_41,
      \gcc0.gc0.count_reg[11]\(0) => wpntr_n_42,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \out\ => \out\,
      p_3_out => p_3_out,
      p_7_out => p_7_out,
      ram_full_fb_i_reg(0) => \^gcc0.gc0.count_reg[0]\(0),
      s_axi_aclk => s_axi_aclk
    );
\gwss.wsts\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_status_flags_ss
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      E(0) => \^gcc0.gc0.count_reg[0]\(0),
      O(0) => O(0),
      WEA(0) => WEA(0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      comp1 => comp1,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gcc0.gc0.count_reg[0]\ => p_2_out,
      \gcc0.gc0.count_reg[0]_0\ => \gcc0.gc0.count_reg[0]_0\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \grstd1.grst_full.grst_f.rst_d5_reg\,
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \grxd.fg_rxd_wr_length_reg[1]\(0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg[5]\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      rx_complete => rx_complete,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0),
      wr_en_int_sync => wr_en_int_sync
    );
wpntr: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => \^gcc0.gc0.count_reg[0]\(0),
      Q(10 downto 1) => p_11_out(10 downto 1),
      Q(0) => \^q\(0),
      S(7 downto 0) => S(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3) => wpntr_n_39,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2) => wpntr_n_40,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1) => wpntr_n_41,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0) => wpntr_n_42,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(6) => wpntr_n_57,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(5) => wpntr_n_58,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(4) => wpntr_n_59,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_60,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_61,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_62,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_63,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3 downto 0) => \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_1,
      ram_empty_fb_i_reg_1 => ram_empty_fb_i_reg_2,
      ram_empty_fb_i_reg_2 => ram_empty_fb_i_reg_3,
      ram_empty_fb_i_reg_3 => ram_empty_fb_i_reg_4,
      ram_empty_fb_i_reg_4 => ram_empty_fb_i_reg_5,
      s_axi_aclk => s_axi_aclk,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__1\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    ADDRG : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpr1.dout_i_reg[14]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_rlen_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_logic;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_logic is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gc1.count_d2_reg[5]_rep__1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_1\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
begin
  \gc1.count_d2_reg[5]_rep__1\ <= \^gc1.count_d2_reg[5]_rep__1\;
\gr1.gr1_int.rfwft\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_fwft
     port map (
      Bus_RNW_reg => Bus_RNW_reg,
      E(0) => \^gc1.count_d2_reg[5]_rep__1\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[1]\(1 downto 0) => \count_reg[1]\(1 downto 0),
      \goreg_dm.dout_i_reg[22]\(0) => \goreg_dm.dout_i_reg[22]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_1\,
      ram_full_i => ram_full_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      srst_full_ff_i => srst_full_ff_i
    );
\grss.rsts\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_status_flags_ss
     port map (
      E(0) => E(0),
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_1\,
      \out\ => p_2_out,
      s_axi_aclk => s_axi_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(4 downto 0) => \c2/v1_reg\(4 downto 0)
    );
rpntr: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_bin_cntr
     port map (
      ADDRG(5 downto 0) => ADDRG(5 downto 0),
      E(0) => \^gc1.count_d2_reg[5]_rep__1\,
      Q(9 downto 0) => Q(9 downto 0),
      \gcc0.gc0.count_reg[9]\(9 downto 0) => \gcc0.gc0.count_reg[9]\(9 downto 0),
      \gpr1.dout_i_reg[14]\(5 downto 0) => \gpr1.dout_i_reg[14]\(5 downto 0),
      \gpr1.dout_i_reg[22]\(9 downto 0) => \gpr1.dout_i_reg[22]\(9 downto 0),
      \gpr1.dout_i_reg[22]_0\ => \gpr1.dout_i_reg[22]_0\,
      \gpr1.dout_i_reg[22]_1\ => \gpr1.dout_i_reg[22]_1\,
      \gpr1.dout_i_reg[22]_2\ => \gpr1.dout_i_reg[22]_2\,
      \gpr1.dout_i_reg[22]_3\ => \gpr1.dout_i_reg[22]_3\,
      \gpr1.dout_i_reg[22]_4\ => \gpr1.dout_i_reg[22]_4\,
      \gpr1.dout_i_reg[22]_5\ => \gpr1.dout_i_reg[22]_5\,
      s_axi_aclk => s_axi_aclk,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => \c2/v1_reg\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_logic is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gpr1.dout_i_reg[22]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_4\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_5\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_6\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_7\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_8\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_9\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_10\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_11\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_12\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_13\ : out STD_LOGIC;
    \gpr1.dout_i_reg[22]_14\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_len_wr_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc1.count_d2_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc1.count_d2_reg[4]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[5]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[2]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[3]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[0]_rep__1\ : in STD_LOGIC;
    \gc1.count_d2_reg[1]_rep__1\ : in STD_LOGIC
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_logic;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_logic is
  signal \^gcc0.gc0.count_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
begin
  \gcc0.gc0.count_reg[0]\(0) <= \^gcc0.gc0.count_reg[0]\(0);
\gwss.wsts\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_status_flags_ss
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      \gcc0.gc0.count_reg[0]\(0) => \^gcc0.gc0.count_reg[0]\(0),
      \out\ => \gwss.wsts_n_0\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(4 downto 0)
    );
wpntr: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_bin_cntr
     port map (
      E(0) => \^gcc0.gc0.count_reg[0]\(0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      \gc1.count_d2_reg[0]_rep__1\ => \gc1.count_d2_reg[0]_rep__1\,
      \gc1.count_d2_reg[1]_rep__1\ => \gc1.count_d2_reg[1]_rep__1\,
      \gc1.count_d2_reg[2]_rep__1\ => \gc1.count_d2_reg[2]_rep__1\,
      \gc1.count_d2_reg[3]_rep__1\ => \gc1.count_d2_reg[3]_rep__1\,
      \gc1.count_d2_reg[4]_rep__1\ => \gc1.count_d2_reg[4]_rep__1\,
      \gc1.count_d2_reg[5]_rep__1\ => \gc1.count_d2_reg[5]_rep__1\,
      \gc1.count_d2_reg[9]\(3 downto 0) => \gc1.count_d2_reg[9]\(3 downto 0),
      \gpr1.dout_i_reg[22]\ => \gpr1.dout_i_reg[22]\,
      \gpr1.dout_i_reg[22]_0\ => \gpr1.dout_i_reg[22]_0\,
      \gpr1.dout_i_reg[22]_1\ => \gpr1.dout_i_reg[22]_1\,
      \gpr1.dout_i_reg[22]_10\ => \gpr1.dout_i_reg[22]_10\,
      \gpr1.dout_i_reg[22]_11\ => \gpr1.dout_i_reg[22]_11\,
      \gpr1.dout_i_reg[22]_12\ => \gpr1.dout_i_reg[22]_12\,
      \gpr1.dout_i_reg[22]_13\ => \gpr1.dout_i_reg[22]_13\,
      \gpr1.dout_i_reg[22]_14\ => \gpr1.dout_i_reg[22]_14\,
      \gpr1.dout_i_reg[22]_2\ => \gpr1.dout_i_reg[22]_2\,
      \gpr1.dout_i_reg[22]_3\ => \gpr1.dout_i_reg[22]_3\,
      \gpr1.dout_i_reg[22]_4\ => \gpr1.dout_i_reg[22]_4\,
      \gpr1.dout_i_reg[22]_5\ => \gpr1.dout_i_reg[22]_5\,
      \gpr1.dout_i_reg[22]_6\ => \gpr1.dout_i_reg[22]_6\,
      \gpr1.dout_i_reg[22]_7\ => \gpr1.dout_i_reg[22]_7\,
      \gpr1.dout_i_reg[22]_8\ => \gpr1.dout_i_reg[22]_8\,
      \gpr1.dout_i_reg[22]_9\ => \gpr1.dout_i_reg[22]_9\,
      \out\ => \gwss.wsts_n_0\,
      ram_empty_i_reg(9 downto 0) => ram_empty_i_reg(9 downto 0),
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_empty_i_reg_4 => ram_empty_i_reg_4,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      v1_reg(4 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axi_lite_ipif is
  port (
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    sig_Bus2IP_CS : out STD_LOGIC;
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    IP2Bus_RdAck_reg : out STD_LOGIC;
    IP2Bus_WrAck_reg : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_register_array_reg[1][0]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_rx_channel_reset_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_str_rst_reg : out STD_LOGIC;
    sig_rd_rlen_reg : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    cs_ce_clr : in STD_LOGIC;
    \count_reg[12]\ : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_1\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 12 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : in STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][8]_1\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    IP2Bus_RdAck_reg_0 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    IP2Bus_WrAck_reg_0 : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_reg[2]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[22]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_reg[5]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[12]\ : in STD_LOGIC;
    \count_reg[6]\ : in STD_LOGIC;
    \count_reg[12]_0\ : in STD_LOGIC;
    \count_reg[6]_0\ : in STD_LOGIC;
    \sig_register_array_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \count_reg[11]\ : in STD_LOGIC;
    \s_axi_wdata_6__s_port_\ : in STD_LOGIC;
    IPIC_STATE_reg : in STD_LOGIC;
    IPIC_STATE : in STD_LOGIC;
    \s_axi_wdata[6]_0\ : in STD_LOGIC;
    \s_axi_wdata_1__s_port_\ : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rx_channel_reset_reg_1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \sig_ip2bus_data_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_axi_lite_ipif;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axi_lite_ipif is
  signal \s_axi_wdata_1__s_net_1\ : STD_LOGIC;
  signal \s_axi_wdata_6__s_net_1\ : STD_LOGIC;
begin
  \s_axi_wdata_1__s_net_1\ <= \s_axi_wdata_1__s_port_\;
  \s_axi_wdata_6__s_net_1\ <= \s_axi_wdata_6__s_port_\;
I_SLAVE_ATTACHMENT: entity work.xcl_design_xilmonitor_fifo0_0_slave_attachment
     port map (
      AS(0) => AS(0),
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      IP2Bus_RdAck_reg => IP2Bus_RdAck_reg,
      IP2Bus_RdAck_reg_0 => IP2Bus_RdAck_reg_0,
      IP2Bus_WrAck_reg => IP2Bus_WrAck_reg,
      IP2Bus_WrAck_reg_0 => IP2Bus_WrAck_reg_0,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => sig_Bus2IP_CS,
      IPIC_STATE_reg_0 => IPIC_STATE_reg,
      Q(12 downto 0) => Q(12 downto 0),
      SR(0) => SR(0),
      \count_reg[11]\ => \count_reg[11]\,
      \count_reg[12]\ => \count_reg[12]\,
      \count_reg[12]_0\ => \count_reg[12]_0\,
      \count_reg[2]\ => \count_reg[2]\,
      \count_reg[5]\ => \count_reg[5]\,
      \count_reg[6]\ => \count_reg[6]\,
      \count_reg[6]_0\ => \count_reg[6]_0\,
      cs_ce_clr => cs_ce_clr,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      empty_fwft_i_reg_1 => empty_fwft_i_reg_1,
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \goreg_dm.dout_i_reg[10]\ => \goreg_dm.dout_i_reg[10]\,
      \goreg_dm.dout_i_reg[12]\ => \goreg_dm.dout_i_reg[12]\,
      \goreg_dm.dout_i_reg[22]\(11 downto 0) => \goreg_dm.dout_i_reg[22]\(11 downto 0),
      \goreg_dm.dout_i_reg[8]\ => \goreg_dm.dout_i_reg[8]\,
      \goreg_dm.dout_i_reg[9]\ => \goreg_dm.dout_i_reg[9]\,
      \out\ => \out\,
      p_7_out => p_7_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(3 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(12 downto 0) => s_axi_wdata(12 downto 0),
      \s_axi_wdata[6]_0\ => \s_axi_wdata[6]_0\,
      \s_axi_wdata_1__s_port_\ => \s_axi_wdata_1__s_net_1\,
      \s_axi_wdata_6__s_port_\ => \s_axi_wdata_6__s_net_1\,
      s_axi_wvalid => s_axi_wvalid,
      \sig_ip2bus_data_reg[0]\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      \sig_ip2bus_data_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \sig_ip2bus_data_reg[0]_1\(31 downto 0) => \sig_ip2bus_data_reg[0]\(31 downto 0),
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][11]\ => \sig_register_array_reg[0][11]\,
      \sig_register_array_reg[0][11]_0\ => \sig_register_array_reg[0][11]_0\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      \sig_register_array_reg[0][2]_0\ => \sig_register_array_reg[0][2]_0\,
      \sig_register_array_reg[0][2]_1\ => \sig_register_array_reg[0][2]_1\,
      \sig_register_array_reg[0][5]\ => Bus_RNW_reg,
      \sig_register_array_reg[0][5]_0\ => \sig_register_array_reg[0][5]\,
      \sig_register_array_reg[0][5]_1\ => \sig_register_array_reg[0][5]_0\,
      \sig_register_array_reg[0][7]\ => \sig_register_array_reg[0][7]\,
      \sig_register_array_reg[0][7]_0\ => \sig_register_array_reg[0][7]_0\,
      \sig_register_array_reg[0][8]\ => \sig_register_array_reg[0][8]\,
      \sig_register_array_reg[0][8]_0\ => \sig_register_array_reg[0][8]_0\,
      \sig_register_array_reg[0][8]_1\ => \sig_register_array_reg[0][8]_1\,
      \sig_register_array_reg[1][0]\(12 downto 0) => \sig_register_array_reg[1][0]\(12 downto 0),
      \sig_register_array_reg[1][0]_0\(12 downto 0) => \sig_register_array_reg[1][0]_0\(12 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rx_channel_reset_reg_1 => sig_rx_channel_reset_reg_1,
      sig_str_rst_reg => sig_str_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_blk_mem_gen_top;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.xcl_design_xilmonitor_fifo0_0_blk_mem_gen_generic_cstr
     port map (
      D(255 downto 0) => D(255 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[9]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    \count_reg[3]\ : in STD_LOGIC;
    \count_reg[4]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_ramfifo;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_41\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_rd_logic
     port map (
      ADDRG(5) => \gntv_or_sync_fifo.gl0.rd_n_27\,
      ADDRG(4) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      ADDRG(3) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      ADDRG(2) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      ADDRG(1) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      ADDRG(0) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      Bus_RNW_reg => Bus_RNW_reg,
      E(0) => p_17_out,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      Q(9 downto 0) => p_11_out(9 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[1]\(1 downto 0) => Q(1 downto 0),
      \gc1.count_d2_reg[5]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_21\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc0.count_reg[9]\(9 downto 0) => p_12_out(9 downto 0),
      \goreg_dm.dout_i_reg[22]\(0) => p_5_out,
      \gpr1.dout_i_reg[14]\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gpr1.dout_i_reg[14]\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gpr1.dout_i_reg[14]\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gpr1.dout_i_reg[14]\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gpr1.dout_i_reg[14]\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gpr1.dout_i_reg[14]\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gpr1.dout_i_reg[22]\(9 downto 0) => p_0_out(9 downto 0),
      \gpr1.dout_i_reg[22]_0\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gpr1.dout_i_reg[22]_1\ => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gpr1.dout_i_reg[22]_2\ => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gpr1.dout_i_reg[22]_3\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gpr1.dout_i_reg[22]_4\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gpr1.dout_i_reg[22]_5\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \out\ => \^out\,
      ram_full_i => ram_full_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(4 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_wr_logic
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      Q(9 downto 0) => p_12_out(9 downto 0),
      SR(0) => srst_full_ff_i,
      \gc1.count_d2_reg[0]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc1.count_d2_reg[1]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc1.count_d2_reg[2]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gc1.count_d2_reg[3]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc1.count_d2_reg[4]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gc1.count_d2_reg[5]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gc1.count_d2_reg[9]\(3 downto 0) => p_0_out(9 downto 6),
      \gcc0.gc0.count_reg[0]\(0) => p_17_out,
      \gpr1.dout_i_reg[22]\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gpr1.dout_i_reg[22]_0\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gpr1.dout_i_reg[22]_1\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gpr1.dout_i_reg[22]_10\ => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \gpr1.dout_i_reg[22]_11\ => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \gpr1.dout_i_reg[22]_12\ => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \gpr1.dout_i_reg[22]_13\ => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \gpr1.dout_i_reg[22]_14\ => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \gpr1.dout_i_reg[22]_2\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gpr1.dout_i_reg[22]_3\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gpr1.dout_i_reg[22]_4\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gpr1.dout_i_reg[22]_5\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gpr1.dout_i_reg[22]_6\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gpr1.dout_i_reg[22]_7\ => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gpr1.dout_i_reg[22]_8\ => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \gpr1.dout_i_reg[22]_9\ => \gntv_or_sync_fifo.gl0.wr_n_36\,
      ram_empty_i_reg(9 downto 0) => p_11_out(9 downto 0),
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_21\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_22\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_23\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_25\,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      v1_reg(4 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_memory
     port map (
      ADDRG(5) => \gntv_or_sync_fifo.gl0.rd_n_27\,
      ADDRG(4) => \gntv_or_sync_fifo.gl0.rd_n_28\,
      ADDRG(3) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      ADDRG(2) => \gntv_or_sync_fifo.gl0.rd_n_30\,
      ADDRG(1) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      ADDRG(0) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      Q(2 downto 0) => Q(4 downto 2),
      SR(0) => srst_full_ff_i,
      \count_reg[2]\ => \count_reg[2]\,
      \count_reg[3]\ => \count_reg[3]\,
      \count_reg[4]\ => \count_reg[4]\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \gc1.count_d2_reg[0]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc1.count_d2_reg[1]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc1.count_d2_reg[2]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gc1.count_d2_reg[3]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc1.count_d2_reg[4]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gc1.count_d2_reg[5]_rep__0\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gc1.count_d2_reg[5]_rep__0\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gc1.count_d2_reg[5]_rep__0\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc1.count_d2_reg[5]_rep__0\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc1.count_d2_reg[5]_rep__0\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc1.count_d2_reg[5]_rep__0\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc1.count_d2_reg[5]_rep__1\ => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gc1.count_d2_reg[9]\(9 downto 0) => p_0_out(9 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_11_out(5 downto 0),
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_37\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_41\,
      \gcc0.gc0.count_d1_reg[7]_0\ => \gntv_or_sync_fifo.gl0.wr_n_35\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_39\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_40\,
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gcc0.gc0.count_d1_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gcc0.gc0.count_d1_reg[9]_0\ => \gntv_or_sync_fifo.gl0.wr_n_36\,
      \gcc0.gc0.count_d1_reg[9]_1\ => \gntv_or_sync_fifo.gl0.wr_n_38\,
      \gcc0.gc0.count_d1_reg[9]_2\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_5_out,
      \out\ => \^out\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_28\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_29\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_30\,
      ram_full_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_26\,
      ram_full_fb_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_27\,
      ram_full_fb_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_33\,
      s_axi_aclk => s_axi_aclk,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[21]\ => \sig_ip2bus_data_reg[21]\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[9]\(18 downto 0) => \sig_ip2bus_data_reg[9]\(18 downto 0),
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
rstblk: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_reset_blk_ramfifo
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      SR(0) => srst_full_ff_i,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.xcl_design_xilmonitor_fifo0_0_blk_mem_gen_top
     port map (
      D(255 downto 0) => D(255 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[9]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    \count_reg[3]\ : in STD_LOGIC;
    \count_reg[4]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_top;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_top is
begin
\grf.rf\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_ramfifo
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg => Bus_RNW_reg,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      Q(4 downto 0) => Q(4 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[2]\ => \count_reg[2]\,
      \count_reg[3]\ => \count_reg[3]\,
      \count_reg[4]\ => \count_reg[4]\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \out\ => \out\,
      ram_full_i => ram_full_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[21]\ => \sig_ip2bus_data_reg[21]\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[9]\(18 downto 0) => \sig_ip2bus_data_reg[9]\(18 downto 0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5 is
begin
inst_blk_mem_gen: entity work.xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5_synth
     port map (
      D(255 downto 0) => D(255 downto 0),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_synth is
  port (
    \out\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[9]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    \count_reg[3]\ : in STD_LOGIC;
    \count_reg[4]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_synth;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_synth is
begin
\gconvfifo.rf\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_fifo_generator_top
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg => Bus_RNW_reg,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      Q(4 downto 0) => Q(4 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[2]\ => \count_reg[2]\,
      \count_reg[3]\ => \count_reg[3]\,
      \count_reg[4]\ => \count_reg[4]\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \out\ => \out\,
      ram_full_i => ram_full_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[21]\ => \sig_ip2bus_data_reg[21]\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[9]\(18 downto 0) => \sig_ip2bus_data_reg[9]\(18 downto 0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_memory is
  port (
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_i : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_memory;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_memory is
  signal doutb : STD_LOGIC_VECTOR ( 292 downto 37 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.xcl_design_xilmonitor_fifo0_0_blk_mem_gen_v8_3_5
     port map (
      D(255 downto 0) => doutb(292 downto 37),
      WEA(0) => WEA(0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]\(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi_aclk => s_axi_aclk
    );
\goreg_bm.dout_i_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(100),
      Q => s_axi4_rdata(63),
      R => '0'
    );
\goreg_bm.dout_i_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(101),
      Q => s_axi4_rdata(64),
      R => '0'
    );
\goreg_bm.dout_i_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(102),
      Q => s_axi4_rdata(65),
      R => '0'
    );
\goreg_bm.dout_i_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(103),
      Q => s_axi4_rdata(66),
      R => '0'
    );
\goreg_bm.dout_i_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(104),
      Q => s_axi4_rdata(67),
      R => '0'
    );
\goreg_bm.dout_i_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(105),
      Q => s_axi4_rdata(68),
      R => '0'
    );
\goreg_bm.dout_i_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(106),
      Q => s_axi4_rdata(69),
      R => '0'
    );
\goreg_bm.dout_i_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(107),
      Q => s_axi4_rdata(70),
      R => '0'
    );
\goreg_bm.dout_i_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(108),
      Q => s_axi4_rdata(71),
      R => '0'
    );
\goreg_bm.dout_i_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(109),
      Q => s_axi4_rdata(72),
      R => '0'
    );
\goreg_bm.dout_i_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(110),
      Q => s_axi4_rdata(73),
      R => '0'
    );
\goreg_bm.dout_i_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(111),
      Q => s_axi4_rdata(74),
      R => '0'
    );
\goreg_bm.dout_i_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(112),
      Q => s_axi4_rdata(75),
      R => '0'
    );
\goreg_bm.dout_i_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(113),
      Q => s_axi4_rdata(76),
      R => '0'
    );
\goreg_bm.dout_i_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(114),
      Q => s_axi4_rdata(77),
      R => '0'
    );
\goreg_bm.dout_i_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(115),
      Q => s_axi4_rdata(78),
      R => '0'
    );
\goreg_bm.dout_i_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(116),
      Q => s_axi4_rdata(79),
      R => '0'
    );
\goreg_bm.dout_i_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(117),
      Q => s_axi4_rdata(80),
      R => '0'
    );
\goreg_bm.dout_i_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(118),
      Q => s_axi4_rdata(81),
      R => '0'
    );
\goreg_bm.dout_i_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(119),
      Q => s_axi4_rdata(82),
      R => '0'
    );
\goreg_bm.dout_i_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(120),
      Q => s_axi4_rdata(83),
      R => '0'
    );
\goreg_bm.dout_i_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(121),
      Q => s_axi4_rdata(84),
      R => '0'
    );
\goreg_bm.dout_i_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(122),
      Q => s_axi4_rdata(85),
      R => '0'
    );
\goreg_bm.dout_i_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(123),
      Q => s_axi4_rdata(86),
      R => '0'
    );
\goreg_bm.dout_i_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(124),
      Q => s_axi4_rdata(87),
      R => '0'
    );
\goreg_bm.dout_i_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(125),
      Q => s_axi4_rdata(88),
      R => '0'
    );
\goreg_bm.dout_i_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(126),
      Q => s_axi4_rdata(89),
      R => '0'
    );
\goreg_bm.dout_i_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(127),
      Q => s_axi4_rdata(90),
      R => '0'
    );
\goreg_bm.dout_i_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(128),
      Q => s_axi4_rdata(91),
      R => '0'
    );
\goreg_bm.dout_i_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(129),
      Q => s_axi4_rdata(92),
      R => '0'
    );
\goreg_bm.dout_i_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(130),
      Q => s_axi4_rdata(93),
      R => '0'
    );
\goreg_bm.dout_i_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(131),
      Q => s_axi4_rdata(94),
      R => '0'
    );
\goreg_bm.dout_i_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(132),
      Q => s_axi4_rdata(95),
      R => '0'
    );
\goreg_bm.dout_i_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(133),
      Q => s_axi4_rdata(96),
      R => '0'
    );
\goreg_bm.dout_i_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(134),
      Q => s_axi4_rdata(97),
      R => '0'
    );
\goreg_bm.dout_i_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(135),
      Q => s_axi4_rdata(98),
      R => '0'
    );
\goreg_bm.dout_i_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(136),
      Q => s_axi4_rdata(99),
      R => '0'
    );
\goreg_bm.dout_i_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(137),
      Q => s_axi4_rdata(100),
      R => '0'
    );
\goreg_bm.dout_i_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(138),
      Q => s_axi4_rdata(101),
      R => '0'
    );
\goreg_bm.dout_i_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(139),
      Q => s_axi4_rdata(102),
      R => '0'
    );
\goreg_bm.dout_i_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(140),
      Q => s_axi4_rdata(103),
      R => '0'
    );
\goreg_bm.dout_i_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(141),
      Q => s_axi4_rdata(104),
      R => '0'
    );
\goreg_bm.dout_i_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(142),
      Q => s_axi4_rdata(105),
      R => '0'
    );
\goreg_bm.dout_i_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(143),
      Q => s_axi4_rdata(106),
      R => '0'
    );
\goreg_bm.dout_i_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(144),
      Q => s_axi4_rdata(107),
      R => '0'
    );
\goreg_bm.dout_i_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(145),
      Q => s_axi4_rdata(108),
      R => '0'
    );
\goreg_bm.dout_i_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(146),
      Q => s_axi4_rdata(109),
      R => '0'
    );
\goreg_bm.dout_i_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(147),
      Q => s_axi4_rdata(110),
      R => '0'
    );
\goreg_bm.dout_i_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(148),
      Q => s_axi4_rdata(111),
      R => '0'
    );
\goreg_bm.dout_i_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(149),
      Q => s_axi4_rdata(112),
      R => '0'
    );
\goreg_bm.dout_i_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(150),
      Q => s_axi4_rdata(113),
      R => '0'
    );
\goreg_bm.dout_i_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(151),
      Q => s_axi4_rdata(114),
      R => '0'
    );
\goreg_bm.dout_i_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(152),
      Q => s_axi4_rdata(115),
      R => '0'
    );
\goreg_bm.dout_i_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(153),
      Q => s_axi4_rdata(116),
      R => '0'
    );
\goreg_bm.dout_i_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(154),
      Q => s_axi4_rdata(117),
      R => '0'
    );
\goreg_bm.dout_i_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(155),
      Q => s_axi4_rdata(118),
      R => '0'
    );
\goreg_bm.dout_i_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(156),
      Q => s_axi4_rdata(119),
      R => '0'
    );
\goreg_bm.dout_i_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(157),
      Q => s_axi4_rdata(120),
      R => '0'
    );
\goreg_bm.dout_i_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(158),
      Q => s_axi4_rdata(121),
      R => '0'
    );
\goreg_bm.dout_i_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(159),
      Q => s_axi4_rdata(122),
      R => '0'
    );
\goreg_bm.dout_i_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(160),
      Q => s_axi4_rdata(123),
      R => '0'
    );
\goreg_bm.dout_i_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(161),
      Q => s_axi4_rdata(124),
      R => '0'
    );
\goreg_bm.dout_i_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(162),
      Q => s_axi4_rdata(125),
      R => '0'
    );
\goreg_bm.dout_i_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(163),
      Q => s_axi4_rdata(126),
      R => '0'
    );
\goreg_bm.dout_i_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(164),
      Q => s_axi4_rdata(127),
      R => '0'
    );
\goreg_bm.dout_i_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(165),
      Q => s_axi4_rdata(128),
      R => '0'
    );
\goreg_bm.dout_i_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(166),
      Q => s_axi4_rdata(129),
      R => '0'
    );
\goreg_bm.dout_i_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(167),
      Q => s_axi4_rdata(130),
      R => '0'
    );
\goreg_bm.dout_i_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(168),
      Q => s_axi4_rdata(131),
      R => '0'
    );
\goreg_bm.dout_i_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(169),
      Q => s_axi4_rdata(132),
      R => '0'
    );
\goreg_bm.dout_i_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(170),
      Q => s_axi4_rdata(133),
      R => '0'
    );
\goreg_bm.dout_i_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(171),
      Q => s_axi4_rdata(134),
      R => '0'
    );
\goreg_bm.dout_i_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(172),
      Q => s_axi4_rdata(135),
      R => '0'
    );
\goreg_bm.dout_i_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(173),
      Q => s_axi4_rdata(136),
      R => '0'
    );
\goreg_bm.dout_i_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(174),
      Q => s_axi4_rdata(137),
      R => '0'
    );
\goreg_bm.dout_i_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(175),
      Q => s_axi4_rdata(138),
      R => '0'
    );
\goreg_bm.dout_i_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(176),
      Q => s_axi4_rdata(139),
      R => '0'
    );
\goreg_bm.dout_i_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(177),
      Q => s_axi4_rdata(140),
      R => '0'
    );
\goreg_bm.dout_i_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(178),
      Q => s_axi4_rdata(141),
      R => '0'
    );
\goreg_bm.dout_i_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(179),
      Q => s_axi4_rdata(142),
      R => '0'
    );
\goreg_bm.dout_i_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(180),
      Q => s_axi4_rdata(143),
      R => '0'
    );
\goreg_bm.dout_i_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(181),
      Q => s_axi4_rdata(144),
      R => '0'
    );
\goreg_bm.dout_i_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(182),
      Q => s_axi4_rdata(145),
      R => '0'
    );
\goreg_bm.dout_i_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(183),
      Q => s_axi4_rdata(146),
      R => '0'
    );
\goreg_bm.dout_i_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(184),
      Q => s_axi4_rdata(147),
      R => '0'
    );
\goreg_bm.dout_i_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(185),
      Q => s_axi4_rdata(148),
      R => '0'
    );
\goreg_bm.dout_i_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(186),
      Q => s_axi4_rdata(149),
      R => '0'
    );
\goreg_bm.dout_i_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(187),
      Q => s_axi4_rdata(150),
      R => '0'
    );
\goreg_bm.dout_i_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(188),
      Q => s_axi4_rdata(151),
      R => '0'
    );
\goreg_bm.dout_i_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(189),
      Q => s_axi4_rdata(152),
      R => '0'
    );
\goreg_bm.dout_i_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(190),
      Q => s_axi4_rdata(153),
      R => '0'
    );
\goreg_bm.dout_i_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(191),
      Q => s_axi4_rdata(154),
      R => '0'
    );
\goreg_bm.dout_i_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(192),
      Q => s_axi4_rdata(155),
      R => '0'
    );
\goreg_bm.dout_i_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(193),
      Q => s_axi4_rdata(156),
      R => '0'
    );
\goreg_bm.dout_i_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(194),
      Q => s_axi4_rdata(157),
      R => '0'
    );
\goreg_bm.dout_i_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(195),
      Q => s_axi4_rdata(158),
      R => '0'
    );
\goreg_bm.dout_i_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(196),
      Q => s_axi4_rdata(159),
      R => '0'
    );
\goreg_bm.dout_i_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(197),
      Q => s_axi4_rdata(160),
      R => '0'
    );
\goreg_bm.dout_i_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(198),
      Q => s_axi4_rdata(161),
      R => '0'
    );
\goreg_bm.dout_i_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(199),
      Q => s_axi4_rdata(162),
      R => '0'
    );
\goreg_bm.dout_i_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(200),
      Q => s_axi4_rdata(163),
      R => '0'
    );
\goreg_bm.dout_i_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(201),
      Q => s_axi4_rdata(164),
      R => '0'
    );
\goreg_bm.dout_i_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(202),
      Q => s_axi4_rdata(165),
      R => '0'
    );
\goreg_bm.dout_i_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(203),
      Q => s_axi4_rdata(166),
      R => '0'
    );
\goreg_bm.dout_i_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(204),
      Q => s_axi4_rdata(167),
      R => '0'
    );
\goreg_bm.dout_i_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(205),
      Q => s_axi4_rdata(168),
      R => '0'
    );
\goreg_bm.dout_i_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(206),
      Q => s_axi4_rdata(169),
      R => '0'
    );
\goreg_bm.dout_i_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(207),
      Q => s_axi4_rdata(170),
      R => '0'
    );
\goreg_bm.dout_i_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(208),
      Q => s_axi4_rdata(171),
      R => '0'
    );
\goreg_bm.dout_i_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(209),
      Q => s_axi4_rdata(172),
      R => '0'
    );
\goreg_bm.dout_i_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(210),
      Q => s_axi4_rdata(173),
      R => '0'
    );
\goreg_bm.dout_i_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(211),
      Q => s_axi4_rdata(174),
      R => '0'
    );
\goreg_bm.dout_i_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(212),
      Q => s_axi4_rdata(175),
      R => '0'
    );
\goreg_bm.dout_i_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(213),
      Q => s_axi4_rdata(176),
      R => '0'
    );
\goreg_bm.dout_i_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(214),
      Q => s_axi4_rdata(177),
      R => '0'
    );
\goreg_bm.dout_i_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(215),
      Q => s_axi4_rdata(178),
      R => '0'
    );
\goreg_bm.dout_i_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(216),
      Q => s_axi4_rdata(179),
      R => '0'
    );
\goreg_bm.dout_i_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(217),
      Q => s_axi4_rdata(180),
      R => '0'
    );
\goreg_bm.dout_i_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(218),
      Q => s_axi4_rdata(181),
      R => '0'
    );
\goreg_bm.dout_i_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(219),
      Q => s_axi4_rdata(182),
      R => '0'
    );
\goreg_bm.dout_i_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(220),
      Q => s_axi4_rdata(183),
      R => '0'
    );
\goreg_bm.dout_i_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(221),
      Q => s_axi4_rdata(184),
      R => '0'
    );
\goreg_bm.dout_i_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(222),
      Q => s_axi4_rdata(185),
      R => '0'
    );
\goreg_bm.dout_i_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(223),
      Q => s_axi4_rdata(186),
      R => '0'
    );
\goreg_bm.dout_i_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(224),
      Q => s_axi4_rdata(187),
      R => '0'
    );
\goreg_bm.dout_i_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(225),
      Q => s_axi4_rdata(188),
      R => '0'
    );
\goreg_bm.dout_i_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(226),
      Q => s_axi4_rdata(189),
      R => '0'
    );
\goreg_bm.dout_i_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(227),
      Q => s_axi4_rdata(190),
      R => '0'
    );
\goreg_bm.dout_i_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(228),
      Q => s_axi4_rdata(191),
      R => '0'
    );
\goreg_bm.dout_i_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(229),
      Q => s_axi4_rdata(192),
      R => '0'
    );
\goreg_bm.dout_i_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(230),
      Q => s_axi4_rdata(193),
      R => '0'
    );
\goreg_bm.dout_i_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(231),
      Q => s_axi4_rdata(194),
      R => '0'
    );
\goreg_bm.dout_i_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(232),
      Q => s_axi4_rdata(195),
      R => '0'
    );
\goreg_bm.dout_i_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(233),
      Q => s_axi4_rdata(196),
      R => '0'
    );
\goreg_bm.dout_i_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(234),
      Q => s_axi4_rdata(197),
      R => '0'
    );
\goreg_bm.dout_i_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(235),
      Q => s_axi4_rdata(198),
      R => '0'
    );
\goreg_bm.dout_i_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(236),
      Q => s_axi4_rdata(199),
      R => '0'
    );
\goreg_bm.dout_i_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(237),
      Q => s_axi4_rdata(200),
      R => '0'
    );
\goreg_bm.dout_i_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(238),
      Q => s_axi4_rdata(201),
      R => '0'
    );
\goreg_bm.dout_i_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(239),
      Q => s_axi4_rdata(202),
      R => '0'
    );
\goreg_bm.dout_i_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(240),
      Q => s_axi4_rdata(203),
      R => '0'
    );
\goreg_bm.dout_i_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(241),
      Q => s_axi4_rdata(204),
      R => '0'
    );
\goreg_bm.dout_i_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(242),
      Q => s_axi4_rdata(205),
      R => '0'
    );
\goreg_bm.dout_i_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(243),
      Q => s_axi4_rdata(206),
      R => '0'
    );
\goreg_bm.dout_i_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(244),
      Q => s_axi4_rdata(207),
      R => '0'
    );
\goreg_bm.dout_i_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(245),
      Q => s_axi4_rdata(208),
      R => '0'
    );
\goreg_bm.dout_i_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(246),
      Q => s_axi4_rdata(209),
      R => '0'
    );
\goreg_bm.dout_i_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(247),
      Q => s_axi4_rdata(210),
      R => '0'
    );
\goreg_bm.dout_i_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(248),
      Q => s_axi4_rdata(211),
      R => '0'
    );
\goreg_bm.dout_i_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(249),
      Q => s_axi4_rdata(212),
      R => '0'
    );
\goreg_bm.dout_i_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(250),
      Q => s_axi4_rdata(213),
      R => '0'
    );
\goreg_bm.dout_i_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(251),
      Q => s_axi4_rdata(214),
      R => '0'
    );
\goreg_bm.dout_i_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(252),
      Q => s_axi4_rdata(215),
      R => '0'
    );
\goreg_bm.dout_i_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(253),
      Q => s_axi4_rdata(216),
      R => '0'
    );
\goreg_bm.dout_i_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(254),
      Q => s_axi4_rdata(217),
      R => '0'
    );
\goreg_bm.dout_i_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(255),
      Q => s_axi4_rdata(218),
      R => '0'
    );
\goreg_bm.dout_i_reg[256]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(256),
      Q => s_axi4_rdata(219),
      R => '0'
    );
\goreg_bm.dout_i_reg[257]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(257),
      Q => s_axi4_rdata(220),
      R => '0'
    );
\goreg_bm.dout_i_reg[258]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(258),
      Q => s_axi4_rdata(221),
      R => '0'
    );
\goreg_bm.dout_i_reg[259]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(259),
      Q => s_axi4_rdata(222),
      R => '0'
    );
\goreg_bm.dout_i_reg[260]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(260),
      Q => s_axi4_rdata(223),
      R => '0'
    );
\goreg_bm.dout_i_reg[261]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(261),
      Q => s_axi4_rdata(224),
      R => '0'
    );
\goreg_bm.dout_i_reg[262]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(262),
      Q => s_axi4_rdata(225),
      R => '0'
    );
\goreg_bm.dout_i_reg[263]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(263),
      Q => s_axi4_rdata(226),
      R => '0'
    );
\goreg_bm.dout_i_reg[264]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(264),
      Q => s_axi4_rdata(227),
      R => '0'
    );
\goreg_bm.dout_i_reg[265]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(265),
      Q => s_axi4_rdata(228),
      R => '0'
    );
\goreg_bm.dout_i_reg[266]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(266),
      Q => s_axi4_rdata(229),
      R => '0'
    );
\goreg_bm.dout_i_reg[267]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(267),
      Q => s_axi4_rdata(230),
      R => '0'
    );
\goreg_bm.dout_i_reg[268]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(268),
      Q => s_axi4_rdata(231),
      R => '0'
    );
\goreg_bm.dout_i_reg[269]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(269),
      Q => s_axi4_rdata(232),
      R => '0'
    );
\goreg_bm.dout_i_reg[270]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(270),
      Q => s_axi4_rdata(233),
      R => '0'
    );
\goreg_bm.dout_i_reg[271]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(271),
      Q => s_axi4_rdata(234),
      R => '0'
    );
\goreg_bm.dout_i_reg[272]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(272),
      Q => s_axi4_rdata(235),
      R => '0'
    );
\goreg_bm.dout_i_reg[273]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(273),
      Q => s_axi4_rdata(236),
      R => '0'
    );
\goreg_bm.dout_i_reg[274]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(274),
      Q => s_axi4_rdata(237),
      R => '0'
    );
\goreg_bm.dout_i_reg[275]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(275),
      Q => s_axi4_rdata(238),
      R => '0'
    );
\goreg_bm.dout_i_reg[276]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(276),
      Q => s_axi4_rdata(239),
      R => '0'
    );
\goreg_bm.dout_i_reg[277]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(277),
      Q => s_axi4_rdata(240),
      R => '0'
    );
\goreg_bm.dout_i_reg[278]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(278),
      Q => s_axi4_rdata(241),
      R => '0'
    );
\goreg_bm.dout_i_reg[279]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(279),
      Q => s_axi4_rdata(242),
      R => '0'
    );
\goreg_bm.dout_i_reg[280]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(280),
      Q => s_axi4_rdata(243),
      R => '0'
    );
\goreg_bm.dout_i_reg[281]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(281),
      Q => s_axi4_rdata(244),
      R => '0'
    );
\goreg_bm.dout_i_reg[282]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(282),
      Q => s_axi4_rdata(245),
      R => '0'
    );
\goreg_bm.dout_i_reg[283]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(283),
      Q => s_axi4_rdata(246),
      R => '0'
    );
\goreg_bm.dout_i_reg[284]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(284),
      Q => s_axi4_rdata(247),
      R => '0'
    );
\goreg_bm.dout_i_reg[285]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(285),
      Q => s_axi4_rdata(248),
      R => '0'
    );
\goreg_bm.dout_i_reg[286]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(286),
      Q => s_axi4_rdata(249),
      R => '0'
    );
\goreg_bm.dout_i_reg[287]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(287),
      Q => s_axi4_rdata(250),
      R => '0'
    );
\goreg_bm.dout_i_reg[288]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(288),
      Q => s_axi4_rdata(251),
      R => '0'
    );
\goreg_bm.dout_i_reg[289]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(289),
      Q => s_axi4_rdata(252),
      R => '0'
    );
\goreg_bm.dout_i_reg[290]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(290),
      Q => s_axi4_rdata(253),
      R => '0'
    );
\goreg_bm.dout_i_reg[291]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(291),
      Q => s_axi4_rdata(254),
      R => '0'
    );
\goreg_bm.dout_i_reg[292]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(292),
      Q => s_axi4_rdata(255),
      R => '0'
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(37),
      Q => s_axi4_rdata(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(38),
      Q => s_axi4_rdata(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(39),
      Q => s_axi4_rdata(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(40),
      Q => s_axi4_rdata(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(41),
      Q => s_axi4_rdata(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(42),
      Q => s_axi4_rdata(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(43),
      Q => s_axi4_rdata(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(44),
      Q => s_axi4_rdata(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(45),
      Q => s_axi4_rdata(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(46),
      Q => s_axi4_rdata(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(47),
      Q => s_axi4_rdata(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(48),
      Q => s_axi4_rdata(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(49),
      Q => s_axi4_rdata(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(50),
      Q => s_axi4_rdata(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(51),
      Q => s_axi4_rdata(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(52),
      Q => s_axi4_rdata(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(53),
      Q => s_axi4_rdata(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(54),
      Q => s_axi4_rdata(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(55),
      Q => s_axi4_rdata(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(56),
      Q => s_axi4_rdata(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(57),
      Q => s_axi4_rdata(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(58),
      Q => s_axi4_rdata(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(59),
      Q => s_axi4_rdata(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(60),
      Q => s_axi4_rdata(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(61),
      Q => s_axi4_rdata(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(62),
      Q => s_axi4_rdata(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(63),
      Q => s_axi4_rdata(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(64),
      Q => s_axi4_rdata(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(65),
      Q => s_axi4_rdata(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(66),
      Q => s_axi4_rdata(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(67),
      Q => s_axi4_rdata(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(68),
      Q => s_axi4_rdata(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(69),
      Q => s_axi4_rdata(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(70),
      Q => s_axi4_rdata(33),
      R => '0'
    );
\goreg_bm.dout_i_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(71),
      Q => s_axi4_rdata(34),
      R => '0'
    );
\goreg_bm.dout_i_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(72),
      Q => s_axi4_rdata(35),
      R => '0'
    );
\goreg_bm.dout_i_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(73),
      Q => s_axi4_rdata(36),
      R => '0'
    );
\goreg_bm.dout_i_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(74),
      Q => s_axi4_rdata(37),
      R => '0'
    );
\goreg_bm.dout_i_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(75),
      Q => s_axi4_rdata(38),
      R => '0'
    );
\goreg_bm.dout_i_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(76),
      Q => s_axi4_rdata(39),
      R => '0'
    );
\goreg_bm.dout_i_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(77),
      Q => s_axi4_rdata(40),
      R => '0'
    );
\goreg_bm.dout_i_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(78),
      Q => s_axi4_rdata(41),
      R => '0'
    );
\goreg_bm.dout_i_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(79),
      Q => s_axi4_rdata(42),
      R => '0'
    );
\goreg_bm.dout_i_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(80),
      Q => s_axi4_rdata(43),
      R => '0'
    );
\goreg_bm.dout_i_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(81),
      Q => s_axi4_rdata(44),
      R => '0'
    );
\goreg_bm.dout_i_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(82),
      Q => s_axi4_rdata(45),
      R => '0'
    );
\goreg_bm.dout_i_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(83),
      Q => s_axi4_rdata(46),
      R => '0'
    );
\goreg_bm.dout_i_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(84),
      Q => s_axi4_rdata(47),
      R => '0'
    );
\goreg_bm.dout_i_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(85),
      Q => s_axi4_rdata(48),
      R => '0'
    );
\goreg_bm.dout_i_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(86),
      Q => s_axi4_rdata(49),
      R => '0'
    );
\goreg_bm.dout_i_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(87),
      Q => s_axi4_rdata(50),
      R => '0'
    );
\goreg_bm.dout_i_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(88),
      Q => s_axi4_rdata(51),
      R => '0'
    );
\goreg_bm.dout_i_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(89),
      Q => s_axi4_rdata(52),
      R => '0'
    );
\goreg_bm.dout_i_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(90),
      Q => s_axi4_rdata(53),
      R => '0'
    );
\goreg_bm.dout_i_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(91),
      Q => s_axi4_rdata(54),
      R => '0'
    );
\goreg_bm.dout_i_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(92),
      Q => s_axi4_rdata(55),
      R => '0'
    );
\goreg_bm.dout_i_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(93),
      Q => s_axi4_rdata(56),
      R => '0'
    );
\goreg_bm.dout_i_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(94),
      Q => s_axi4_rdata(57),
      R => '0'
    );
\goreg_bm.dout_i_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(95),
      Q => s_axi4_rdata(58),
      R => '0'
    );
\goreg_bm.dout_i_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(96),
      Q => s_axi4_rdata(59),
      R => '0'
    );
\goreg_bm.dout_i_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(97),
      Q => s_axi4_rdata(60),
      R => '0'
    );
\goreg_bm.dout_i_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(98),
      Q => s_axi4_rdata(61),
      R => '0'
    );
\goreg_bm.dout_i_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => doutb(99),
      Q => s_axi4_rdata(62),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3 is
  port (
    \out\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[9]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    \count_reg[3]\ : in STD_LOGIC;
    \count_reg[4]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3 is
begin
inst_fifo_gen: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3_synth
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg => Bus_RNW_reg,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      Q(4 downto 0) => Q(4 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[2]\ => \count_reg[2]\,
      \count_reg[3]\ => \count_reg[3]\,
      \count_reg[4]\ => \count_reg[4]\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \out\ => \out\,
      ram_full_i => ram_full_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[21]\ => \sig_ip2bus_data_reg[21]\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[9]\(18 downto 0) => \sig_ip2bus_data_reg[9]\(18 downto 0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_sync_fifo_fg is
  port (
    \out\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[21]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[9]\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    rx_fg_len_empty_d1 : in STD_LOGIC;
    \count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    \count_reg[3]\ : in STD_LOGIC;
    \count_reg[4]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_sync_fifo_fg;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_sync_fifo_fg is
begin
\FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_1_3
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg => Bus_RNW_reg,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      Q(4 downto 0) => Q(4 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[2]\ => \count_reg[2]\,
      \count_reg[3]\ => \count_reg[3]\,
      \count_reg[4]\ => \count_reg[4]\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(21 downto 0),
      \out\ => \out\,
      ram_full_i => ram_full_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[21]\ => \sig_ip2bus_data_reg[21]\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]\,
      \sig_ip2bus_data_reg[9]\(18 downto 0) => \sig_ip2bus_data_reg[9]\(18 downto 0),
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_ramfifo is
  port (
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_complete : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_ramfifo;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_ramfifo is
  signal WR_RST : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \^gcc0.gc0.count_reg[0]\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_46\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_30\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_16_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_en_int_sync : STD_LOGIC;
  signal rd_en_int_sync_1 : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rst_int_sync : STD_LOGIC;
  signal rst_int_sync_1 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal \^rx_complete\ : STD_LOGIC;
  signal wr_en_int_sync : STD_LOGIC;
  signal wr_en_int_sync_1 : STD_LOGIC;
  signal wr_en_into_bram : STD_LOGIC;
begin
  \gcc0.gc0.count_reg[0]\ <= \^gcc0.gc0.count_reg[0]\;
  rx_complete <= \^rx_complete\;
\gntv_or_sync_fifo.gl0.rd\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_rd_logic
     port map (
      D(5 downto 0) => D(5 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_0_out(11 downto 0),
      DI(0) => DI(0),
      E(0) => p_6_out,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      Q(1) => clear,
      Q(0) => rd_rst_i(0),
      S(7) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      S(6) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      S(5) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      S(4) => \gntv_or_sync_fifo.gl0.wr_n_39\,
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_40\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_41\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_42\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_43\,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      comp1 => \grss.rsts/comp1\,
      \count_reg[10]\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]\(3 downto 0) => \count_reg[12]\(3 downto 0),
      \count_reg[8]\(7 downto 0) => S(7 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_29\,
      \gcc0.gc0.count_d1_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_34\,
      \gcc0.gc0.count_d1_reg[11]_0\(11 downto 0) => p_10_out(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]_1\(3) => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc0.count_d1_reg[11]_1\(2) => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc0.count_d1_reg[11]_1\(1) => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc0.count_d1_reg[11]_1\(0) => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_30\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_31\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_32\,
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_33\,
      \gcc0.gc0.count_reg[0]\(0) => p_11_out(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \goreg_bm.dout_i_reg[292]\(0) => dout_i,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grstd1.grst_full.grst_f.rst_d5_reg\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \grstd1.grst_full.grst_f.rst_d5_reg_0\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg_0\,
      \gsafety_cc.rst_int_sync_1_reg\ => rstblk_n_4,
      \out\ => \out\,
      p_16_out => p_16_out,
      p_2_out => p_2_out,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      p_8_out => p_8_out,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_i_reg => \^gcc0.gc0.count_reg[0]\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      rx_complete => \^rx_complete\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\(12 downto 0) => Q(12 downto 0),
      \sig_ip2bus_data_reg[13]_0\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_wr_logic
     port map (
      AR(0) => WR_RST,
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_10_out(11 downto 0),
      E(0) => p_6_out,
      O(0) => O(0),
      Q(0) => p_11_out(0),
      S(7) => \gntv_or_sync_fifo.gl0.wr_n_36\,
      S(6) => \gntv_or_sync_fifo.gl0.wr_n_37\,
      S(5) => \gntv_or_sync_fifo.gl0.wr_n_38\,
      S(4) => \gntv_or_sync_fifo.gl0.wr_n_39\,
      S(3) => \gntv_or_sync_fifo.gl0.wr_n_40\,
      S(2) => \gntv_or_sync_fifo.gl0.wr_n_41\,
      S(1) => \gntv_or_sync_fifo.gl0.wr_n_42\,
      S(0) => \gntv_or_sync_fifo.gl0.wr_n_43\,
      WEA(0) => wr_en_into_bram,
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      comp1 => \grss.rsts/comp1\,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gc0.count_d1_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_46\,
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gcc0.gc0.count_reg[0]\(0) => p_16_out,
      \gcc0.gc0.count_reg[0]_0\ => \^gcc0.gc0.count_reg[0]\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(3) => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(2) => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(1) => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \greg.gpcry_sym.diff_pntr_pad_reg[12]\(0) => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \grstd1.grst_full.grst_f.rst_d5_reg\ => rst_full_gen_i,
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \grxd.fg_rxd_wr_length_reg[1]\(0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg[5]\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => rd_rst_i(0),
      \out\ => rst_full_ff_i,
      p_2_out => p_2_out,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      p_7_out => p_7_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_29\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_30\,
      ram_empty_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_31\,
      ram_empty_fb_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_32\,
      ram_empty_fb_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_33\,
      ram_empty_fb_i_reg_5 => \gntv_or_sync_fifo.gl0.wr_n_34\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_10\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_28\,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      rx_complete => \^rx_complete\,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg_0,
      wr_en_int_sync => wr_en_int_sync
    );
\gntv_or_sync_fifo.mem\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_memory
     port map (
      E(0) => dout_i,
      WEA(0) => wr_en_into_bram,
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => p_10_out(11 downto 0),
      ram_rd_en_i => ram_rd_en_i,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\gsafety_cc.rd_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_out,
      Q => rd_en_int_sync_1,
      R => '0'
    );
\gsafety_cc.rd_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_en_int_sync_1,
      Q => rd_en_int_sync,
      R => '0'
    );
\gsafety_cc.rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_rst_i(0),
      Q => rst_int_sync_1,
      R => '0'
    );
\gsafety_cc.rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rst_int_sync_1,
      Q => rst_int_sync,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_16_out,
      Q => wr_en_int_sync_1,
      R => '0'
    );
\gsafety_cc.wr_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_en_int_sync_1,
      Q => wr_en_int_sync,
      R => '0'
    );
rstblk: entity work.\xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo__parameterized0\
     port map (
      AR(0) => WR_RST,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => rstblk_n_4,
      Q(1) => clear,
      Q(0) => rd_rst_i(0),
      \gpfs.prog_full_i_reg\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ => \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\,
      \out\ => rst_full_ff_i,
      rst_int_sync => rst_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_axi_aclk => s_axi_aclk,
      sync_areset_n => sync_areset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_top is
  port (
    inverted_reset : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_complete : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_top;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_top is
begin
\grf.rf\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_ramfifo
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O(0) => O(0),
      Q(12 downto 0) => Q(12 downto 0),
      S(7 downto 0) => S(7 downto 0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]\(3 downto 0) => \count_reg[12]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \grxd.fg_rxd_wr_length_reg[1]\(0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg[5]\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ => inverted_reset,
      \out\ => \out\,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      rx_complete => rx_complete,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sync_areset_n => sync_areset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_synth is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_complete : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_synth;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_synth is
  signal inverted_reset : STD_LOGIC;
begin
\gaxis_fifo.gaxisf.axisf\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_fifo_generator_top
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O(0) => O(0),
      Q(12 downto 0) => Q(12 downto 0),
      S(7 downto 0) => S(7 downto 0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]\(3 downto 0) => \count_reg[12]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \grxd.fg_rxd_wr_length_reg[1]\(0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg[5]\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      inverted_reset => inverted_reset,
      \out\ => \out\,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      rx_complete => rx_complete,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sync_areset_n => sync_areset_n
    );
\reset_gen_cc.rstblk_cc\: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_reset_blk_ramfifo
     port map (
      inverted_reset => inverted_reset,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5 is
  port (
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_complete : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    sync_areset_n : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    sig_rx_channel_reset_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5 is
begin
inst_fifo_gen: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5_synth
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O(0) => O(0),
      Q(12 downto 0) => Q(12 downto 0),
      S(7 downto 0) => S(7 downto 0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]\(3 downto 0) => \count_reg[12]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \grxd.fg_rxd_wr_length_reg[1]\(0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg[5]\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \out\ => \out\,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      rx_complete => rx_complete,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => sig_rx_channel_reset_reg_0,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sync_areset_n => sync_areset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axis_fg is
  port (
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_complete : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_axis_fg;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axis_fg is
  signal \^s2mm_prmry_reset_out_n\ : STD_LOGIC;
  signal sync_areset_n : STD_LOGIC;
begin
  s2mm_prmry_reset_out_n <= \^s2mm_prmry_reset_out_n\;
COMP_FIFO: entity work.xcl_design_xilmonitor_fifo0_0_fifo_generator_v13_0_5
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O(0) => O(0),
      Q(12 downto 0) => Q(12 downto 0),
      S(7 downto 0) => S(7 downto 0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]\(3 downto 0) => \count_reg[12]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \grxd.fg_rxd_wr_length_reg[1]\(0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg[5]\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \out\ => \out\,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      rx_complete => rx_complete,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rx_channel_reset_reg_0 => \^s2mm_prmry_reset_out_n\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1,
      sync_areset_n => sync_areset_n
    );
s2mm_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rx_channel_reset_reg,
      I1 => s_axi_aresetn,
      I2 => Axi_Str_TxD_AReset,
      O => \^s2mm_prmry_reset_out_n\
    );
sync_areset_n_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^s2mm_prmry_reset_out_n\,
      Q => sync_areset_n,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_fifo is
  port (
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \sig_register_array_reg[0][12]\ : out STD_LOGIC;
    \grxd.fg_rxd_wr_length_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    rx_complete : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_ip2bus_data_reg[13]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]\ : out STD_LOGIC;
    rx_str_wr_en : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_register_array_reg[0][2]\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]\ : out STD_LOGIC;
    \grxd.rx_partial_pkt_reg\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grxd.fg_rxd_wr_length_reg[5]\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    sig_rxd_prog_empty_d1 : in STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Axi_Str_TxD_AReset : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    rx_len_wr_en : in STD_LOGIC;
    \grxd.rx_partial_pkt_reg_0\ : in STD_LOGIC;
    sig_rx_channel_reset_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[18]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    sig_rd_rlen_reg : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grxd.fg_rxd_wr_length_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fg_rxd_wr_length : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[10]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_fifo;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_fifo is
begin
\gfifo_gen.COMP_AXIS_FG_FIFO\: entity work.xcl_design_xilmonitor_fifo0_0_axis_fg
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O(0) => O(0),
      Q(12 downto 0) => Q(12 downto 0),
      S(7 downto 0) => S(7 downto 0),
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]\(11 downto 0) => \count_reg[10]\(11 downto 0),
      \count_reg[12]\(3 downto 0) => \count_reg[12]\(3 downto 0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(0),
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \gcc0.gc0.count_reg[0]\ => ram_full_i,
      \goreg_dm.dout_i_reg[18]\(6 downto 0) => \goreg_dm.dout_i_reg[18]\(6 downto 0),
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \grxd.fg_rxd_wr_length_reg[1]\(0),
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.fg_rxd_wr_length_reg[22]\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.fg_rxd_wr_length_reg[5]\,
      \grxd.rx_partial_pkt_reg\ => \grxd.rx_partial_pkt_reg\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_0\,
      \out\ => \out\,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      rx_complete => rx_complete,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(0) => s_axi_wdata(0),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]\,
      \sig_ip2bus_data_reg[20]_0\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]\,
      sig_rd_rlen_reg => sig_rd_rlen_reg,
      \sig_register_array_reg[0][12]\ => \sig_register_array_reg[0][12]\,
      \sig_register_array_reg[0][12]_0\ => \sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]\,
      sig_rx_channel_reset_reg => sig_rx_channel_reset_reg,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_ipic2axi_s is
  port (
    \out\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    \sig_register_array_reg[0][2]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][5]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][7]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][8]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][11]_0\ : out STD_LOGIC;
    \sig_register_array_reg[0][12]_0\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    p_7_out : out STD_LOGIC;
    IPIC_STATE : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    cs_ce_clr : out STD_LOGIC;
    \sig_ip2bus_data_reg[24]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[20]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[13]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[12]_0\ : out STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    sig_str_rst_reg_0 : out STD_LOGIC;
    sig_str_rst_reg_1 : out STD_LOGIC;
    sig_str_rst_reg_2 : out STD_LOGIC;
    \sig_register_array_reg[0][8]_1\ : out STD_LOGIC;
    \sig_register_array_reg[0][2]_1\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[6]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \sig_ip2bus_data_reg[0]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    \sig_register_array_reg[0][5]_1\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[23]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[22]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[21]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[19]_1\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[26]_0\ : out STD_LOGIC;
    \sig_ip2bus_data_reg[25]_0\ : out STD_LOGIC;
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    \sig_ip2bus_data_reg[9]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \s_axi_rdata_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ : in STD_LOGIC;
    \sig_register_array_reg[0][2]_2\ : in STD_LOGIC;
    Bus_RNW_reg_reg : in STD_LOGIC;
    Bus_RNW_reg_reg_0 : in STD_LOGIC;
    \sig_register_array_reg[0][8]_2\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    bus2ip_rnw_i_reg : in STD_LOGIC;
    bus2ip_rnw_i_reg_0 : in STD_LOGIC;
    sig_Bus2IP_CS : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 25 downto 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \gaxi_full_sm.present_state_reg[1]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_1 : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end xcl_design_xilmonitor_fifo0_0_ipic2axi_s;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_ipic2axi_s is
  signal Axi_Str_TxD_AReset : STD_LOGIC;
  signal \^ipic_state\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal fg_rxd_wr_length : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_22\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_31\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_32\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_35\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_38\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_4\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_40\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_41\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_42\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_43\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_44\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_45\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_46\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_47\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_48\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_49\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_5\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_50\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_51\ : STD_LOGIC;
  signal \grxd.COMP_RX_FIFO_n_52\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_12\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_13\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_14\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_15\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_16\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_17\ : STD_LOGIC;
  signal \grxd.COMP_rx_len_fifo_n_19\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[10]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[11]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[12]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[13]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[14]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[15]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[16]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[17]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[18]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[19]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[1]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[20]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[21]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[22]_i_3_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[2]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[3]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[4]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[6]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[7]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[8]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.fg_rxd_wr_length[9]_i_1_n_0\ : STD_LOGIC;
  signal \grxd.rx_len_wr_en_i_1_n_0\ : STD_LOGIC;
  signal \grxd.rx_partial_pkt_reg_n_0\ : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_12\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_13\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_14\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_15\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_12 : STD_LOGIC;
  signal p_0_out_carry_n_13 : STD_LOGIC;
  signal p_0_out_carry_n_14 : STD_LOGIC;
  signal p_0_out_carry_n_15 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_1\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_10\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_11\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_12\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_13\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_14\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_15\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_2\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_3\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_5\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_6\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_7\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_8\ : STD_LOGIC;
  signal \p_30_out__40_carry__0_n_9\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_10\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_11\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_12\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_13\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_14\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_15\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_3\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_5\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_6\ : STD_LOGIC;
  signal \p_30_out__40_carry__1_n_7\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_0\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_1\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_10\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_11\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_12\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_13\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_14\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_15\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_2\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_3\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_5\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_6\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_7\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_8\ : STD_LOGIC;
  signal \p_30_out__40_carry_n_9\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_1\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_10\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_11\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_12\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_13\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_14\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_15\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_2\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_3\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_5\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_6\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_7\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_8\ : STD_LOGIC;
  signal \p_30_out__83_carry__0_n_9\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_n_12\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_n_13\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_n_14\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_n_15\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_n_5\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_n_6\ : STD_LOGIC;
  signal \p_30_out__83_carry__1_n_7\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_5_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_6_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_7_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_i_8_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_0\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_1\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_10\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_11\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_12\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_13\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_14\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_15\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_2\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_3\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_5\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_6\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_7\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_8\ : STD_LOGIC;
  signal \p_30_out__83_carry_n_9\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_11\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_12\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_13\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_14\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_15\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_30_out_carry__0_n_9\ : STD_LOGIC;
  signal \p_30_out_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_11\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_12\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_13\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_14\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_15\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_5\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_6\ : STD_LOGIC;
  signal \p_30_out_carry__1_n_7\ : STD_LOGIC;
  signal p_30_out_carry_i_1_n_0 : STD_LOGIC;
  signal p_30_out_carry_i_2_n_0 : STD_LOGIC;
  signal p_30_out_carry_i_3_n_0 : STD_LOGIC;
  signal p_30_out_carry_i_4_n_0 : STD_LOGIC;
  signal p_30_out_carry_i_5_n_0 : STD_LOGIC;
  signal p_30_out_carry_i_6_n_0 : STD_LOGIC;
  signal p_30_out_carry_i_7_n_0 : STD_LOGIC;
  signal p_30_out_carry_i_8_n_0 : STD_LOGIC;
  signal p_30_out_carry_n_0 : STD_LOGIC;
  signal p_30_out_carry_n_1 : STD_LOGIC;
  signal p_30_out_carry_n_10 : STD_LOGIC;
  signal p_30_out_carry_n_11 : STD_LOGIC;
  signal p_30_out_carry_n_12 : STD_LOGIC;
  signal p_30_out_carry_n_13 : STD_LOGIC;
  signal p_30_out_carry_n_14 : STD_LOGIC;
  signal p_30_out_carry_n_15 : STD_LOGIC;
  signal p_30_out_carry_n_2 : STD_LOGIC;
  signal p_30_out_carry_n_3 : STD_LOGIC;
  signal p_30_out_carry_n_5 : STD_LOGIC;
  signal p_30_out_carry_n_6 : STD_LOGIC;
  signal p_30_out_carry_n_7 : STD_LOGIC;
  signal p_30_out_carry_n_8 : STD_LOGIC;
  signal p_30_out_carry_n_9 : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal \plusOp_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_10\ : STD_LOGIC;
  signal \plusOp_carry__0_n_11\ : STD_LOGIC;
  signal \plusOp_carry__0_n_12\ : STD_LOGIC;
  signal \plusOp_carry__0_n_13\ : STD_LOGIC;
  signal \plusOp_carry__0_n_14\ : STD_LOGIC;
  signal \plusOp_carry__0_n_15\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__0_n_8\ : STD_LOGIC;
  signal \plusOp_carry__0_n_9\ : STD_LOGIC;
  signal \plusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_13\ : STD_LOGIC;
  signal \plusOp_carry__1_n_14\ : STD_LOGIC;
  signal \plusOp_carry__1_n_15\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry_i_6__3_n_0\ : STD_LOGIC;
  signal plusOp_carry_i_7_n_0 : STD_LOGIC;
  signal \plusOp_carry_i_8__3_n_0\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_10 : STD_LOGIC;
  signal plusOp_carry_n_11 : STD_LOGIC;
  signal plusOp_carry_n_12 : STD_LOGIC;
  signal plusOp_carry_n_13 : STD_LOGIC;
  signal plusOp_carry_n_14 : STD_LOGIC;
  signal plusOp_carry_n_15 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal plusOp_carry_n_8 : STD_LOGIC;
  signal plusOp_carry_n_9 : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal rx_complete : STD_LOGIC;
  signal rx_fg_len_empty_d1 : STD_LOGIC;
  signal rx_len_wr_en : STD_LOGIC;
  signal rx_str_wr_en : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal sig_ip2bus_data : STD_LOGIC_VECTOR ( 13 to 18 );
  signal \^sig_ip2bus_data_reg[0]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sig_rd_rlen_reg_n_0 : STD_LOGIC;
  signal \^sig_register_array_reg[0][11]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][12]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][2]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][5]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][7]_0\ : STD_LOGIC;
  signal \^sig_register_array_reg[0][8]_0\ : STD_LOGIC;
  signal sig_rxd_prog_empty_d1 : STD_LOGIC;
  signal \^sig_str_rst_reg_2\ : STD_LOGIC;
  signal NLW_p_0_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_p_0_out_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_0_out_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_30_out__40_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_30_out__40_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_30_out__40_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_p_30_out__40_carry__1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_30_out__40_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_30_out__40_carry__1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_30_out__83_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_30_out__83_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_30_out__83_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_p_30_out__83_carry__1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_30_out__83_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_30_out__83_carry__1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_p_30_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_30_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_30_out_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_p_30_out_carry__1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_p_30_out_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_p_30_out_carry__1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out__40_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out__40_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out__40_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out__83_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out__83_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out__83_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_30_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_30_out_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_register_array[0][8]_i_7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of sig_str_rst_i_2 : label is "soft_lutpair15";
begin
  IPIC_STATE <= \^ipic_state\;
  Q(12 downto 0) <= \^q\(12 downto 0);
  \gpr1.dout_i_reg[0]\ <= \^gpr1.dout_i_reg[0]\;
  \out\ <= \^out\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  \sig_ip2bus_data_reg[0]_0\(12 downto 0) <= \^sig_ip2bus_data_reg[0]_0\(12 downto 0);
  \sig_register_array_reg[0][11]_0\ <= \^sig_register_array_reg[0][11]_0\;
  \sig_register_array_reg[0][12]_0\ <= \^sig_register_array_reg[0][12]_0\;
  \sig_register_array_reg[0][2]_0\ <= \^sig_register_array_reg[0][2]_0\;
  \sig_register_array_reg[0][5]_0\ <= \^sig_register_array_reg[0][5]_0\;
  \sig_register_array_reg[0][7]_0\ <= \^sig_register_array_reg[0][7]_0\;
  \sig_register_array_reg[0][8]_0\ <= \^sig_register_array_reg[0][8]_0\;
  sig_str_rst_reg_2 <= \^sig_str_rst_reg_2\;
\GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_aresetn,
      I2 => \^s_axi_arready\,
      O => cs_ce_clr
    );
IP2Bus_RdAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg_0,
      Q => \^s_axi_arready\,
      R => AS(0)
    );
IP2Bus_WrAck_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i_reg,
      Q => \^s_axi_awready\,
      R => SR(0)
    );
IPIC_STATE_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_Bus2IP_CS,
      Q => \^ipic_state\,
      R => AS(0)
    );
\grxd.COMP_RX_FIFO\: entity work.xcl_design_xilmonitor_fifo0_0_fifo
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      D(5) => sig_ip2bus_data(13),
      D(4) => sig_ip2bus_data(14),
      D(3) => sig_ip2bus_data(15),
      D(2) => sig_ip2bus_data(16),
      D(1) => sig_ip2bus_data(17),
      D(0) => sig_ip2bus_data(18),
      DI(0) => \grxd.COMP_RX_FIFO_n_35\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      O(0) => plusOp_carry_n_14,
      Q(12 downto 0) => \^q\(12 downto 0),
      S(7) => \grxd.COMP_RX_FIFO_n_40\,
      S(6) => \grxd.COMP_RX_FIFO_n_41\,
      S(5) => \grxd.COMP_RX_FIFO_n_42\,
      S(4) => \grxd.COMP_RX_FIFO_n_43\,
      S(3) => \grxd.COMP_RX_FIFO_n_44\,
      S(2) => \grxd.COMP_RX_FIFO_n_45\,
      S(1) => \grxd.COMP_RX_FIFO_n_46\,
      S(0) => \grxd.COMP_RX_FIFO_n_47\,
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[10]\(11) => \p_0_out_carry__0_n_12\,
      \count_reg[10]\(10) => \p_0_out_carry__0_n_13\,
      \count_reg[10]\(9) => \p_0_out_carry__0_n_14\,
      \count_reg[10]\(8) => \p_0_out_carry__0_n_15\,
      \count_reg[10]\(7) => p_0_out_carry_n_8,
      \count_reg[10]\(6) => p_0_out_carry_n_9,
      \count_reg[10]\(5) => p_0_out_carry_n_10,
      \count_reg[10]\(4) => p_0_out_carry_n_11,
      \count_reg[10]\(3) => p_0_out_carry_n_12,
      \count_reg[10]\(2) => p_0_out_carry_n_13,
      \count_reg[10]\(1) => p_0_out_carry_n_14,
      \count_reg[10]\(0) => p_0_out_carry_n_15,
      \count_reg[12]\(3) => \grxd.COMP_RX_FIFO_n_48\,
      \count_reg[12]\(2) => \grxd.COMP_RX_FIFO_n_49\,
      \count_reg[12]\(1) => \grxd.COMP_RX_FIFO_n_50\,
      \count_reg[12]\(0) => \grxd.COMP_RX_FIFO_n_51\,
      empty_fwft_i_reg => empty_fwft_i_reg,
      empty_fwft_i_reg_0 => empty_fwft_i_reg_0,
      fg_rxd_wr_length(0) => fg_rxd_wr_length(5),
      \gaxi_full_sm.present_state_reg[1]\ => \gaxi_full_sm.present_state_reg[1]\,
      \goreg_dm.dout_i_reg[18]\(6) => \grxd.COMP_rx_len_fifo_n_12\,
      \goreg_dm.dout_i_reg[18]\(5) => \grxd.COMP_rx_len_fifo_n_13\,
      \goreg_dm.dout_i_reg[18]\(4) => \grxd.COMP_rx_len_fifo_n_14\,
      \goreg_dm.dout_i_reg[18]\(3) => \grxd.COMP_rx_len_fifo_n_15\,
      \goreg_dm.dout_i_reg[18]\(2) => \grxd.COMP_rx_len_fifo_n_16\,
      \goreg_dm.dout_i_reg[18]\(1) => \grxd.COMP_rx_len_fifo_n_17\,
      \goreg_dm.dout_i_reg[18]\(0) => \grxd.COMP_rx_len_fifo_n_19\,
      \grxd.fg_rxd_wr_length_reg[1]\(0) => \p_30_out__83_carry_n_13\,
      \grxd.fg_rxd_wr_length_reg[22]\ => \grxd.COMP_RX_FIFO_n_5\,
      \grxd.fg_rxd_wr_length_reg[5]\ => \grxd.COMP_RX_FIFO_n_52\,
      \grxd.rx_partial_pkt_reg\ => \grxd.COMP_RX_FIFO_n_38\,
      \grxd.rx_partial_pkt_reg_0\ => \grxd.rx_partial_pkt_reg_n_0\,
      \out\ => \^out\,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      ram_full_i => ram_full_i,
      rx_complete => rx_complete,
      rx_len_wr_en => rx_len_wr_en,
      rx_str_wr_en => rx_str_wr_en,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(0) => s_axi_wdata(8),
      \sig_ip2bus_data_reg[12]\ => \sig_ip2bus_data_reg[12]_0\,
      \sig_ip2bus_data_reg[13]\ => \sig_ip2bus_data_reg[13]_0\,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]_1\,
      \sig_ip2bus_data_reg[20]\ => \sig_ip2bus_data_reg[20]_0\,
      \sig_ip2bus_data_reg[20]_0\ => \grxd.COMP_RX_FIFO_n_22\,
      \sig_ip2bus_data_reg[22]\ => \grxd.COMP_RX_FIFO_n_31\,
      \sig_ip2bus_data_reg[23]\ => \grxd.COMP_RX_FIFO_n_32\,
      \sig_ip2bus_data_reg[24]\ => \sig_ip2bus_data_reg[24]_0\,
      \sig_ip2bus_data_reg[6]\ => \sig_ip2bus_data_reg[6]_0\,
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      \sig_register_array_reg[0][12]\ => \grxd.COMP_RX_FIFO_n_4\,
      \sig_register_array_reg[0][12]_0\ => \^sig_register_array_reg[0][12]_0\,
      \sig_register_array_reg[0][2]\ => \sig_register_array_reg[0][2]_1\,
      sig_rx_channel_reset_reg => \^gpr1.dout_i_reg[0]\,
      sig_rxd_prog_empty_d1 => sig_rxd_prog_empty_d1
    );
\grxd.COMP_rx_len_fifo\: entity work.xcl_design_xilmonitor_fifo0_0_sync_fifo_fg
     port map (
      Axi_Str_TxD_AReset => Axi_Str_TxD_AReset,
      Bus_RNW_reg => Bus_RNW_reg,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      Q(4 downto 2) => \^q\(5 downto 3),
      Q(1 downto 0) => \^q\(1 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      \count_reg[2]\ => \grxd.COMP_RX_FIFO_n_32\,
      \count_reg[3]\ => \grxd.COMP_RX_FIFO_n_31\,
      \count_reg[4]\ => \grxd.COMP_RX_FIFO_n_22\,
      fg_rxd_wr_length(21 downto 0) => fg_rxd_wr_length(22 downto 1),
      \out\ => \^out\,
      ram_full_i => ram_full_i,
      rx_fg_len_empty_d1 => rx_fg_len_empty_d1,
      rx_len_wr_en => rx_len_wr_en,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_ip2bus_data_reg[19]\ => \sig_ip2bus_data_reg[19]_0\,
      \sig_ip2bus_data_reg[21]\ => \sig_ip2bus_data_reg[21]_0\,
      \sig_ip2bus_data_reg[22]\ => \sig_ip2bus_data_reg[22]_0\,
      \sig_ip2bus_data_reg[23]\ => \sig_ip2bus_data_reg[23]_0\,
      \sig_ip2bus_data_reg[25]\ => \sig_ip2bus_data_reg[25]_0\,
      \sig_ip2bus_data_reg[26]\ => \sig_ip2bus_data_reg[26]_0\,
      \sig_ip2bus_data_reg[9]\(18 downto 15) => \sig_ip2bus_data_reg[9]_0\(11 downto 8),
      \sig_ip2bus_data_reg[9]\(14) => \grxd.COMP_rx_len_fifo_n_12\,
      \sig_ip2bus_data_reg[9]\(13) => \grxd.COMP_rx_len_fifo_n_13\,
      \sig_ip2bus_data_reg[9]\(12) => \grxd.COMP_rx_len_fifo_n_14\,
      \sig_ip2bus_data_reg[9]\(11) => \grxd.COMP_rx_len_fifo_n_15\,
      \sig_ip2bus_data_reg[9]\(10) => \grxd.COMP_rx_len_fifo_n_16\,
      \sig_ip2bus_data_reg[9]\(9) => \grxd.COMP_rx_len_fifo_n_17\,
      \sig_ip2bus_data_reg[9]\(8) => \sig_ip2bus_data_reg[9]_0\(7),
      \sig_ip2bus_data_reg[9]\(7) => \grxd.COMP_rx_len_fifo_n_19\,
      \sig_ip2bus_data_reg[9]\(6 downto 0) => \sig_ip2bus_data_reg[9]_0\(6 downto 0),
      sig_rd_rlen_reg => sig_rd_rlen_reg_n_0,
      \sig_register_array_reg[0][5]\ => \sig_register_array_reg[0][5]_1\,
      sig_rx_channel_reset_reg => \^gpr1.dout_i_reg[0]\
    );
\grxd.fg_rxd_wr_length[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry_n_8\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp_carry_n_9,
      O => \grxd.fg_rxd_wr_length[10]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_15\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp_carry_n_8,
      O => \grxd.fg_rxd_wr_length[11]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_14\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_15\,
      O => \grxd.fg_rxd_wr_length[12]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_13\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_14\,
      O => \grxd.fg_rxd_wr_length[13]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_12\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_13\,
      O => \grxd.fg_rxd_wr_length[14]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_11\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_12\,
      O => \grxd.fg_rxd_wr_length[15]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_10\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_11\,
      O => \grxd.fg_rxd_wr_length[16]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_9\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_10\,
      O => \grxd.fg_rxd_wr_length[17]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__0_n_8\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_9\,
      O => \grxd.fg_rxd_wr_length[18]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__1_n_15\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__0_n_8\,
      O => \grxd.fg_rxd_wr_length[19]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__40_carry_n_15\,
      I1 => axi_str_rxd_tlast,
      I2 => fg_rxd_wr_length(1),
      O => \grxd.fg_rxd_wr_length[1]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__1_n_14\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__1_n_15\,
      O => \grxd.fg_rxd_wr_length[20]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__1_n_13\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__1_n_14\,
      O => \grxd.fg_rxd_wr_length[21]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry__1_n_12\,
      I1 => axi_str_rxd_tlast,
      I2 => \plusOp_carry__1_n_13\,
      O => \grxd.fg_rxd_wr_length[22]_i_3_n_0\
    );
\grxd.fg_rxd_wr_length[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => fg_rxd_wr_length(2),
      I1 => \p_30_out__40_carry_n_14\,
      I2 => axi_str_rxd_tlast,
      O => \grxd.fg_rxd_wr_length[2]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry_n_15\,
      I1 => axi_str_rxd_tlast,
      I2 => fg_rxd_wr_length(3),
      O => \grxd.fg_rxd_wr_length[3]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry_n_14\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp_carry_n_15,
      O => \grxd.fg_rxd_wr_length[4]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry_n_12\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp_carry_n_13,
      O => \grxd.fg_rxd_wr_length[6]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry_n_11\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp_carry_n_12,
      O => \grxd.fg_rxd_wr_length[7]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry_n_10\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp_carry_n_11,
      O => \grxd.fg_rxd_wr_length[8]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_30_out__83_carry_n_9\,
      I1 => axi_str_rxd_tlast,
      I2 => plusOp_carry_n_10,
      O => \grxd.fg_rxd_wr_length[9]_i_1_n_0\
    );
\grxd.fg_rxd_wr_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[10]_i_1_n_0\,
      Q => fg_rxd_wr_length(10),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[11]_i_1_n_0\,
      Q => fg_rxd_wr_length(11),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[12]_i_1_n_0\,
      Q => fg_rxd_wr_length(12),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[13]_i_1_n_0\,
      Q => fg_rxd_wr_length(13),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[14]_i_1_n_0\,
      Q => fg_rxd_wr_length(14),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[15]_i_1_n_0\,
      Q => fg_rxd_wr_length(15),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[16]_i_1_n_0\,
      Q => fg_rxd_wr_length(16),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[17]_i_1_n_0\,
      Q => fg_rxd_wr_length(17),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[18]_i_1_n_0\,
      Q => fg_rxd_wr_length(18),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[19]_i_1_n_0\,
      Q => fg_rxd_wr_length(19),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[1]_i_1_n_0\,
      Q => fg_rxd_wr_length(1),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[20]_i_1_n_0\,
      Q => fg_rxd_wr_length(20),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[21]_i_1_n_0\,
      Q => fg_rxd_wr_length(21),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[22]_i_3_n_0\,
      Q => fg_rxd_wr_length(22),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[2]_i_1_n_0\,
      Q => fg_rxd_wr_length(2),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[3]_i_1_n_0\,
      Q => fg_rxd_wr_length(3),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[4]_i_1_n_0\,
      Q => fg_rxd_wr_length(4),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_52\,
      Q => fg_rxd_wr_length(5),
      R => \grxd.rx_len_wr_en_i_1_n_0\
    );
\grxd.fg_rxd_wr_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[6]_i_1_n_0\,
      Q => fg_rxd_wr_length(6),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[7]_i_1_n_0\,
      Q => fg_rxd_wr_length(7),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[8]_i_1_n_0\,
      Q => fg_rxd_wr_length(8),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.fg_rxd_wr_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => rx_str_wr_en,
      D => \grxd.fg_rxd_wr_length[9]_i_1_n_0\,
      Q => fg_rxd_wr_length(9),
      R => \grxd.COMP_RX_FIFO_n_5\
    );
\grxd.rx_fg_len_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^out\,
      Q => rx_fg_len_empty_d1,
      S => AS(0)
    );
\grxd.rx_len_wr_en_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Axi_Str_TxD_AReset,
      I1 => s_axi_aresetn,
      O => \grxd.rx_len_wr_en_i_1_n_0\
    );
\grxd.rx_len_wr_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => rx_complete,
      Q => rx_len_wr_en,
      R => \grxd.rx_len_wr_en_i_1_n_0\
    );
\grxd.rx_partial_pkt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_38\,
      Q => \grxd.rx_partial_pkt_reg_n_0\,
      R => '0'
    );
\grxd.sig_rxd_prog_empty_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_8_out,
      Q => sig_rxd_prog_empty_d1,
      S => AS(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \^sig_register_array_reg[0][5]_0\,
      I1 => \^sig_ip2bus_data_reg[0]_0\(7),
      I2 => \^sig_register_array_reg[0][7]_0\,
      I3 => \^sig_ip2bus_data_reg[0]_0\(5),
      I4 => interrupt_INST_0_i_1_n_0,
      I5 => interrupt_INST_0_i_2_n_0,
      O => interrupt
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]_0\(1),
      I1 => \^sig_register_array_reg[0][11]_0\,
      I2 => \^sig_ip2bus_data_reg[0]_0\(4),
      I3 => \^sig_register_array_reg[0][8]_0\,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^sig_ip2bus_data_reg[0]_0\(10),
      I1 => \^sig_register_array_reg[0][2]_0\,
      I2 => \^sig_ip2bus_data_reg[0]_0\(0),
      I3 => \^sig_register_array_reg[0][12]_0\,
      O => interrupt_INST_0_i_2_n_0
    );
mm2s_prmry_reset_out_n_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Axi_Str_TxD_AReset,
      O => mm2s_prmry_reset_out_n
    );
p_0_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => p_0_out_carry_n_0,
      CO(6) => p_0_out_carry_n_1,
      CO(5) => p_0_out_carry_n_2,
      CO(4) => p_0_out_carry_n_3,
      CO(3) => NLW_p_0_out_carry_CO_UNCONNECTED(3),
      CO(2) => p_0_out_carry_n_5,
      CO(1) => p_0_out_carry_n_6,
      CO(0) => p_0_out_carry_n_7,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \grxd.COMP_RX_FIFO_n_35\,
      O(7) => p_0_out_carry_n_8,
      O(6) => p_0_out_carry_n_9,
      O(5) => p_0_out_carry_n_10,
      O(4) => p_0_out_carry_n_11,
      O(3) => p_0_out_carry_n_12,
      O(2) => p_0_out_carry_n_13,
      O(1) => p_0_out_carry_n_14,
      O(0) => p_0_out_carry_n_15,
      S(7) => \grxd.COMP_RX_FIFO_n_40\,
      S(6) => \grxd.COMP_RX_FIFO_n_41\,
      S(5) => \grxd.COMP_RX_FIFO_n_42\,
      S(4) => \grxd.COMP_RX_FIFO_n_43\,
      S(3) => \grxd.COMP_RX_FIFO_n_44\,
      S(2) => \grxd.COMP_RX_FIFO_n_45\,
      S(1) => \grxd.COMP_RX_FIFO_n_46\,
      S(0) => \grxd.COMP_RX_FIFO_n_47\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => p_0_out_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \p_0_out_carry__0_n_5\,
      CO(1) => \p_0_out_carry__0_n_6\,
      CO(0) => \p_0_out_carry__0_n_7\,
      DI(7 downto 4) => \NLW_p_0_out_carry__0_DI_UNCONNECTED\(7 downto 4),
      DI(3) => '0',
      DI(2 downto 0) => \^q\(10 downto 8),
      O(7 downto 4) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \p_0_out_carry__0_n_12\,
      O(2) => \p_0_out_carry__0_n_13\,
      O(1) => \p_0_out_carry__0_n_14\,
      O(0) => \p_0_out_carry__0_n_15\,
      S(7 downto 4) => \NLW_p_0_out_carry__0_S_UNCONNECTED\(7 downto 4),
      S(3) => \grxd.COMP_RX_FIFO_n_48\,
      S(2) => \grxd.COMP_RX_FIFO_n_49\,
      S(1) => \grxd.COMP_RX_FIFO_n_50\,
      S(0) => \grxd.COMP_RX_FIFO_n_51\
    );
\p_30_out__40_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_30_out__40_carry_n_0\,
      CO(6) => \p_30_out__40_carry_n_1\,
      CO(5) => \p_30_out__40_carry_n_2\,
      CO(4) => \p_30_out__40_carry_n_3\,
      CO(3) => \NLW_p_30_out__40_carry_CO_UNCONNECTED\(3),
      CO(2) => \p_30_out__40_carry_n_5\,
      CO(1) => \p_30_out__40_carry_n_6\,
      CO(0) => \p_30_out__40_carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \p_30_out__40_carry_n_8\,
      O(6) => \p_30_out__40_carry_n_9\,
      O(5) => \p_30_out__40_carry_n_10\,
      O(4) => \p_30_out__40_carry_n_11\,
      O(3) => \p_30_out__40_carry_n_12\,
      O(2) => \p_30_out__40_carry_n_13\,
      O(1) => \p_30_out__40_carry_n_14\,
      O(0) => \p_30_out__40_carry_n_15\,
      S(7) => \p_30_out__40_carry_i_1_n_0\,
      S(6) => \p_30_out__40_carry_i_2_n_0\,
      S(5) => \p_30_out__40_carry_i_3_n_0\,
      S(4) => \p_30_out__40_carry_i_4_n_0\,
      S(3) => \p_30_out__40_carry_i_5_n_0\,
      S(2) => \p_30_out__40_carry_i_6_n_0\,
      S(1) => \p_30_out__40_carry_i_7_n_0\,
      S(0) => \p_30_out__40_carry_i_8_n_0\
    );
\p_30_out__40_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_30_out__40_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \p_30_out__40_carry__0_n_0\,
      CO(6) => \p_30_out__40_carry__0_n_1\,
      CO(5) => \p_30_out__40_carry__0_n_2\,
      CO(4) => \p_30_out__40_carry__0_n_3\,
      CO(3) => \NLW_p_30_out__40_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_30_out__40_carry__0_n_5\,
      CO(1) => \p_30_out__40_carry__0_n_6\,
      CO(0) => \p_30_out__40_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_30_out__40_carry__0_n_8\,
      O(6) => \p_30_out__40_carry__0_n_9\,
      O(5) => \p_30_out__40_carry__0_n_10\,
      O(4) => \p_30_out__40_carry__0_n_11\,
      O(3) => \p_30_out__40_carry__0_n_12\,
      O(2) => \p_30_out__40_carry__0_n_13\,
      O(1) => \p_30_out__40_carry__0_n_14\,
      O(0) => \p_30_out__40_carry__0_n_15\,
      S(7) => \p_30_out__40_carry__0_i_1_n_0\,
      S(6) => \p_30_out__40_carry__0_i_2_n_0\,
      S(5) => \p_30_out__40_carry__0_i_3_n_0\,
      S(4) => \p_30_out__40_carry__0_i_4_n_0\,
      S(3) => \p_30_out__40_carry__0_i_5_n_0\,
      S(2) => \p_30_out__40_carry__0_i_6_n_0\,
      S(1) => \p_30_out__40_carry__0_i_7_n_0\,
      S(0) => \p_30_out__40_carry__0_i_8_n_0\
    );
\p_30_out__40_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_9\,
      O => \p_30_out__40_carry__0_i_1_n_0\
    );
\p_30_out__40_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_10\,
      O => \p_30_out__40_carry__0_i_2_n_0\
    );
\p_30_out__40_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_11\,
      O => \p_30_out__40_carry__0_i_3_n_0\
    );
\p_30_out__40_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_12\,
      O => \p_30_out__40_carry__0_i_4_n_0\
    );
\p_30_out__40_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_13\,
      O => \p_30_out__40_carry__0_i_5_n_0\
    );
\p_30_out__40_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_14\,
      O => \p_30_out__40_carry__0_i_6_n_0\
    );
\p_30_out__40_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_15\,
      O => \p_30_out__40_carry__0_i_7_n_0\
    );
\p_30_out__40_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_8,
      O => \p_30_out__40_carry__0_i_8_n_0\
    );
\p_30_out__40_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_30_out__40_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_p_30_out__40_carry__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \p_30_out__40_carry__1_n_3\,
      CO(3) => \NLW_p_30_out__40_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \p_30_out__40_carry__1_n_5\,
      CO(1) => \p_30_out__40_carry__1_n_6\,
      CO(0) => \p_30_out__40_carry__1_n_7\,
      DI(7 downto 6) => \NLW_p_30_out__40_carry__1_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \NLW_p_30_out__40_carry__1_O_UNCONNECTED\(7 downto 6),
      O(5) => \p_30_out__40_carry__1_n_10\,
      O(4) => \p_30_out__40_carry__1_n_11\,
      O(3) => \p_30_out__40_carry__1_n_12\,
      O(2) => \p_30_out__40_carry__1_n_13\,
      O(1) => \p_30_out__40_carry__1_n_14\,
      O(0) => \p_30_out__40_carry__1_n_15\,
      S(7 downto 6) => \NLW_p_30_out__40_carry__1_S_UNCONNECTED\(7 downto 6),
      S(5) => \p_30_out__40_carry__1_i_1_n_0\,
      S(4) => \p_30_out__40_carry__1_i_2_n_0\,
      S(3) => \p_30_out__40_carry__1_i_3_n_0\,
      S(2) => \p_30_out__40_carry__1_i_4_n_0\,
      S(1) => \p_30_out__40_carry__1_i_5_n_0\,
      S(0) => \p_30_out__40_carry__1_i_6_n_0\
    );
\p_30_out__40_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__1_n_11\,
      O => \p_30_out__40_carry__1_i_1_n_0\
    );
\p_30_out__40_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__1_n_12\,
      O => \p_30_out__40_carry__1_i_2_n_0\
    );
\p_30_out__40_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__1_n_13\,
      O => \p_30_out__40_carry__1_i_3_n_0\
    );
\p_30_out__40_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__1_n_14\,
      O => \p_30_out__40_carry__1_i_4_n_0\
    );
\p_30_out__40_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__1_n_15\,
      O => \p_30_out__40_carry__1_i_5_n_0\
    );
\p_30_out__40_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out_carry__0_n_8\,
      O => \p_30_out__40_carry__1_i_6_n_0\
    );
\p_30_out__40_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_9,
      O => \p_30_out__40_carry_i_1_n_0\
    );
\p_30_out__40_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_10,
      O => \p_30_out__40_carry_i_2_n_0\
    );
\p_30_out__40_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_11,
      O => \p_30_out__40_carry_i_3_n_0\
    );
\p_30_out__40_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_12,
      O => \p_30_out__40_carry_i_4_n_0\
    );
\p_30_out__40_carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_13,
      O => \p_30_out__40_carry_i_5_n_0\
    );
\p_30_out__40_carry_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_14,
      O => \p_30_out__40_carry_i_6_n_0\
    );
\p_30_out__40_carry_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_30_out_carry_n_15,
      O => \p_30_out__40_carry_i_7_n_0\
    );
\p_30_out__40_carry_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(1),
      O => \p_30_out__40_carry_i_8_n_0\
    );
\p_30_out__83_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_30_out__40_carry_n_14\,
      CI_TOP => '0',
      CO(7) => \p_30_out__83_carry_n_0\,
      CO(6) => \p_30_out__83_carry_n_1\,
      CO(5) => \p_30_out__83_carry_n_2\,
      CO(4) => \p_30_out__83_carry_n_3\,
      CO(3) => \NLW_p_30_out__83_carry_CO_UNCONNECTED\(3),
      CO(2) => \p_30_out__83_carry_n_5\,
      CO(1) => \p_30_out__83_carry_n_6\,
      CO(0) => \p_30_out__83_carry_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \p_30_out__40_carry_n_12\,
      DI(1) => \p_30_out__40_carry_n_13\,
      DI(0) => '0',
      O(7) => \p_30_out__83_carry_n_8\,
      O(6) => \p_30_out__83_carry_n_9\,
      O(5) => \p_30_out__83_carry_n_10\,
      O(4) => \p_30_out__83_carry_n_11\,
      O(3) => \p_30_out__83_carry_n_12\,
      O(2) => \p_30_out__83_carry_n_13\,
      O(1) => \p_30_out__83_carry_n_14\,
      O(0) => \p_30_out__83_carry_n_15\,
      S(7) => \p_30_out__83_carry_i_1_n_0\,
      S(6) => \p_30_out__83_carry_i_2_n_0\,
      S(5) => \p_30_out__83_carry_i_3_n_0\,
      S(4) => \p_30_out__83_carry_i_4_n_0\,
      S(3) => \p_30_out__83_carry_i_5_n_0\,
      S(2) => \p_30_out__83_carry_i_6_n_0\,
      S(1) => \p_30_out__83_carry_i_7_n_0\,
      S(0) => \p_30_out__83_carry_i_8_n_0\
    );
\p_30_out__83_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_30_out__83_carry_n_0\,
      CI_TOP => '0',
      CO(7) => \p_30_out__83_carry__0_n_0\,
      CO(6) => \p_30_out__83_carry__0_n_1\,
      CO(5) => \p_30_out__83_carry__0_n_2\,
      CO(4) => \p_30_out__83_carry__0_n_3\,
      CO(3) => \NLW_p_30_out__83_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_30_out__83_carry__0_n_5\,
      CO(1) => \p_30_out__83_carry__0_n_6\,
      CO(0) => \p_30_out__83_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_30_out__83_carry__0_n_8\,
      O(6) => \p_30_out__83_carry__0_n_9\,
      O(5) => \p_30_out__83_carry__0_n_10\,
      O(4) => \p_30_out__83_carry__0_n_11\,
      O(3) => \p_30_out__83_carry__0_n_12\,
      O(2) => \p_30_out__83_carry__0_n_13\,
      O(1) => \p_30_out__83_carry__0_n_14\,
      O(0) => \p_30_out__83_carry__0_n_15\,
      S(7) => \p_30_out__83_carry__0_i_1_n_0\,
      S(6) => \p_30_out__83_carry__0_i_2_n_0\,
      S(5) => \p_30_out__83_carry__0_i_3_n_0\,
      S(4) => \p_30_out__83_carry__0_i_4_n_0\,
      S(3) => \p_30_out__83_carry__0_i_5_n_0\,
      S(2) => \p_30_out__83_carry__0_i_6_n_0\,
      S(1) => \p_30_out__83_carry__0_i_7_n_0\,
      S(0) => \p_30_out__83_carry__0_i_8_n_0\
    );
\p_30_out__83_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__1_n_14\,
      O => \p_30_out__83_carry__0_i_1_n_0\
    );
\p_30_out__83_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__1_n_15\,
      O => \p_30_out__83_carry__0_i_2_n_0\
    );
\p_30_out__83_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_8\,
      O => \p_30_out__83_carry__0_i_3_n_0\
    );
\p_30_out__83_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_9\,
      O => \p_30_out__83_carry__0_i_4_n_0\
    );
\p_30_out__83_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_10\,
      O => \p_30_out__83_carry__0_i_5_n_0\
    );
\p_30_out__83_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_11\,
      O => \p_30_out__83_carry__0_i_6_n_0\
    );
\p_30_out__83_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_12\,
      O => \p_30_out__83_carry__0_i_7_n_0\
    );
\p_30_out__83_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_13\,
      O => \p_30_out__83_carry__0_i_8_n_0\
    );
\p_30_out__83_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_30_out__83_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_p_30_out__83_carry__1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \p_30_out__83_carry__1_n_5\,
      CO(1) => \p_30_out__83_carry__1_n_6\,
      CO(0) => \p_30_out__83_carry__1_n_7\,
      DI(7 downto 4) => \NLW_p_30_out__83_carry__1_DI_UNCONNECTED\(7 downto 4),
      DI(3 downto 0) => B"0000",
      O(7 downto 4) => \NLW_p_30_out__83_carry__1_O_UNCONNECTED\(7 downto 4),
      O(3) => \p_30_out__83_carry__1_n_12\,
      O(2) => \p_30_out__83_carry__1_n_13\,
      O(1) => \p_30_out__83_carry__1_n_14\,
      O(0) => \p_30_out__83_carry__1_n_15\,
      S(7 downto 4) => \NLW_p_30_out__83_carry__1_S_UNCONNECTED\(7 downto 4),
      S(3) => \p_30_out__83_carry__1_i_1_n_0\,
      S(2) => \p_30_out__83_carry__1_i_2_n_0\,
      S(1) => \p_30_out__83_carry__1_i_3_n_0\,
      S(0) => \p_30_out__83_carry__1_i_4_n_0\
    );
\p_30_out__83_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__1_n_10\,
      O => \p_30_out__83_carry__1_i_1_n_0\
    );
\p_30_out__83_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__1_n_11\,
      O => \p_30_out__83_carry__1_i_2_n_0\
    );
\p_30_out__83_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__1_n_12\,
      O => \p_30_out__83_carry__1_i_3_n_0\
    );
\p_30_out__83_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__1_n_13\,
      O => \p_30_out__83_carry__1_i_4_n_0\
    );
\p_30_out__83_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_14\,
      O => \p_30_out__83_carry_i_1_n_0\
    );
\p_30_out__83_carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry__0_n_15\,
      O => \p_30_out__83_carry_i_2_n_0\
    );
\p_30_out__83_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry_n_8\,
      O => \p_30_out__83_carry_i_3_n_0\
    );
\p_30_out__83_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry_n_9\,
      O => \p_30_out__83_carry_i_4_n_0\
    );
\p_30_out__83_carry_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_30_out__40_carry_n_10\,
      O => \p_30_out__83_carry_i_5_n_0\
    );
\p_30_out__83_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_30_out__40_carry_n_12\,
      I1 => \p_30_out__40_carry_n_11\,
      O => \p_30_out__83_carry_i_6_n_0\
    );
\p_30_out__83_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_30_out__40_carry_n_13\,
      I1 => \p_30_out__40_carry_n_12\,
      O => \p_30_out__83_carry_i_7_n_0\
    );
\p_30_out__83_carry_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_30_out__40_carry_n_13\,
      O => \p_30_out__83_carry_i_8_n_0\
    );
p_30_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => fg_rxd_wr_length(1),
      CI_TOP => '0',
      CO(7) => p_30_out_carry_n_0,
      CO(6) => p_30_out_carry_n_1,
      CO(5) => p_30_out_carry_n_2,
      CO(4) => p_30_out_carry_n_3,
      CO(3) => NLW_p_30_out_carry_CO_UNCONNECTED(3),
      CO(2) => p_30_out_carry_n_5,
      CO(1) => p_30_out_carry_n_6,
      CO(0) => p_30_out_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => p_30_out_carry_n_8,
      O(6) => p_30_out_carry_n_9,
      O(5) => p_30_out_carry_n_10,
      O(4) => p_30_out_carry_n_11,
      O(3) => p_30_out_carry_n_12,
      O(2) => p_30_out_carry_n_13,
      O(1) => p_30_out_carry_n_14,
      O(0) => p_30_out_carry_n_15,
      S(7) => p_30_out_carry_i_1_n_0,
      S(6) => p_30_out_carry_i_2_n_0,
      S(5) => p_30_out_carry_i_3_n_0,
      S(4) => p_30_out_carry_i_4_n_0,
      S(3) => p_30_out_carry_i_5_n_0,
      S(2) => p_30_out_carry_i_6_n_0,
      S(1) => p_30_out_carry_i_7_n_0,
      S(0) => p_30_out_carry_i_8_n_0
    );
\p_30_out_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => p_30_out_carry_n_0,
      CI_TOP => '0',
      CO(7) => \p_30_out_carry__0_n_0\,
      CO(6) => \p_30_out_carry__0_n_1\,
      CO(5) => \p_30_out_carry__0_n_2\,
      CO(4) => \p_30_out_carry__0_n_3\,
      CO(3) => \NLW_p_30_out_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \p_30_out_carry__0_n_5\,
      CO(1) => \p_30_out_carry__0_n_6\,
      CO(0) => \p_30_out_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_30_out_carry__0_n_8\,
      O(6) => \p_30_out_carry__0_n_9\,
      O(5) => \p_30_out_carry__0_n_10\,
      O(4) => \p_30_out_carry__0_n_11\,
      O(3) => \p_30_out_carry__0_n_12\,
      O(2) => \p_30_out_carry__0_n_13\,
      O(1) => \p_30_out_carry__0_n_14\,
      O(0) => \p_30_out_carry__0_n_15\,
      S(7) => \p_30_out_carry__0_i_1_n_0\,
      S(6) => \p_30_out_carry__0_i_2_n_0\,
      S(5) => \p_30_out_carry__0_i_3_n_0\,
      S(4) => \p_30_out_carry__0_i_4_n_0\,
      S(3) => \p_30_out_carry__0_i_5_n_0\,
      S(2) => \p_30_out_carry__0_i_6_n_0\,
      S(1) => \p_30_out_carry__0_i_7_n_0\,
      S(0) => \p_30_out_carry__0_i_8_n_0\
    );
\p_30_out_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(17),
      O => \p_30_out_carry__0_i_1_n_0\
    );
\p_30_out_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(16),
      O => \p_30_out_carry__0_i_2_n_0\
    );
\p_30_out_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(15),
      O => \p_30_out_carry__0_i_3_n_0\
    );
\p_30_out_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(14),
      O => \p_30_out_carry__0_i_4_n_0\
    );
\p_30_out_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(13),
      O => \p_30_out_carry__0_i_5_n_0\
    );
\p_30_out_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(12),
      O => \p_30_out_carry__0_i_6_n_0\
    );
\p_30_out_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(11),
      O => \p_30_out_carry__0_i_7_n_0\
    );
\p_30_out_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(10),
      O => \p_30_out_carry__0_i_8_n_0\
    );
\p_30_out_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_30_out_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_p_30_out_carry__1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \p_30_out_carry__1_n_5\,
      CO(1) => \p_30_out_carry__1_n_6\,
      CO(0) => \p_30_out_carry__1_n_7\,
      DI(7 downto 5) => \NLW_p_30_out_carry__1_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 5) => \NLW_p_30_out_carry__1_O_UNCONNECTED\(7 downto 5),
      O(4) => \p_30_out_carry__1_n_11\,
      O(3) => \p_30_out_carry__1_n_12\,
      O(2) => \p_30_out_carry__1_n_13\,
      O(1) => \p_30_out_carry__1_n_14\,
      O(0) => \p_30_out_carry__1_n_15\,
      S(7 downto 5) => \NLW_p_30_out_carry__1_S_UNCONNECTED\(7 downto 5),
      S(4) => \p_30_out_carry__1_i_1_n_0\,
      S(3) => \p_30_out_carry__1_i_2_n_0\,
      S(2) => \p_30_out_carry__1_i_3_n_0\,
      S(1) => \p_30_out_carry__1_i_4_n_0\,
      S(0) => \p_30_out_carry__1_i_5_n_0\
    );
\p_30_out_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(22),
      O => \p_30_out_carry__1_i_1_n_0\
    );
\p_30_out_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(21),
      O => \p_30_out_carry__1_i_2_n_0\
    );
\p_30_out_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(20),
      O => \p_30_out_carry__1_i_3_n_0\
    );
\p_30_out_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(19),
      O => \p_30_out_carry__1_i_4_n_0\
    );
\p_30_out_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(18),
      O => \p_30_out_carry__1_i_5_n_0\
    );
p_30_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(9),
      O => p_30_out_carry_i_1_n_0
    );
p_30_out_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(8),
      O => p_30_out_carry_i_2_n_0
    );
p_30_out_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(7),
      O => p_30_out_carry_i_3_n_0
    );
p_30_out_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(6),
      O => p_30_out_carry_i_4_n_0
    );
p_30_out_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(5),
      O => p_30_out_carry_i_5_n_0
    );
p_30_out_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(4),
      O => p_30_out_carry_i_6_n_0
    );
p_30_out_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(3),
      O => p_30_out_carry_i_7_n_0
    );
p_30_out_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(2),
      O => p_30_out_carry_i_8_n_0
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => fg_rxd_wr_length(5),
      DI(0) => '0',
      O(7) => plusOp_carry_n_8,
      O(6) => plusOp_carry_n_9,
      O(5) => plusOp_carry_n_10,
      O(4) => plusOp_carry_n_11,
      O(3) => plusOp_carry_n_12,
      O(2) => plusOp_carry_n_13,
      O(1) => plusOp_carry_n_14,
      O(0) => plusOp_carry_n_15,
      S(7) => \plusOp_carry_i_1__3_n_0\,
      S(6) => \plusOp_carry_i_2__3_n_0\,
      S(5) => \plusOp_carry_i_3__3_n_0\,
      S(4) => \plusOp_carry_i_4__3_n_0\,
      S(3) => \plusOp_carry_i_5__3_n_0\,
      S(2) => \plusOp_carry_i_6__3_n_0\,
      S(1) => plusOp_carry_i_7_n_0,
      S(0) => \plusOp_carry_i_8__3_n_0\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7) => \plusOp_carry__0_n_0\,
      CO(6) => \plusOp_carry__0_n_1\,
      CO(5) => \plusOp_carry__0_n_2\,
      CO(4) => \plusOp_carry__0_n_3\,
      CO(3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \plusOp_carry__0_n_8\,
      O(6) => \plusOp_carry__0_n_9\,
      O(5) => \plusOp_carry__0_n_10\,
      O(4) => \plusOp_carry__0_n_11\,
      O(3) => \plusOp_carry__0_n_12\,
      O(2) => \plusOp_carry__0_n_13\,
      O(1) => \plusOp_carry__0_n_14\,
      O(0) => \plusOp_carry__0_n_15\,
      S(7) => \plusOp_carry__0_i_1__3_n_0\,
      S(6) => \plusOp_carry__0_i_2__3_n_0\,
      S(5) => \plusOp_carry__0_i_3__3_n_0\,
      S(4) => \plusOp_carry__0_i_4__1_n_0\,
      S(3) => \plusOp_carry__0_i_5_n_0\,
      S(2) => \plusOp_carry__0_i_6_n_0\,
      S(1) => \plusOp_carry__0_i_7_n_0\,
      S(0) => \plusOp_carry__0_i_8_n_0\
    );
\plusOp_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(19),
      O => \plusOp_carry__0_i_1__3_n_0\
    );
\plusOp_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(18),
      O => \plusOp_carry__0_i_2__3_n_0\
    );
\plusOp_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(17),
      O => \plusOp_carry__0_i_3__3_n_0\
    );
\plusOp_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(16),
      O => \plusOp_carry__0_i_4__1_n_0\
    );
\plusOp_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(15),
      O => \plusOp_carry__0_i_5_n_0\
    );
\plusOp_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(14),
      O => \plusOp_carry__0_i_6_n_0\
    );
\plusOp_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(13),
      O => \plusOp_carry__0_i_7_n_0\
    );
\plusOp_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(12),
      O => \plusOp_carry__0_i_8_n_0\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \plusOp_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__1_n_6\,
      CO(0) => \plusOp_carry__1_n_7\,
      DI(7 downto 3) => \NLW_plusOp_carry__1_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_plusOp_carry__1_O_UNCONNECTED\(7 downto 3),
      O(2) => \plusOp_carry__1_n_13\,
      O(1) => \plusOp_carry__1_n_14\,
      O(0) => \plusOp_carry__1_n_15\,
      S(7 downto 3) => \NLW_plusOp_carry__1_S_UNCONNECTED\(7 downto 3),
      S(2) => \plusOp_carry__1_i_1_n_0\,
      S(1) => \plusOp_carry__1_i_2_n_0\,
      S(0) => \plusOp_carry__1_i_3_n_0\
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(22),
      O => \plusOp_carry__1_i_1_n_0\
    );
\plusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(21),
      O => \plusOp_carry__1_i_2_n_0\
    );
\plusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(20),
      O => \plusOp_carry__1_i_3_n_0\
    );
\plusOp_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(11),
      O => \plusOp_carry_i_1__3_n_0\
    );
\plusOp_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(10),
      O => \plusOp_carry_i_2__3_n_0\
    );
\plusOp_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(9),
      O => \plusOp_carry_i_3__3_n_0\
    );
\plusOp_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(8),
      O => \plusOp_carry_i_4__3_n_0\
    );
\plusOp_carry_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(7),
      O => \plusOp_carry_i_5__3_n_0\
    );
\plusOp_carry_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(6),
      O => \plusOp_carry_i_6__3_n_0\
    );
plusOp_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fg_rxd_wr_length(5),
      O => plusOp_carry_i_7_n_0
    );
\plusOp_carry_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fg_rxd_wr_length(4),
      O => \plusOp_carry_i_8__3_n_0\
    );
\sig_ip2bus_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(25),
      Q => \s_axi_rdata_i_reg[31]\(31),
      R => SR(0)
    );
\sig_ip2bus_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(15),
      Q => \s_axi_rdata_i_reg[31]\(21),
      R => SR(0)
    );
\sig_ip2bus_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(14),
      Q => \s_axi_rdata_i_reg[31]\(20),
      R => SR(0)
    );
\sig_ip2bus_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(13),
      Q => \s_axi_rdata_i_reg[31]\(19),
      R => SR(0)
    );
\sig_ip2bus_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(13),
      Q => \s_axi_rdata_i_reg[31]\(18),
      R => SR(0)
    );
\sig_ip2bus_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(14),
      Q => \s_axi_rdata_i_reg[31]\(17),
      R => SR(0)
    );
\sig_ip2bus_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(15),
      Q => \s_axi_rdata_i_reg[31]\(16),
      R => SR(0)
    );
\sig_ip2bus_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(16),
      Q => \s_axi_rdata_i_reg[31]\(15),
      R => SR(0)
    );
\sig_ip2bus_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(17),
      Q => \s_axi_rdata_i_reg[31]\(14),
      R => SR(0)
    );
\sig_ip2bus_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sig_ip2bus_data(18),
      Q => \s_axi_rdata_i_reg[31]\(13),
      R => SR(0)
    );
\sig_ip2bus_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(12),
      Q => \s_axi_rdata_i_reg[31]\(12),
      R => SR(0)
    );
\sig_ip2bus_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(24),
      Q => \s_axi_rdata_i_reg[31]\(30),
      R => SR(0)
    );
\sig_ip2bus_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \s_axi_rdata_i_reg[31]\(11),
      R => SR(0)
    );
\sig_ip2bus_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \s_axi_rdata_i_reg[31]\(10),
      R => SR(0)
    );
\sig_ip2bus_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \s_axi_rdata_i_reg[31]\(9),
      R => SR(0)
    );
\sig_ip2bus_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \s_axi_rdata_i_reg[31]\(8),
      R => SR(0)
    );
\sig_ip2bus_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \s_axi_rdata_i_reg[31]\(7),
      R => SR(0)
    );
\sig_ip2bus_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \s_axi_rdata_i_reg[31]\(6),
      R => SR(0)
    );
\sig_ip2bus_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \s_axi_rdata_i_reg[31]\(5),
      R => SR(0)
    );
\sig_ip2bus_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \s_axi_rdata_i_reg[31]\(4),
      R => SR(0)
    );
\sig_ip2bus_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \s_axi_rdata_i_reg[31]\(3),
      R => SR(0)
    );
\sig_ip2bus_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \s_axi_rdata_i_reg[31]\(2),
      R => SR(0)
    );
\sig_ip2bus_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(23),
      Q => \s_axi_rdata_i_reg[31]\(29),
      R => SR(0)
    );
\sig_ip2bus_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \s_axi_rdata_i_reg[31]\(1),
      R => SR(0)
    );
\sig_ip2bus_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \s_axi_rdata_i_reg[31]\(0),
      R => SR(0)
    );
\sig_ip2bus_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(22),
      Q => \s_axi_rdata_i_reg[31]\(28),
      R => SR(0)
    );
\sig_ip2bus_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(21),
      Q => \s_axi_rdata_i_reg[31]\(27),
      R => SR(0)
    );
\sig_ip2bus_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(20),
      Q => \s_axi_rdata_i_reg[31]\(26),
      R => SR(0)
    );
\sig_ip2bus_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(19),
      Q => \s_axi_rdata_i_reg[31]\(25),
      R => SR(0)
    );
\sig_ip2bus_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(18),
      Q => \s_axi_rdata_i_reg[31]\(24),
      R => SR(0)
    );
\sig_ip2bus_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(17),
      Q => \s_axi_rdata_i_reg[31]\(23),
      R => SR(0)
    );
\sig_ip2bus_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(16),
      Q => \s_axi_rdata_i_reg[31]\(22),
      R => SR(0)
    );
sig_rd_rlen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => empty_fwft_i_reg,
      Q => sig_rd_rlen_reg_n_0,
      R => SR(0)
    );
\sig_register_array[0][8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => s_axi_wdata(5),
      I2 => s_axi_wdata(7),
      I3 => s_axi_wdata(1),
      O => \sig_register_array_reg[0][8]_1\
    );
\sig_register_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gpfs.prog_full_i_reg\,
      Q => \^sig_register_array_reg[0][11]_0\,
      R => AS(0)
    );
\sig_register_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \grxd.COMP_RX_FIFO_n_4\,
      Q => \^sig_register_array_reg[0][12]_0\,
      R => AS(0)
    );
\sig_register_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][2]_2\,
      Q => \^sig_register_array_reg[0][2]_0\,
      R => AS(0)
    );
\sig_register_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_reg,
      Q => \^sig_register_array_reg[0][5]_0\,
      R => AS(0)
    );
\sig_register_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_reg_0,
      Q => \^sig_register_array_reg[0][7]_0\,
      R => AS(0)
    );
\sig_register_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sig_register_array_reg[0][8]_2\,
      Q => \^sig_register_array_reg[0][8]_0\,
      R => AS(0)
    );
\sig_register_array_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(12),
      Q => \^sig_ip2bus_data_reg[0]_0\(12),
      R => AS(0)
    );
\sig_register_array_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(2),
      Q => \^sig_ip2bus_data_reg[0]_0\(2),
      R => AS(0)
    );
\sig_register_array_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(1),
      Q => \^sig_ip2bus_data_reg[0]_0\(1),
      R => AS(0)
    );
\sig_register_array_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(0),
      Q => \^sig_ip2bus_data_reg[0]_0\(0),
      R => AS(0)
    );
\sig_register_array_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(11),
      Q => \^sig_ip2bus_data_reg[0]_0\(11),
      R => AS(0)
    );
\sig_register_array_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(10),
      Q => \^sig_ip2bus_data_reg[0]_0\(10),
      R => AS(0)
    );
\sig_register_array_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(9),
      Q => \^sig_ip2bus_data_reg[0]_0\(9),
      R => AS(0)
    );
\sig_register_array_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(8),
      Q => \^sig_ip2bus_data_reg[0]_0\(8),
      R => AS(0)
    );
\sig_register_array_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(7),
      Q => \^sig_ip2bus_data_reg[0]_0\(7),
      R => AS(0)
    );
\sig_register_array_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(6),
      Q => \^sig_ip2bus_data_reg[0]_0\(6),
      R => AS(0)
    );
\sig_register_array_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(5),
      Q => \^sig_ip2bus_data_reg[0]_0\(5),
      R => AS(0)
    );
\sig_register_array_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(4),
      Q => \^sig_ip2bus_data_reg[0]_0\(4),
      R => AS(0)
    );
\sig_register_array_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Bus_RNW_reg_reg_1(3),
      Q => \^sig_ip2bus_data_reg[0]_0\(3),
      R => AS(0)
    );
sig_rx_channel_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0\,
      Q => \^gpr1.dout_i_reg[0]\,
      R => AS(0)
    );
sig_str_rst_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => s_axi_wdata(7),
      I2 => s_axi_wdata(5),
      I3 => s_axi_wdata(3),
      I4 => \^sig_str_rst_reg_2\,
      O => sig_str_rst_reg_1
    );
sig_str_rst_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ipic_state\,
      I1 => sig_Bus2IP_CS,
      O => sig_str_rst_reg_0
    );
sig_str_rst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => s_axi_wdata(4),
      I2 => s_axi_wdata(0),
      I3 => s_axi_wdata(6),
      O => \^sig_str_rst_reg_2\
    );
sig_str_rst_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\,
      Q => Axi_Str_TxD_AReset,
      S => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s is
  port (
    interrupt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi4_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_awlock : in STD_LOGIC;
    s_axi4_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_awvalid : in STD_LOGIC;
    s_axi4_awready : out STD_LOGIC;
    s_axi4_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi4_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_wlast : in STD_LOGIC;
    s_axi4_wvalid : in STD_LOGIC;
    s_axi4_wready : out STD_LOGIC;
    s_axi4_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_bvalid : out STD_LOGIC;
    s_axi4_bready : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_arlock : in STD_LOGIC;
    s_axi4_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    axi_str_txd_tvalid : out STD_LOGIC;
    axi_str_txd_tready : in STD_LOGIC;
    axi_str_txd_tlast : out STD_LOGIC;
    axi_str_txd_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_str_txd_tstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txd_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txd_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txd_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    axi_str_txc_tvalid : out STD_LOGIC;
    axi_str_txc_tready : in STD_LOGIC;
    axi_str_txc_tlast : out STD_LOGIC;
    axi_str_txc_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txc_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_str_txc_tstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_txc_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_txc_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_txc_tuser : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_str_rxd_tstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_str_rxd_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_str_rxd_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_str_rxd_tuser : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_AXI4_BASEADDR : integer;
  attribute C_AXI4_BASEADDR of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
  attribute C_AXI4_HIGHADDR : integer;
  attribute C_AXI4_HIGHADDR of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is -1;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 32;
  attribute C_BASEADDR : integer;
  attribute C_BASEADDR of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1114112;
  attribute C_DATA_INTERFACE_TYPE : integer;
  attribute C_DATA_INTERFACE_TYPE of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is "kintexu";
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
  attribute C_HIGHADDR : integer;
  attribute C_HIGHADDR of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1118207;
  attribute C_RX_FIFO_DEPTH : integer;
  attribute C_RX_FIFO_DEPTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 4096;
  attribute C_RX_FIFO_PE_THRESHOLD : integer;
  attribute C_RX_FIFO_PE_THRESHOLD of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 2;
  attribute C_RX_FIFO_PF_THRESHOLD : integer;
  attribute C_RX_FIFO_PF_THRESHOLD of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 4091;
  attribute C_S_AXI4_DATA_WIDTH : integer;
  attribute C_S_AXI4_DATA_WIDTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 256;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1;
  attribute C_TX_FIFO_DEPTH : integer;
  attribute C_TX_FIFO_DEPTH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 512;
  attribute C_TX_FIFO_PE_THRESHOLD : integer;
  attribute C_TX_FIFO_PE_THRESHOLD of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 2;
  attribute C_TX_FIFO_PF_THRESHOLD : integer;
  attribute C_TX_FIFO_PF_THRESHOLD of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 507;
  attribute C_USE_RX_CUT_THROUGH : integer;
  attribute C_USE_RX_CUT_THROUGH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1;
  attribute C_USE_RX_DATA : integer;
  attribute C_USE_RX_DATA of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 1;
  attribute C_USE_TX_CTRL : integer;
  attribute C_USE_TX_CTRL of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
  attribute C_USE_TX_CUT_THROUGH : integer;
  attribute C_USE_TX_CUT_THROUGH of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
  attribute C_USE_TX_DATA : integer;
  attribute C_USE_TX_DATA of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s : entity is 0;
end xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_2 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_25 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_27 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_28 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_29 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_3 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_30 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_317 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_318 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_319 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_32 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_320 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_321 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_322 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_323 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_324 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_325 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_326 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_327 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_328 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_33 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_34 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_35 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_36 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_37 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_38 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_4 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_40 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_41 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_42 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_43 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_44 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_45 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_46 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_47 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_48 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_49 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_5 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_50 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_51 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_52 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_54 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_55 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_56 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_57 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_58 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_59 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_6 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_60 : STD_LOGIC;
  signal COMP_IPIC2AXI_S_n_7 : STD_LOGIC;
  signal COMP_IPIF_n_10 : STD_LOGIC;
  signal COMP_IPIF_n_11 : STD_LOGIC;
  signal COMP_IPIF_n_12 : STD_LOGIC;
  signal COMP_IPIF_n_39 : STD_LOGIC;
  signal COMP_IPIF_n_40 : STD_LOGIC;
  signal COMP_IPIF_n_41 : STD_LOGIC;
  signal COMP_IPIF_n_42 : STD_LOGIC;
  signal COMP_IPIF_n_43 : STD_LOGIC;
  signal COMP_IPIF_n_52 : STD_LOGIC;
  signal COMP_IPIF_n_57 : STD_LOGIC;
  signal COMP_IPIF_n_58 : STD_LOGIC;
  signal COMP_IPIF_n_59 : STD_LOGIC;
  signal COMP_IPIF_n_6 : STD_LOGIC;
  signal COMP_IPIF_n_60 : STD_LOGIC;
  signal COMP_IPIF_n_7 : STD_LOGIC;
  signal COMP_IPIF_n_8 : STD_LOGIC;
  signal COMP_IPIF_n_9 : STD_LOGIC;
  signal IPIC_STATE : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\ : STD_LOGIC;
  signal \gaxif.COMP_AXI4_n_8\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_7_out : STD_LOGIC;
  signal \^s2mm_prmry_reset_out_n\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal sig_Bus2IP_CS : STD_LOGIC;
  signal sig_Bus2IP_Reset : STD_LOGIC;
  signal sig_IP2Bus_Data : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^sig_ip2bus_data\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \sig_register_array[1]_0\ : STD_LOGIC_VECTOR ( 0 to 12 );
begin
  axi_str_txc_tdata(255) <= \<const0>\;
  axi_str_txc_tdata(254) <= \<const0>\;
  axi_str_txc_tdata(253) <= \<const0>\;
  axi_str_txc_tdata(252) <= \<const0>\;
  axi_str_txc_tdata(251) <= \<const0>\;
  axi_str_txc_tdata(250) <= \<const0>\;
  axi_str_txc_tdata(249) <= \<const0>\;
  axi_str_txc_tdata(248) <= \<const0>\;
  axi_str_txc_tdata(247) <= \<const0>\;
  axi_str_txc_tdata(246) <= \<const0>\;
  axi_str_txc_tdata(245) <= \<const0>\;
  axi_str_txc_tdata(244) <= \<const0>\;
  axi_str_txc_tdata(243) <= \<const0>\;
  axi_str_txc_tdata(242) <= \<const0>\;
  axi_str_txc_tdata(241) <= \<const0>\;
  axi_str_txc_tdata(240) <= \<const0>\;
  axi_str_txc_tdata(239) <= \<const0>\;
  axi_str_txc_tdata(238) <= \<const0>\;
  axi_str_txc_tdata(237) <= \<const0>\;
  axi_str_txc_tdata(236) <= \<const0>\;
  axi_str_txc_tdata(235) <= \<const0>\;
  axi_str_txc_tdata(234) <= \<const0>\;
  axi_str_txc_tdata(233) <= \<const0>\;
  axi_str_txc_tdata(232) <= \<const0>\;
  axi_str_txc_tdata(231) <= \<const0>\;
  axi_str_txc_tdata(230) <= \<const0>\;
  axi_str_txc_tdata(229) <= \<const0>\;
  axi_str_txc_tdata(228) <= \<const0>\;
  axi_str_txc_tdata(227) <= \<const0>\;
  axi_str_txc_tdata(226) <= \<const0>\;
  axi_str_txc_tdata(225) <= \<const0>\;
  axi_str_txc_tdata(224) <= \<const0>\;
  axi_str_txc_tdata(223) <= \<const0>\;
  axi_str_txc_tdata(222) <= \<const0>\;
  axi_str_txc_tdata(221) <= \<const0>\;
  axi_str_txc_tdata(220) <= \<const0>\;
  axi_str_txc_tdata(219) <= \<const0>\;
  axi_str_txc_tdata(218) <= \<const0>\;
  axi_str_txc_tdata(217) <= \<const0>\;
  axi_str_txc_tdata(216) <= \<const0>\;
  axi_str_txc_tdata(215) <= \<const0>\;
  axi_str_txc_tdata(214) <= \<const0>\;
  axi_str_txc_tdata(213) <= \<const0>\;
  axi_str_txc_tdata(212) <= \<const0>\;
  axi_str_txc_tdata(211) <= \<const0>\;
  axi_str_txc_tdata(210) <= \<const0>\;
  axi_str_txc_tdata(209) <= \<const0>\;
  axi_str_txc_tdata(208) <= \<const0>\;
  axi_str_txc_tdata(207) <= \<const0>\;
  axi_str_txc_tdata(206) <= \<const0>\;
  axi_str_txc_tdata(205) <= \<const0>\;
  axi_str_txc_tdata(204) <= \<const0>\;
  axi_str_txc_tdata(203) <= \<const0>\;
  axi_str_txc_tdata(202) <= \<const0>\;
  axi_str_txc_tdata(201) <= \<const0>\;
  axi_str_txc_tdata(200) <= \<const0>\;
  axi_str_txc_tdata(199) <= \<const0>\;
  axi_str_txc_tdata(198) <= \<const0>\;
  axi_str_txc_tdata(197) <= \<const0>\;
  axi_str_txc_tdata(196) <= \<const0>\;
  axi_str_txc_tdata(195) <= \<const0>\;
  axi_str_txc_tdata(194) <= \<const0>\;
  axi_str_txc_tdata(193) <= \<const0>\;
  axi_str_txc_tdata(192) <= \<const0>\;
  axi_str_txc_tdata(191) <= \<const0>\;
  axi_str_txc_tdata(190) <= \<const0>\;
  axi_str_txc_tdata(189) <= \<const0>\;
  axi_str_txc_tdata(188) <= \<const0>\;
  axi_str_txc_tdata(187) <= \<const0>\;
  axi_str_txc_tdata(186) <= \<const0>\;
  axi_str_txc_tdata(185) <= \<const0>\;
  axi_str_txc_tdata(184) <= \<const0>\;
  axi_str_txc_tdata(183) <= \<const0>\;
  axi_str_txc_tdata(182) <= \<const0>\;
  axi_str_txc_tdata(181) <= \<const0>\;
  axi_str_txc_tdata(180) <= \<const0>\;
  axi_str_txc_tdata(179) <= \<const0>\;
  axi_str_txc_tdata(178) <= \<const0>\;
  axi_str_txc_tdata(177) <= \<const0>\;
  axi_str_txc_tdata(176) <= \<const0>\;
  axi_str_txc_tdata(175) <= \<const0>\;
  axi_str_txc_tdata(174) <= \<const0>\;
  axi_str_txc_tdata(173) <= \<const0>\;
  axi_str_txc_tdata(172) <= \<const0>\;
  axi_str_txc_tdata(171) <= \<const0>\;
  axi_str_txc_tdata(170) <= \<const0>\;
  axi_str_txc_tdata(169) <= \<const0>\;
  axi_str_txc_tdata(168) <= \<const0>\;
  axi_str_txc_tdata(167) <= \<const0>\;
  axi_str_txc_tdata(166) <= \<const0>\;
  axi_str_txc_tdata(165) <= \<const0>\;
  axi_str_txc_tdata(164) <= \<const0>\;
  axi_str_txc_tdata(163) <= \<const0>\;
  axi_str_txc_tdata(162) <= \<const0>\;
  axi_str_txc_tdata(161) <= \<const0>\;
  axi_str_txc_tdata(160) <= \<const0>\;
  axi_str_txc_tdata(159) <= \<const0>\;
  axi_str_txc_tdata(158) <= \<const0>\;
  axi_str_txc_tdata(157) <= \<const0>\;
  axi_str_txc_tdata(156) <= \<const0>\;
  axi_str_txc_tdata(155) <= \<const0>\;
  axi_str_txc_tdata(154) <= \<const0>\;
  axi_str_txc_tdata(153) <= \<const0>\;
  axi_str_txc_tdata(152) <= \<const0>\;
  axi_str_txc_tdata(151) <= \<const0>\;
  axi_str_txc_tdata(150) <= \<const0>\;
  axi_str_txc_tdata(149) <= \<const0>\;
  axi_str_txc_tdata(148) <= \<const0>\;
  axi_str_txc_tdata(147) <= \<const0>\;
  axi_str_txc_tdata(146) <= \<const0>\;
  axi_str_txc_tdata(145) <= \<const0>\;
  axi_str_txc_tdata(144) <= \<const0>\;
  axi_str_txc_tdata(143) <= \<const0>\;
  axi_str_txc_tdata(142) <= \<const0>\;
  axi_str_txc_tdata(141) <= \<const0>\;
  axi_str_txc_tdata(140) <= \<const0>\;
  axi_str_txc_tdata(139) <= \<const0>\;
  axi_str_txc_tdata(138) <= \<const0>\;
  axi_str_txc_tdata(137) <= \<const0>\;
  axi_str_txc_tdata(136) <= \<const0>\;
  axi_str_txc_tdata(135) <= \<const0>\;
  axi_str_txc_tdata(134) <= \<const0>\;
  axi_str_txc_tdata(133) <= \<const0>\;
  axi_str_txc_tdata(132) <= \<const0>\;
  axi_str_txc_tdata(131) <= \<const0>\;
  axi_str_txc_tdata(130) <= \<const0>\;
  axi_str_txc_tdata(129) <= \<const0>\;
  axi_str_txc_tdata(128) <= \<const0>\;
  axi_str_txc_tdata(127) <= \<const0>\;
  axi_str_txc_tdata(126) <= \<const0>\;
  axi_str_txc_tdata(125) <= \<const0>\;
  axi_str_txc_tdata(124) <= \<const0>\;
  axi_str_txc_tdata(123) <= \<const0>\;
  axi_str_txc_tdata(122) <= \<const0>\;
  axi_str_txc_tdata(121) <= \<const0>\;
  axi_str_txc_tdata(120) <= \<const0>\;
  axi_str_txc_tdata(119) <= \<const0>\;
  axi_str_txc_tdata(118) <= \<const0>\;
  axi_str_txc_tdata(117) <= \<const0>\;
  axi_str_txc_tdata(116) <= \<const0>\;
  axi_str_txc_tdata(115) <= \<const0>\;
  axi_str_txc_tdata(114) <= \<const0>\;
  axi_str_txc_tdata(113) <= \<const0>\;
  axi_str_txc_tdata(112) <= \<const0>\;
  axi_str_txc_tdata(111) <= \<const0>\;
  axi_str_txc_tdata(110) <= \<const0>\;
  axi_str_txc_tdata(109) <= \<const0>\;
  axi_str_txc_tdata(108) <= \<const0>\;
  axi_str_txc_tdata(107) <= \<const0>\;
  axi_str_txc_tdata(106) <= \<const0>\;
  axi_str_txc_tdata(105) <= \<const0>\;
  axi_str_txc_tdata(104) <= \<const0>\;
  axi_str_txc_tdata(103) <= \<const0>\;
  axi_str_txc_tdata(102) <= \<const0>\;
  axi_str_txc_tdata(101) <= \<const0>\;
  axi_str_txc_tdata(100) <= \<const0>\;
  axi_str_txc_tdata(99) <= \<const0>\;
  axi_str_txc_tdata(98) <= \<const0>\;
  axi_str_txc_tdata(97) <= \<const0>\;
  axi_str_txc_tdata(96) <= \<const0>\;
  axi_str_txc_tdata(95) <= \<const0>\;
  axi_str_txc_tdata(94) <= \<const0>\;
  axi_str_txc_tdata(93) <= \<const0>\;
  axi_str_txc_tdata(92) <= \<const0>\;
  axi_str_txc_tdata(91) <= \<const0>\;
  axi_str_txc_tdata(90) <= \<const0>\;
  axi_str_txc_tdata(89) <= \<const0>\;
  axi_str_txc_tdata(88) <= \<const0>\;
  axi_str_txc_tdata(87) <= \<const0>\;
  axi_str_txc_tdata(86) <= \<const0>\;
  axi_str_txc_tdata(85) <= \<const0>\;
  axi_str_txc_tdata(84) <= \<const0>\;
  axi_str_txc_tdata(83) <= \<const0>\;
  axi_str_txc_tdata(82) <= \<const0>\;
  axi_str_txc_tdata(81) <= \<const0>\;
  axi_str_txc_tdata(80) <= \<const0>\;
  axi_str_txc_tdata(79) <= \<const0>\;
  axi_str_txc_tdata(78) <= \<const0>\;
  axi_str_txc_tdata(77) <= \<const0>\;
  axi_str_txc_tdata(76) <= \<const0>\;
  axi_str_txc_tdata(75) <= \<const0>\;
  axi_str_txc_tdata(74) <= \<const0>\;
  axi_str_txc_tdata(73) <= \<const0>\;
  axi_str_txc_tdata(72) <= \<const0>\;
  axi_str_txc_tdata(71) <= \<const0>\;
  axi_str_txc_tdata(70) <= \<const0>\;
  axi_str_txc_tdata(69) <= \<const0>\;
  axi_str_txc_tdata(68) <= \<const0>\;
  axi_str_txc_tdata(67) <= \<const0>\;
  axi_str_txc_tdata(66) <= \<const0>\;
  axi_str_txc_tdata(65) <= \<const0>\;
  axi_str_txc_tdata(64) <= \<const0>\;
  axi_str_txc_tdata(63) <= \<const0>\;
  axi_str_txc_tdata(62) <= \<const0>\;
  axi_str_txc_tdata(61) <= \<const0>\;
  axi_str_txc_tdata(60) <= \<const0>\;
  axi_str_txc_tdata(59) <= \<const0>\;
  axi_str_txc_tdata(58) <= \<const0>\;
  axi_str_txc_tdata(57) <= \<const0>\;
  axi_str_txc_tdata(56) <= \<const0>\;
  axi_str_txc_tdata(55) <= \<const0>\;
  axi_str_txc_tdata(54) <= \<const0>\;
  axi_str_txc_tdata(53) <= \<const0>\;
  axi_str_txc_tdata(52) <= \<const0>\;
  axi_str_txc_tdata(51) <= \<const0>\;
  axi_str_txc_tdata(50) <= \<const0>\;
  axi_str_txc_tdata(49) <= \<const0>\;
  axi_str_txc_tdata(48) <= \<const0>\;
  axi_str_txc_tdata(47) <= \<const0>\;
  axi_str_txc_tdata(46) <= \<const0>\;
  axi_str_txc_tdata(45) <= \<const0>\;
  axi_str_txc_tdata(44) <= \<const0>\;
  axi_str_txc_tdata(43) <= \<const0>\;
  axi_str_txc_tdata(42) <= \<const0>\;
  axi_str_txc_tdata(41) <= \<const0>\;
  axi_str_txc_tdata(40) <= \<const0>\;
  axi_str_txc_tdata(39) <= \<const0>\;
  axi_str_txc_tdata(38) <= \<const0>\;
  axi_str_txc_tdata(37) <= \<const0>\;
  axi_str_txc_tdata(36) <= \<const0>\;
  axi_str_txc_tdata(35) <= \<const0>\;
  axi_str_txc_tdata(34) <= \<const0>\;
  axi_str_txc_tdata(33) <= \<const0>\;
  axi_str_txc_tdata(32) <= \<const0>\;
  axi_str_txc_tdata(31) <= \<const0>\;
  axi_str_txc_tdata(30) <= \<const0>\;
  axi_str_txc_tdata(29) <= \<const0>\;
  axi_str_txc_tdata(28) <= \<const0>\;
  axi_str_txc_tdata(27) <= \<const0>\;
  axi_str_txc_tdata(26) <= \<const0>\;
  axi_str_txc_tdata(25) <= \<const0>\;
  axi_str_txc_tdata(24) <= \<const0>\;
  axi_str_txc_tdata(23) <= \<const0>\;
  axi_str_txc_tdata(22) <= \<const0>\;
  axi_str_txc_tdata(21) <= \<const0>\;
  axi_str_txc_tdata(20) <= \<const0>\;
  axi_str_txc_tdata(19) <= \<const0>\;
  axi_str_txc_tdata(18) <= \<const0>\;
  axi_str_txc_tdata(17) <= \<const0>\;
  axi_str_txc_tdata(16) <= \<const0>\;
  axi_str_txc_tdata(15) <= \<const0>\;
  axi_str_txc_tdata(14) <= \<const0>\;
  axi_str_txc_tdata(13) <= \<const0>\;
  axi_str_txc_tdata(12) <= \<const0>\;
  axi_str_txc_tdata(11) <= \<const0>\;
  axi_str_txc_tdata(10) <= \<const0>\;
  axi_str_txc_tdata(9) <= \<const0>\;
  axi_str_txc_tdata(8) <= \<const0>\;
  axi_str_txc_tdata(7) <= \<const0>\;
  axi_str_txc_tdata(6) <= \<const0>\;
  axi_str_txc_tdata(5) <= \<const0>\;
  axi_str_txc_tdata(4) <= \<const0>\;
  axi_str_txc_tdata(3) <= \<const0>\;
  axi_str_txc_tdata(2) <= \<const0>\;
  axi_str_txc_tdata(1) <= \<const0>\;
  axi_str_txc_tdata(0) <= \<const0>\;
  axi_str_txc_tdest(3) <= \<const0>\;
  axi_str_txc_tdest(2) <= \<const0>\;
  axi_str_txc_tdest(1) <= \<const0>\;
  axi_str_txc_tdest(0) <= \<const0>\;
  axi_str_txc_tid(0) <= \<const0>\;
  axi_str_txc_tkeep(31) <= \<const1>\;
  axi_str_txc_tkeep(30) <= \<const1>\;
  axi_str_txc_tkeep(29) <= \<const1>\;
  axi_str_txc_tkeep(28) <= \<const1>\;
  axi_str_txc_tkeep(27) <= \<const1>\;
  axi_str_txc_tkeep(26) <= \<const1>\;
  axi_str_txc_tkeep(25) <= \<const1>\;
  axi_str_txc_tkeep(24) <= \<const1>\;
  axi_str_txc_tkeep(23) <= \<const1>\;
  axi_str_txc_tkeep(22) <= \<const1>\;
  axi_str_txc_tkeep(21) <= \<const1>\;
  axi_str_txc_tkeep(20) <= \<const1>\;
  axi_str_txc_tkeep(19) <= \<const1>\;
  axi_str_txc_tkeep(18) <= \<const1>\;
  axi_str_txc_tkeep(17) <= \<const1>\;
  axi_str_txc_tkeep(16) <= \<const1>\;
  axi_str_txc_tkeep(15) <= \<const1>\;
  axi_str_txc_tkeep(14) <= \<const1>\;
  axi_str_txc_tkeep(13) <= \<const1>\;
  axi_str_txc_tkeep(12) <= \<const1>\;
  axi_str_txc_tkeep(11) <= \<const1>\;
  axi_str_txc_tkeep(10) <= \<const1>\;
  axi_str_txc_tkeep(9) <= \<const1>\;
  axi_str_txc_tkeep(8) <= \<const1>\;
  axi_str_txc_tkeep(7) <= \<const1>\;
  axi_str_txc_tkeep(6) <= \<const1>\;
  axi_str_txc_tkeep(5) <= \<const1>\;
  axi_str_txc_tkeep(4) <= \<const1>\;
  axi_str_txc_tkeep(3) <= \<const1>\;
  axi_str_txc_tkeep(2) <= \<const1>\;
  axi_str_txc_tkeep(1) <= \<const1>\;
  axi_str_txc_tkeep(0) <= \<const1>\;
  axi_str_txc_tlast <= \<const0>\;
  axi_str_txc_tstrb(31) <= \<const0>\;
  axi_str_txc_tstrb(30) <= \<const0>\;
  axi_str_txc_tstrb(29) <= \<const0>\;
  axi_str_txc_tstrb(28) <= \<const0>\;
  axi_str_txc_tstrb(27) <= \<const0>\;
  axi_str_txc_tstrb(26) <= \<const0>\;
  axi_str_txc_tstrb(25) <= \<const0>\;
  axi_str_txc_tstrb(24) <= \<const0>\;
  axi_str_txc_tstrb(23) <= \<const0>\;
  axi_str_txc_tstrb(22) <= \<const0>\;
  axi_str_txc_tstrb(21) <= \<const0>\;
  axi_str_txc_tstrb(20) <= \<const0>\;
  axi_str_txc_tstrb(19) <= \<const0>\;
  axi_str_txc_tstrb(18) <= \<const0>\;
  axi_str_txc_tstrb(17) <= \<const0>\;
  axi_str_txc_tstrb(16) <= \<const0>\;
  axi_str_txc_tstrb(15) <= \<const0>\;
  axi_str_txc_tstrb(14) <= \<const0>\;
  axi_str_txc_tstrb(13) <= \<const0>\;
  axi_str_txc_tstrb(12) <= \<const0>\;
  axi_str_txc_tstrb(11) <= \<const0>\;
  axi_str_txc_tstrb(10) <= \<const0>\;
  axi_str_txc_tstrb(9) <= \<const0>\;
  axi_str_txc_tstrb(8) <= \<const0>\;
  axi_str_txc_tstrb(7) <= \<const0>\;
  axi_str_txc_tstrb(6) <= \<const0>\;
  axi_str_txc_tstrb(5) <= \<const0>\;
  axi_str_txc_tstrb(4) <= \<const0>\;
  axi_str_txc_tstrb(3) <= \<const0>\;
  axi_str_txc_tstrb(2) <= \<const0>\;
  axi_str_txc_tstrb(1) <= \<const0>\;
  axi_str_txc_tstrb(0) <= \<const0>\;
  axi_str_txc_tuser(31) <= \<const0>\;
  axi_str_txc_tuser(30) <= \<const0>\;
  axi_str_txc_tuser(29) <= \<const0>\;
  axi_str_txc_tuser(28) <= \<const0>\;
  axi_str_txc_tuser(27) <= \<const0>\;
  axi_str_txc_tuser(26) <= \<const0>\;
  axi_str_txc_tuser(25) <= \<const0>\;
  axi_str_txc_tuser(24) <= \<const0>\;
  axi_str_txc_tuser(23) <= \<const0>\;
  axi_str_txc_tuser(22) <= \<const0>\;
  axi_str_txc_tuser(21) <= \<const0>\;
  axi_str_txc_tuser(20) <= \<const0>\;
  axi_str_txc_tuser(19) <= \<const0>\;
  axi_str_txc_tuser(18) <= \<const0>\;
  axi_str_txc_tuser(17) <= \<const0>\;
  axi_str_txc_tuser(16) <= \<const0>\;
  axi_str_txc_tuser(15) <= \<const0>\;
  axi_str_txc_tuser(14) <= \<const0>\;
  axi_str_txc_tuser(13) <= \<const0>\;
  axi_str_txc_tuser(12) <= \<const0>\;
  axi_str_txc_tuser(11) <= \<const0>\;
  axi_str_txc_tuser(10) <= \<const0>\;
  axi_str_txc_tuser(9) <= \<const0>\;
  axi_str_txc_tuser(8) <= \<const0>\;
  axi_str_txc_tuser(7) <= \<const0>\;
  axi_str_txc_tuser(6) <= \<const0>\;
  axi_str_txc_tuser(5) <= \<const0>\;
  axi_str_txc_tuser(4) <= \<const0>\;
  axi_str_txc_tuser(3) <= \<const0>\;
  axi_str_txc_tuser(2) <= \<const0>\;
  axi_str_txc_tuser(1) <= \<const0>\;
  axi_str_txc_tuser(0) <= \<const0>\;
  axi_str_txc_tvalid <= \<const0>\;
  axi_str_txd_tdata(255) <= \<const0>\;
  axi_str_txd_tdata(254) <= \<const0>\;
  axi_str_txd_tdata(253) <= \<const0>\;
  axi_str_txd_tdata(252) <= \<const0>\;
  axi_str_txd_tdata(251) <= \<const0>\;
  axi_str_txd_tdata(250) <= \<const0>\;
  axi_str_txd_tdata(249) <= \<const0>\;
  axi_str_txd_tdata(248) <= \<const0>\;
  axi_str_txd_tdata(247) <= \<const0>\;
  axi_str_txd_tdata(246) <= \<const0>\;
  axi_str_txd_tdata(245) <= \<const0>\;
  axi_str_txd_tdata(244) <= \<const0>\;
  axi_str_txd_tdata(243) <= \<const0>\;
  axi_str_txd_tdata(242) <= \<const0>\;
  axi_str_txd_tdata(241) <= \<const0>\;
  axi_str_txd_tdata(240) <= \<const0>\;
  axi_str_txd_tdata(239) <= \<const0>\;
  axi_str_txd_tdata(238) <= \<const0>\;
  axi_str_txd_tdata(237) <= \<const0>\;
  axi_str_txd_tdata(236) <= \<const0>\;
  axi_str_txd_tdata(235) <= \<const0>\;
  axi_str_txd_tdata(234) <= \<const0>\;
  axi_str_txd_tdata(233) <= \<const0>\;
  axi_str_txd_tdata(232) <= \<const0>\;
  axi_str_txd_tdata(231) <= \<const0>\;
  axi_str_txd_tdata(230) <= \<const0>\;
  axi_str_txd_tdata(229) <= \<const0>\;
  axi_str_txd_tdata(228) <= \<const0>\;
  axi_str_txd_tdata(227) <= \<const0>\;
  axi_str_txd_tdata(226) <= \<const0>\;
  axi_str_txd_tdata(225) <= \<const0>\;
  axi_str_txd_tdata(224) <= \<const0>\;
  axi_str_txd_tdata(223) <= \<const0>\;
  axi_str_txd_tdata(222) <= \<const0>\;
  axi_str_txd_tdata(221) <= \<const0>\;
  axi_str_txd_tdata(220) <= \<const0>\;
  axi_str_txd_tdata(219) <= \<const0>\;
  axi_str_txd_tdata(218) <= \<const0>\;
  axi_str_txd_tdata(217) <= \<const0>\;
  axi_str_txd_tdata(216) <= \<const0>\;
  axi_str_txd_tdata(215) <= \<const0>\;
  axi_str_txd_tdata(214) <= \<const0>\;
  axi_str_txd_tdata(213) <= \<const0>\;
  axi_str_txd_tdata(212) <= \<const0>\;
  axi_str_txd_tdata(211) <= \<const0>\;
  axi_str_txd_tdata(210) <= \<const0>\;
  axi_str_txd_tdata(209) <= \<const0>\;
  axi_str_txd_tdata(208) <= \<const0>\;
  axi_str_txd_tdata(207) <= \<const0>\;
  axi_str_txd_tdata(206) <= \<const0>\;
  axi_str_txd_tdata(205) <= \<const0>\;
  axi_str_txd_tdata(204) <= \<const0>\;
  axi_str_txd_tdata(203) <= \<const0>\;
  axi_str_txd_tdata(202) <= \<const0>\;
  axi_str_txd_tdata(201) <= \<const0>\;
  axi_str_txd_tdata(200) <= \<const0>\;
  axi_str_txd_tdata(199) <= \<const0>\;
  axi_str_txd_tdata(198) <= \<const0>\;
  axi_str_txd_tdata(197) <= \<const0>\;
  axi_str_txd_tdata(196) <= \<const0>\;
  axi_str_txd_tdata(195) <= \<const0>\;
  axi_str_txd_tdata(194) <= \<const0>\;
  axi_str_txd_tdata(193) <= \<const0>\;
  axi_str_txd_tdata(192) <= \<const0>\;
  axi_str_txd_tdata(191) <= \<const0>\;
  axi_str_txd_tdata(190) <= \<const0>\;
  axi_str_txd_tdata(189) <= \<const0>\;
  axi_str_txd_tdata(188) <= \<const0>\;
  axi_str_txd_tdata(187) <= \<const0>\;
  axi_str_txd_tdata(186) <= \<const0>\;
  axi_str_txd_tdata(185) <= \<const0>\;
  axi_str_txd_tdata(184) <= \<const0>\;
  axi_str_txd_tdata(183) <= \<const0>\;
  axi_str_txd_tdata(182) <= \<const0>\;
  axi_str_txd_tdata(181) <= \<const0>\;
  axi_str_txd_tdata(180) <= \<const0>\;
  axi_str_txd_tdata(179) <= \<const0>\;
  axi_str_txd_tdata(178) <= \<const0>\;
  axi_str_txd_tdata(177) <= \<const0>\;
  axi_str_txd_tdata(176) <= \<const0>\;
  axi_str_txd_tdata(175) <= \<const0>\;
  axi_str_txd_tdata(174) <= \<const0>\;
  axi_str_txd_tdata(173) <= \<const0>\;
  axi_str_txd_tdata(172) <= \<const0>\;
  axi_str_txd_tdata(171) <= \<const0>\;
  axi_str_txd_tdata(170) <= \<const0>\;
  axi_str_txd_tdata(169) <= \<const0>\;
  axi_str_txd_tdata(168) <= \<const0>\;
  axi_str_txd_tdata(167) <= \<const0>\;
  axi_str_txd_tdata(166) <= \<const0>\;
  axi_str_txd_tdata(165) <= \<const0>\;
  axi_str_txd_tdata(164) <= \<const0>\;
  axi_str_txd_tdata(163) <= \<const0>\;
  axi_str_txd_tdata(162) <= \<const0>\;
  axi_str_txd_tdata(161) <= \<const0>\;
  axi_str_txd_tdata(160) <= \<const0>\;
  axi_str_txd_tdata(159) <= \<const0>\;
  axi_str_txd_tdata(158) <= \<const0>\;
  axi_str_txd_tdata(157) <= \<const0>\;
  axi_str_txd_tdata(156) <= \<const0>\;
  axi_str_txd_tdata(155) <= \<const0>\;
  axi_str_txd_tdata(154) <= \<const0>\;
  axi_str_txd_tdata(153) <= \<const0>\;
  axi_str_txd_tdata(152) <= \<const0>\;
  axi_str_txd_tdata(151) <= \<const0>\;
  axi_str_txd_tdata(150) <= \<const0>\;
  axi_str_txd_tdata(149) <= \<const0>\;
  axi_str_txd_tdata(148) <= \<const0>\;
  axi_str_txd_tdata(147) <= \<const0>\;
  axi_str_txd_tdata(146) <= \<const0>\;
  axi_str_txd_tdata(145) <= \<const0>\;
  axi_str_txd_tdata(144) <= \<const0>\;
  axi_str_txd_tdata(143) <= \<const0>\;
  axi_str_txd_tdata(142) <= \<const0>\;
  axi_str_txd_tdata(141) <= \<const0>\;
  axi_str_txd_tdata(140) <= \<const0>\;
  axi_str_txd_tdata(139) <= \<const0>\;
  axi_str_txd_tdata(138) <= \<const0>\;
  axi_str_txd_tdata(137) <= \<const0>\;
  axi_str_txd_tdata(136) <= \<const0>\;
  axi_str_txd_tdata(135) <= \<const0>\;
  axi_str_txd_tdata(134) <= \<const0>\;
  axi_str_txd_tdata(133) <= \<const0>\;
  axi_str_txd_tdata(132) <= \<const0>\;
  axi_str_txd_tdata(131) <= \<const0>\;
  axi_str_txd_tdata(130) <= \<const0>\;
  axi_str_txd_tdata(129) <= \<const0>\;
  axi_str_txd_tdata(128) <= \<const0>\;
  axi_str_txd_tdata(127) <= \<const0>\;
  axi_str_txd_tdata(126) <= \<const0>\;
  axi_str_txd_tdata(125) <= \<const0>\;
  axi_str_txd_tdata(124) <= \<const0>\;
  axi_str_txd_tdata(123) <= \<const0>\;
  axi_str_txd_tdata(122) <= \<const0>\;
  axi_str_txd_tdata(121) <= \<const0>\;
  axi_str_txd_tdata(120) <= \<const0>\;
  axi_str_txd_tdata(119) <= \<const0>\;
  axi_str_txd_tdata(118) <= \<const0>\;
  axi_str_txd_tdata(117) <= \<const0>\;
  axi_str_txd_tdata(116) <= \<const0>\;
  axi_str_txd_tdata(115) <= \<const0>\;
  axi_str_txd_tdata(114) <= \<const0>\;
  axi_str_txd_tdata(113) <= \<const0>\;
  axi_str_txd_tdata(112) <= \<const0>\;
  axi_str_txd_tdata(111) <= \<const0>\;
  axi_str_txd_tdata(110) <= \<const0>\;
  axi_str_txd_tdata(109) <= \<const0>\;
  axi_str_txd_tdata(108) <= \<const0>\;
  axi_str_txd_tdata(107) <= \<const0>\;
  axi_str_txd_tdata(106) <= \<const0>\;
  axi_str_txd_tdata(105) <= \<const0>\;
  axi_str_txd_tdata(104) <= \<const0>\;
  axi_str_txd_tdata(103) <= \<const0>\;
  axi_str_txd_tdata(102) <= \<const0>\;
  axi_str_txd_tdata(101) <= \<const0>\;
  axi_str_txd_tdata(100) <= \<const0>\;
  axi_str_txd_tdata(99) <= \<const0>\;
  axi_str_txd_tdata(98) <= \<const0>\;
  axi_str_txd_tdata(97) <= \<const0>\;
  axi_str_txd_tdata(96) <= \<const0>\;
  axi_str_txd_tdata(95) <= \<const0>\;
  axi_str_txd_tdata(94) <= \<const0>\;
  axi_str_txd_tdata(93) <= \<const0>\;
  axi_str_txd_tdata(92) <= \<const0>\;
  axi_str_txd_tdata(91) <= \<const0>\;
  axi_str_txd_tdata(90) <= \<const0>\;
  axi_str_txd_tdata(89) <= \<const0>\;
  axi_str_txd_tdata(88) <= \<const0>\;
  axi_str_txd_tdata(87) <= \<const0>\;
  axi_str_txd_tdata(86) <= \<const0>\;
  axi_str_txd_tdata(85) <= \<const0>\;
  axi_str_txd_tdata(84) <= \<const0>\;
  axi_str_txd_tdata(83) <= \<const0>\;
  axi_str_txd_tdata(82) <= \<const0>\;
  axi_str_txd_tdata(81) <= \<const0>\;
  axi_str_txd_tdata(80) <= \<const0>\;
  axi_str_txd_tdata(79) <= \<const0>\;
  axi_str_txd_tdata(78) <= \<const0>\;
  axi_str_txd_tdata(77) <= \<const0>\;
  axi_str_txd_tdata(76) <= \<const0>\;
  axi_str_txd_tdata(75) <= \<const0>\;
  axi_str_txd_tdata(74) <= \<const0>\;
  axi_str_txd_tdata(73) <= \<const0>\;
  axi_str_txd_tdata(72) <= \<const0>\;
  axi_str_txd_tdata(71) <= \<const0>\;
  axi_str_txd_tdata(70) <= \<const0>\;
  axi_str_txd_tdata(69) <= \<const0>\;
  axi_str_txd_tdata(68) <= \<const0>\;
  axi_str_txd_tdata(67) <= \<const0>\;
  axi_str_txd_tdata(66) <= \<const0>\;
  axi_str_txd_tdata(65) <= \<const0>\;
  axi_str_txd_tdata(64) <= \<const0>\;
  axi_str_txd_tdata(63) <= \<const0>\;
  axi_str_txd_tdata(62) <= \<const0>\;
  axi_str_txd_tdata(61) <= \<const0>\;
  axi_str_txd_tdata(60) <= \<const0>\;
  axi_str_txd_tdata(59) <= \<const0>\;
  axi_str_txd_tdata(58) <= \<const0>\;
  axi_str_txd_tdata(57) <= \<const0>\;
  axi_str_txd_tdata(56) <= \<const0>\;
  axi_str_txd_tdata(55) <= \<const0>\;
  axi_str_txd_tdata(54) <= \<const0>\;
  axi_str_txd_tdata(53) <= \<const0>\;
  axi_str_txd_tdata(52) <= \<const0>\;
  axi_str_txd_tdata(51) <= \<const0>\;
  axi_str_txd_tdata(50) <= \<const0>\;
  axi_str_txd_tdata(49) <= \<const0>\;
  axi_str_txd_tdata(48) <= \<const0>\;
  axi_str_txd_tdata(47) <= \<const0>\;
  axi_str_txd_tdata(46) <= \<const0>\;
  axi_str_txd_tdata(45) <= \<const0>\;
  axi_str_txd_tdata(44) <= \<const0>\;
  axi_str_txd_tdata(43) <= \<const0>\;
  axi_str_txd_tdata(42) <= \<const0>\;
  axi_str_txd_tdata(41) <= \<const0>\;
  axi_str_txd_tdata(40) <= \<const0>\;
  axi_str_txd_tdata(39) <= \<const0>\;
  axi_str_txd_tdata(38) <= \<const0>\;
  axi_str_txd_tdata(37) <= \<const0>\;
  axi_str_txd_tdata(36) <= \<const0>\;
  axi_str_txd_tdata(35) <= \<const0>\;
  axi_str_txd_tdata(34) <= \<const0>\;
  axi_str_txd_tdata(33) <= \<const0>\;
  axi_str_txd_tdata(32) <= \<const0>\;
  axi_str_txd_tdata(31) <= \<const0>\;
  axi_str_txd_tdata(30) <= \<const0>\;
  axi_str_txd_tdata(29) <= \<const0>\;
  axi_str_txd_tdata(28) <= \<const0>\;
  axi_str_txd_tdata(27) <= \<const0>\;
  axi_str_txd_tdata(26) <= \<const0>\;
  axi_str_txd_tdata(25) <= \<const0>\;
  axi_str_txd_tdata(24) <= \<const0>\;
  axi_str_txd_tdata(23) <= \<const0>\;
  axi_str_txd_tdata(22) <= \<const0>\;
  axi_str_txd_tdata(21) <= \<const0>\;
  axi_str_txd_tdata(20) <= \<const0>\;
  axi_str_txd_tdata(19) <= \<const0>\;
  axi_str_txd_tdata(18) <= \<const0>\;
  axi_str_txd_tdata(17) <= \<const0>\;
  axi_str_txd_tdata(16) <= \<const0>\;
  axi_str_txd_tdata(15) <= \<const0>\;
  axi_str_txd_tdata(14) <= \<const0>\;
  axi_str_txd_tdata(13) <= \<const0>\;
  axi_str_txd_tdata(12) <= \<const0>\;
  axi_str_txd_tdata(11) <= \<const0>\;
  axi_str_txd_tdata(10) <= \<const0>\;
  axi_str_txd_tdata(9) <= \<const0>\;
  axi_str_txd_tdata(8) <= \<const0>\;
  axi_str_txd_tdata(7) <= \<const0>\;
  axi_str_txd_tdata(6) <= \<const0>\;
  axi_str_txd_tdata(5) <= \<const0>\;
  axi_str_txd_tdata(4) <= \<const0>\;
  axi_str_txd_tdata(3) <= \<const0>\;
  axi_str_txd_tdata(2) <= \<const0>\;
  axi_str_txd_tdata(1) <= \<const0>\;
  axi_str_txd_tdata(0) <= \<const0>\;
  axi_str_txd_tdest(3) <= \<const0>\;
  axi_str_txd_tdest(2) <= \<const0>\;
  axi_str_txd_tdest(1) <= \<const0>\;
  axi_str_txd_tdest(0) <= \<const0>\;
  axi_str_txd_tid(0) <= \<const0>\;
  axi_str_txd_tkeep(31) <= \<const1>\;
  axi_str_txd_tkeep(30) <= \<const1>\;
  axi_str_txd_tkeep(29) <= \<const1>\;
  axi_str_txd_tkeep(28) <= \<const1>\;
  axi_str_txd_tkeep(27) <= \<const1>\;
  axi_str_txd_tkeep(26) <= \<const1>\;
  axi_str_txd_tkeep(25) <= \<const1>\;
  axi_str_txd_tkeep(24) <= \<const1>\;
  axi_str_txd_tkeep(23) <= \<const1>\;
  axi_str_txd_tkeep(22) <= \<const1>\;
  axi_str_txd_tkeep(21) <= \<const1>\;
  axi_str_txd_tkeep(20) <= \<const1>\;
  axi_str_txd_tkeep(19) <= \<const1>\;
  axi_str_txd_tkeep(18) <= \<const1>\;
  axi_str_txd_tkeep(17) <= \<const1>\;
  axi_str_txd_tkeep(16) <= \<const1>\;
  axi_str_txd_tkeep(15) <= \<const1>\;
  axi_str_txd_tkeep(14) <= \<const1>\;
  axi_str_txd_tkeep(13) <= \<const1>\;
  axi_str_txd_tkeep(12) <= \<const1>\;
  axi_str_txd_tkeep(11) <= \<const1>\;
  axi_str_txd_tkeep(10) <= \<const1>\;
  axi_str_txd_tkeep(9) <= \<const1>\;
  axi_str_txd_tkeep(8) <= \<const1>\;
  axi_str_txd_tkeep(7) <= \<const1>\;
  axi_str_txd_tkeep(6) <= \<const1>\;
  axi_str_txd_tkeep(5) <= \<const1>\;
  axi_str_txd_tkeep(4) <= \<const1>\;
  axi_str_txd_tkeep(3) <= \<const1>\;
  axi_str_txd_tkeep(2) <= \<const1>\;
  axi_str_txd_tkeep(1) <= \<const1>\;
  axi_str_txd_tkeep(0) <= \<const1>\;
  axi_str_txd_tlast <= \<const0>\;
  axi_str_txd_tstrb(31) <= \<const0>\;
  axi_str_txd_tstrb(30) <= \<const0>\;
  axi_str_txd_tstrb(29) <= \<const0>\;
  axi_str_txd_tstrb(28) <= \<const0>\;
  axi_str_txd_tstrb(27) <= \<const0>\;
  axi_str_txd_tstrb(26) <= \<const0>\;
  axi_str_txd_tstrb(25) <= \<const0>\;
  axi_str_txd_tstrb(24) <= \<const0>\;
  axi_str_txd_tstrb(23) <= \<const0>\;
  axi_str_txd_tstrb(22) <= \<const0>\;
  axi_str_txd_tstrb(21) <= \<const0>\;
  axi_str_txd_tstrb(20) <= \<const0>\;
  axi_str_txd_tstrb(19) <= \<const0>\;
  axi_str_txd_tstrb(18) <= \<const0>\;
  axi_str_txd_tstrb(17) <= \<const0>\;
  axi_str_txd_tstrb(16) <= \<const0>\;
  axi_str_txd_tstrb(15) <= \<const0>\;
  axi_str_txd_tstrb(14) <= \<const0>\;
  axi_str_txd_tstrb(13) <= \<const0>\;
  axi_str_txd_tstrb(12) <= \<const0>\;
  axi_str_txd_tstrb(11) <= \<const0>\;
  axi_str_txd_tstrb(10) <= \<const0>\;
  axi_str_txd_tstrb(9) <= \<const0>\;
  axi_str_txd_tstrb(8) <= \<const0>\;
  axi_str_txd_tstrb(7) <= \<const0>\;
  axi_str_txd_tstrb(6) <= \<const0>\;
  axi_str_txd_tstrb(5) <= \<const0>\;
  axi_str_txd_tstrb(4) <= \<const0>\;
  axi_str_txd_tstrb(3) <= \<const0>\;
  axi_str_txd_tstrb(2) <= \<const0>\;
  axi_str_txd_tstrb(1) <= \<const0>\;
  axi_str_txd_tstrb(0) <= \<const0>\;
  axi_str_txd_tuser(31) <= \<const0>\;
  axi_str_txd_tuser(30) <= \<const0>\;
  axi_str_txd_tuser(29) <= \<const0>\;
  axi_str_txd_tuser(28) <= \<const0>\;
  axi_str_txd_tuser(27) <= \<const0>\;
  axi_str_txd_tuser(26) <= \<const0>\;
  axi_str_txd_tuser(25) <= \<const0>\;
  axi_str_txd_tuser(24) <= \<const0>\;
  axi_str_txd_tuser(23) <= \<const0>\;
  axi_str_txd_tuser(22) <= \<const0>\;
  axi_str_txd_tuser(21) <= \<const0>\;
  axi_str_txd_tuser(20) <= \<const0>\;
  axi_str_txd_tuser(19) <= \<const0>\;
  axi_str_txd_tuser(18) <= \<const0>\;
  axi_str_txd_tuser(17) <= \<const0>\;
  axi_str_txd_tuser(16) <= \<const0>\;
  axi_str_txd_tuser(15) <= \<const0>\;
  axi_str_txd_tuser(14) <= \<const0>\;
  axi_str_txd_tuser(13) <= \<const0>\;
  axi_str_txd_tuser(12) <= \<const0>\;
  axi_str_txd_tuser(11) <= \<const0>\;
  axi_str_txd_tuser(10) <= \<const0>\;
  axi_str_txd_tuser(9) <= \<const0>\;
  axi_str_txd_tuser(8) <= \<const0>\;
  axi_str_txd_tuser(7) <= \<const0>\;
  axi_str_txd_tuser(6) <= \<const0>\;
  axi_str_txd_tuser(5) <= \<const0>\;
  axi_str_txd_tuser(4) <= \<const0>\;
  axi_str_txd_tuser(3) <= \<const0>\;
  axi_str_txd_tuser(2) <= \<const0>\;
  axi_str_txd_tuser(1) <= \<const0>\;
  axi_str_txd_tuser(0) <= \<const0>\;
  axi_str_txd_tvalid <= \<const0>\;
  mm2s_cntrl_reset_out_n <= \<const1>\;
  s2mm_prmry_reset_out_n <= \^s2mm_prmry_reset_out_n\;
  s_axi4_bresp(1) <= \<const0>\;
  s_axi4_bresp(0) <= \<const0>\;
  s_axi4_rresp(1) <= \<const0>\;
  s_axi4_rresp(0) <= \<const0>\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_wready <= \^s_axi_awready\;
COMP_IPIC2AXI_S: entity work.xcl_design_xilmonitor_fifo0_0_ipic2axi_s
     port map (
      AS(0) => sig_Bus2IP_Reset,
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Bus_RNW_reg_reg => COMP_IPIF_n_8,
      Bus_RNW_reg_reg_0 => COMP_IPIF_n_9,
      Bus_RNW_reg_reg_1(12) => \sig_register_array[1]_0\(0),
      Bus_RNW_reg_reg_1(11) => \sig_register_array[1]_0\(1),
      Bus_RNW_reg_reg_1(10) => \sig_register_array[1]_0\(2),
      Bus_RNW_reg_reg_1(9) => \sig_register_array[1]_0\(3),
      Bus_RNW_reg_reg_1(8) => \sig_register_array[1]_0\(4),
      Bus_RNW_reg_reg_1(7) => \sig_register_array[1]_0\(5),
      Bus_RNW_reg_reg_1(6) => \sig_register_array[1]_0\(6),
      Bus_RNW_reg_reg_1(5) => \sig_register_array[1]_0\(7),
      Bus_RNW_reg_reg_1(4) => COMP_IPIF_n_52,
      Bus_RNW_reg_reg_1(3) => \sig_register_array[1]_0\(9),
      Bus_RNW_reg_reg_1(2) => \sig_register_array[1]_0\(10),
      Bus_RNW_reg_reg_1(1) => \sig_register_array[1]_0\(11),
      Bus_RNW_reg_reg_1(0) => \sig_register_array[1]_0\(12),
      D(25) => \^sig_ip2bus_data\(0),
      D(24) => \^sig_ip2bus_data\(1),
      D(23) => \^sig_ip2bus_data\(2),
      D(22) => \^sig_ip2bus_data\(3),
      D(21) => \^sig_ip2bus_data\(4),
      D(20) => \^sig_ip2bus_data\(5),
      D(19) => \^sig_ip2bus_data\(6),
      D(18) => \^sig_ip2bus_data\(7),
      D(17) => \^sig_ip2bus_data\(8),
      D(16) => \^sig_ip2bus_data\(9),
      D(15) => \^sig_ip2bus_data\(10),
      D(14) => \^sig_ip2bus_data\(11),
      D(13) => \^sig_ip2bus_data\(12),
      D(12) => \^sig_ip2bus_data\(19),
      D(11) => \^sig_ip2bus_data\(20),
      D(10) => \^sig_ip2bus_data\(21),
      D(9) => \^sig_ip2bus_data\(22),
      D(8) => \^sig_ip2bus_data\(23),
      D(7) => \^sig_ip2bus_data\(24),
      D(6) => \^sig_ip2bus_data\(25),
      D(5) => \^sig_ip2bus_data\(26),
      D(4) => \^sig_ip2bus_data\(27),
      D(3) => \^sig_ip2bus_data\(28),
      D(2) => \^sig_ip2bus_data\(29),
      D(1) => \^sig_ip2bus_data\(30),
      D(0) => \^sig_ip2bus_data\(31),
      E(0) => COMP_IPIF_n_40,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\ => COMP_IPIF_n_11,
      \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0\ => COMP_IPIF_n_7,
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\ => COMP_IPIF_n_59,
      \GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]_0\ => COMP_IPIF_n_57,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\ => COMP_IPIF_n_39,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      IPIC_STATE => IPIC_STATE,
      Q(12 downto 0) => p_6_out(12 downto 0),
      SR(0) => COMP_IPIF_n_58,
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      bus2ip_rnw_i_reg => COMP_IPIF_n_42,
      bus2ip_rnw_i_reg_0 => COMP_IPIF_n_41,
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      empty_fwft_i_reg => COMP_IPIF_n_60,
      empty_fwft_i_reg_0 => COMP_IPIF_n_43,
      \gaxi_full_sm.present_state_reg[1]\ => \gaxif.COMP_AXI4_n_8\,
      \gpfs.prog_full_i_reg\ => COMP_IPIF_n_12,
      \gpr1.dout_i_reg[0]\ => COMP_IPIC2AXI_S_n_25,
      interrupt => interrupt,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      \out\ => p_3_out,
      p_7_out => p_7_out,
      s2mm_prmry_reset_out_n => \^s2mm_prmry_reset_out_n\,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => \^s_axi_arready\,
      s_axi_awready => \^s_axi_awready\,
      \s_axi_rdata_i_reg[31]\(31) => sig_IP2Bus_Data(0),
      \s_axi_rdata_i_reg[31]\(30) => sig_IP2Bus_Data(1),
      \s_axi_rdata_i_reg[31]\(29) => sig_IP2Bus_Data(2),
      \s_axi_rdata_i_reg[31]\(28) => sig_IP2Bus_Data(3),
      \s_axi_rdata_i_reg[31]\(27) => sig_IP2Bus_Data(4),
      \s_axi_rdata_i_reg[31]\(26) => sig_IP2Bus_Data(5),
      \s_axi_rdata_i_reg[31]\(25) => sig_IP2Bus_Data(6),
      \s_axi_rdata_i_reg[31]\(24) => sig_IP2Bus_Data(7),
      \s_axi_rdata_i_reg[31]\(23) => sig_IP2Bus_Data(8),
      \s_axi_rdata_i_reg[31]\(22) => sig_IP2Bus_Data(9),
      \s_axi_rdata_i_reg[31]\(21) => sig_IP2Bus_Data(10),
      \s_axi_rdata_i_reg[31]\(20) => sig_IP2Bus_Data(11),
      \s_axi_rdata_i_reg[31]\(19) => sig_IP2Bus_Data(12),
      \s_axi_rdata_i_reg[31]\(18) => sig_IP2Bus_Data(13),
      \s_axi_rdata_i_reg[31]\(17) => sig_IP2Bus_Data(14),
      \s_axi_rdata_i_reg[31]\(16) => sig_IP2Bus_Data(15),
      \s_axi_rdata_i_reg[31]\(15) => sig_IP2Bus_Data(16),
      \s_axi_rdata_i_reg[31]\(14) => sig_IP2Bus_Data(17),
      \s_axi_rdata_i_reg[31]\(13) => sig_IP2Bus_Data(18),
      \s_axi_rdata_i_reg[31]\(12) => sig_IP2Bus_Data(19),
      \s_axi_rdata_i_reg[31]\(11) => sig_IP2Bus_Data(20),
      \s_axi_rdata_i_reg[31]\(10) => sig_IP2Bus_Data(21),
      \s_axi_rdata_i_reg[31]\(9) => sig_IP2Bus_Data(22),
      \s_axi_rdata_i_reg[31]\(8) => sig_IP2Bus_Data(23),
      \s_axi_rdata_i_reg[31]\(7) => sig_IP2Bus_Data(24),
      \s_axi_rdata_i_reg[31]\(6) => sig_IP2Bus_Data(25),
      \s_axi_rdata_i_reg[31]\(5) => sig_IP2Bus_Data(26),
      \s_axi_rdata_i_reg[31]\(4) => sig_IP2Bus_Data(27),
      \s_axi_rdata_i_reg[31]\(3) => sig_IP2Bus_Data(28),
      \s_axi_rdata_i_reg[31]\(2) => sig_IP2Bus_Data(29),
      \s_axi_rdata_i_reg[31]\(1) => sig_IP2Bus_Data(30),
      \s_axi_rdata_i_reg[31]\(0) => sig_IP2Bus_Data(31),
      s_axi_wdata(8) => s_axi_wdata(19),
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]_0\(12) => COMP_IPIC2AXI_S_n_40,
      \sig_ip2bus_data_reg[0]_0\(11) => COMP_IPIC2AXI_S_n_41,
      \sig_ip2bus_data_reg[0]_0\(10) => COMP_IPIC2AXI_S_n_42,
      \sig_ip2bus_data_reg[0]_0\(9) => COMP_IPIC2AXI_S_n_43,
      \sig_ip2bus_data_reg[0]_0\(8) => COMP_IPIC2AXI_S_n_44,
      \sig_ip2bus_data_reg[0]_0\(7) => COMP_IPIC2AXI_S_n_45,
      \sig_ip2bus_data_reg[0]_0\(6) => COMP_IPIC2AXI_S_n_46,
      \sig_ip2bus_data_reg[0]_0\(5) => COMP_IPIC2AXI_S_n_47,
      \sig_ip2bus_data_reg[0]_0\(4) => COMP_IPIC2AXI_S_n_48,
      \sig_ip2bus_data_reg[0]_0\(3) => COMP_IPIC2AXI_S_n_49,
      \sig_ip2bus_data_reg[0]_0\(2) => COMP_IPIC2AXI_S_n_50,
      \sig_ip2bus_data_reg[0]_0\(1) => COMP_IPIC2AXI_S_n_51,
      \sig_ip2bus_data_reg[0]_0\(0) => COMP_IPIC2AXI_S_n_52,
      \sig_ip2bus_data_reg[12]_0\ => COMP_IPIC2AXI_S_n_30,
      \sig_ip2bus_data_reg[13]_0\ => COMP_IPIC2AXI_S_n_29,
      \sig_ip2bus_data_reg[19]_0\ => COMP_IPIC2AXI_S_n_38,
      \sig_ip2bus_data_reg[19]_1\ => COMP_IPIC2AXI_S_n_58,
      \sig_ip2bus_data_reg[20]_0\ => COMP_IPIC2AXI_S_n_28,
      \sig_ip2bus_data_reg[21]_0\ => COMP_IPIC2AXI_S_n_57,
      \sig_ip2bus_data_reg[22]_0\ => COMP_IPIC2AXI_S_n_56,
      \sig_ip2bus_data_reg[23]_0\ => COMP_IPIC2AXI_S_n_55,
      \sig_ip2bus_data_reg[24]_0\ => COMP_IPIC2AXI_S_n_27,
      \sig_ip2bus_data_reg[25]_0\ => COMP_IPIC2AXI_S_n_60,
      \sig_ip2bus_data_reg[26]_0\ => COMP_IPIC2AXI_S_n_59,
      \sig_ip2bus_data_reg[6]_0\ => COMP_IPIC2AXI_S_n_37,
      \sig_ip2bus_data_reg[9]_0\(11) => COMP_IPIC2AXI_S_n_317,
      \sig_ip2bus_data_reg[9]_0\(10) => COMP_IPIC2AXI_S_n_318,
      \sig_ip2bus_data_reg[9]_0\(9) => COMP_IPIC2AXI_S_n_319,
      \sig_ip2bus_data_reg[9]_0\(8) => COMP_IPIC2AXI_S_n_320,
      \sig_ip2bus_data_reg[9]_0\(7) => COMP_IPIC2AXI_S_n_321,
      \sig_ip2bus_data_reg[9]_0\(6) => COMP_IPIC2AXI_S_n_322,
      \sig_ip2bus_data_reg[9]_0\(5) => COMP_IPIC2AXI_S_n_323,
      \sig_ip2bus_data_reg[9]_0\(4) => COMP_IPIC2AXI_S_n_324,
      \sig_ip2bus_data_reg[9]_0\(3) => COMP_IPIC2AXI_S_n_325,
      \sig_ip2bus_data_reg[9]_0\(2) => COMP_IPIC2AXI_S_n_326,
      \sig_ip2bus_data_reg[9]_0\(1) => COMP_IPIC2AXI_S_n_327,
      \sig_ip2bus_data_reg[9]_0\(0) => COMP_IPIC2AXI_S_n_328,
      \sig_register_array_reg[0][11]_0\ => COMP_IPIC2AXI_S_n_6,
      \sig_register_array_reg[0][12]_0\ => COMP_IPIC2AXI_S_n_7,
      \sig_register_array_reg[0][2]_0\ => COMP_IPIC2AXI_S_n_2,
      \sig_register_array_reg[0][2]_1\ => COMP_IPIC2AXI_S_n_36,
      \sig_register_array_reg[0][2]_2\ => COMP_IPIF_n_6,
      \sig_register_array_reg[0][5]_0\ => COMP_IPIC2AXI_S_n_3,
      \sig_register_array_reg[0][5]_1\ => COMP_IPIC2AXI_S_n_54,
      \sig_register_array_reg[0][7]_0\ => COMP_IPIC2AXI_S_n_4,
      \sig_register_array_reg[0][8]_0\ => COMP_IPIC2AXI_S_n_5,
      \sig_register_array_reg[0][8]_1\ => COMP_IPIC2AXI_S_n_35,
      \sig_register_array_reg[0][8]_2\ => COMP_IPIF_n_10,
      sig_str_rst_reg_0 => COMP_IPIC2AXI_S_n_32,
      sig_str_rst_reg_1 => COMP_IPIC2AXI_S_n_33,
      sig_str_rst_reg_2 => COMP_IPIC2AXI_S_n_34
    );
COMP_IPIF: entity work.xcl_design_xilmonitor_fifo0_0_axi_lite_ipif
     port map (
      AS(0) => sig_Bus2IP_Reset,
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      D(25) => \^sig_ip2bus_data\(0),
      D(24) => \^sig_ip2bus_data\(1),
      D(23) => \^sig_ip2bus_data\(2),
      D(22) => \^sig_ip2bus_data\(3),
      D(21) => \^sig_ip2bus_data\(4),
      D(20) => \^sig_ip2bus_data\(5),
      D(19) => \^sig_ip2bus_data\(6),
      D(18) => \^sig_ip2bus_data\(7),
      D(17) => \^sig_ip2bus_data\(8),
      D(16) => \^sig_ip2bus_data\(9),
      D(15) => \^sig_ip2bus_data\(10),
      D(14) => \^sig_ip2bus_data\(11),
      D(13) => \^sig_ip2bus_data\(12),
      D(12) => \^sig_ip2bus_data\(19),
      D(11) => \^sig_ip2bus_data\(20),
      D(10) => \^sig_ip2bus_data\(21),
      D(9) => \^sig_ip2bus_data\(22),
      D(8) => \^sig_ip2bus_data\(23),
      D(7) => \^sig_ip2bus_data\(24),
      D(6) => \^sig_ip2bus_data\(25),
      D(5) => \^sig_ip2bus_data\(26),
      D(4) => \^sig_ip2bus_data\(27),
      D(3) => \^sig_ip2bus_data\(28),
      D(2) => \^sig_ip2bus_data\(29),
      D(1) => \^sig_ip2bus_data\(30),
      D(0) => \^sig_ip2bus_data\(31),
      E(0) => COMP_IPIF_n_40,
      \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg\,
      IP2Bus_RdAck_reg => COMP_IPIF_n_41,
      IP2Bus_RdAck_reg_0 => \^s_axi_arready\,
      IP2Bus_WrAck_reg => COMP_IPIF_n_42,
      IP2Bus_WrAck_reg_0 => \^s_axi_awready\,
      IPIC_STATE => IPIC_STATE,
      IPIC_STATE_reg => COMP_IPIC2AXI_S_n_32,
      Q(12 downto 0) => p_6_out(12 downto 0),
      SR(0) => COMP_IPIF_n_58,
      \count_reg[11]\ => COMP_IPIC2AXI_S_n_37,
      \count_reg[12]\ => COMP_IPIC2AXI_S_n_36,
      \count_reg[12]_0\ => COMP_IPIC2AXI_S_n_30,
      \count_reg[2]\ => COMP_IPIC2AXI_S_n_27,
      \count_reg[5]\ => COMP_IPIC2AXI_S_n_28,
      \count_reg[6]\ => COMP_IPIC2AXI_S_n_58,
      \count_reg[6]_0\ => COMP_IPIC2AXI_S_n_29,
      cs_ce_clr => \I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr\,
      empty_fwft_i_reg => COMP_IPIC2AXI_S_n_54,
      empty_fwft_i_reg_0 => COMP_IPIC2AXI_S_n_59,
      empty_fwft_i_reg_1 => COMP_IPIC2AXI_S_n_60,
      \gaxi_full_sm.present_state_reg[1]\ => \gaxif.COMP_AXI4_n_8\,
      \goreg_dm.dout_i_reg[10]\ => COMP_IPIC2AXI_S_n_57,
      \goreg_dm.dout_i_reg[12]\ => COMP_IPIC2AXI_S_n_38,
      \goreg_dm.dout_i_reg[22]\(11) => COMP_IPIC2AXI_S_n_317,
      \goreg_dm.dout_i_reg[22]\(10) => COMP_IPIC2AXI_S_n_318,
      \goreg_dm.dout_i_reg[22]\(9) => COMP_IPIC2AXI_S_n_319,
      \goreg_dm.dout_i_reg[22]\(8) => COMP_IPIC2AXI_S_n_320,
      \goreg_dm.dout_i_reg[22]\(7) => COMP_IPIC2AXI_S_n_321,
      \goreg_dm.dout_i_reg[22]\(6) => COMP_IPIC2AXI_S_n_322,
      \goreg_dm.dout_i_reg[22]\(5) => COMP_IPIC2AXI_S_n_323,
      \goreg_dm.dout_i_reg[22]\(4) => COMP_IPIC2AXI_S_n_324,
      \goreg_dm.dout_i_reg[22]\(3) => COMP_IPIC2AXI_S_n_325,
      \goreg_dm.dout_i_reg[22]\(2) => COMP_IPIC2AXI_S_n_326,
      \goreg_dm.dout_i_reg[22]\(1) => COMP_IPIC2AXI_S_n_327,
      \goreg_dm.dout_i_reg[22]\(0) => COMP_IPIC2AXI_S_n_328,
      \goreg_dm.dout_i_reg[8]\ => COMP_IPIC2AXI_S_n_55,
      \goreg_dm.dout_i_reg[9]\ => COMP_IPIC2AXI_S_n_56,
      \out\ => p_3_out,
      p_7_out => p_7_out,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(5 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(5 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(12 downto 0) => s_axi_wdata(31 downto 19),
      \s_axi_wdata[6]_0\ => COMP_IPIC2AXI_S_n_34,
      \s_axi_wdata_1__s_port_\ => COMP_IPIC2AXI_S_n_35,
      \s_axi_wdata_6__s_port_\ => COMP_IPIC2AXI_S_n_33,
      s_axi_wvalid => s_axi_wvalid,
      sig_Bus2IP_CS => sig_Bus2IP_CS,
      \sig_ip2bus_data_reg[0]\(31) => sig_IP2Bus_Data(0),
      \sig_ip2bus_data_reg[0]\(30) => sig_IP2Bus_Data(1),
      \sig_ip2bus_data_reg[0]\(29) => sig_IP2Bus_Data(2),
      \sig_ip2bus_data_reg[0]\(28) => sig_IP2Bus_Data(3),
      \sig_ip2bus_data_reg[0]\(27) => sig_IP2Bus_Data(4),
      \sig_ip2bus_data_reg[0]\(26) => sig_IP2Bus_Data(5),
      \sig_ip2bus_data_reg[0]\(25) => sig_IP2Bus_Data(6),
      \sig_ip2bus_data_reg[0]\(24) => sig_IP2Bus_Data(7),
      \sig_ip2bus_data_reg[0]\(23) => sig_IP2Bus_Data(8),
      \sig_ip2bus_data_reg[0]\(22) => sig_IP2Bus_Data(9),
      \sig_ip2bus_data_reg[0]\(21) => sig_IP2Bus_Data(10),
      \sig_ip2bus_data_reg[0]\(20) => sig_IP2Bus_Data(11),
      \sig_ip2bus_data_reg[0]\(19) => sig_IP2Bus_Data(12),
      \sig_ip2bus_data_reg[0]\(18) => sig_IP2Bus_Data(13),
      \sig_ip2bus_data_reg[0]\(17) => sig_IP2Bus_Data(14),
      \sig_ip2bus_data_reg[0]\(16) => sig_IP2Bus_Data(15),
      \sig_ip2bus_data_reg[0]\(15) => sig_IP2Bus_Data(16),
      \sig_ip2bus_data_reg[0]\(14) => sig_IP2Bus_Data(17),
      \sig_ip2bus_data_reg[0]\(13) => sig_IP2Bus_Data(18),
      \sig_ip2bus_data_reg[0]\(12) => sig_IP2Bus_Data(19),
      \sig_ip2bus_data_reg[0]\(11) => sig_IP2Bus_Data(20),
      \sig_ip2bus_data_reg[0]\(10) => sig_IP2Bus_Data(21),
      \sig_ip2bus_data_reg[0]\(9) => sig_IP2Bus_Data(22),
      \sig_ip2bus_data_reg[0]\(8) => sig_IP2Bus_Data(23),
      \sig_ip2bus_data_reg[0]\(7) => sig_IP2Bus_Data(24),
      \sig_ip2bus_data_reg[0]\(6) => sig_IP2Bus_Data(25),
      \sig_ip2bus_data_reg[0]\(5) => sig_IP2Bus_Data(26),
      \sig_ip2bus_data_reg[0]\(4) => sig_IP2Bus_Data(27),
      \sig_ip2bus_data_reg[0]\(3) => sig_IP2Bus_Data(28),
      \sig_ip2bus_data_reg[0]\(2) => sig_IP2Bus_Data(29),
      \sig_ip2bus_data_reg[0]\(1) => sig_IP2Bus_Data(30),
      \sig_ip2bus_data_reg[0]\(0) => sig_IP2Bus_Data(31),
      \sig_ip2bus_data_reg[13]\ => COMP_IPIF_n_43,
      \sig_ip2bus_data_reg[24]\ => COMP_IPIF_n_39,
      sig_rd_rlen_reg => COMP_IPIF_n_60,
      \sig_register_array_reg[0][11]\ => COMP_IPIF_n_12,
      \sig_register_array_reg[0][11]_0\ => COMP_IPIC2AXI_S_n_6,
      \sig_register_array_reg[0][12]\ => COMP_IPIC2AXI_S_n_7,
      \sig_register_array_reg[0][2]\ => COMP_IPIF_n_6,
      \sig_register_array_reg[0][2]_0\ => COMP_IPIF_n_7,
      \sig_register_array_reg[0][2]_1\ => COMP_IPIC2AXI_S_n_2,
      \sig_register_array_reg[0][5]\ => COMP_IPIF_n_8,
      \sig_register_array_reg[0][5]_0\ => COMP_IPIC2AXI_S_n_3,
      \sig_register_array_reg[0][7]\ => COMP_IPIF_n_9,
      \sig_register_array_reg[0][7]_0\ => COMP_IPIC2AXI_S_n_4,
      \sig_register_array_reg[0][8]\ => COMP_IPIF_n_10,
      \sig_register_array_reg[0][8]_0\ => COMP_IPIF_n_11,
      \sig_register_array_reg[0][8]_1\ => COMP_IPIC2AXI_S_n_5,
      \sig_register_array_reg[1][0]\(12) => \sig_register_array[1]_0\(0),
      \sig_register_array_reg[1][0]\(11) => \sig_register_array[1]_0\(1),
      \sig_register_array_reg[1][0]\(10) => \sig_register_array[1]_0\(2),
      \sig_register_array_reg[1][0]\(9) => \sig_register_array[1]_0\(3),
      \sig_register_array_reg[1][0]\(8) => \sig_register_array[1]_0\(4),
      \sig_register_array_reg[1][0]\(7) => \sig_register_array[1]_0\(5),
      \sig_register_array_reg[1][0]\(6) => \sig_register_array[1]_0\(6),
      \sig_register_array_reg[1][0]\(5) => \sig_register_array[1]_0\(7),
      \sig_register_array_reg[1][0]\(4) => COMP_IPIF_n_52,
      \sig_register_array_reg[1][0]\(3) => \sig_register_array[1]_0\(9),
      \sig_register_array_reg[1][0]\(2) => \sig_register_array[1]_0\(10),
      \sig_register_array_reg[1][0]\(1) => \sig_register_array[1]_0\(11),
      \sig_register_array_reg[1][0]\(0) => \sig_register_array[1]_0\(12),
      \sig_register_array_reg[1][0]_0\(12) => COMP_IPIC2AXI_S_n_40,
      \sig_register_array_reg[1][0]_0\(11) => COMP_IPIC2AXI_S_n_41,
      \sig_register_array_reg[1][0]_0\(10) => COMP_IPIC2AXI_S_n_42,
      \sig_register_array_reg[1][0]_0\(9) => COMP_IPIC2AXI_S_n_43,
      \sig_register_array_reg[1][0]_0\(8) => COMP_IPIC2AXI_S_n_44,
      \sig_register_array_reg[1][0]_0\(7) => COMP_IPIC2AXI_S_n_45,
      \sig_register_array_reg[1][0]_0\(6) => COMP_IPIC2AXI_S_n_46,
      \sig_register_array_reg[1][0]_0\(5) => COMP_IPIC2AXI_S_n_47,
      \sig_register_array_reg[1][0]_0\(4) => COMP_IPIC2AXI_S_n_48,
      \sig_register_array_reg[1][0]_0\(3) => COMP_IPIC2AXI_S_n_49,
      \sig_register_array_reg[1][0]_0\(2) => COMP_IPIC2AXI_S_n_50,
      \sig_register_array_reg[1][0]_0\(1) => COMP_IPIC2AXI_S_n_51,
      \sig_register_array_reg[1][0]_0\(0) => COMP_IPIC2AXI_S_n_52,
      sig_rx_channel_reset_reg => COMP_IPIF_n_57,
      sig_rx_channel_reset_reg_0 => \^s2mm_prmry_reset_out_n\,
      sig_rx_channel_reset_reg_1 => COMP_IPIC2AXI_S_n_25,
      sig_str_rst_reg => COMP_IPIF_n_59
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gaxif.COMP_AXI4\: entity work.xcl_design_xilmonitor_fifo0_0_axi_wrapper
     port map (
      AS(0) => sig_Bus2IP_Reset,
      \bvalid_count_r_reg[0]\ => s_axi4_bvalid,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_awaddr(31 downto 0) => s_axi4_awaddr(31 downto 0),
      s_axi4_awlen(7 downto 0) => s_axi4_awlen(7 downto 0),
      s_axi4_awready => s_axi4_awready,
      s_axi4_awvalid => s_axi4_awvalid,
      s_axi4_bid(0) => s_axi4_bid(0),
      s_axi4_bready => s_axi4_bready,
      s_axi4_rid(0) => s_axi4_rid(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi4_wready => s_axi4_wready,
      s_axi4_wvalid => s_axi4_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \sig_register_array_reg[0][2]\ => \gaxif.COMP_AXI4_n_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity xcl_design_xilmonitor_fifo0_0 is
  port (
    interrupt : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi4_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi4_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi4_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_arlock : in STD_LOGIC;
    s_axi4_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi4_arvalid : in STD_LOGIC;
    s_axi4_arready : out STD_LOGIC;
    s_axi4_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi4_rdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axi4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi4_rlast : out STD_LOGIC;
    s_axi4_rvalid : out STD_LOGIC;
    s_axi4_rready : in STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    axi_str_rxd_tvalid : in STD_LOGIC;
    axi_str_rxd_tready : out STD_LOGIC;
    axi_str_rxd_tlast : in STD_LOGIC;
    axi_str_rxd_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_str_rxd_tid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of xcl_design_xilmonitor_fifo0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xcl_design_xilmonitor_fifo0_0 : entity is "xcl_design_xilmonitor_fifo0_0,axi_fifo_mm_s,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xcl_design_xilmonitor_fifo0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of xcl_design_xilmonitor_fifo0_0 : entity is "axi_fifo_mm_s,Vivado 2016.4_sdx";
end xcl_design_xilmonitor_fifo0_0;

architecture STRUCTURE of xcl_design_xilmonitor_fifo0_0 is
  signal NLW_U0_axi_str_txc_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txc_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txd_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txd_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi4_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi4_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi4_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_str_txc_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_U0_axi_str_txc_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txc_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_axi_str_txc_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txc_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txc_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txd_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_U0_axi_str_txd_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_axi_str_txd_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_axi_str_txd_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txd_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_axi_str_txd_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi4_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi4_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_AXI4_BASEADDR : integer;
  attribute C_AXI4_BASEADDR of U0 : label is 0;
  attribute C_AXI4_HIGHADDR : integer;
  attribute C_AXI4_HIGHADDR of U0 : label is -1;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 32;
  attribute C_BASEADDR : integer;
  attribute C_BASEADDR of U0 : label is 1114112;
  attribute C_DATA_INTERFACE_TYPE : integer;
  attribute C_DATA_INTERFACE_TYPE of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintexu";
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 1;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HIGHADDR : integer;
  attribute C_HIGHADDR of U0 : label is 1118207;
  attribute C_RX_FIFO_DEPTH : integer;
  attribute C_RX_FIFO_DEPTH of U0 : label is 4096;
  attribute C_RX_FIFO_PE_THRESHOLD : integer;
  attribute C_RX_FIFO_PE_THRESHOLD of U0 : label is 2;
  attribute C_RX_FIFO_PF_THRESHOLD : integer;
  attribute C_RX_FIFO_PF_THRESHOLD of U0 : label is 4091;
  attribute C_S_AXI4_DATA_WIDTH : integer;
  attribute C_S_AXI4_DATA_WIDTH of U0 : label is 256;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_TX_FIFO_DEPTH : integer;
  attribute C_TX_FIFO_DEPTH of U0 : label is 512;
  attribute C_TX_FIFO_PE_THRESHOLD : integer;
  attribute C_TX_FIFO_PE_THRESHOLD of U0 : label is 2;
  attribute C_TX_FIFO_PF_THRESHOLD : integer;
  attribute C_TX_FIFO_PF_THRESHOLD of U0 : label is 507;
  attribute C_USE_RX_CUT_THROUGH : integer;
  attribute C_USE_RX_CUT_THROUGH of U0 : label is 1;
  attribute C_USE_RX_DATA : integer;
  attribute C_USE_RX_DATA of U0 : label is 1;
  attribute C_USE_TX_CTRL : integer;
  attribute C_USE_TX_CTRL of U0 : label is 0;
  attribute C_USE_TX_CUT_THROUGH : integer;
  attribute C_USE_TX_CUT_THROUGH of U0 : label is 0;
  attribute C_USE_TX_DATA : integer;
  attribute C_USE_TX_DATA of U0 : label is 0;
begin
U0: entity work.xcl_design_xilmonitor_fifo0_0_axi_fifo_mm_s
     port map (
      axi_str_rxd_tdata(255 downto 0) => axi_str_rxd_tdata(255 downto 0),
      axi_str_rxd_tdest(3 downto 0) => B"0000",
      axi_str_rxd_tid(0) => axi_str_rxd_tid(0),
      axi_str_rxd_tkeep(31 downto 0) => B"00000000000000000000000000000000",
      axi_str_rxd_tlast => axi_str_rxd_tlast,
      axi_str_rxd_tready => axi_str_rxd_tready,
      axi_str_rxd_tstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_str_rxd_tuser(31 downto 0) => B"00000000000000000000000000000000",
      axi_str_rxd_tvalid => axi_str_rxd_tvalid,
      axi_str_txc_tdata(255 downto 0) => NLW_U0_axi_str_txc_tdata_UNCONNECTED(255 downto 0),
      axi_str_txc_tdest(3 downto 0) => NLW_U0_axi_str_txc_tdest_UNCONNECTED(3 downto 0),
      axi_str_txc_tid(0) => NLW_U0_axi_str_txc_tid_UNCONNECTED(0),
      axi_str_txc_tkeep(31 downto 0) => NLW_U0_axi_str_txc_tkeep_UNCONNECTED(31 downto 0),
      axi_str_txc_tlast => NLW_U0_axi_str_txc_tlast_UNCONNECTED,
      axi_str_txc_tready => '0',
      axi_str_txc_tstrb(31 downto 0) => NLW_U0_axi_str_txc_tstrb_UNCONNECTED(31 downto 0),
      axi_str_txc_tuser(31 downto 0) => NLW_U0_axi_str_txc_tuser_UNCONNECTED(31 downto 0),
      axi_str_txc_tvalid => NLW_U0_axi_str_txc_tvalid_UNCONNECTED,
      axi_str_txd_tdata(255 downto 0) => NLW_U0_axi_str_txd_tdata_UNCONNECTED(255 downto 0),
      axi_str_txd_tdest(3 downto 0) => NLW_U0_axi_str_txd_tdest_UNCONNECTED(3 downto 0),
      axi_str_txd_tid(0) => NLW_U0_axi_str_txd_tid_UNCONNECTED(0),
      axi_str_txd_tkeep(31 downto 0) => NLW_U0_axi_str_txd_tkeep_UNCONNECTED(31 downto 0),
      axi_str_txd_tlast => NLW_U0_axi_str_txd_tlast_UNCONNECTED,
      axi_str_txd_tready => '0',
      axi_str_txd_tstrb(31 downto 0) => NLW_U0_axi_str_txd_tstrb_UNCONNECTED(31 downto 0),
      axi_str_txd_tuser(31 downto 0) => NLW_U0_axi_str_txd_tuser_UNCONNECTED(31 downto 0),
      axi_str_txd_tvalid => NLW_U0_axi_str_txd_tvalid_UNCONNECTED,
      interrupt => interrupt,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s_axi4_araddr(31 downto 0) => s_axi4_araddr(31 downto 0),
      s_axi4_arburst(1 downto 0) => s_axi4_arburst(1 downto 0),
      s_axi4_arcache(3 downto 0) => s_axi4_arcache(3 downto 0),
      s_axi4_arid(0) => s_axi4_arid(0),
      s_axi4_arlen(7 downto 0) => s_axi4_arlen(7 downto 0),
      s_axi4_arlock => s_axi4_arlock,
      s_axi4_arprot(2 downto 0) => s_axi4_arprot(2 downto 0),
      s_axi4_arready => s_axi4_arready,
      s_axi4_arsize(2 downto 0) => s_axi4_arsize(2 downto 0),
      s_axi4_arvalid => s_axi4_arvalid,
      s_axi4_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi4_awburst(1 downto 0) => B"00",
      s_axi4_awcache(3 downto 0) => B"0000",
      s_axi4_awid(0) => '0',
      s_axi4_awlen(7 downto 0) => B"00000000",
      s_axi4_awlock => '0',
      s_axi4_awprot(2 downto 0) => B"000",
      s_axi4_awready => NLW_U0_s_axi4_awready_UNCONNECTED,
      s_axi4_awsize(2 downto 0) => B"000",
      s_axi4_awvalid => '0',
      s_axi4_bid(0) => NLW_U0_s_axi4_bid_UNCONNECTED(0),
      s_axi4_bready => '0',
      s_axi4_bresp(1 downto 0) => NLW_U0_s_axi4_bresp_UNCONNECTED(1 downto 0),
      s_axi4_bvalid => NLW_U0_s_axi4_bvalid_UNCONNECTED,
      s_axi4_rdata(255 downto 0) => s_axi4_rdata(255 downto 0),
      s_axi4_rid(0) => s_axi4_rid(0),
      s_axi4_rlast => s_axi4_rlast,
      s_axi4_rready => s_axi4_rready,
      s_axi4_rresp(1 downto 0) => s_axi4_rresp(1 downto 0),
      s_axi4_rvalid => s_axi4_rvalid,
      s_axi4_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi4_wlast => '0',
      s_axi4_wready => NLW_U0_s_axi4_wready_UNCONNECTED,
      s_axi4_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      s_axi4_wvalid => '0',
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
