<profile>

<section name = "Vitis HLS Report for 'compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4'" level="0">
<item name = "Date">Mon Dec 20 19:04:58 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.692 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22, 22, 88.000 ns, 88.000 ns, 22, 22, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_183_4">20, 20, 6, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 95, 32, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934">ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1, (i0 + i1) * i2 + i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln183_fu_115_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln185_fu_121_p2">+, 0, 0, 12, 5, 5</column>
<column name="icmp_ln183_fu_109_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_nd_1">9, 2, 5, 10</column>
<column name="nd_fu_48">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln185_reg_178">5, 0, 5, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="nd_1_reg_169">5, 0, 5, 0</column>
<column name="nd_fu_48">5, 0, 5, 0</column>
<column name="zext_ln181_cast_reg_164">5, 0, 16, 11</column>
<column name="nd_1_reg_169">64, 32, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4, return value</column>
<column name="tmp_110">in, 5, ap_none, tmp_110, scalar</column>
<column name="mul_ln185">in, 10, ap_none, mul_ln185, scalar</column>
<column name="zext_ln181">in, 5, ap_none, zext_ln181, scalar</column>
<column name="all_attention_coefficients_V_address0">out, 16, ap_memory, all_attention_coefficients_V, array</column>
<column name="all_attention_coefficients_V_ce0">out, 1, ap_memory, all_attention_coefficients_V, array</column>
<column name="all_attention_coefficients_V_q0">in, 28, ap_memory, all_attention_coefficients_V, array</column>
<column name="a_buffer_V_address0">out, 4, ap_memory, a_buffer_V, array</column>
<column name="a_buffer_V_ce0">out, 1, ap_memory, a_buffer_V, array</column>
<column name="a_buffer_V_we0">out, 1, ap_memory, a_buffer_V, array</column>
<column name="a_buffer_V_d0">out, 28, ap_memory, a_buffer_V, array</column>
</table>
</item>
</section>
</profile>
