Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Jul  9 21:01:46 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file voltmetre_control_sets_placed.rpt
| Design       : voltmetre
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |              16 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------+-------------------+------------------+----------------+
|     Clock Signal    |  Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------+-------------------+------------------+----------------+
|  USER_CLK_IBUF_BUFG |                |                   |                2 |              3 |
|  USER_CLK_IBUF_BUFG | i[3]_i_1_n_0   |                   |                2 |              4 |
|  USER_CLK_IBUF_BUFG | adim           |                   |                3 |              5 |
|  clock_50hz_reg_n_0 |                |                   |                2 |              6 |
|  USER_CLK_IBUF_BUFG | lcd[6]_i_1_n_0 |                   |                6 |              7 |
| ~ra0_OBUF           |                |                   |                3 |              8 |
|  USER_CLK_IBUF_BUFG |                | clock_50hz        |                5 |             18 |
|  USER_CLK_IBUF_BUFG |                | sayac[22]_i_1_n_0 |                6 |             22 |
+---------------------+----------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


