processed.\"\n\n% This requirement has two parts, one is that all wafers that enter must exit, the second is that it must be measured and processed before it exits. Due to the paralelism in our architecture we cannot guarantee that each wafer is processed and measured. What we can do is guarantee that the same number of enter, process and exit actions occur. In a similar way it is also not possible to guarantee that each individual wafer exits, because of our design dicision to process (not the best word) the wafers in parallel and to not give them an id.\n\n\nnu X(n:Int=0).([!(wafer_in || wafer_out || wafer_out)]X(n) && [wafer_in]X(n+1) && [wafer_out]X(n-1) &&\n  mu Y(m:Int=n).(val(m>=0) || ([!(wafer_in || wafer_out)]Y(m) && [wafer_in]Y(m+1) && [wafer_out]Y(m-1)) && <true>true))\n\n\n\n\nnu X(n,w:Int=0).([!(wafer_in || wafer_out || project_wafer)]X(n, w) && [wafer_in]X(n+1, w+1) && val(w>=n) && [project_wafer]X(n, w-1) && [wafer_out]X(n-1, w) &&\n  mu Y(m:Int=n, v:Int=w).(val(m>=0) && val(m>=0)  || ([!(wafer_in || wafer_out)]Y(m) && [wafer_in]Y(m+1) && [wafer_out]Y(m-1)) && <true>true))\n\n\n\n\n\n\n%nu X(n:Nat=0).([!(wafer_in || wafer_out)].X(n) && [wafer_in].X(n+1) && [wafer_out].X(n-1) &&\n%  mu Y(m:Nat=n).((m==0) || ([!(wafer_in || wafer_out)].Y(m) && [wafer_in].Y(m+1) && [wafer_out].Y(m-1))))\n\n% If it is also required that there is no deadlock:\n%nu X(n:Nat=0).[!(wafer_in || wafer_out)].X(n) && [wafer_in].X(n+1) && [wafer_out].X(n-1) &&\n%  mu Y(m:Nat=n).(m==0) || ([!(wafer_in || wafer_out)].Y(m) && [wafer_in].Y(m+1) && [wafer_out].Y(m-1) && <true>true)\n\n\n%<true* . wafer_out>true\n\n\n%nu X (m: Bool = false, p: Bool = false) . (\n%  [!(measure U process)] X (m,p)\n%  && [measure] X (true, p)\n%  && [process] X (m, true)\n%  && (( m && p ) -> mu Y ([!wafer_out) Y\n%  && <true>true))\n\n\n% Test case true : wafer_in . wafer_out . wafer_in . wafer_out\n% Test case true : wafer_in . wafer_in . wafer_out . wafer_out\n% Test case false: wafer_in . wafer_out . wafer_out\n% Test case false: wafer_in . wafer_in . wafer_out\n\n\n% Future test cases:\n% Test case false: wafer_in . wafer_out . project_wafer . wafer_in . wafer_out\n% Test case false: wafer_in . project_wafer . wafer_out . project_wafer . wafer_in . wafer_out\n% Test case false: project_wafer . wafer_in . wafer_out\n% Test case false: wafer_in . wafer_out . project_wafer\n\n% Test case true : wafer_in . project_wafer . wafer_out",