
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _675_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _675_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _676_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _676_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _676_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _677_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _677_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _677_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _678_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _678_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _678_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _679_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _679_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _679_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _680_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _680_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _680_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _681_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _681_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _681_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.397551   11.235683    6.192101   10.192101 ^ rst_n (in)
                                                         rst_n (net)
                     11.235683    0.000000   10.192101 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.192101   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.841628   15.908374   library recovery time
                                             15.908374   data required time
---------------------------------------------------------------------------------------------
                                             15.908374   data required time
                                            -10.192101   data arrival time
---------------------------------------------------------------------------------------------
                                              5.716272   slack (MET)


Startpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    91    0.307487    8.726962    6.433026    6.433026 ^ _667_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.726962    0.000000    6.433026 ^ _438_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.456357   -0.196802    6.236225 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _187_ (net)
                      1.456357    0.000000    6.236225 v _439_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    1.041484    0.638047    6.874271 ^ _439_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _052_ (net)
                      1.041484    0.000000    6.874271 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.874271   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.745726   19.004274   library setup time
                                             19.004274   data required time
---------------------------------------------------------------------------------------------
                                             19.004274   data required time
                                             -6.874271   data arrival time
---------------------------------------------------------------------------------------------
                                             12.130003   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _672_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.320548    0.872630    5.075545 ^ _380_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.320548    0.000000    5.075545 ^ _672_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.075545   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.628446   19.121555   library setup time
                                             19.121555   data required time
---------------------------------------------------------------------------------------------
                                             19.121555   data required time
                                             -5.075545   data arrival time
---------------------------------------------------------------------------------------------
                                             14.046009   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _673_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.595946    0.000000    4.652662 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.425363    0.381749    5.034411 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.425363    0.000000    5.034411 ^ _673_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034411   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650205   19.099796   library setup time
                                             19.099796   data required time
---------------------------------------------------------------------------------------------
                                             19.099796   data required time
                                             -5.034411   data arrival time
---------------------------------------------------------------------------------------------
                                             14.065385   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.595946    0.000000    4.652662 v _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.425363    0.381749    5.034411 ^ _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.425363    0.000000    5.034411 ^ _674_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034411   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650205   19.099796   library setup time
                                             19.099796   data required time
---------------------------------------------------------------------------------------------
                                             19.099796   data required time
                                             -5.034411   data arrival time
---------------------------------------------------------------------------------------------
                                             14.065385   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _675_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.595946    0.000000    4.652662 v _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.425363    0.381749    5.034411 ^ _388_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.425363    0.000000    5.034411 ^ _675_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034411   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _675_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650205   19.099796   library setup time
                                             19.099796   data required time
---------------------------------------------------------------------------------------------
                                             19.099796   data required time
                                             -5.034411   data arrival time
---------------------------------------------------------------------------------------------
                                             14.065385   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _671_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _147_ (net)
                      0.595946    0.000000    4.652662 v _378_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.429718    0.374290    5.026953 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.429718    0.000000    5.026953 ^ _671_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.026953   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.651109   19.098892   library setup time
                                             19.098892   data required time
---------------------------------------------------------------------------------------------
                                             19.098892   data required time
                                             -5.026953   data arrival time
---------------------------------------------------------------------------------------------
                                             14.071939   slack (MET)



