<stg><name>convolution_filter</name>


<trans_list>

<trans id="761" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="3" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="33" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:0  %i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:1  %j_1 = alloca i32

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:2  %in_temp_V_1 = alloca i8

]]></Node>
<StgValue><ssdm name="in_temp_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:3  %window_V_5_6_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_5_6_loc_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:4  %window_V_4_6_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_4_6_loc_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:5  %window_V_3_6_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_3_6_loc_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:6  %window_V_2_6_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_2_6_loc_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:7  %window_V_1_6_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_1_6_loc_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:8  %window_V_0_6_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="window_V_0_6_loc_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:9  call void (...)* @_ssdm_op_SpecBitsMap([51 x i8]* %kernel_config_V), !map !71

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
codeRepl1:12  %temp_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl1:13  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @convolution_filter_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl1:14  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([51 x i8]* %kernel_config_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:15  call void (...)* @_ssdm_op_SpecInterface([51 x i8]* %kernel_config_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln38"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:16  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln48"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:17  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln49"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:18  %kernel_config_V_addr = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="kernel_config_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:19  %kernel_config_V_addr_1 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="kernel_config_V_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:20  %window_V_0_6_load = load i8* @window_V_0_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_0_6_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:21  %window_V_1_6_load = load i8* @window_V_1_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_6_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:22  %window_V_2_6_load = load i8* @window_V_2_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_2_6_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:23  %window_V_3_6_load = load i8* @window_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_3_6_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:24  %window_V_4_6_load = load i8* @window_V_4_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_4_6_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:25  %window_V_5_6_load = load i8* @window_V_5_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_5_6_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:26  %window_V_6_6_load = load i8* @window_V_6_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_6_6_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:27  store i8 %window_V_0_6_load, i8* %window_V_0_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:28  store i8 %window_V_1_6_load, i8* %window_V_1_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:29  store i8 %window_V_2_6_load, i8* %window_V_2_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:30  store i8 %window_V_3_6_load, i8* %window_V_3_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:31  store i8 %window_V_4_6_load, i8* %window_V_4_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:32  store i8 %window_V_5_6_load, i8* %window_V_5_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:33  store i8 %window_V_6_6_load, i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:34  store i32 0, i32* %j_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:35  store i32 0, i32* %i_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
codeRepl1:36  br label %0

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %codeRepl1 ], [ %add_ln116, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:1  %iteration_0 = phi i19 [ 0, %codeRepl1 ], [ %select_ln116, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="iteration_0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2  %row_0 = phi i9 [ 0, %codeRepl1 ], [ %select_ln116_1, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:3  %iteration_1 = phi i19 [ 0, %codeRepl1 ], [ %add_ln171, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="iteration_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:4  %col_0 = phi i10 [ 0, %codeRepl1 ], [ %col, %Loop_col_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:12  %icmp_ln116 = icmp eq i19 %indvar_flatten, -213719

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:13  %add_ln116 = add i19 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_col_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Loop_col_begin:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 310569, i64 310569, i64 310569)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
Loop_col_begin:2  %add_ln117 = add i19 %iteration_0, 643

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
Loop_col_begin:3  %icmp_ln117 = icmp eq i10 %col_0, -381

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
Loop_col_begin:4  %select_ln156 = select i1 %icmp_ln117, i19 %add_ln117, i19 %iteration_1

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
Loop_col_begin:5  %select_ln156_1 = select i1 %icmp_ln117, i10 0, i10 %col_0

]]></Node>
<StgValue><ssdm name="select_ln156_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:6  %add_ln116_1 = add i9 %row_0, 1

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:7  %icmp_ln156 = icmp ult i9 %add_ln116_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:8  %icmp_ln156_1 = icmp ult i9 %row_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln156_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Loop_col_begin:9  %select_ln156_2 = select i1 %icmp_ln117, i1 %icmp_ln156, i1 %icmp_ln156_1

]]></Node>
<StgValue><ssdm name="select_ln156_2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:10  %icmp_ln164 = icmp ugt i9 %add_ln116_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Loop_col_begin:11  %icmp_ln164_2 = icmp ugt i9 %row_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln164_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Loop_col_begin:12  %select_ln156_3 = select i1 %icmp_ln117, i1 %icmp_ln164, i1 %icmp_ln164_2

]]></Node>
<StgValue><ssdm name="select_ln156_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
Loop_col_begin:13  %select_ln116 = select i1 %icmp_ln117, i19 %add_ln117, i19 %iteration_0

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
Loop_col_begin:14  %select_ln116_1 = select i1 %icmp_ln117, i9 %add_ln116_1, i9 %row_0

]]></Node>
<StgValue><ssdm name="select_ln116_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Loop_col_begin:15  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Loop_col_begin:16  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Loop_col_begin:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln119"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
Loop_col_begin:18  %icmp_ln123 = icmp ult i19 %select_ln156, 49

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Loop_col_begin:19  br i1 %icmp_ln123, label %._crit_edge56, label %1

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %icmp_ln133 = icmp eq i19 %select_ln156, 49

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln133, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %icmp_ln135 = icmp eq i19 %select_ln156, 50

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln135, label %4, label %._crit_edge57

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge57:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader40.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge56:0  %i_1_load = load i32* %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge56:1  %j_1_load = load i32* %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge56:2  %icmp_ln125 = icmp sgt i32 %j_1_load, 6

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge56:3  %add_ln128 = add nsw i32 1, %i_1_load

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge56:4  %select_ln125 = select i1 %icmp_ln125, i32 0, i32 %j_1_load

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge56:5  %select_ln125_1 = select i1 %icmp_ln125, i32 %add_ln128, i32 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="19">
<![CDATA[
._crit_edge56:6  %zext_ln130 = zext i19 %select_ln156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge56:7  %kernel_config_V_addr_2 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="kernel_config_V_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge56:8  %kernel_config_V_load = load i8* %kernel_config_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge56:9  %trunc_ln180 = trunc i32 %select_ln125_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge56:10  %trunc_ln180_1 = trunc i32 %select_ln125 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
._crit_edge56:11  switch i3 %trunc_ln180, label %branch6 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch5:0  switch i3 %trunc_ln180_1, label %branch48 [
    i3 0, label %branch42
    i3 1, label %branch43
    i3 2, label %branch44
    i3 3, label %branch45
    i3 -4, label %branch46
    i3 -3, label %branch47
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch5132:0  br label %._crit_edge5679

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch4:0  switch i3 %trunc_ln180_1, label %branch41 [
    i3 0, label %branch35
    i3 1, label %branch36
    i3 2, label %branch37
    i3 3, label %branch38
    i3 -4, label %branch39
    i3 -3, label %branch40
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch4123:0  br label %._crit_edge5679

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch3:0  switch i3 %trunc_ln180_1, label %branch34 [
    i3 0, label %branch28
    i3 1, label %branch29
    i3 2, label %branch30
    i3 3, label %branch31
    i3 -4, label %branch32
    i3 -3, label %branch33
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch3114:0  br label %._crit_edge5679

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln180_1, label %branch27 [
    i3 0, label %branch21
    i3 1, label %branch22
    i3 2, label %branch23
    i3 3, label %branch24
    i3 -4, label %branch25
    i3 -3, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch2105:0  br label %._crit_edge5679

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln180_1, label %branch20 [
    i3 0, label %branch14
    i3 1, label %branch15
    i3 2, label %branch16
    i3 3, label %branch17
    i3 -4, label %branch18
    i3 -3, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch196:0  br label %._crit_edge5679

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln180_1, label %branch13 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
    i3 3, label %branch10
    i3 -4, label %branch11
    i3 -3, label %branch12
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch087:0  br label %._crit_edge5679

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
branch6:0  switch i3 %trunc_ln180_1, label %branch55 [
    i3 0, label %branch49
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
    i3 -4, label %branch53
    i3 -3, label %branch54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln130"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch6141:0  br label %._crit_edge5679

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5679:0  %add_ln131 = add nsw i32 %select_ln125, 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge5679:1  store i32 %add_ln131, i32* %j_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge5679:2  store i32 %select_ln125_1, i32* %i_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5679:3  br label %.preheader40.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader40.preheader.0:70  %icmp_ln145 = icmp ult i10 %select_ln156_1, -384

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader40.preheader.0:71  br i1 %icmp_ln145, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %zext_ln149 = zext i10 %select_ln156_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %line_buffer_V_2_addr = getelementptr [640 x i8]* @line_buffer_V_2, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %line_buffer_V_3_addr = getelementptr [640 x i8]* @line_buffer_V_3, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %line_buffer_V_4_addr = getelementptr [640 x i8]* @line_buffer_V_4, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %line_buffer_V_5_addr = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:0  %and_ln156 = and i1 %icmp_ln145, %select_ln156_2

]]></Node>
<StgValue><ssdm name="and_ln156"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %and_ln156, label %6, label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="and_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></Node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="and_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  store i8 %in_temp_V, i8* @window_V_6_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit._crit_edge:0  %icmp_ln164_1 = icmp ugt i10 %select_ln156_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln164_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:1  %and_ln164 = and i1 %select_ln156_3, %icmp_ln164_1

]]></Node>
<StgValue><ssdm name="and_ln164"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:2  br i1 %and_ln164, label %pixel_weighted_average.exit, label %Loop_col_end

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
Loop_col_end:0  %add_ln171 = add i19 %select_ln156, 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Loop_col_end:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
Loop_col_end:2  %col = add i10 %select_ln156_1, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
Loop_col_end:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:5  %in_temp_V_1_load = load i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="in_temp_V_1_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:6  %window_V_5_6_loc_1_l = load i8* %window_V_5_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_5_6_loc_1_l"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:7  %window_V_4_6_loc_1_l = load i8* %window_V_4_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_4_6_loc_1_l"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:8  %window_V_3_6_loc_1_l = load i8* %window_V_3_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_3_6_loc_1_l"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:9  %window_V_2_6_loc_1_l = load i8* %window_V_2_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_2_6_loc_1_l"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:10  %window_V_1_6_loc_1_l = load i8* %window_V_1_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_1_6_loc_1_l"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:11  %window_V_0_6_loc_1_l = load i8* %window_V_0_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_0_6_loc_1_l"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp_ln116, label %7, label %Loop_col_begin

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load_2, i8* @kernel_off_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge57

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load_1, i8* @kernel_sum_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge56:8  %kernel_config_V_load = load i8* %kernel_config_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch47:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch5132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch46:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch5132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch45:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch5132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch44:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch5132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch43:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch5132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch42:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch5132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch48:0  store i8 %kernel_config_V_load, i8* @kernel_V_5_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-3"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch5132

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch40:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch39:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch38:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch37:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch36:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch35:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch41:0  store i8 %kernel_config_V_load, i8* @kernel_V_4_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-4"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch33:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch3114

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch32:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch3114

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch31:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch3114

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch30:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch3114

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch29:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch3114

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch28:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch3114

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch34:0  store i8 %kernel_config_V_load, i8* @kernel_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="3"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch3114

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch26:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch2105

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch25:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch2105

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch24:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch2105

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch23:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch2105

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch22:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch2105

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch21:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch2105

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch27:0  store i8 %kernel_config_V_load, i8* @kernel_V_2_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="2"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch2105

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch19:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch196

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch18:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch196

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch196

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch16:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch196

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch196

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch14:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch196

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch20:0  store i8 %kernel_config_V_load, i8* @kernel_V_1_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="1"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch196

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch087

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch087

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch087

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch087

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch087

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch087

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 %kernel_config_V_load, i8* @kernel_V_0_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="0"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch087

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch54:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch6141

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch53:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch6141

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch52:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch6141

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch51:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch6141

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch50:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch6141

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch49:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch6141

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch55:0  store i8 %kernel_config_V_load, i8* @kernel_V_6_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-1"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="trunc_ln180" val="-2"/>
<literal name="trunc_ln180_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch6141

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 %line_buffer_V_0_load, i8* @window_V_0_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader:6  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:7  store i8 %line_buffer_V_1_load, i8* @window_V_1_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader:10  store i8 %line_buffer_V_2_load, i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:11  store i8 %line_buffer_V_2_load, i8* @window_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader:14  store i8 %line_buffer_V_3_load, i8* %line_buffer_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:15  store i8 %line_buffer_V_3_load, i8* @window_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader:18  store i8 %line_buffer_V_4_load, i8* %line_buffer_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:19  store i8 %line_buffer_V_4_load, i8* @window_V_4_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader:22  store i8 %line_buffer_V_5_load, i8* %line_buffer_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:23  store i8 %line_buffer_V_5_load, i8* @window_V_5_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader.preheader:24  store i8 %line_buffer_V_0_load, i8* %window_V_0_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader.preheader:25  store i8 %line_buffer_V_1_load, i8* %window_V_1_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader.preheader:26  store i8 %line_buffer_V_2_load, i8* %window_V_2_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader.preheader:27  store i8 %line_buffer_V_3_load, i8* %window_V_3_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader.preheader:28  store i8 %line_buffer_V_4_load, i8* %window_V_4_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
.preheader.preheader:29  store i8 %line_buffer_V_5_load, i8* %window_V_5_6_loc_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:30  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="and_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln160 = zext i10 %select_ln156_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="and_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_V_5_addr_1 = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="and_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
:4  store i8 %in_temp_V, i8* %line_buffer_V_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="and_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="8">
<![CDATA[
:5  store i8 %in_temp_V, i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
<literal name="and_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:0  %window_V_0_1_load = load i8* @window_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_0_1_load"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:1  %window_V_0_2_load = load i8* @window_V_0_2, align 2

]]></Node>
<StgValue><ssdm name="window_V_0_2_load"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:2  store i8 %window_V_0_2_load, i8* @window_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:3  %window_V_0_3_load = load i8* @window_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_0_3_load"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:4  store i8 %window_V_0_3_load, i8* @window_V_0_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:5  %window_V_0_4_load = load i8* @window_V_0_4, align 4

]]></Node>
<StgValue><ssdm name="window_V_0_4_load"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:6  store i8 %window_V_0_4_load, i8* @window_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:7  %window_V_0_5_load = load i8* @window_V_0_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_0_5_load"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:8  store i8 %window_V_0_5_load, i8* @window_V_0_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:9  store i8 %window_V_0_6_loc_1_l, i8* @window_V_0_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:10  %window_V_1_1_load = load i8* @window_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_1_load"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:11  %window_V_1_2_load = load i8* @window_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_2_load"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:12  store i8 %window_V_1_2_load, i8* @window_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:13  %window_V_1_3_load = load i8* @window_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_3_load"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:14  store i8 %window_V_1_3_load, i8* @window_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:15  %window_V_1_4_load = load i8* @window_V_1_4, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_4_load"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:16  store i8 %window_V_1_4_load, i8* @window_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:17  %window_V_1_5_load = load i8* @window_V_1_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_5_load"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:18  store i8 %window_V_1_5_load, i8* @window_V_1_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:19  store i8 %window_V_1_6_loc_1_l, i8* @window_V_1_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:20  %window_V_2_1_load = load i8* @window_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_2_1_load"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:21  %window_V_2_2_load = load i8* @window_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="window_V_2_2_load"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:22  store i8 %window_V_2_2_load, i8* @window_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:23  %window_V_2_3_load = load i8* @window_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_2_3_load"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:24  store i8 %window_V_2_3_load, i8* @window_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:25  %window_V_2_4_load = load i8* @window_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="window_V_2_4_load"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:26  store i8 %window_V_2_4_load, i8* @window_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:27  %window_V_2_5_load = load i8* @window_V_2_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_2_5_load"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:28  store i8 %window_V_2_5_load, i8* @window_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:29  store i8 %window_V_2_6_loc_1_l, i8* @window_V_2_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:30  %window_V_3_1_load = load i8* @window_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_3_1_load"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:31  %window_V_3_2_load = load i8* @window_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="window_V_3_2_load"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:32  store i8 %window_V_3_2_load, i8* @window_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:33  %window_V_3_3_load = load i8* @window_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_3_3_load"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:34  store i8 %window_V_3_3_load, i8* @window_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:35  %window_V_3_4_load = load i8* @window_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="window_V_3_4_load"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:36  store i8 %window_V_3_4_load, i8* @window_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:37  %window_V_3_5_load = load i8* @window_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_3_5_load"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:38  store i8 %window_V_3_5_load, i8* @window_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:39  store i8 %window_V_3_6_loc_1_l, i8* @window_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:40  %window_V_4_1_load = load i8* @window_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_4_1_load"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:41  %window_V_4_2_load = load i8* @window_V_4_2, align 2

]]></Node>
<StgValue><ssdm name="window_V_4_2_load"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:42  store i8 %window_V_4_2_load, i8* @window_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:43  %window_V_4_3_load = load i8* @window_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_4_3_load"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:44  store i8 %window_V_4_3_load, i8* @window_V_4_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:45  %window_V_4_4_load = load i8* @window_V_4_4, align 4

]]></Node>
<StgValue><ssdm name="window_V_4_4_load"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:46  store i8 %window_V_4_4_load, i8* @window_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:47  %window_V_4_5_load = load i8* @window_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_4_5_load"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:48  store i8 %window_V_4_5_load, i8* @window_V_4_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:49  store i8 %window_V_4_6_loc_1_l, i8* @window_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:50  %window_V_5_1_load = load i8* @window_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_5_1_load"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:51  %window_V_5_2_load = load i8* @window_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="window_V_5_2_load"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:52  store i8 %window_V_5_2_load, i8* @window_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:53  %window_V_5_3_load = load i8* @window_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_5_3_load"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:54  store i8 %window_V_5_3_load, i8* @window_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:55  %window_V_5_4_load = load i8* @window_V_5_4, align 1

]]></Node>
<StgValue><ssdm name="window_V_5_4_load"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:56  store i8 %window_V_5_4_load, i8* @window_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:57  %window_V_5_5_load = load i8* @window_V_5_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_5_5_load"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:58  store i8 %window_V_5_5_load, i8* @window_V_5_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:59  store i8 %window_V_5_6_loc_1_l, i8* @window_V_5_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:60  %window_V_6_1_load = load i8* @window_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_6_1_load"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:61  %window_V_6_2_load = load i8* @window_V_6_2, align 2

]]></Node>
<StgValue><ssdm name="window_V_6_2_load"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:62  store i8 %window_V_6_2_load, i8* @window_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:63  %window_V_6_3_load = load i8* @window_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_6_3_load"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:64  store i8 %window_V_6_3_load, i8* @window_V_6_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:65  %window_V_6_4_load = load i8* @window_V_6_4, align 2

]]></Node>
<StgValue><ssdm name="window_V_6_4_load"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:66  store i8 %window_V_6_4_load, i8* @window_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8">
<![CDATA[
.preheader40.preheader.0:67  %window_V_6_5_load = load i8* @window_V_6_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_6_5_load"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:68  store i8 %window_V_6_5_load, i8* @window_V_6_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader40.preheader.0:69  store i8 %in_temp_V_1_load, i8* @window_V_6_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
pixel_weighted_average.exit:0  %in_temp_V_1_load_1 = load i8* %in_temp_V_1

]]></Node>
<StgValue><ssdm name="in_temp_V_1_load_1"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
pixel_weighted_average.exit:1  %window_V_5_6_loc_1_l_1 = load i8* %window_V_5_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_5_6_loc_1_l_1"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
pixel_weighted_average.exit:2  %window_V_4_6_loc_1_l_1 = load i8* %window_V_4_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_4_6_loc_1_l_1"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
pixel_weighted_average.exit:3  %window_V_3_6_loc_1_l_1 = load i8* %window_V_3_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_3_6_loc_1_l_1"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
pixel_weighted_average.exit:4  %window_V_2_6_loc_1_l_1 = load i8* %window_V_2_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_2_6_loc_1_l_1"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
pixel_weighted_average.exit:5  %window_V_1_6_loc_1_l_1 = load i8* %window_V_1_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_1_6_loc_1_l_1"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
pixel_weighted_average.exit:6  %window_V_0_6_loc_1_l_1 = load i8* %window_V_0_6_loc_1

]]></Node>
<StgValue><ssdm name="window_V_0_6_loc_1_l_1"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:7  %kernel_sum_V_load = load i8* @kernel_sum_V, align 1

]]></Node>
<StgValue><ssdm name="kernel_sum_V_load"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:8  %kernel_off_V_load = load i8* @kernel_off_V, align 1

]]></Node>
<StgValue><ssdm name="kernel_off_V_load"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:10  %zext_ln215 = zext i8 %window_V_0_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:11  %kernel_V_0_0_load = load i8* @kernel_V_0_0, align 16

]]></Node>
<StgValue><ssdm name="kernel_V_0_0_load"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:12  %sext_ln215 = sext i8 %kernel_V_0_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:13  %temp_V_1 = mul i16 %sext_ln215, %zext_ln215

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:14  %sext_ln215_49 = sext i16 %temp_V_1 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_49"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:15  %zext_ln215_1 = zext i8 %window_V_0_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:16  %kernel_V_0_1_load = load i8* @kernel_V_0_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_0_1_load"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:17  %sext_ln215_1 = sext i8 %kernel_V_0_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:18  %temp_V_2 = mul i16 %sext_ln215_1, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="temp_V_2"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:19  %sext_ln215_50 = sext i16 %temp_V_2 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_50"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:20  %zext_ln215_2 = zext i8 %window_V_0_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:21  %kernel_V_0_2_load = load i8* @kernel_V_0_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_0_2_load"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:22  %sext_ln215_2 = sext i8 %kernel_V_0_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:23  %temp_V_3 = mul i16 %sext_ln215_2, %zext_ln215_2

]]></Node>
<StgValue><ssdm name="temp_V_3"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:24  %sext_ln215_51 = sext i16 %temp_V_3 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_51"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:25  %zext_ln215_3 = zext i8 %window_V_0_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:26  %kernel_V_0_3_load = load i8* @kernel_V_0_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_0_3_load"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:27  %sext_ln215_3 = sext i8 %kernel_V_0_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:28  %temp_V_4 = mul i16 %sext_ln215_3, %zext_ln215_3

]]></Node>
<StgValue><ssdm name="temp_V_4"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:29  %sext_ln215_52 = sext i16 %temp_V_4 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_52"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:30  %zext_ln215_4 = zext i8 %window_V_0_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:31  %kernel_V_0_4_load = load i8* @kernel_V_0_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_V_0_4_load"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:32  %sext_ln215_4 = sext i8 %kernel_V_0_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:33  %temp_V_5 = mul i16 %sext_ln215_4, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="temp_V_5"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:34  %sext_ln215_53 = sext i16 %temp_V_5 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_53"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:35  %zext_ln215_5 = zext i8 %window_V_0_6_loc_1_l to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:36  %kernel_V_0_5_load = load i8* @kernel_V_0_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_0_5_load"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:37  %sext_ln215_5 = sext i8 %kernel_V_0_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:38  %temp_V_6 = mul i16 %sext_ln215_5, %zext_ln215_5

]]></Node>
<StgValue><ssdm name="temp_V_6"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:39  %sext_ln215_54 = sext i16 %temp_V_6 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_54"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:40  %zext_ln215_6 = zext i8 %window_V_0_6_loc_1_l_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:41  %kernel_V_0_6_load = load i8* @kernel_V_0_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_0_6_load"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:42  %sext_ln215_6 = sext i8 %kernel_V_0_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:43  %temp_V_7 = mul i16 %sext_ln215_6, %zext_ln215_6

]]></Node>
<StgValue><ssdm name="temp_V_7"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:44  %sext_ln215_55 = sext i16 %temp_V_7 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_55"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:45  %zext_ln215_7 = zext i8 %window_V_1_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:46  %kernel_V_1_0_load = load i8* @kernel_V_1_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_1_0_load"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:47  %sext_ln215_7 = sext i8 %kernel_V_1_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:48  %temp_V_8 = mul i16 %sext_ln215_7, %zext_ln215_7

]]></Node>
<StgValue><ssdm name="temp_V_8"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:49  %sext_ln215_56 = sext i16 %temp_V_8 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_56"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:50  %zext_ln215_8 = zext i8 %window_V_1_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:51  %kernel_V_1_1_load = load i8* @kernel_V_1_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_1_1_load"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:52  %sext_ln215_8 = sext i8 %kernel_V_1_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:53  %temp_V_9 = mul i16 %sext_ln215_8, %zext_ln215_8

]]></Node>
<StgValue><ssdm name="temp_V_9"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:54  %sext_ln215_57 = sext i16 %temp_V_9 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_57"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:55  %zext_ln215_9 = zext i8 %window_V_1_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:56  %kernel_V_1_2_load = load i8* @kernel_V_1_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_1_2_load"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:57  %sext_ln215_9 = sext i8 %kernel_V_1_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:58  %temp_V_10 = mul i16 %sext_ln215_9, %zext_ln215_9

]]></Node>
<StgValue><ssdm name="temp_V_10"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:59  %sext_ln215_58 = sext i16 %temp_V_10 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_58"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:60  %zext_ln215_10 = zext i8 %window_V_1_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:61  %kernel_V_1_3_load = load i8* @kernel_V_1_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_1_3_load"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:62  %sext_ln215_10 = sext i8 %kernel_V_1_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:63  %temp_V_11 = mul i16 %sext_ln215_10, %zext_ln215_10

]]></Node>
<StgValue><ssdm name="temp_V_11"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:64  %sext_ln215_59 = sext i16 %temp_V_11 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_59"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:65  %zext_ln215_11 = zext i8 %window_V_1_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:66  %kernel_V_1_4_load = load i8* @kernel_V_1_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_1_4_load"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:67  %sext_ln215_11 = sext i8 %kernel_V_1_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:68  %temp_V_12 = mul i16 %sext_ln215_11, %zext_ln215_11

]]></Node>
<StgValue><ssdm name="temp_V_12"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:69  %sext_ln215_60 = sext i16 %temp_V_12 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_60"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:70  %zext_ln215_12 = zext i8 %window_V_1_6_loc_1_l to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:71  %kernel_V_1_5_load = load i8* @kernel_V_1_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_1_5_load"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:72  %sext_ln215_12 = sext i8 %kernel_V_1_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:73  %temp_V_13 = mul i16 %sext_ln215_12, %zext_ln215_12

]]></Node>
<StgValue><ssdm name="temp_V_13"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:74  %sext_ln215_61 = sext i16 %temp_V_13 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_61"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:75  %zext_ln215_13 = zext i8 %window_V_1_6_loc_1_l_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:76  %kernel_V_1_6_load = load i8* @kernel_V_1_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_1_6_load"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:77  %sext_ln215_13 = sext i8 %kernel_V_1_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:78  %temp_V_14 = mul i16 %sext_ln215_13, %zext_ln215_13

]]></Node>
<StgValue><ssdm name="temp_V_14"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:79  %sext_ln215_62 = sext i16 %temp_V_14 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_62"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:80  %zext_ln215_14 = zext i8 %window_V_2_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:81  %kernel_V_2_0_load = load i8* @kernel_V_2_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_2_0_load"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:82  %sext_ln215_14 = sext i8 %kernel_V_2_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:83  %temp_V_15 = mul i16 %sext_ln215_14, %zext_ln215_14

]]></Node>
<StgValue><ssdm name="temp_V_15"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:84  %sext_ln215_63 = sext i16 %temp_V_15 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_63"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:85  %zext_ln215_15 = zext i8 %window_V_2_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:86  %kernel_V_2_1_load = load i8* @kernel_V_2_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_2_1_load"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:87  %sext_ln215_15 = sext i8 %kernel_V_2_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_15"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:88  %temp_V_16 = mul i16 %sext_ln215_15, %zext_ln215_15

]]></Node>
<StgValue><ssdm name="temp_V_16"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:89  %sext_ln215_64 = sext i16 %temp_V_16 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_64"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:90  %zext_ln215_16 = zext i8 %window_V_2_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:91  %kernel_V_2_2_load = load i8* @kernel_V_2_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_2_2_load"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:92  %sext_ln215_16 = sext i8 %kernel_V_2_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_16"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:93  %temp_V_17 = mul i16 %sext_ln215_16, %zext_ln215_16

]]></Node>
<StgValue><ssdm name="temp_V_17"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:94  %sext_ln215_65 = sext i16 %temp_V_17 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_65"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:95  %zext_ln215_17 = zext i8 %window_V_2_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:96  %kernel_V_2_3_load = load i8* @kernel_V_2_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_2_3_load"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:97  %sext_ln215_17 = sext i8 %kernel_V_2_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_17"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:98  %temp_V_18 = mul i16 %sext_ln215_17, %zext_ln215_17

]]></Node>
<StgValue><ssdm name="temp_V_18"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:99  %sext_ln215_66 = sext i16 %temp_V_18 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_66"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:100  %zext_ln215_18 = zext i8 %window_V_2_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:101  %kernel_V_2_4_load = load i8* @kernel_V_2_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_2_4_load"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:102  %sext_ln215_18 = sext i8 %kernel_V_2_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_18"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:103  %temp_V_19 = mul i16 %sext_ln215_18, %zext_ln215_18

]]></Node>
<StgValue><ssdm name="temp_V_19"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:104  %sext_ln215_67 = sext i16 %temp_V_19 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_67"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:105  %zext_ln215_19 = zext i8 %window_V_2_6_loc_1_l to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:106  %kernel_V_2_5_load = load i8* @kernel_V_2_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_2_5_load"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:107  %sext_ln215_19 = sext i8 %kernel_V_2_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_19"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:108  %temp_V_20 = mul i16 %sext_ln215_19, %zext_ln215_19

]]></Node>
<StgValue><ssdm name="temp_V_20"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:109  %sext_ln215_68 = sext i16 %temp_V_20 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_68"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:110  %zext_ln215_20 = zext i8 %window_V_2_6_loc_1_l_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:111  %kernel_V_2_6_load = load i8* @kernel_V_2_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_2_6_load"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:112  %sext_ln215_20 = sext i8 %kernel_V_2_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_20"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:113  %temp_V_21 = mul i16 %sext_ln215_20, %zext_ln215_20

]]></Node>
<StgValue><ssdm name="temp_V_21"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:114  %sext_ln215_69 = sext i16 %temp_V_21 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_69"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:115  %zext_ln215_21 = zext i8 %window_V_3_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:116  %kernel_V_3_0_load = load i8* @kernel_V_3_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_3_0_load"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:117  %sext_ln215_21 = sext i8 %kernel_V_3_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_21"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:118  %temp_V_22 = mul i16 %sext_ln215_21, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="temp_V_22"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:119  %sext_ln215_70 = sext i16 %temp_V_22 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_70"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:120  %zext_ln215_22 = zext i8 %window_V_3_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:121  %kernel_V_3_1_load = load i8* @kernel_V_3_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_3_1_load"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:122  %sext_ln215_22 = sext i8 %kernel_V_3_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_22"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:123  %temp_V_23 = mul i16 %sext_ln215_22, %zext_ln215_22

]]></Node>
<StgValue><ssdm name="temp_V_23"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:124  %sext_ln215_71 = sext i16 %temp_V_23 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_71"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:125  %zext_ln215_23 = zext i8 %window_V_3_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:126  %kernel_V_3_2_load = load i8* @kernel_V_3_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_3_2_load"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:127  %sext_ln215_23 = sext i8 %kernel_V_3_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_23"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:128  %temp_V_24 = mul i16 %sext_ln215_23, %zext_ln215_23

]]></Node>
<StgValue><ssdm name="temp_V_24"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:129  %sext_ln215_72 = sext i16 %temp_V_24 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_72"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:130  %zext_ln215_24 = zext i8 %window_V_3_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:131  %kernel_V_3_3_load = load i8* @kernel_V_3_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_3_3_load"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:132  %sext_ln215_24 = sext i8 %kernel_V_3_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:133  %temp_V_25 = mul i16 %sext_ln215_24, %zext_ln215_24

]]></Node>
<StgValue><ssdm name="temp_V_25"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:134  %sext_ln215_73 = sext i16 %temp_V_25 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_73"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:135  %zext_ln215_25 = zext i8 %window_V_3_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:136  %kernel_V_3_4_load = load i8* @kernel_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_3_4_load"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:137  %sext_ln215_25 = sext i8 %kernel_V_3_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_25"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:138  %temp_V_26 = mul i16 %sext_ln215_25, %zext_ln215_25

]]></Node>
<StgValue><ssdm name="temp_V_26"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:139  %sext_ln215_74 = sext i16 %temp_V_26 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_74"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:140  %zext_ln215_26 = zext i8 %window_V_3_6_loc_1_l to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_26"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:141  %kernel_V_3_5_load = load i8* @kernel_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_3_5_load"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:142  %sext_ln215_26 = sext i8 %kernel_V_3_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_26"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:143  %temp_V_27 = mul i16 %sext_ln215_26, %zext_ln215_26

]]></Node>
<StgValue><ssdm name="temp_V_27"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:144  %sext_ln215_75 = sext i16 %temp_V_27 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_75"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:145  %zext_ln215_27 = zext i8 %window_V_3_6_loc_1_l_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:146  %kernel_V_3_6_load = load i8* @kernel_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_3_6_load"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:147  %sext_ln215_27 = sext i8 %kernel_V_3_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_27"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:148  %temp_V_28 = mul i16 %sext_ln215_27, %zext_ln215_27

]]></Node>
<StgValue><ssdm name="temp_V_28"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:149  %sext_ln215_76 = sext i16 %temp_V_28 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_76"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:150  %zext_ln215_28 = zext i8 %window_V_4_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:151  %kernel_V_4_0_load = load i8* @kernel_V_4_0, align 4

]]></Node>
<StgValue><ssdm name="kernel_V_4_0_load"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:152  %sext_ln215_28 = sext i8 %kernel_V_4_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_28"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:153  %temp_V_29 = mul i16 %sext_ln215_28, %zext_ln215_28

]]></Node>
<StgValue><ssdm name="temp_V_29"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:154  %sext_ln215_77 = sext i16 %temp_V_29 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_77"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:155  %zext_ln215_29 = zext i8 %window_V_4_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:156  %kernel_V_4_1_load = load i8* @kernel_V_4_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_4_1_load"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:157  %sext_ln215_29 = sext i8 %kernel_V_4_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_29"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:158  %temp_V_30 = mul i16 %sext_ln215_29, %zext_ln215_29

]]></Node>
<StgValue><ssdm name="temp_V_30"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:159  %sext_ln215_78 = sext i16 %temp_V_30 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_78"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:160  %zext_ln215_30 = zext i8 %window_V_4_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_30"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:161  %kernel_V_4_2_load = load i8* @kernel_V_4_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_4_2_load"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:162  %sext_ln215_30 = sext i8 %kernel_V_4_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_30"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:163  %temp_V_31 = mul i16 %sext_ln215_30, %zext_ln215_30

]]></Node>
<StgValue><ssdm name="temp_V_31"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:164  %sext_ln215_79 = sext i16 %temp_V_31 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_79"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:165  %zext_ln215_31 = zext i8 %window_V_4_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_31"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:166  %kernel_V_4_3_load = load i8* @kernel_V_4_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_4_3_load"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:167  %sext_ln215_31 = sext i8 %kernel_V_4_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_31"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:168  %temp_V_32 = mul i16 %sext_ln215_31, %zext_ln215_31

]]></Node>
<StgValue><ssdm name="temp_V_32"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:169  %sext_ln215_80 = sext i16 %temp_V_32 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_80"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:170  %zext_ln215_32 = zext i8 %window_V_4_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_32"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:171  %kernel_V_4_4_load = load i8* @kernel_V_4_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_V_4_4_load"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:172  %sext_ln215_32 = sext i8 %kernel_V_4_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_32"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:173  %temp_V_33 = mul i16 %sext_ln215_32, %zext_ln215_32

]]></Node>
<StgValue><ssdm name="temp_V_33"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:174  %sext_ln215_81 = sext i16 %temp_V_33 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_81"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:175  %zext_ln215_33 = zext i8 %window_V_4_6_loc_1_l to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_33"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:176  %kernel_V_4_5_load = load i8* @kernel_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_4_5_load"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:177  %sext_ln215_33 = sext i8 %kernel_V_4_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_33"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:178  %temp_V_34 = mul i16 %sext_ln215_33, %zext_ln215_33

]]></Node>
<StgValue><ssdm name="temp_V_34"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:179  %sext_ln215_82 = sext i16 %temp_V_34 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_82"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:180  %zext_ln215_34 = zext i8 %window_V_4_6_loc_1_l_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_34"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:181  %kernel_V_4_6_load = load i8* @kernel_V_4_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_4_6_load"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:182  %sext_ln215_34 = sext i8 %kernel_V_4_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_34"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:183  %temp_V_35 = mul i16 %sext_ln215_34, %zext_ln215_34

]]></Node>
<StgValue><ssdm name="temp_V_35"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:184  %sext_ln215_83 = sext i16 %temp_V_35 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_83"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:185  %zext_ln215_35 = zext i8 %window_V_5_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_35"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:186  %kernel_V_5_0_load = load i8* @kernel_V_5_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_5_0_load"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:187  %sext_ln215_35 = sext i8 %kernel_V_5_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_35"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:188  %temp_V_36 = mul i16 %sext_ln215_35, %zext_ln215_35

]]></Node>
<StgValue><ssdm name="temp_V_36"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:189  %sext_ln215_84 = sext i16 %temp_V_36 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_84"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:190  %zext_ln215_36 = zext i8 %window_V_5_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_36"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:191  %kernel_V_5_1_load = load i8* @kernel_V_5_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_5_1_load"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:192  %sext_ln215_36 = sext i8 %kernel_V_5_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_36"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:193  %temp_V_37 = mul i16 %sext_ln215_36, %zext_ln215_36

]]></Node>
<StgValue><ssdm name="temp_V_37"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:194  %sext_ln215_85 = sext i16 %temp_V_37 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_85"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:195  %zext_ln215_37 = zext i8 %window_V_5_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_37"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:196  %kernel_V_5_2_load = load i8* @kernel_V_5_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_5_2_load"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:197  %sext_ln215_37 = sext i8 %kernel_V_5_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_37"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:198  %temp_V_38 = mul i16 %sext_ln215_37, %zext_ln215_37

]]></Node>
<StgValue><ssdm name="temp_V_38"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:199  %sext_ln215_86 = sext i16 %temp_V_38 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_86"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:200  %zext_ln215_38 = zext i8 %window_V_5_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_38"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:201  %kernel_V_5_3_load = load i8* @kernel_V_5_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_5_3_load"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:202  %sext_ln215_38 = sext i8 %kernel_V_5_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_38"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:203  %temp_V_39 = mul i16 %sext_ln215_38, %zext_ln215_38

]]></Node>
<StgValue><ssdm name="temp_V_39"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:204  %sext_ln215_87 = sext i16 %temp_V_39 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_87"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:205  %zext_ln215_39 = zext i8 %window_V_5_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_39"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:206  %kernel_V_5_4_load = load i8* @kernel_V_5_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_5_4_load"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:207  %sext_ln215_39 = sext i8 %kernel_V_5_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_39"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:208  %temp_V_40 = mul i16 %sext_ln215_39, %zext_ln215_39

]]></Node>
<StgValue><ssdm name="temp_V_40"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:209  %sext_ln215_88 = sext i16 %temp_V_40 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_88"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:210  %zext_ln215_40 = zext i8 %window_V_5_6_loc_1_l to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_40"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:211  %kernel_V_5_5_load = load i8* @kernel_V_5_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_5_5_load"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:212  %sext_ln215_40 = sext i8 %kernel_V_5_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_40"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:213  %temp_V_41 = mul i16 %sext_ln215_40, %zext_ln215_40

]]></Node>
<StgValue><ssdm name="temp_V_41"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:214  %sext_ln215_89 = sext i16 %temp_V_41 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_89"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:215  %zext_ln215_41 = zext i8 %window_V_5_6_loc_1_l_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_41"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:216  %kernel_V_5_6_load = load i8* @kernel_V_5_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_5_6_load"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:217  %sext_ln215_41 = sext i8 %kernel_V_5_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_41"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:218  %temp_V_42 = mul i16 %sext_ln215_41, %zext_ln215_41

]]></Node>
<StgValue><ssdm name="temp_V_42"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:219  %sext_ln215_90 = sext i16 %temp_V_42 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_90"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:220  %zext_ln215_42 = zext i8 %window_V_6_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_42"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:221  %kernel_V_6_0_load = load i8* @kernel_V_6_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_6_0_load"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:222  %sext_ln215_42 = sext i8 %kernel_V_6_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_42"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:223  %temp_V_43 = mul i16 %sext_ln215_42, %zext_ln215_42

]]></Node>
<StgValue><ssdm name="temp_V_43"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="18" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:224  %sext_ln215_91 = sext i16 %temp_V_43 to i18

]]></Node>
<StgValue><ssdm name="sext_ln215_91"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:225  %zext_ln215_43 = zext i8 %window_V_6_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_43"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:226  %kernel_V_6_1_load = load i8* @kernel_V_6_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_6_1_load"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:227  %sext_ln215_43 = sext i8 %kernel_V_6_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_43"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:228  %temp_V_44 = mul i16 %sext_ln215_43, %zext_ln215_43

]]></Node>
<StgValue><ssdm name="temp_V_44"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:229  %sext_ln215_92 = sext i16 %temp_V_44 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_92"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:230  %zext_ln215_44 = zext i8 %window_V_6_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_44"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:231  %kernel_V_6_2_load = load i8* @kernel_V_6_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_6_2_load"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:232  %sext_ln215_44 = sext i8 %kernel_V_6_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_44"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:233  %temp_V_45 = mul i16 %sext_ln215_44, %zext_ln215_44

]]></Node>
<StgValue><ssdm name="temp_V_45"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:234  %sext_ln215_93 = sext i16 %temp_V_45 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_93"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:235  %zext_ln215_45 = zext i8 %window_V_6_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_45"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:236  %kernel_V_6_3_load = load i8* @kernel_V_6_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_6_3_load"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:237  %sext_ln215_45 = sext i8 %kernel_V_6_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_45"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:238  %temp_V_46 = mul i16 %sext_ln215_45, %zext_ln215_45

]]></Node>
<StgValue><ssdm name="temp_V_46"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:239  %sext_ln215_94 = sext i16 %temp_V_46 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_94"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:240  %zext_ln215_46 = zext i8 %window_V_6_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_46"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:241  %kernel_V_6_4_load = load i8* @kernel_V_6_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_6_4_load"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:242  %sext_ln215_46 = sext i8 %kernel_V_6_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_46"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:243  %temp_V_47 = mul i16 %sext_ln215_46, %zext_ln215_46

]]></Node>
<StgValue><ssdm name="temp_V_47"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:244  %sext_ln215_95 = sext i16 %temp_V_47 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_95"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:245  %zext_ln215_47 = zext i8 %in_temp_V_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_47"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:246  %kernel_V_6_5_load = load i8* @kernel_V_6_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_V_6_5_load"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:247  %sext_ln215_47 = sext i8 %kernel_V_6_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_47"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:248  %temp_V_48 = mul i16 %sext_ln215_47, %zext_ln215_47

]]></Node>
<StgValue><ssdm name="temp_V_48"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:249  %sext_ln215_96 = sext i16 %temp_V_48 to i17

]]></Node>
<StgValue><ssdm name="sext_ln215_96"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:250  %zext_ln215_48 = zext i8 %in_temp_V_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_48"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
pixel_weighted_average.exit:251  %kernel_V_6_6_load = load i8* @kernel_V_6_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_V_6_6_load"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:252  %sext_ln215_48 = sext i8 %kernel_V_6_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln215_48"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:253  %temp_V_49 = mul i16 %sext_ln215_48, %zext_ln215_48

]]></Node>
<StgValue><ssdm name="temp_V_49"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
pixel_weighted_average.exit:254  store i16 %temp_V_49, i16* %temp_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="16">
<![CDATA[
pixel_weighted_average.exit:255  %sext_ln68 = sext i16 %temp_V_49 to i17

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:256  %add_ln68 = add i17 %sext_ln215_51, %sext_ln215_50

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:257  %sext_ln68_1 = sext i17 %add_ln68 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:258  %add_ln68_1 = add i18 %sext_ln215_49, %sext_ln68_1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:260  %add_ln68_2 = add i17 %sext_ln215_54, %sext_ln215_53

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:261  %sext_ln68_3 = sext i17 %add_ln68_2 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_3"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:262  %add_ln68_3 = add i18 %sext_ln215_52, %sext_ln68_3

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:266  %add_ln68_5 = add i17 %sext_ln215_57, %sext_ln215_56

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:267  %sext_ln68_6 = sext i17 %add_ln68_5 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_6"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:268  %add_ln68_6 = add i18 %sext_ln215_55, %sext_ln68_6

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:270  %add_ln68_7 = add i17 %sext_ln215_60, %sext_ln215_59

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:271  %sext_ln68_8 = sext i17 %add_ln68_7 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_8"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:272  %add_ln68_8 = add i18 %sext_ln215_58, %sext_ln68_8

]]></Node>
<StgValue><ssdm name="add_ln68_8"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:278  %add_ln68_11 = add i17 %sext_ln215_63, %sext_ln215_62

]]></Node>
<StgValue><ssdm name="add_ln68_11"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:279  %sext_ln68_12 = sext i17 %add_ln68_11 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_12"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:280  %add_ln68_12 = add i18 %sext_ln215_61, %sext_ln68_12

]]></Node>
<StgValue><ssdm name="add_ln68_12"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:282  %add_ln68_13 = add i17 %sext_ln215_66, %sext_ln215_65

]]></Node>
<StgValue><ssdm name="add_ln68_13"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:283  %sext_ln68_14 = sext i17 %add_ln68_13 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_14"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:284  %add_ln68_14 = add i18 %sext_ln215_64, %sext_ln68_14

]]></Node>
<StgValue><ssdm name="add_ln68_14"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:288  %add_ln68_16 = add i17 %sext_ln215_69, %sext_ln215_68

]]></Node>
<StgValue><ssdm name="add_ln68_16"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:289  %sext_ln68_17 = sext i17 %add_ln68_16 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_17"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:290  %add_ln68_17 = add i18 %sext_ln215_67, %sext_ln68_17

]]></Node>
<StgValue><ssdm name="add_ln68_17"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:292  %add_ln68_18 = add i17 %sext_ln215_72, %sext_ln215_71

]]></Node>
<StgValue><ssdm name="add_ln68_18"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:293  %sext_ln68_19 = sext i17 %add_ln68_18 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_19"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:294  %add_ln68_19 = add i18 %sext_ln215_70, %sext_ln68_19

]]></Node>
<StgValue><ssdm name="add_ln68_19"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:302  %add_ln68_23 = add i17 %sext_ln215_75, %sext_ln215_74

]]></Node>
<StgValue><ssdm name="add_ln68_23"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:303  %sext_ln68_24 = sext i17 %add_ln68_23 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_24"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:304  %add_ln68_24 = add i18 %sext_ln215_73, %sext_ln68_24

]]></Node>
<StgValue><ssdm name="add_ln68_24"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:306  %add_ln68_25 = add i17 %sext_ln215_78, %sext_ln215_77

]]></Node>
<StgValue><ssdm name="add_ln68_25"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:307  %sext_ln68_26 = sext i17 %add_ln68_25 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_26"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:308  %add_ln68_26 = add i18 %sext_ln215_76, %sext_ln68_26

]]></Node>
<StgValue><ssdm name="add_ln68_26"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:312  %add_ln68_28 = add i17 %sext_ln215_81, %sext_ln215_80

]]></Node>
<StgValue><ssdm name="add_ln68_28"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:313  %sext_ln68_29 = sext i17 %add_ln68_28 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_29"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:314  %add_ln68_29 = add i18 %sext_ln215_79, %sext_ln68_29

]]></Node>
<StgValue><ssdm name="add_ln68_29"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:316  %add_ln68_30 = add i17 %sext_ln215_84, %sext_ln215_83

]]></Node>
<StgValue><ssdm name="add_ln68_30"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:317  %sext_ln68_31 = sext i17 %add_ln68_30 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_31"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:318  %add_ln68_31 = add i18 %sext_ln215_82, %sext_ln68_31

]]></Node>
<StgValue><ssdm name="add_ln68_31"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:324  %add_ln68_34 = add i17 %sext_ln215_87, %sext_ln215_86

]]></Node>
<StgValue><ssdm name="add_ln68_34"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:325  %sext_ln68_35 = sext i17 %add_ln68_34 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_35"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:326  %add_ln68_35 = add i18 %sext_ln215_85, %sext_ln68_35

]]></Node>
<StgValue><ssdm name="add_ln68_35"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:328  %add_ln68_36 = add i17 %sext_ln215_90, %sext_ln215_89

]]></Node>
<StgValue><ssdm name="add_ln68_36"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:329  %sext_ln68_37 = sext i17 %add_ln68_36 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_37"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:330  %add_ln68_37 = add i18 %sext_ln215_88, %sext_ln68_37

]]></Node>
<StgValue><ssdm name="add_ln68_37"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:334  %add_ln68_39 = add i17 %sext_ln215_93, %sext_ln215_92

]]></Node>
<StgValue><ssdm name="add_ln68_39"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:335  %sext_ln68_40 = sext i17 %add_ln68_39 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_40"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:336  %add_ln68_40 = add i18 %sext_ln215_91, %sext_ln68_40

]]></Node>
<StgValue><ssdm name="add_ln68_40"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:338  %add_ln68_41 = add i17 %sext_ln215_95, %sext_ln215_94

]]></Node>
<StgValue><ssdm name="add_ln68_41"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:339  %sext_ln68_42 = sext i17 %add_ln68_41 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_42"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
pixel_weighted_average.exit:340  %add_ln68_42 = add i17 %sext_ln68, %sext_ln215_96

]]></Node>
<StgValue><ssdm name="add_ln68_42"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="18" op_0_bw="17">
<![CDATA[
pixel_weighted_average.exit:341  %sext_ln68_43 = sext i17 %add_ln68_42 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_43"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
pixel_weighted_average.exit:342  %add_ln68_43 = add i18 %sext_ln68_42, %sext_ln68_43

]]></Node>
<StgValue><ssdm name="add_ln68_43"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:259  %sext_ln68_2 = sext i18 %add_ln68_1 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:263  %sext_ln68_4 = sext i18 %add_ln68_3 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_4"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:264  %add_ln68_4 = add i19 %sext_ln68_2, %sext_ln68_4

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:265  %sext_ln68_5 = sext i19 %add_ln68_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_5"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:269  %sext_ln68_7 = sext i18 %add_ln68_6 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_7"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:273  %sext_ln68_9 = sext i18 %add_ln68_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_9"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:274  %add_ln68_9 = add i19 %sext_ln68_7, %sext_ln68_9

]]></Node>
<StgValue><ssdm name="add_ln68_9"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:275  %sext_ln68_10 = sext i19 %add_ln68_9 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_10"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:276  %add_ln68_10 = add i20 %sext_ln68_5, %sext_ln68_10

]]></Node>
<StgValue><ssdm name="add_ln68_10"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:277  %sext_ln68_11 = sext i20 %add_ln68_10 to i21

]]></Node>
<StgValue><ssdm name="sext_ln68_11"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:281  %sext_ln68_13 = sext i18 %add_ln68_12 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_13"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:285  %sext_ln68_15 = sext i18 %add_ln68_14 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_15"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:286  %add_ln68_15 = add i19 %sext_ln68_13, %sext_ln68_15

]]></Node>
<StgValue><ssdm name="add_ln68_15"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:287  %sext_ln68_16 = sext i19 %add_ln68_15 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_16"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:291  %sext_ln68_18 = sext i18 %add_ln68_17 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_18"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:295  %sext_ln68_20 = sext i18 %add_ln68_19 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_20"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:296  %add_ln68_20 = add i19 %sext_ln68_18, %sext_ln68_20

]]></Node>
<StgValue><ssdm name="add_ln68_20"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:297  %sext_ln68_21 = sext i19 %add_ln68_20 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_21"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:298  %add_ln68_21 = add i20 %sext_ln68_16, %sext_ln68_21

]]></Node>
<StgValue><ssdm name="add_ln68_21"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:299  %sext_ln68_22 = sext i20 %add_ln68_21 to i21

]]></Node>
<StgValue><ssdm name="sext_ln68_22"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
pixel_weighted_average.exit:300  %add_ln68_22 = add i21 %sext_ln68_11, %sext_ln68_22

]]></Node>
<StgValue><ssdm name="add_ln68_22"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="22" op_0_bw="21">
<![CDATA[
pixel_weighted_average.exit:301  %sext_ln68_23 = sext i21 %add_ln68_22 to i22

]]></Node>
<StgValue><ssdm name="sext_ln68_23"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:305  %sext_ln68_25 = sext i18 %add_ln68_24 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_25"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:309  %sext_ln68_27 = sext i18 %add_ln68_26 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_27"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:310  %add_ln68_27 = add i19 %sext_ln68_25, %sext_ln68_27

]]></Node>
<StgValue><ssdm name="add_ln68_27"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:311  %sext_ln68_28 = sext i19 %add_ln68_27 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_28"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:315  %sext_ln68_30 = sext i18 %add_ln68_29 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_30"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:319  %sext_ln68_32 = sext i18 %add_ln68_31 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_32"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:320  %add_ln68_32 = add i19 %sext_ln68_30, %sext_ln68_32

]]></Node>
<StgValue><ssdm name="add_ln68_32"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:321  %sext_ln68_33 = sext i19 %add_ln68_32 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_33"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:322  %add_ln68_33 = add i20 %sext_ln68_28, %sext_ln68_33

]]></Node>
<StgValue><ssdm name="add_ln68_33"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:323  %sext_ln68_34 = sext i20 %add_ln68_33 to i21

]]></Node>
<StgValue><ssdm name="sext_ln68_34"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:327  %sext_ln68_36 = sext i18 %add_ln68_35 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_36"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:331  %sext_ln68_38 = sext i18 %add_ln68_37 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_38"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:332  %add_ln68_38 = add i19 %sext_ln68_36, %sext_ln68_38

]]></Node>
<StgValue><ssdm name="add_ln68_38"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:333  %sext_ln68_39 = sext i19 %add_ln68_38 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_39"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:337  %sext_ln68_41 = sext i18 %add_ln68_40 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_41"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="19" op_0_bw="18">
<![CDATA[
pixel_weighted_average.exit:343  %sext_ln68_44 = sext i18 %add_ln68_43 to i19

]]></Node>
<StgValue><ssdm name="sext_ln68_44"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
pixel_weighted_average.exit:344  %add_ln68_44 = add i19 %sext_ln68_41, %sext_ln68_44

]]></Node>
<StgValue><ssdm name="add_ln68_44"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="20" op_0_bw="19">
<![CDATA[
pixel_weighted_average.exit:345  %sext_ln68_45 = sext i19 %add_ln68_44 to i20

]]></Node>
<StgValue><ssdm name="sext_ln68_45"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
pixel_weighted_average.exit:346  %add_ln68_45 = add i20 %sext_ln68_39, %sext_ln68_45

]]></Node>
<StgValue><ssdm name="add_ln68_45"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="21" op_0_bw="20">
<![CDATA[
pixel_weighted_average.exit:347  %sext_ln68_46 = sext i20 %add_ln68_45 to i21

]]></Node>
<StgValue><ssdm name="sext_ln68_46"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
pixel_weighted_average.exit:348  %add_ln68_46 = add i21 %sext_ln68_34, %sext_ln68_46

]]></Node>
<StgValue><ssdm name="add_ln68_46"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="22" op_0_bw="21">
<![CDATA[
pixel_weighted_average.exit:349  %sext_ln68_47 = sext i21 %add_ln68_46 to i22

]]></Node>
<StgValue><ssdm name="sext_ln68_47"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
pixel_weighted_average.exit:350  %add_ln68_47 = add i22 %sext_ln68_23, %sext_ln68_47

]]></Node>
<StgValue><ssdm name="add_ln68_47"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="23" op_0_bw="22">
<![CDATA[
pixel_weighted_average.exit:351  %sext_ln1371 = sext i22 %add_ln68_47 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1371"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="23" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:352  %sext_ln1371_1 = sext i8 %kernel_sum_V_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1371_1"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="27" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="728" st_id="7" stage="26" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="729" st_id="8" stage="25" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="730" st_id="9" stage="24" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="731" st_id="10" stage="23" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="732" st_id="11" stage="22" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="733" st_id="12" stage="21" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="734" st_id="13" stage="20" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="735" st_id="14" stage="19" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="736" st_id="15" stage="18" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="737" st_id="16" stage="17" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="738" st_id="17" stage="16" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="739" st_id="18" stage="15" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="740" st_id="19" stage="14" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="741" st_id="20" stage="13" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="742" st_id="21" stage="12" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="743" st_id="22" stage="11" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="744" st_id="23" stage="10" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="745" st_id="24" stage="9" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="746" st_id="25" stage="8" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="747" st_id="26" stage="7" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="748" st_id="27" stage="6" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="749" st_id="28" stage="5" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="750" st_id="29" stage="4" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="751" st_id="30" stage="3" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="752" st_id="31" stage="2" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="753" st_id="32" stage="1" lat="27">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="23" op_1_bw="23">
<![CDATA[
pixel_weighted_average.exit:353  %ret_V = sdiv i23 %sext_ln1371, %sext_ln1371_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="754" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8">
<![CDATA[
pixel_weighted_average.exit:354  %trunc_ln647 = trunc i23 %ret_V to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="755" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
pixel_weighted_average.exit:355  %add_ln647 = add i8 %kernel_off_V_load, %trunc_ln647

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>

<operation id="756" st_id="32" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
pixel_weighted_average.exit:356  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="757" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
pixel_weighted_average.exit:9  call void (...)* @_ssdm_op_SpecFUCore(i16* %temp_V, [1 x i8]* @p_str, [8 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specfucore_ln15"/></StgValue>
</operation>

<operation id="758" st_id="33" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
pixel_weighted_average.exit:356  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %add_ln647)

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="759" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
pixel_weighted_average.exit:357  br label %Loop_col_end

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln176"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
