// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.513750,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=338,HLS_SYN_LUT=2451,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [0:0] p_error;
reg   [31:0] p_pc_load_reg_2627;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_1156_p1;
reg   [6:0] op_code_reg_2640;
wire    ap_CS_fsm_state2;
wire   [2:0] funct3_fu_1160_p4;
reg   [2:0] funct3_reg_2644;
wire   [6:0] funct7_fu_1170_p4;
reg   [6:0] funct7_reg_2648;
wire   [4:0] rs1_fu_1190_p4;
reg   [4:0] rs1_reg_2652;
wire   [4:0] rs2_fu_1200_p4;
reg   [4:0] rs2_reg_2657;
wire   [4:0] rd_fu_1210_p4;
reg   [4:0] rd_reg_2668;
wire  signed [31:0] sext_ln41_fu_1270_p1;
reg  signed [31:0] sext_ln41_reg_2704;
wire  signed [11:0] imm_I_fu_1274_p4;
reg  signed [11:0] imm_I_reg_2709;
wire  signed [31:0] sext_ln42_fu_1284_p1;
reg  signed [31:0] sext_ln42_reg_2715;
reg   [4:0] imm_I2_reg_2725;
wire  signed [11:0] tmp_4_fu_1364_p3;
reg  signed [11:0] tmp_4_reg_2732;
wire   [0:0] icmp_ln223_fu_1391_p2;
reg   [0:0] icmp_ln223_reg_2738;
wire   [16:0] pos_1_fu_2294_p3;
reg   [16:0] pos_1_reg_2960;
wire    ap_CS_fsm_state15;
wire   [2:0] select_ln164_fu_2330_p3;
reg   [2:0] select_ln164_reg_2965;
reg   [16:0] memory_addr_20_reg_2979;
reg   [16:0] memory_addr_19_reg_2989;
reg   [16:0] memory_addr_18_reg_2999;
reg   [16:0] memory_addr_17_reg_3009;
reg   [16:0] memory_addr_16_reg_3019;
reg   [16:0] memory_addr_15_reg_3029;
wire   [2:0] select_ln114_fu_2508_p3;
reg   [2:0] select_ln114_reg_3034;
wire   [0:0] grp_fu_1069_p2;
reg   [0:0] icmp_ln101_reg_3103;
wire    ap_CS_fsm_state16;
reg   [0:0] icmp_ln95_reg_3107;
wire   [0:0] grp_fu_1075_p2;
reg   [0:0] icmp_ln89_reg_3111;
reg   [0:0] icmp_ln83_reg_3115;
wire   [0:0] grp_fu_1131_p2;
reg   [0:0] icmp_ln77_reg_3119;
reg   [0:0] icmp_ln71_reg_3123;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln32_fu_1151_p1;
wire   [63:0] zext_ln324_fu_1421_p1;
wire   [63:0] zext_ln324_1_fu_1426_p1;
wire   [63:0] zext_ln314_fu_1431_p1;
wire   [63:0] zext_ln314_1_fu_1436_p1;
wire   [63:0] zext_ln311_1_fu_1446_p1;
wire   [63:0] zext_ln311_fu_1441_p1;
wire   [63:0] zext_ln302_fu_1463_p1;
wire   [63:0] zext_ln302_1_fu_1468_p1;
wire   [63:0] zext_ln290_fu_1479_p1;
wire   [63:0] zext_ln290_1_fu_1484_p1;
wire   [63:0] zext_ln278_fu_1495_p1;
wire   [63:0] zext_ln278_1_fu_1500_p1;
wire   [63:0] zext_ln270_1_fu_1516_p1;
wire   [63:0] zext_ln270_fu_1511_p1;
wire   [63:0] zext_ln260_fu_1521_p1;
wire   [63:0] zext_ln260_1_fu_1526_p1;
wire   [63:0] zext_ln256_fu_1531_p1;
wire   [63:0] zext_ln256_1_fu_1536_p1;
wire   [63:0] zext_ln332_fu_1553_p1;
wire   [63:0] zext_ln332_1_fu_1558_p1;
wire   [63:0] zext_ln224_fu_1569_p1;
wire   [63:0] zext_ln220_fu_1574_p1;
wire   [63:0] zext_ln217_fu_1579_p1;
wire   [63:0] zext_ln214_fu_1584_p1;
wire   [63:0] zext_ln207_fu_1589_p1;
wire   [63:0] zext_ln200_fu_1594_p1;
wire   [63:0] zext_ln197_fu_1599_p1;
wire   [63:0] zext_ln236_fu_1604_p1;
wire   [63:0] zext_ln233_fu_1609_p1;
wire   [63:0] zext_ln163_fu_1620_p1;
wire   [63:0] zext_ln113_fu_1625_p1;
wire   [63:0] zext_ln101_fu_1630_p1;
wire   [63:0] zext_ln101_1_fu_1635_p1;
wire   [63:0] zext_ln95_fu_1640_p1;
wire   [63:0] zext_ln95_1_fu_1645_p1;
wire   [63:0] zext_ln89_fu_1650_p1;
wire   [63:0] zext_ln89_1_fu_1655_p1;
wire   [63:0] zext_ln83_fu_1660_p1;
wire   [63:0] zext_ln83_1_fu_1665_p1;
wire   [63:0] zext_ln77_fu_1670_p1;
wire   [63:0] zext_ln77_1_fu_1675_p1;
wire   [63:0] zext_ln71_fu_1680_p1;
wire   [63:0] zext_ln71_1_fu_1685_p1;
wire   [63:0] zext_ln64_fu_1696_p1;
wire   [63:0] zext_ln59_fu_1701_p1;
wire   [63:0] zext_ln56_fu_1723_p1;
wire   [63:0] zext_ln53_fu_1728_p1;
wire   [63:0] zext_ln324_2_fu_1746_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln314_3_fu_1765_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln311_3_fu_1784_p1;
wire   [63:0] zext_ln302_2_fu_1795_p1;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln291_fu_1799_p1;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln279_fu_1808_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln270_3_fu_1832_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln260_2_fu_1843_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln256_2_fu_1854_p1;
wire   [63:0] zext_ln332_2_fu_1865_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln185_1_fu_1869_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln152_2_fu_1980_p1;
wire   [63:0] zext_ln150_2_fu_1993_p1;
wire   [63:0] zext_ln145_2_fu_2002_p1;
wire   [63:0] zext_ln143_2_fu_2011_p1;
wire   [63:0] zext_ln141_2_fu_2020_p1;
wire   [63:0] zext_ln139_2_fu_2033_p1;
wire   [63:0] zext_ln135_1_fu_2037_p1;
wire   [63:0] zext_ln131_1_fu_2046_p1;
wire   [63:0] zext_ln129_1_fu_2059_p1;
wire   [63:0] zext_ln124_1_fu_2068_p1;
wire   [63:0] zext_ln122_1_fu_2077_p1;
wire   [63:0] zext_ln120_1_fu_2086_p1;
wire   [63:0] zext_ln118_1_fu_2099_p1;
wire   [63:0] zext_ln224_2_fu_2130_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln220_1_fu_2140_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln217_1_fu_2150_p1;
wire   [63:0] zext_ln214_1_fu_2160_p1;
wire   [63:0] zext_ln208_fu_2169_p1;
wire   [63:0] zext_ln201_fu_2183_p1;
wire   [63:0] zext_ln197_1_fu_2192_p1;
wire   [63:0] zext_ln236_2_fu_2206_p1;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln233_2_fu_2220_p1;
wire   [63:0] zext_ln185_fu_2338_p1;
wire   [63:0] zext_ln181_fu_2342_p1;
wire   [63:0] zext_ln181_1_fu_2346_p1;
wire   [63:0] zext_ln179_fu_2351_p1;
wire   [63:0] zext_ln179_1_fu_2355_p1;
wire   [63:0] zext_ln174_fu_2360_p1;
wire   [63:0] zext_ln174_1_fu_2364_p1;
wire   [63:0] zext_ln172_fu_2369_p1;
wire   [63:0] zext_ln172_1_fu_2373_p1;
wire   [63:0] zext_ln170_fu_2378_p1;
wire   [63:0] zext_ln170_1_fu_2382_p1;
wire   [63:0] zext_ln168_fu_2387_p1;
wire   [63:0] zext_ln168_1_fu_2391_p1;
wire   [63:0] zext_ln152_fu_2516_p1;
wire   [63:0] zext_ln150_fu_2521_p1;
wire   [63:0] zext_ln145_fu_2526_p1;
wire   [63:0] zext_ln143_fu_2531_p1;
wire   [63:0] zext_ln141_fu_2536_p1;
wire   [63:0] zext_ln139_fu_2541_p1;
wire   [63:0] zext_ln135_fu_2546_p1;
wire   [63:0] zext_ln131_fu_2551_p1;
wire   [63:0] zext_ln129_fu_2556_p1;
wire   [63:0] zext_ln124_fu_2561_p1;
wire   [63:0] zext_ln122_fu_2566_p1;
wire   [63:0] zext_ln120_fu_2571_p1;
wire   [63:0] zext_ln118_fu_2576_p1;
wire   [63:0] zext_ln65_fu_2623_p1;
wire   [31:0] grp_fu_1127_p2;
wire   [31:0] grp_fu_1121_p2;
wire   [31:0] grp_fu_1063_p2;
wire   [31:0] add_ln60_fu_1706_p2;
wire   [0:0] icmp_ln349_fu_1397_p2;
wire   [31:0] tmp_27_fu_1877_p5;
wire   [31:0] tmp_26_fu_1894_p5;
wire   [31:0] tmp_25_fu_1911_p5;
wire   [31:0] tmp_24_fu_1928_p5;
wire   [31:0] tmp_23_fu_1945_p5;
wire   [31:0] tmp_22_fu_1962_p5;
wire   [31:0] add_ln56_fu_1717_p2;
wire   [31:0] imm_U_fu_1382_p3;
wire   [31:0] or_ln324_fu_1739_p2;
wire   [31:0] ashr_ln314_fu_1758_p2;
wire   [31:0] lshr_ln311_fu_1777_p2;
wire   [31:0] xor_ln302_fu_1788_p2;
wire   [31:0] zext_ln290_2_fu_1803_p1;
wire   [31:0] zext_ln278_2_fu_1812_p1;
wire   [31:0] shl_ln270_fu_1825_p2;
wire   [31:0] sub_ln260_fu_1836_p2;
wire   [31:0] add_ln256_fu_1847_p2;
wire   [31:0] and_ln332_fu_1858_p2;
wire   [31:0] zext_ln152_1_fu_1975_p1;
wire   [31:0] zext_ln150_1_fu_1988_p1;
wire   [31:0] zext_ln145_1_fu_1997_p1;
wire   [31:0] zext_ln143_1_fu_2006_p1;
wire   [31:0] zext_ln141_1_fu_2015_p1;
wire   [31:0] zext_ln139_1_fu_2028_p1;
wire  signed [31:0] sext_ln131_fu_2041_p1;
wire  signed [31:0] sext_ln129_fu_2054_p1;
wire  signed [31:0] sext_ln124_fu_2063_p1;
wire  signed [31:0] sext_ln122_fu_2072_p1;
wire  signed [31:0] sext_ln120_fu_2081_p1;
wire  signed [31:0] sext_ln118_fu_2094_p1;
wire   [31:0] shl_ln224_fu_2123_p2;
wire   [31:0] and_ln220_fu_2134_p2;
wire   [31:0] or_ln217_fu_2144_p2;
wire   [31:0] xor_ln214_fu_2154_p2;
wire   [31:0] zext_ln207_1_fu_2173_p1;
wire   [31:0] zext_ln200_1_fu_2187_p1;
wire   [31:0] ashr_ln236_fu_2199_p2;
wire   [31:0] lshr_ln233_fu_2213_p2;
wire   [16:0] lshr_ln_fu_1141_p4;
wire   [0:0] tmp_2_fu_1248_p3;
wire   [0:0] tmp_1_fu_1240_p3;
wire   [5:0] tmp_s_fu_1230_p4;
wire   [3:0] tmp_fu_1220_p4;
wire   [12:0] imm_B_fu_1256_p6;
wire   [7:0] tmp_6_fu_1316_p4;
wire   [0:0] tmp_5_fu_1308_p3;
wire   [9:0] tmp_3_fu_1298_p4;
wire   [20:0] imm_J_fu_1326_p6;
wire   [6:0] tmp_8_fu_1354_p4;
wire   [4:0] tmp_7_fu_1344_p4;
wire   [19:0] tmp_9_fu_1372_p4;
wire   [11:0] funct12_fu_1180_p4;
wire  signed [31:0] sext_ln44_fu_1340_p1;
wire   [4:0] trunc_ln314_fu_1750_p1;
wire   [31:0] zext_ln314_2_fu_1754_p1;
wire   [4:0] trunc_ln311_fu_1769_p1;
wire   [31:0] zext_ln311_2_fu_1773_p1;
wire   [4:0] trunc_ln270_fu_1817_p1;
wire   [31:0] zext_ln270_2_fu_1821_p1;
wire   [15:0] trunc_ln181_fu_1873_p1;
wire   [15:0] trunc_ln179_fu_1890_p1;
wire   [7:0] trunc_ln174_fu_1907_p1;
wire   [7:0] trunc_ln172_fu_1924_p1;
wire   [7:0] trunc_ln170_fu_1941_p1;
wire   [7:0] trunc_ln168_fu_1958_p1;
wire   [15:0] grp_fu_1081_p4;
wire   [15:0] trunc_ln150_fu_1984_p1;
wire   [7:0] grp_fu_1091_p4;
wire   [7:0] grp_fu_1101_p4;
wire   [7:0] grp_fu_1111_p4;
wire   [7:0] trunc_ln139_fu_2024_p1;
wire   [15:0] trunc_ln129_fu_2050_p1;
wire   [7:0] trunc_ln118_fu_2090_p1;
wire   [31:0] zext_ln224_1_fu_2120_p1;
wire   [0:0] icmp_ln207_fu_2164_p2;
wire   [0:0] icmp_ln200_fu_2178_p2;
wire   [31:0] zext_ln236_1_fu_2196_p1;
wire   [31:0] zext_ln233_1_fu_2210_p1;
wire   [33:0] zext_ln163_1_fu_2224_p1;
wire  signed [33:0] sext_ln163_fu_2228_p1;
wire   [33:0] add_ln163_fu_2238_p2;
wire   [18:0] trunc_ln163_fu_2234_p1;
wire  signed [18:0] sext_ln163_1_fu_2231_p1;
wire   [18:0] add_ln163_1_fu_2248_p2;
wire   [18:0] sub_ln163_fu_2262_p2;
wire   [16:0] trunc_ln163_1_fu_2268_p4;
wire   [0:0] tmp_12_fu_2254_p3;
wire   [16:0] sub_ln163_1_fu_2278_p2;
wire   [16:0] trunc_ln163_2_fu_2284_p4;
wire   [1:0] trunc_ln163_3_fu_2244_p1;
wire   [1:0] sub_ln164_fu_2302_p2;
wire   [2:0] p_and_t3_fu_2308_p3;
wire   [2:0] sub_ln164_1_fu_2316_p2;
wire   [2:0] tmp_13_fu_2322_p3;
wire   [33:0] zext_ln113_1_fu_2402_p1;
wire  signed [33:0] sext_ln113_fu_2406_p1;
wire   [33:0] add_ln113_fu_2416_p2;
wire   [18:0] trunc_ln113_fu_2412_p1;
wire  signed [18:0] sext_ln113_1_fu_2409_p1;
wire   [18:0] add_ln113_1_fu_2426_p2;
wire   [18:0] sub_ln113_fu_2440_p2;
wire   [16:0] trunc_ln113_1_fu_2446_p4;
wire   [0:0] tmp_10_fu_2432_p3;
wire   [16:0] sub_ln113_1_fu_2456_p2;
wire   [16:0] trunc_ln113_2_fu_2462_p4;
wire   [1:0] trunc_ln113_3_fu_2422_p1;
wire   [1:0] sub_ln114_fu_2480_p2;
wire   [2:0] p_and_t_fu_2486_p3;
wire   [2:0] sub_ln114_1_fu_2494_p2;
wire   [2:0] tmp_11_fu_2500_p3;
wire   [16:0] pos_fu_2472_p3;
reg   [16:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 17'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((op_code_fu_1156_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
            p_pc <= add_ln60_fu_1706_p2;
        end else if (((1'b1 == ap_CS_fsm_state11) & ((((((((((funct3_reg_2644 == 3'd6) & (op_code_reg_2640 == 7'd99) & (icmp_ln95_reg_3107 == 1'd0)) | ((funct3_reg_2644 == 3'd7) & (op_code_reg_2640 == 7'd99) & (icmp_ln101_reg_3103 == 1'd1))) | ((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd99) & (icmp_ln89_reg_3111 == 1'd1))) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd99) & (icmp_ln83_reg_3115 == 1'd0))) | ((funct3_reg_2644 == 3'd3) & (op_code_reg_2640 == 7'd99))) | ((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd99))) | (~(funct3_reg_2644 == 3'd6) & ~(funct3_reg_2644 == 3'd7) & ~(funct3_reg_2644 == 3'd4) & ~(funct3_reg_2644 == 3'd5) & ~(funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd99) & (icmp_ln71_reg_3123 == 1'd0))) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd99) & (icmp_ln77_reg_3119 == 1'd1))) | (~(op_code_reg_2640 == 7'd111) & ~(op_code_reg_2640 == 7'd99) & ~(op_code_reg_2640 == 7'd103))))) begin
            p_pc <= grp_fu_1063_p2;
        end else if (((op_code_reg_2640 == 7'd103) & (1'b1 == ap_CS_fsm_state11))) begin
            p_pc <= grp_fu_1121_p2;
        end else if ((((funct3_reg_2644 == 3'd6) & (grp_fu_1069_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_reg_2644 == 3'd7) & (grp_fu_1069_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_reg_2644 == 3'd4) & (grp_fu_1075_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_reg_2644 == 3'd5) & (grp_fu_1075_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_reg_2644 == 3'd0) & (grp_fu_1131_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_reg_2644 == 3'd1) & (grp_fu_1131_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
            p_pc <= grp_fu_1127_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_2644 <= {{memory_q0[14:12]}};
        funct7_reg_2648 <= {{memory_q0[31:25]}};
        icmp_ln223_reg_2738 <= icmp_ln223_fu_1391_p2;
        imm_I2_reg_2725 <= {{memory_q0[24:20]}};
        imm_I_reg_2709 <= {{memory_q0[31:20]}};
        op_code_reg_2640 <= op_code_fu_1156_p1;
        rd_reg_2668 <= {{memory_q0[11:7]}};
        rs1_reg_2652 <= {{memory_q0[19:15]}};
        rs2_reg_2657 <= {{memory_q0[24:20]}};
        sext_ln41_reg_2704[31 : 1] <= sext_ln41_fu_1270_p1[31 : 1];
        sext_ln42_reg_2715 <= sext_ln42_fu_1284_p1;
        tmp_4_reg_2732 <= tmp_4_fu_1364_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd7) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln101_reg_3103 <= grp_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln71_reg_3123 <= grp_fu_1131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln77_reg_3119 <= grp_fu_1131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd4) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln83_reg_3115 <= grp_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd5) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln89_reg_3111 <= grp_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd6) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln95_reg_3107 <= grp_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_addr_15_reg_3029 <= zext_ln168_1_fu_2391_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_addr_16_reg_3019 <= zext_ln170_1_fu_2382_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_addr_17_reg_3009 <= zext_ln172_1_fu_2373_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_addr_18_reg_2999 <= zext_ln174_1_fu_2364_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_addr_19_reg_2989 <= zext_ln179_1_fu_2355_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_addr_20_reg_2979 <= zext_ln181_1_fu_2346_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(op_code_fu_1156_p1 == 7'd51) & ~(op_code_fu_1156_p1 == 7'd15) & ~(op_code_fu_1156_p1 == 7'd115) & ~(op_code_fu_1156_p1 == 7'd55) & ~(op_code_fu_1156_p1 == 7'd23) & ~(op_code_fu_1156_p1 == 7'd111) & ~(op_code_fu_1156_p1 == 7'd103) & ~(op_code_fu_1156_p1 == 7'd99) & ~(op_code_fu_1156_p1 == 7'd3) & ~(op_code_fu_1156_p1 == 7'd35) & ~(op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1170_p4 == 7'd0) & ~(funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1170_p4 == 7'd0) & ~(funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1170_p4 == 7'd0) & ~(funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd0) & (funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd0) 
    & (funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd0) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd0) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd0) & (funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd0) & (funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd0) & (funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd15) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln349_fu_1397_p2 == 1'd0) & (op_code_fu_1156_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | (~(funct3_reg_2644 == 3'd0) & ~(funct3_reg_2644 == 3'd1) & ~(funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state15)) 
    | (~(funct3_reg_2644 == 3'd4) & ~(funct3_reg_2644 == 3'd5) & ~(funct3_reg_2644 == 3'd0) & ~(funct3_reg_2644 == 3'd1) & ~(funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd3) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd99)) | ((funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd99)))))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2627 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state15))) begin
        pos_1_reg_2960 <= pos_1_fu_2294_p3;
        select_ln164_reg_2965 <= select_ln164_fu_2330_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_2640 == 7'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        select_ln114_reg_3034 <= select_ln114_fu_2508_p3;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln118_fu_2576_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln120_fu_2571_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln122_fu_2566_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln124_fu_2561_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln129_fu_2556_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln131_fu_2551_p1;
    end else if (((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln135_fu_2546_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln139_fu_2541_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln141_fu_2536_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln143_fu_2531_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln145_fu_2526_p1;
    end else if (((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln150_fu_2521_p1;
    end else if (((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln152_fu_2516_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln168_1_fu_2391_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln170_1_fu_2382_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln172_1_fu_2373_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln174_1_fu_2364_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln179_1_fu_2355_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        memory_address0 = zext_ln181_1_fu_2346_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_15_reg_3029;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_16_reg_3019;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_17_reg_3009;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_18_reg_2999;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_19_reg_2989;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_20_reg_2979;
    end else if (((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = zext_ln185_1_fu_1869_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln32_fu_1151_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) 
    | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) 
    & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_fu_2508_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 
    7'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state11)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state11))) begin
        if (((funct3_reg_2644 == 3'd0) & (select_ln164_reg_2965 == 3'd0))) begin
            memory_d0 = tmp_22_fu_1962_p5;
        end else if (((funct3_reg_2644 == 3'd0) & (select_ln164_reg_2965 == 3'd1))) begin
            memory_d0 = tmp_23_fu_1945_p5;
        end else if (((funct3_reg_2644 == 3'd0) & (select_ln164_reg_2965 == 3'd2))) begin
            memory_d0 = tmp_24_fu_1928_p5;
        end else if (((funct3_reg_2644 == 3'd0) & (select_ln164_reg_2965 == 3'd3))) begin
            memory_d0 = tmp_25_fu_1911_p5;
        end else if (((funct3_reg_2644 == 3'd1) & (select_ln164_reg_2965 == 3'd0))) begin
            memory_d0 = tmp_26_fu_1894_p5;
        end else if (((funct3_reg_2644 == 3'd1) & (select_ln164_reg_2965 == 3'd2))) begin
            memory_d0 = tmp_27_fu_1877_p5;
        end else if ((funct3_reg_2644 == 3'd2)) begin
            memory_d0 = xreg_q1;
        end else begin
            memory_d0 = 'bx;
        end
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_reg_2965 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state11)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        xreg_address0 = zext_ln65_fu_2623_p1;
    end else if (((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_address0 = zext_ln233_2_fu_2220_p1;
    end else if (((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_address0 = zext_ln236_2_fu_2206_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln197_1_fu_2192_p1;
    end else if (((funct3_reg_2644 == 3'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln201_fu_2183_p1;
    end else if (((funct3_reg_2644 == 3'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln208_fu_2169_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln214_1_fu_2160_p1;
    end else if (((funct3_reg_2644 == 3'd6) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln217_1_fu_2150_p1;
    end else if (((funct3_reg_2644 == 3'd7) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address0 = zext_ln220_1_fu_2140_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_address0 = zext_ln224_2_fu_2130_p1;
    end else if (((op_code_fu_1156_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln53_fu_1728_p1;
    end else if (((op_code_fu_1156_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln56_fu_1723_p1;
    end else if (((op_code_fu_1156_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln59_fu_1701_p1;
    end else if (((op_code_fu_1156_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln64_fu_1696_p1;
    end else if (((funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln71_1_fu_1685_p1;
    end else if (((funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln77_1_fu_1675_p1;
    end else if (((funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln83_1_fu_1665_p1;
    end else if (((funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln89_1_fu_1655_p1;
    end else if (((funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln95_1_fu_1645_p1;
    end else if (((funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln101_1_fu_1635_p1;
    end else if (((op_code_fu_1156_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln113_fu_1625_p1;
    end else if (((op_code_fu_1156_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln163_fu_1620_p1;
    end else if (((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln233_fu_1609_p1;
    end else if (((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln236_fu_1604_p1;
    end else if (((funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln197_fu_1599_p1;
    end else if (((funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln200_fu_1594_p1;
    end else if (((funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln207_fu_1589_p1;
    end else if (((funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln214_fu_1584_p1;
    end else if (((funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln217_fu_1579_p1;
    end else if (((funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln220_fu_1574_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln224_fu_1569_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln332_1_fu_1558_p1;
    end else if (((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln256_1_fu_1536_p1;
    end else if (((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln260_1_fu_1526_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln270_fu_1511_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln278_1_fu_1500_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln290_1_fu_1484_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln302_1_fu_1468_p1;
    end else if (((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln311_fu_1441_p1;
    end else if (((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln314_1_fu_1436_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln324_1_fu_1426_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln168_fu_2387_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln170_fu_2378_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln172_fu_2369_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln174_fu_2360_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln179_fu_2351_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln181_fu_2342_p1;
    end else if (((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state15))) begin
        xreg_address1 = zext_ln185_fu_2338_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln118_1_fu_2099_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln120_1_fu_2086_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln122_1_fu_2077_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln124_1_fu_2068_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln129_1_fu_2059_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln131_1_fu_2046_p1;
    end else if (((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln135_1_fu_2037_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln139_2_fu_2033_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln141_2_fu_2020_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln143_2_fu_2011_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln145_2_fu_2002_p1;
    end else if (((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln150_2_fu_1993_p1;
    end else if (((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln152_2_fu_1980_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_address1 = zext_ln332_2_fu_1865_p1;
    end else if (((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_address1 = zext_ln256_2_fu_1854_p1;
    end else if (((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_address1 = zext_ln260_2_fu_1843_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln270_3_fu_1832_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address1 = zext_ln279_fu_1808_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_address1 = zext_ln291_fu_1799_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_address1 = zext_ln302_2_fu_1795_p1;
    end else if (((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_address1 = zext_ln311_3_fu_1784_p1;
    end else if (((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_address1 = zext_ln314_3_fu_1765_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_address1 = zext_ln324_2_fu_1746_p1;
    end else if (((funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln71_fu_1680_p1;
    end else if (((funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln77_fu_1670_p1;
    end else if (((funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln83_fu_1660_p1;
    end else if (((funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln89_fu_1650_p1;
    end else if (((funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln95_fu_1640_p1;
    end else if (((funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln101_fu_1630_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln332_fu_1553_p1;
    end else if (((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln256_fu_1531_p1;
    end else if (((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln260_fu_1521_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln270_1_fu_1516_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln278_fu_1495_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln290_fu_1479_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln302_fu_1463_p1;
    end else if (((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln311_1_fu_1446_p1;
    end else if (((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln314_fu_1431_p1;
    end else if (((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln324_fu_1421_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state17) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 
    == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2644 == 3'd3) & (1'b1 == ap_CS_fsm_state13)) | ((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state14)) | ((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state14)) | ((op_code_fu_1156_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2644 == 3'd6) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd7) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd4) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd2) & (1'b1 == ap_CS_fsm_state13)) | ((op_code_fu_1156_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd7) & 
    (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 
    == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln223_fu_1391_p2 == 1'd1) & (funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) 
    | ((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 
    == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd1) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd3) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 
    == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd0) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd35) & (select_ln164_fu_2330_p3 == 3'd2) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd35) & (1'b1 == ap_CS_fsm_state15)) | ((funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd0) 
    & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd0) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1170_p4 == 7'd32) & (funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_d0 = lshr_ln233_fu_2213_p2;
    end else if (((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_d0 = ashr_ln236_fu_2199_p2;
    end else if (((funct3_reg_2644 == 3'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = grp_fu_1121_p2;
    end else if (((funct3_reg_2644 == 3'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = zext_ln200_1_fu_2187_p1;
    end else if (((funct3_reg_2644 == 3'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = zext_ln207_1_fu_2173_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = xor_ln214_fu_2154_p2;
    end else if (((funct3_reg_2644 == 3'd6) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = or_ln217_fu_2144_p2;
    end else if (((funct3_reg_2644 == 3'd7) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d0 = and_ln220_fu_2134_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_d0 = shl_ln224_fu_2123_p2;
    end else if (((op_code_fu_1156_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = imm_U_fu_1382_p3;
    end else if (((op_code_fu_1156_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = add_ln56_fu_1717_p2;
    end else if ((((op_code_fu_1156_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_d0 = grp_fu_1063_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln118_fu_2094_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln120_fu_2081_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln122_fu_2072_p1;
    end else if (((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln124_fu_2063_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln129_fu_2054_p1;
    end else if (((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln131_fu_2041_p1;
    end else if (((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = memory_q0;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln139_1_fu_2028_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln141_1_fu_2015_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln143_1_fu_2006_p1;
    end else if (((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln145_1_fu_1997_p1;
    end else if (((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln150_1_fu_1988_p1;
    end else if (((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln152_1_fu_1975_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_d1 = and_ln332_fu_1858_p2;
    end else if (((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_d1 = add_ln256_fu_1847_p2;
    end else if (((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_d1 = sub_ln260_fu_1836_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = shl_ln270_fu_1825_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d1 = zext_ln278_2_fu_1812_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_d1 = zext_ln290_2_fu_1803_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_d1 = xor_ln302_fu_1788_p2;
    end else if (((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_d1 = lshr_ln311_fu_1777_p2;
    end else if (((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_d1 = ashr_ln314_fu_1758_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_d1 = or_ln324_fu_1739_p2;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct3_reg_2644 == 3'd3) & (1'b1 == ap_CS_fsm_state13)) | ((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state14)) | ((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state14)) | ((icmp_ln223_reg_2738 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | ((op_code_fu_1156_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((op_code_fu_1156_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2644 == 3'd6) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd7) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd4) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2644 == 3'd2) & (1'b1 == ap_CS_fsm_state13)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2648 == 7'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2648 == 7'd32) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln223_reg_2738 == 1'd1) & (1'b1 == ap_CS_fsm_state10)) | ((icmp_ln223_reg_2738 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln223_reg_2738 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln223_reg_2738 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln223_reg_2738 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln223_reg_2738 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd4) & (op_code_reg_2640 
    == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd5) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd1) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd0) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd0) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd1) & (op_code_reg_2640 == 7'd3) & (select_ln114_reg_3034 == 3'd2) 
    & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2644 == 3'd2) & (op_code_reg_2640 == 7'd3) & (1'b1 == ap_CS_fsm_state11)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1160_p4 == 3'd2) & ~(funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~(funct3_fu_1160_p4 == 3'd1) & ~(funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((funct3_fu_1160_p4 == 3'd7) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((funct3_fu_1160_p4 == 3'd0) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((funct3_fu_1160_p4 == 3'd1) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((funct3_fu_1160_p4 == 3'd4) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((funct3_fu_1160_p4 == 3'd5) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((funct3_fu_1160_p4 == 3'd6) & (op_code_fu_1156_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((funct3_fu_1160_p4 == 3'd2) & (op_code_fu_1156_p1 == 7'd99)) | ((funct3_fu_1160_p4 == 3'd3) & (op_code_fu_1156_p1 == 7'd99))) | (~(op_code_fu_1156_p1 == 7'd51) & ~(op_code_fu_1156_p1 == 7'd103) & ~(op_code_fu_1156_p1 == 7'd99) & ~(op_code_fu_1156_p1 == 7'd3) & ~(op_code_fu_1156_p1 == 7'd35) & ~(op_code_fu_1156_p1 == 7'd19))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((op_code_fu_1156_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_1_fu_2426_p2 = ($signed(trunc_ln113_fu_2412_p1) + $signed(sext_ln113_1_fu_2409_p1));

assign add_ln113_fu_2416_p2 = ($signed(zext_ln113_1_fu_2402_p1) + $signed(sext_ln113_fu_2406_p1));

assign add_ln163_1_fu_2248_p2 = ($signed(trunc_ln163_fu_2234_p1) + $signed(sext_ln163_1_fu_2231_p1));

assign add_ln163_fu_2238_p2 = ($signed(zext_ln163_1_fu_2224_p1) + $signed(sext_ln163_fu_2228_p1));

assign add_ln256_fu_1847_p2 = (xreg_q0 + xreg_q1);

assign add_ln56_fu_1717_p2 = (p_pc_load_reg_2627 + imm_U_fu_1382_p3);

assign add_ln60_fu_1706_p2 = ($signed(p_pc_load_reg_2627) + $signed(sext_ln44_fu_1340_p1));

assign and_ln220_fu_2134_p2 = (xreg_q0 & sext_ln42_reg_2715);

assign and_ln332_fu_1858_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln236_fu_2199_p2 = $signed(xreg_q0) >>> zext_ln236_1_fu_2196_p1;

assign ashr_ln314_fu_1758_p2 = $signed(xreg_q1) >>> zext_ln314_2_fu_1754_p1;

assign error = p_error;

assign funct12_fu_1180_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1160_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1170_p4 = {{memory_q0[31:25]}};

assign grp_fu_1063_p2 = (p_pc_load_reg_2627 + 32'd4);

assign grp_fu_1069_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1075_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1081_p4 = {{memory_q0[31:16]}};

assign grp_fu_1091_p4 = {{memory_q0[31:24]}};

assign grp_fu_1101_p4 = {{memory_q0[23:16]}};

assign grp_fu_1111_p4 = {{memory_q0[15:8]}};

assign grp_fu_1121_p2 = ($signed(xreg_q0) + $signed(sext_ln42_reg_2715));

assign grp_fu_1127_p2 = ($signed(p_pc_load_reg_2627) + $signed(sext_ln41_reg_2704));

assign grp_fu_1131_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_2178_p2 = (($signed(xreg_q0) < $signed(sext_ln42_reg_2715)) ? 1'b1 : 1'b0);

assign icmp_ln207_fu_2164_p2 = ((xreg_q0 < sext_ln42_reg_2715) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_1391_p2 = ((funct7_fu_1170_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln349_fu_1397_p2 = ((funct12_fu_1180_p4 == 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1256_p6 = {{{{{tmp_2_fu_1248_p3}, {tmp_1_fu_1240_p3}}, {tmp_s_fu_1230_p4}}, {tmp_fu_1220_p4}}, {1'd0}};

assign imm_I_fu_1274_p4 = {{memory_q0[31:20]}};

assign imm_J_fu_1326_p6 = {{{{{tmp_2_fu_1248_p3}, {tmp_6_fu_1316_p4}}, {tmp_5_fu_1308_p3}}, {tmp_3_fu_1298_p4}}, {1'd0}};

assign imm_U_fu_1382_p3 = {{tmp_9_fu_1372_p4}, {12'd0}};

assign lshr_ln233_fu_2213_p2 = xreg_q0 >> zext_ln233_1_fu_2210_p1;

assign lshr_ln311_fu_1777_p2 = xreg_q0 >> zext_ln311_2_fu_1773_p1;

assign lshr_ln_fu_1141_p4 = {{p_pc[18:2]}};

assign op_code_fu_1156_p1 = memory_q0[6:0];

assign or_ln217_fu_2144_p2 = (xreg_q0 | sext_ln42_reg_2715);

assign or_ln324_fu_1739_p2 = (xreg_q1 | xreg_q0);

assign p_and_t3_fu_2308_p3 = {{1'd0}, {sub_ln164_fu_2302_p2}};

assign p_and_t_fu_2486_p3 = {{1'd0}, {sub_ln114_fu_2480_p2}};

assign pos_1_fu_2294_p3 = ((tmp_12_fu_2254_p3[0:0] == 1'b1) ? sub_ln163_1_fu_2278_p2 : trunc_ln163_2_fu_2284_p4);

assign pos_fu_2472_p3 = ((tmp_10_fu_2432_p3[0:0] == 1'b1) ? sub_ln113_1_fu_2456_p2 : trunc_ln113_2_fu_2462_p4);

assign rd_fu_1210_p4 = {{memory_q0[11:7]}};

assign rs1_fu_1190_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1200_p4 = {{memory_q0[24:20]}};

assign select_ln114_fu_2508_p3 = ((tmp_10_fu_2432_p3[0:0] == 1'b1) ? sub_ln114_1_fu_2494_p2 : tmp_11_fu_2500_p3);

assign select_ln164_fu_2330_p3 = ((tmp_12_fu_2254_p3[0:0] == 1'b1) ? sub_ln164_1_fu_2316_p2 : tmp_13_fu_2322_p3);

assign sext_ln113_1_fu_2409_p1 = imm_I_reg_2709;

assign sext_ln113_fu_2406_p1 = imm_I_reg_2709;

assign sext_ln118_fu_2094_p1 = $signed(trunc_ln118_fu_2090_p1);

assign sext_ln120_fu_2081_p1 = $signed(grp_fu_1111_p4);

assign sext_ln122_fu_2072_p1 = $signed(grp_fu_1101_p4);

assign sext_ln124_fu_2063_p1 = $signed(grp_fu_1091_p4);

assign sext_ln129_fu_2054_p1 = $signed(trunc_ln129_fu_2050_p1);

assign sext_ln131_fu_2041_p1 = $signed(grp_fu_1081_p4);

assign sext_ln163_1_fu_2231_p1 = tmp_4_reg_2732;

assign sext_ln163_fu_2228_p1 = tmp_4_reg_2732;

assign sext_ln41_fu_1270_p1 = $signed(imm_B_fu_1256_p6);

assign sext_ln42_fu_1284_p1 = imm_I_fu_1274_p4;

assign sext_ln44_fu_1340_p1 = $signed(imm_J_fu_1326_p6);

assign shl_ln224_fu_2123_p2 = xreg_q0 << zext_ln224_1_fu_2120_p1;

assign shl_ln270_fu_1825_p2 = xreg_q0 << zext_ln270_2_fu_1821_p1;

assign sub_ln113_1_fu_2456_p2 = (17'd0 - trunc_ln113_1_fu_2446_p4);

assign sub_ln113_fu_2440_p2 = (19'd0 - add_ln113_1_fu_2426_p2);

assign sub_ln114_1_fu_2494_p2 = (3'd0 - p_and_t_fu_2486_p3);

assign sub_ln114_fu_2480_p2 = (2'd0 - trunc_ln113_3_fu_2422_p1);

assign sub_ln163_1_fu_2278_p2 = (17'd0 - trunc_ln163_1_fu_2268_p4);

assign sub_ln163_fu_2262_p2 = (19'd0 - add_ln163_1_fu_2248_p2);

assign sub_ln164_1_fu_2316_p2 = (3'd0 - p_and_t3_fu_2308_p3);

assign sub_ln164_fu_2302_p2 = (2'd0 - trunc_ln163_3_fu_2244_p1);

assign sub_ln260_fu_1836_p2 = (xreg_q1 - xreg_q0);

assign tmp_10_fu_2432_p3 = add_ln113_fu_2416_p2[32'd33];

assign tmp_11_fu_2500_p3 = {{1'd0}, {trunc_ln113_3_fu_2422_p1}};

assign tmp_12_fu_2254_p3 = add_ln163_fu_2238_p2[32'd33];

assign tmp_13_fu_2322_p3 = {{1'd0}, {trunc_ln163_3_fu_2244_p1}};

assign tmp_1_fu_1240_p3 = memory_q0[32'd7];

assign tmp_22_fu_1962_p5 = {{memory_q0[31:8]}, {trunc_ln168_fu_1958_p1}};

assign tmp_23_fu_1945_p5 = {{memory_q0[31:16]}, {trunc_ln170_fu_1941_p1}, {memory_q0[7:0]}};

assign tmp_24_fu_1928_p5 = {{memory_q0[31:24]}, {trunc_ln172_fu_1924_p1}, {memory_q0[15:0]}};

assign tmp_25_fu_1911_p5 = {{trunc_ln174_fu_1907_p1}, {memory_q0[23:0]}};

assign tmp_26_fu_1894_p5 = {{memory_q0[31:16]}, {trunc_ln179_fu_1890_p1}};

assign tmp_27_fu_1877_p5 = {{trunc_ln181_fu_1873_p1}, {memory_q0[15:0]}};

assign tmp_2_fu_1248_p3 = memory_q0[32'd31];

assign tmp_3_fu_1298_p4 = {{memory_q0[30:21]}};

assign tmp_4_fu_1364_p3 = {{tmp_8_fu_1354_p4}, {tmp_7_fu_1344_p4}};

assign tmp_5_fu_1308_p3 = memory_q0[32'd20];

assign tmp_6_fu_1316_p4 = {{memory_q0[19:12]}};

assign tmp_7_fu_1344_p4 = {{memory_q0[11:7]}};

assign tmp_8_fu_1354_p4 = {{memory_q0[31:25]}};

assign tmp_9_fu_1372_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1220_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_1230_p4 = {{memory_q0[30:25]}};

assign trunc_ln113_1_fu_2446_p4 = {{sub_ln113_fu_2440_p2[18:2]}};

assign trunc_ln113_2_fu_2462_p4 = {{add_ln113_1_fu_2426_p2[18:2]}};

assign trunc_ln113_3_fu_2422_p1 = add_ln113_fu_2416_p2[1:0];

assign trunc_ln113_fu_2412_p1 = xreg_q0[18:0];

assign trunc_ln118_fu_2090_p1 = memory_q0[7:0];

assign trunc_ln129_fu_2050_p1 = memory_q0[15:0];

assign trunc_ln139_fu_2024_p1 = memory_q0[7:0];

assign trunc_ln150_fu_1984_p1 = memory_q0[15:0];

assign trunc_ln163_1_fu_2268_p4 = {{sub_ln163_fu_2262_p2[18:2]}};

assign trunc_ln163_2_fu_2284_p4 = {{add_ln163_1_fu_2248_p2[18:2]}};

assign trunc_ln163_3_fu_2244_p1 = add_ln163_fu_2238_p2[1:0];

assign trunc_ln163_fu_2234_p1 = xreg_q0[18:0];

assign trunc_ln168_fu_1958_p1 = xreg_q1[7:0];

assign trunc_ln170_fu_1941_p1 = xreg_q1[7:0];

assign trunc_ln172_fu_1924_p1 = xreg_q1[7:0];

assign trunc_ln174_fu_1907_p1 = xreg_q1[7:0];

assign trunc_ln179_fu_1890_p1 = xreg_q1[15:0];

assign trunc_ln181_fu_1873_p1 = xreg_q1[15:0];

assign trunc_ln270_fu_1817_p1 = xreg_q1[4:0];

assign trunc_ln311_fu_1769_p1 = xreg_q1[4:0];

assign trunc_ln314_fu_1750_p1 = xreg_q0[4:0];

assign xor_ln214_fu_2154_p2 = (xreg_q0 ^ sext_ln42_reg_2715);

assign xor_ln302_fu_1788_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln101_1_fu_1635_p1 = rs2_fu_1200_p4;

assign zext_ln101_fu_1630_p1 = rs1_fu_1190_p4;

assign zext_ln113_1_fu_2402_p1 = xreg_q0;

assign zext_ln113_fu_1625_p1 = rs1_fu_1190_p4;

assign zext_ln118_1_fu_2099_p1 = rd_reg_2668;

assign zext_ln118_fu_2576_p1 = pos_fu_2472_p3;

assign zext_ln120_1_fu_2086_p1 = rd_reg_2668;

assign zext_ln120_fu_2571_p1 = pos_fu_2472_p3;

assign zext_ln122_1_fu_2077_p1 = rd_reg_2668;

assign zext_ln122_fu_2566_p1 = pos_fu_2472_p3;

assign zext_ln124_1_fu_2068_p1 = rd_reg_2668;

assign zext_ln124_fu_2561_p1 = pos_fu_2472_p3;

assign zext_ln129_1_fu_2059_p1 = rd_reg_2668;

assign zext_ln129_fu_2556_p1 = pos_fu_2472_p3;

assign zext_ln131_1_fu_2046_p1 = rd_reg_2668;

assign zext_ln131_fu_2551_p1 = pos_fu_2472_p3;

assign zext_ln135_1_fu_2037_p1 = rd_reg_2668;

assign zext_ln135_fu_2546_p1 = pos_fu_2472_p3;

assign zext_ln139_1_fu_2028_p1 = trunc_ln139_fu_2024_p1;

assign zext_ln139_2_fu_2033_p1 = rd_reg_2668;

assign zext_ln139_fu_2541_p1 = pos_fu_2472_p3;

assign zext_ln141_1_fu_2015_p1 = grp_fu_1111_p4;

assign zext_ln141_2_fu_2020_p1 = rd_reg_2668;

assign zext_ln141_fu_2536_p1 = pos_fu_2472_p3;

assign zext_ln143_1_fu_2006_p1 = grp_fu_1101_p4;

assign zext_ln143_2_fu_2011_p1 = rd_reg_2668;

assign zext_ln143_fu_2531_p1 = pos_fu_2472_p3;

assign zext_ln145_1_fu_1997_p1 = grp_fu_1091_p4;

assign zext_ln145_2_fu_2002_p1 = rd_reg_2668;

assign zext_ln145_fu_2526_p1 = pos_fu_2472_p3;

assign zext_ln150_1_fu_1988_p1 = trunc_ln150_fu_1984_p1;

assign zext_ln150_2_fu_1993_p1 = rd_reg_2668;

assign zext_ln150_fu_2521_p1 = pos_fu_2472_p3;

assign zext_ln152_1_fu_1975_p1 = grp_fu_1081_p4;

assign zext_ln152_2_fu_1980_p1 = rd_reg_2668;

assign zext_ln152_fu_2516_p1 = pos_fu_2472_p3;

assign zext_ln163_1_fu_2224_p1 = xreg_q0;

assign zext_ln163_fu_1620_p1 = rs1_fu_1190_p4;

assign zext_ln168_1_fu_2391_p1 = pos_1_fu_2294_p3;

assign zext_ln168_fu_2387_p1 = rs2_reg_2657;

assign zext_ln170_1_fu_2382_p1 = pos_1_fu_2294_p3;

assign zext_ln170_fu_2378_p1 = rs2_reg_2657;

assign zext_ln172_1_fu_2373_p1 = pos_1_fu_2294_p3;

assign zext_ln172_fu_2369_p1 = rs2_reg_2657;

assign zext_ln174_1_fu_2364_p1 = pos_1_fu_2294_p3;

assign zext_ln174_fu_2360_p1 = rs2_reg_2657;

assign zext_ln179_1_fu_2355_p1 = pos_1_fu_2294_p3;

assign zext_ln179_fu_2351_p1 = rs2_reg_2657;

assign zext_ln181_1_fu_2346_p1 = pos_1_fu_2294_p3;

assign zext_ln181_fu_2342_p1 = rs2_reg_2657;

assign zext_ln185_1_fu_1869_p1 = pos_1_reg_2960;

assign zext_ln185_fu_2338_p1 = rs2_reg_2657;

assign zext_ln197_1_fu_2192_p1 = rd_reg_2668;

assign zext_ln197_fu_1599_p1 = rs1_fu_1190_p4;

assign zext_ln200_1_fu_2187_p1 = icmp_ln200_fu_2178_p2;

assign zext_ln200_fu_1594_p1 = rs1_fu_1190_p4;

assign zext_ln201_fu_2183_p1 = rd_reg_2668;

assign zext_ln207_1_fu_2173_p1 = icmp_ln207_fu_2164_p2;

assign zext_ln207_fu_1589_p1 = rs1_fu_1190_p4;

assign zext_ln208_fu_2169_p1 = rd_reg_2668;

assign zext_ln214_1_fu_2160_p1 = rd_reg_2668;

assign zext_ln214_fu_1584_p1 = rs1_fu_1190_p4;

assign zext_ln217_1_fu_2150_p1 = rd_reg_2668;

assign zext_ln217_fu_1579_p1 = rs1_fu_1190_p4;

assign zext_ln220_1_fu_2140_p1 = rd_reg_2668;

assign zext_ln220_fu_1574_p1 = rs1_fu_1190_p4;

assign zext_ln224_1_fu_2120_p1 = imm_I2_reg_2725;

assign zext_ln224_2_fu_2130_p1 = rd_reg_2668;

assign zext_ln224_fu_1569_p1 = rs1_fu_1190_p4;

assign zext_ln233_1_fu_2210_p1 = imm_I2_reg_2725;

assign zext_ln233_2_fu_2220_p1 = rd_reg_2668;

assign zext_ln233_fu_1609_p1 = rs1_fu_1190_p4;

assign zext_ln236_1_fu_2196_p1 = imm_I2_reg_2725;

assign zext_ln236_2_fu_2206_p1 = rd_reg_2668;

assign zext_ln236_fu_1604_p1 = rs1_fu_1190_p4;

assign zext_ln256_1_fu_1536_p1 = rs2_fu_1200_p4;

assign zext_ln256_2_fu_1854_p1 = rd_reg_2668;

assign zext_ln256_fu_1531_p1 = rs1_fu_1190_p4;

assign zext_ln260_1_fu_1526_p1 = rs2_fu_1200_p4;

assign zext_ln260_2_fu_1843_p1 = rd_reg_2668;

assign zext_ln260_fu_1521_p1 = rs1_fu_1190_p4;

assign zext_ln270_1_fu_1516_p1 = rs2_fu_1200_p4;

assign zext_ln270_2_fu_1821_p1 = trunc_ln270_fu_1817_p1;

assign zext_ln270_3_fu_1832_p1 = rd_reg_2668;

assign zext_ln270_fu_1511_p1 = rs1_fu_1190_p4;

assign zext_ln278_1_fu_1500_p1 = rs2_fu_1200_p4;

assign zext_ln278_2_fu_1812_p1 = grp_fu_1075_p2;

assign zext_ln278_fu_1495_p1 = rs1_fu_1190_p4;

assign zext_ln279_fu_1808_p1 = rd_reg_2668;

assign zext_ln290_1_fu_1484_p1 = rs2_fu_1200_p4;

assign zext_ln290_2_fu_1803_p1 = grp_fu_1069_p2;

assign zext_ln290_fu_1479_p1 = rs1_fu_1190_p4;

assign zext_ln291_fu_1799_p1 = rd_reg_2668;

assign zext_ln302_1_fu_1468_p1 = rs2_fu_1200_p4;

assign zext_ln302_2_fu_1795_p1 = rd_reg_2668;

assign zext_ln302_fu_1463_p1 = rs1_fu_1190_p4;

assign zext_ln311_1_fu_1446_p1 = rs2_fu_1200_p4;

assign zext_ln311_2_fu_1773_p1 = trunc_ln311_fu_1769_p1;

assign zext_ln311_3_fu_1784_p1 = rd_reg_2668;

assign zext_ln311_fu_1441_p1 = rs1_fu_1190_p4;

assign zext_ln314_1_fu_1436_p1 = rs2_fu_1200_p4;

assign zext_ln314_2_fu_1754_p1 = trunc_ln314_fu_1750_p1;

assign zext_ln314_3_fu_1765_p1 = rd_reg_2668;

assign zext_ln314_fu_1431_p1 = rs1_fu_1190_p4;

assign zext_ln324_1_fu_1426_p1 = rs2_fu_1200_p4;

assign zext_ln324_2_fu_1746_p1 = rd_reg_2668;

assign zext_ln324_fu_1421_p1 = rs1_fu_1190_p4;

assign zext_ln32_fu_1151_p1 = lshr_ln_fu_1141_p4;

assign zext_ln332_1_fu_1558_p1 = rs2_fu_1200_p4;

assign zext_ln332_2_fu_1865_p1 = rd_reg_2668;

assign zext_ln332_fu_1553_p1 = rs1_fu_1190_p4;

assign zext_ln53_fu_1728_p1 = rd_fu_1210_p4;

assign zext_ln56_fu_1723_p1 = rd_fu_1210_p4;

assign zext_ln59_fu_1701_p1 = rd_fu_1210_p4;

assign zext_ln64_fu_1696_p1 = rd_fu_1210_p4;

assign zext_ln65_fu_2623_p1 = rs1_reg_2652;

assign zext_ln71_1_fu_1685_p1 = rs2_fu_1200_p4;

assign zext_ln71_fu_1680_p1 = rs1_fu_1190_p4;

assign zext_ln77_1_fu_1675_p1 = rs2_fu_1200_p4;

assign zext_ln77_fu_1670_p1 = rs1_fu_1190_p4;

assign zext_ln83_1_fu_1665_p1 = rs2_fu_1200_p4;

assign zext_ln83_fu_1660_p1 = rs1_fu_1190_p4;

assign zext_ln89_1_fu_1655_p1 = rs2_fu_1200_p4;

assign zext_ln89_fu_1650_p1 = rs1_fu_1190_p4;

assign zext_ln95_1_fu_1645_p1 = rs2_fu_1200_p4;

assign zext_ln95_fu_1640_p1 = rs1_fu_1190_p4;

always @ (posedge ap_clk) begin
    sext_ln41_reg_2704[0] <= 1'b0;
end

endmodule //processor
