$date
	Wed Feb 21 14:54:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_latch $end
$var wire 1 ! QBAR $end
$var wire 1 " Q $end
$var reg 1 # RESET $end
$var reg 1 $ SET $end
$scope module l1 $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 # reset $end
$var wire 1 $ set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#2
1$
#3
0!
#4
1"
0$
#10
1#
#11
0"
#12
1!
0#
#18
1#
#20
0#
#24
1$
#25
0!
#26
1"
0$
#28
