/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo IS driver
 *
 * Copyright (c) 2024 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef PABLO_PHY_REG_V1_H
#define PABLO_PHY_REG_V1_H

#define PHY_REG_CNT 243 /* BIAS + SC + (CSD * 3) + SD */

/* BIAS */
#define PHY_R_BIAS_CON0 0x0000
#define PHY_R_BIAS_CON1 0x0004
#define PHY_R_BIAS_CON2 0x0008

/* SC */
#define PHY_R_SC_GNR_CON0 0x0000
#define PHY_R_SC_GNR_CON1 0x0004
#define PHY_R_SC_ANA_CON0 0x0008
#define PHY_R_SC_ANA_CON1 0x000C
#define PHY_R_SC_ANA_CON2 0x0010
#define PHY_R_SC_ANA_CON3 0x0014
#define PHY_R_SC_ANA_CON4 0x0018
#define PHY_R_SC_ANA_CON5 0x001C
#define PHY_R_SC_TIME_CON0 0x0030
#define PHY_R_SC_DATA_CON0 0x0040
#define PHY_R_SC_TEST_CON0 0x0070
#define PHY_R_SC_TEST_CON1 0x0074
#define PHY_R_SC_DBG_STAT0 0x00E0
#define PHY_R_SC_DBG_STAT1 0x00E4
#define PHY_R_SC_PPI_STAT0 0x00E8
#define PHY_R_SC_ADI_STAT0 0x00EC

/* CSD */
#define PHY_R_CSD_GNR_CON0 0x0000
#define PHY_R_CSD_GNR_CON1 0x0004
#define PHY_R_CSD_ANA_CON0 0x0008
#define PHY_R_CSD_ANA_CON1 0x000C
#define PHY_R_CSD_ANA_CON2 0x0010
#define PHY_R_CSD_ANA_CON3 0x0014
#define PHY_R_CSD_ANA_CON4 0x0018
#define PHY_R_CSD_ANA_CON5 0x001C
#define PHY_R_CSD_ANA_CON6 0x0020
#define PHY_R_CSD_ANA_CON7 0x0024
#define PHY_R_CSD_TIME_CON0 0x0030
#define PHY_R_CSD_TIME_CON1 0x0034
#define PHY_R_CSD_DATA_CON0 0x0038
#define PHY_R_CSD_CRC_DBG 0x003C
#define PHY_R_CSD_DESKEW_CON0 0x0040
#define PHY_R_CSD_DESKEW_CON1 0x0044
#define PHY_R_CSD_DESKEW_CON2 0x0048
#define PHY_R_CSD_DESKEW_CON3 0x004C
#define PHY_R_CSD_DESKEW_CON4 0x0050
#define PHY_R_CSD_DESKEW_MON0 0x0054
#define PHY_R_CSD_DESKEW_MON1 0x0058
#define PHY_R_CSD_CRC_DLY_CON0 0x005C
#define PHY_R_CSD_CRC_CON0 0x0060
#define PHY_R_CSD_CRC_CON1 0x0064
#define PHY_R_CSD_CRC_CON2 0x0068
#define PHY_R_CSD_CRC_DLY_CON1 0x006C
#define PHY_R_CSD_TEST_CON0 0x0070
#define PHY_R_CSD_TEST_CON1 0x0074
#define PHY_R_CSD_TEST_CON2 0x0078
#define PHY_R_CSD_TEST_CON3 0x007C
#define PHY_R_CSD_TEST_CON4 0x0080
#define PHY_R_CSD_TEST_CON5 0x0084
#define PHY_R_CSD_TEST_CON6 0x0088
#define PHY_R_CSD_CRC_DLY_CON2 0x008C
#define PHY_R_CSD_BIST_CON0 0x0090
#define PHY_R_CSD_BIST_CON1 0x0094
#define PHY_R_CSD_BIST_CON2 0x0098
#define PHY_R_CSD_CRC_DLY_CON3 0x009C
#define PHY_R_CSD_PKT_MON_CON0 0x00A0
#define PHY_R_CSD_CRC_SKEW_MON0 0x00A4
#define PHY_R_CSD_CRC_SKEW_MON1 0x00A8
#define PHY_R_CSD_CRC_SKEW_MON2 0x00AC
#define PHY_R_CSD_PKT_STAT0 0x00B0
#define PHY_R_CSD_PKT_STAT1 0x00B4
#define PHY_R_CSD_PKT_STAT2 0x00B8
#define PHY_R_CSD_PKT_STAT3 0x00BC
#define PHY_R_CSD_PKT_STAT4 0x00C0
#define PHY_R_CSD_PKT_STAT5 0x00C4
#define PHY_R_CSD_PKT_STAT6 0x00C8
#define PHY_R_CSD_PKT_STAT7 0x00CC
#define PHY_R_CSD_PKT_STAT8 0x00D0
#define PHY_R_CSD_PKT_STAT9 0x00D4
#define PHY_R_CSD_PKT_STAT10 0x00D8
#define PHY_R_CSD_PKT_STAT11 0x00DC
#define PHY_R_CSD_DPHY_DBG_STAT0 0x00E0
#define PHY_R_CSD_DPHY_DBG_STAT1 0x00E4
#define PHY_R_CSD_DPHY_PPI_STAT0 0x00E8
#define PHY_R_CSD_DPHY_ADI_STAT0 0x00EC
#define PHY_R_CSD_CPHY_DBG_STAT0 0x00F0
#define PHY_R_CSD_CPHY_DBG_STAT1 0x00F4
#define PHY_R_CSD_CPHY_PPI_STAT0 0x00F8
#define PHY_R_CSD_CPHY_ADI_STAT0 0x00FC

/* SD */
#define PHY_R_SD_GNR_CON0 0x0000
#define PHY_R_SD_GNR_CON1 0x0004
#define PHY_R_SD_ANA_CON0 0x0008
#define PHY_R_SD_ANA_CON1 0x000C
#define PHY_R_SD_ANA_CON2 0x0010
#define PHY_R_SD_ANA_CON3 0x0014
#define PHY_R_SD_ANA_CON4 0x0018
#define PHY_R_SD_TIME_CON0 0x0030
#define PHY_R_SD_TIME_CON1 0x0034
#define PHY_R_SD_DATA_CON0 0x0038
#define PHY_R_SD_DESKEW_CON0 0x0040
#define PHY_R_SD_DESKEW_CON1 0x0044
#define PHY_R_SD_DESKEW_CON2 0x0048
#define PHY_R_SD_DESKEW_CON3 0x004C
#define PHY_R_SD_DESKEW_CON4 0x0050
#define PHY_R_SD_DESKEW_MON0 0x0054
#define PHY_R_SD_DESKEW_MON1 0x0058
#define PHY_R_SD_TEST_CON0 0x0070
#define PHY_R_SD_TEST_CON1 0x0074
#define PHY_R_SD_TEST_CON2 0x007C
#define PHY_R_SD_TEST_CON3 0x0084
#define PHY_R_SD_TEST_CON4 0x0088
#define PHY_R_SD_BIST_CON0 0x0090
#define PHY_R_SD_BIST_CON1 0x0094
#define PHY_R_SD_BIST_CON2 0x0098
#define PHY_R_SD_PKT_MON_CON0 0x00A0
#define PHY_R_SD_PKT_STAT0 0x00B4
#define PHY_R_SD_PKT_STAT1 0x00B8
#define PHY_R_SD_PKT_STAT2 0x00C0
#define PHY_R_SD_PKT_STAT3 0x00C4
#define PHY_R_SD_PKT_STAT4 0x00CC
#define PHY_R_SD_PKT_STAT5 0x00D0
#define PHY_R_SD_PKT_STAT6 0x00D4
#define PHY_R_SD_PKT_STAT7 0x00D8
#define PHY_R_SD_DBG_STAT0 0x00E0
#define PHY_R_SD_DBG_STAT1 0x00E4
#define PHY_R_SD_PPI_STAT0 0x00E8
#define PHY_R_SD_ADI_STAT0 0x00EC

/* for phy auto tune */
#define USE_SKEW_CAL_DATA_LSB 0
#define PHY_ADDR_DESKEW_CAL_EN PHY_R_CSD_DESKEW_CON0
#define PHY_ADDR_DESKEW_CAL_CODE PHY_R_CSD_DESKEW_CON2

#define SKEW_CAL_CLK_START_POS 0
#define SKEW_CAL_DATA_START_POS 8
#define SKEW_CAL_DATA_START_POS_LSB 1 /* dummy to prevent build error*/

#define SKEW_CAL_CLK_WIDTH 5
#define SKEW_CAL_DATA_WIDTH 5
#define SKEW_CAL_DATA_WIDTH_LSB 1 /* dummy to prevent build error*/

#define SKEW_CAL_ENABLE_START_POS 0
#define SKEW_CAL_ENABLE_WIDTH 1

#define PHY_ADDR_CRC_FORCE_CODE PHY_R_CSD_CRC_CON0

#define CRC_FORCE_CODE_START_POS 0
#define CRC_FORCE_CODE_WIDTH 10
#define CRC_FORCE_CODE_OFFSET 4
#define ADDR_CRC_FORCE_OFFSET 0x0
#endif /* PABLO_PHY_REG_V1_H */
