<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pa" timeStamp="Sun Nov 02 18:40:30 2025">
<section name="Project Information" visible="false">
<property name="ProjectID" value="1fc2eb15212745be8f54d25b4c30ce94" type="ProjectID"/>
<property name="ProjectIteration" value="1" type="ProjectIteration"/>
</section>
<section name="PlanAhead Usage" visible="true">
<item name="Project Data">
<property name="SrcSetCount" value="1" type="SrcSetCount"/>
<property name="ConstraintSetCount" value="1" type="ConstraintSetCount"/>
<property name="DesignMode" value="RTL" type="DesignMode"/>
<property name="SynthesisStrategy" value="Vivado Synthesis Defaults" type="SynthesisStrategy"/>
<property name="ImplStrategy" value="Vivado Implementation Defaults" type="ImplStrategy"/>
</item>
<item name="Java Command Handlers">
<property name="AddSources" value="4" type="JavaHandler"/>
<property name="ProjectSettingsCmdHandler" value="1" type="JavaHandler"/>
<property name="RunSynthesis" value="3" type="JavaHandler"/>
<property name="SaveFileProxyHandler" value="2" type="JavaHandler"/>
<property name="SetTopNode" value="1" type="JavaHandler"/>
<property name="ShowView" value="2" type="JavaHandler"/>
</item>
<item name="Gui Resources Info">
<property name="PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, [root, Simulation Sources, sim_1, top - Behavioral (top.vhd" value="2" type="GuiResourceData"/>
<property name="PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, [root, Simulation Sources, sim_1], 8" value="1" type="GuiResourceData"/>
<property name="PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, [, Synthesis, Run Synthesis], 17, false" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, [, Synthesis, [Synth 8-285] failed synthesizing module 'sys2' [D:/TECHNICAL/Embedded_Systems/HARDWARE/FPGA/fpga-bootcamp/VHDL/Basic Projects/Basic VHDL Codes/fpga-from-zero/Clock Domain Crossing/CDC_Sample_Design/CDC_Sample_Design.srcs/sources_1/new/sys2.vhd:35]. ], 2, true" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, [, Synthesis, [Synth 8-690] width mismatch in assignment; target has 9 bits, source has 17 bits [D:/TECHNICAL/Embedded_Systems/HARDWARE/FPGA/fpga-bootcamp/VHDL/Basic Projects/Basic VHDL Codes/fpga-from-zero/Clock Domain Crossing/CDC_Sample_Design/CDC_Sample_Design.srcs/sources_1/new/sys2.vhd:44]. ], 1, false" value="2" type="GuiResourceData"/>
<property name="RDIResource.BaseDialog_OK, OK" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 223, 442" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 223, 442, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 262, 439" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 262, 439, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 276, 473" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 279, 435" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 279, 435, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 282, 403" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 384, 442" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 384, 442, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="sys2.vhd, 412, 421" value="1" type="GuiResourceData"/>
</item>
<item name="Other">
<property name="GuiMode" value="72" type="GuiMode"/>
<property name="BatchMode" value="0" type="BatchMode"/>
<property name="TclMode" value="56" type="TclMode"/>
</item>
</section>
</application>
</document>
