Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ex4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ex4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ex4"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : ex4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Ali/Downloads/digital_clock/digital_clock/DCLOCK.vhd" in Library work.
Entity <ex4> compiled.
Entity <ex4> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ex4> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ex4> in library <work> (Architecture <Behavioral>).
Entity <ex4> analyzed. Unit <ex4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ex4>.
    Related source file is "C:/Users/Ali/Downloads/digital_clock/digital_clock/DCLOCK.vhd".
    Found 16x8-bit ROM for signal <SEG_DATA_reg1>.
    Found 16x8-bit ROM for signal <SEG_DATA_reg2>.
    Found 16x8-bit ROM for signal <SEG_DATA_reg3>.
    Found 16x8-bit ROM for signal <SEG_DATA_reg4>.
    Found 8-bit register for signal <SEG_DATA>.
    Found 5-bit register for signal <SEG_SEL>.
    Found 1-bit register for signal <BUZZER>.
    Found 1-bit register for signal <CLK10MS>.
    Found 17-bit comparator less for signal <CLK10MS$cmp_lt0000> created at line 76.
    Found 1-bit register for signal <CLK1S>.
    Found 7-bit comparator less for signal <CLK1S$cmp_lt0000> created at line 90.
    Found 17-bit up counter for signal <count_div>.
    Found 7-bit up counter for signal <count_div0>.
    Found 1-bit register for signal <COUNT_ENABLE>.
    Found 4-bit up counter for signal <counter>.
    Found 3-bit up counter for signal <counter0>.
    Found 4-bit up counter for signal <counter1>.
    Found 1-bit register for signal <COUNTER2>.
    Found 4-bit comparator less for signal <COUNTER2$cmp_lt0000> created at line 107.
    Found 1-bit register for signal <COUNTER3>.
    Found 3-bit comparator less for signal <COUNTER3$cmp_lt0000> created at line 126.
    Found 1-bit register for signal <COUNTER4>.
    Found 4-bit comparator less for signal <COUNTER4$cmp_lt0000> created at line 145.
    Found 3-bit up counter for signal <counter5>.
    Found 3-bit comparator less for signal <counter5$cmp_lt0000> created at line 164.
    Found 1-bit register for signal <idle<0>>.
    Found 3-bit register for signal <RefreshSEG>.
    Found 3-bit adder for signal <RefreshSEG$addsub0000> created at line 265.
    Found 3-bit comparator less for signal <RefreshSEG$cmp_lt0000> created at line 264.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   4 ROM(s).
	inferred   6 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <ex4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 23
 1-bit register                                        : 22
 3-bit register                                        : 1
# Comparators                                          : 7
 17-bit comparator less                                : 1
 3-bit comparator less                                 : 3
 4-bit comparator less                                 : 2
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x8-bit ROM                                          : 4
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 7
 17-bit comparator less                                : 1
 3-bit comparator less                                 : 3
 4-bit comparator less                                 : 2
 7-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SEG_DATA_7> (without init value) has a constant value of 0 in block <ex4>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ex4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ex4, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ex4.ngr
Top Level Output File Name         : ex4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 164
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 16
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 59
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXCY                       : 16
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 62
#      FD                          : 10
#      FDCE                        : 14
#      FDE                         : 6
#      FDR                         : 29
#      FDRS                        : 1
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 3
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       61  out of   3584     1%  
 Number of Slice Flip Flops:             62  out of   7168     0%  
 Number of 4 input LUTs:                118  out of   7168     1%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    141    24%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
GCLK                               | BUFGP                  | 20    |
CLK10MS1                           | BUFG                   | 23    |
CLK1S                              | NONE(BUZZER)           | 7     |
COUNTER2                           | NONE(COUNTER3)         | 4     |
COUNTER3                           | NONE(COUNTER4)         | 5     |
COUNTER4                           | NONE(counter5_0)       | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESTART_inv(RESTART_inv1_INV_0:O)  | NONE(counter0_0)       | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.461ns (Maximum Frequency: 183.125MHz)
   Minimum input arrival time before clock: 3.807ns
   Maximum output required time after clock: 6.848ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GCLK'
  Clock period: 5.461ns (frequency: 183.125MHz)
  Total number of paths / destination ports: 335 / 37
-------------------------------------------------------------------------
Delay:               5.461ns (Levels of Logic = 2)
  Source:            count_div_10 (FF)
  Destination:       count_div_0 (FF)
  Source Clock:      GCLK rising
  Destination Clock: GCLK rising

  Data Path: count_div_10 to count_div_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  count_div_10 (count_div_10)
     LUT4:I0->O            1   0.479   0.740  CLK10MS_not00025 (CLK10MS_not00025)
     LUT4:I2->O           18   0.479   1.204  CLK10MS_not000225 (CLK10MS_not0002)
     FDR:R                     0.892          count_div_0
    ----------------------------------------
    Total                      5.461ns (2.476ns logic, 2.985ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK10MS1'
  Clock period: 4.743ns (frequency: 210.859MHz)
  Total number of paths / destination ports: 164 / 37
-------------------------------------------------------------------------
Delay:               4.743ns (Levels of Logic = 4)
  Source:            RefreshSEG_0 (FF)
  Destination:       SEG_DATA_4 (FF)
  Source Clock:      CLK10MS1 rising
  Destination Clock: CLK10MS1 rising

  Data Path: RefreshSEG_0 to SEG_DATA_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             28   0.626   1.615  RefreshSEG_0 (RefreshSEG_0)
     LUT4:I2->O            1   0.479   0.000  SEG_DATA_4_mux0000173_F (N18)
     MUXF5:I0->O           1   0.314   0.740  SEG_DATA_4_mux0000173 (SEG_DATA_4_mux0000173)
     LUT4:I2->O            1   0.479   0.000  SEG_DATA_4_mux00001203_F (N32)
     MUXF5:I0->O           1   0.314   0.000  SEG_DATA_4_mux00001203 (SEG_DATA_4_mux0000)
     FD:D                      0.176          SEG_DATA_4
    ----------------------------------------
    Total                      4.743ns (2.388ns logic, 2.355ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK1S'
  Clock period: 4.720ns (frequency: 211.858MHz)
  Total number of paths / destination ports: 30 / 8
-------------------------------------------------------------------------
Delay:               4.720ns (Levels of Logic = 2)
  Source:            counter_1 (FF)
  Destination:       idle_0 (FF)
  Source Clock:      CLK1S rising
  Destination Clock: CLK1S rising

  Data Path: counter_1 to idle_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.626   1.227  counter_1 (counter_1)
     LUT4_D:I3->O          1   0.479   0.704  BUZZER_not0001_inv132 (BUZZER_not0001_inv132)
     LUT4:I3->O            1   0.479   0.681  idle_0_not000111 (idle_0_not0001)
     FDE:CE                    0.524          idle_0
    ----------------------------------------
    Total                      4.720ns (2.108ns logic, 2.612ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNTER2'
  Clock period: 2.570ns (frequency: 389.029MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               2.570ns (Levels of Logic = 1)
  Source:            counter0_2 (FF)
  Destination:       COUNTER3 (FF)
  Source Clock:      COUNTER2 rising
  Destination Clock: COUNTER2 rising

  Data Path: counter0_2 to COUNTER3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.626   1.289  counter0_2 (counter0_2)
     LUT3:I0->O            1   0.479   0.000  COUNTER3_mux000111 (COUNTER3_mux0001)
     FDE:D                     0.176          COUNTER3
    ----------------------------------------
    Total                      2.570ns (1.281ns logic, 1.289ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNTER3'
  Clock period: 2.586ns (frequency: 386.727MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               2.586ns (Levels of Logic = 1)
  Source:            counter1_3 (FF)
  Destination:       COUNTER4 (FF)
  Source Clock:      COUNTER3 rising
  Destination Clock: COUNTER3 rising

  Data Path: counter1_3 to COUNTER4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.626   1.305  counter1_3 (counter1_3)
     LUT3:I0->O            1   0.479   0.000  Mcount_counter1_xor<1>11 (Mcount_counter12)
     FDCE:D                    0.176          counter1_1
    ----------------------------------------
    Total                      2.586ns (1.281ns logic, 1.305ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNTER4'
  Clock period: 2.526ns (frequency: 395.836MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               2.526ns (Levels of Logic = 1)
  Source:            counter5_0 (FF)
  Destination:       counter5_0 (FF)
  Source Clock:      COUNTER4 rising
  Destination Clock: COUNTER4 rising

  Data Path: counter5_0 to counter5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.626   1.245  counter5_0 (counter5_0)
     LUT3:I0->O            1   0.479   0.000  Mcount_counter5_xor<0>11 (Mcount_counter5)
     FDCE:D                    0.176          counter5_0
    ----------------------------------------
    Total                      2.526ns (1.281ns logic, 1.245ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GCLK'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              3.807ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       COUNT_ENABLE (FF)
  Destination Clock: GCLK rising

  Data Path: START to COUNT_ENABLE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  START_IBUF (START_IBUF)
     LUT3:I0->O            1   0.479   0.681  state_mux0000_inv1 (state_mux0000_inv)
     FDR:R                     0.892          COUNT_ENABLE
    ----------------------------------------
    Total                      3.807ns (2.086ns logic, 1.721ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK1S'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.529ns (Levels of Logic = 2)
  Source:            RESTART (PAD)
  Destination:       COUNTER2 (FF)
  Destination Clock: CLK1S rising

  Data Path: RESTART to COUNTER2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  RESTART_IBUF (RESTART_IBUF)
     LUT2:I0->O            3   0.479   0.771  COUNTER2_and00001 (COUNTER2_and0000)
     FDE:CE                    0.524          COUNTER2
    ----------------------------------------
    Total                      3.529ns (1.718ns logic, 1.811ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'COUNTER2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.529ns (Levels of Logic = 2)
  Source:            RESTART (PAD)
  Destination:       COUNTER3 (FF)
  Destination Clock: COUNTER2 rising

  Data Path: RESTART to COUNTER3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  RESTART_IBUF (RESTART_IBUF)
     LUT2:I0->O            3   0.479   0.771  COUNTER2_and00001 (COUNTER2_and0000)
     FDE:CE                    0.524          COUNTER3
    ----------------------------------------
    Total                      3.529ns (1.718ns logic, 1.811ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'COUNTER3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.529ns (Levels of Logic = 2)
  Source:            RESTART (PAD)
  Destination:       COUNTER4 (FF)
  Destination Clock: COUNTER3 rising

  Data Path: RESTART to COUNTER4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  RESTART_IBUF (RESTART_IBUF)
     LUT2:I0->O            3   0.479   0.771  COUNTER2_and00001 (COUNTER2_and0000)
     FDE:CE                    0.524          COUNTER4
    ----------------------------------------
    Total                      3.529ns (1.718ns logic, 1.811ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK1S'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              6.848ns (Levels of Logic = 1)
  Source:            counter_3 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      CLK1S rising

  Data Path: counter_3 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.626   1.313  counter_3 (counter_3)
     OBUF:I->O                 4.909          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      6.848ns (5.535ns logic, 1.313ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK10MS1'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            SEG_SEL_4 (FF)
  Destination:       SEG_SEL<4> (PAD)
  Source Clock:      CLK10MS1 rising

  Data Path: SEG_SEL_4 to SEG_SEL<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.626   0.745  SEG_SEL_4 (SEG_SEL_4)
     OBUF:I->O                 4.909          SEG_SEL_4_OBUF (SEG_SEL<4>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'COUNTER4'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.485ns (Levels of Logic = 1)
  Source:            counter5_2 (FF)
  Destination:       LED<14> (PAD)
  Source Clock:      COUNTER4 rising

  Data Path: counter5_2 to LED<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.626   0.950  counter5_2 (counter5_2)
     OBUF:I->O                 4.909          LED_14_OBUF (LED<14>)
    ----------------------------------------
    Total                      6.485ns (5.535ns logic, 0.950ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'COUNTER3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              6.545ns (Levels of Logic = 1)
  Source:            counter1_3 (FF)
  Destination:       LED<11> (PAD)
  Source Clock:      COUNTER3 rising

  Data Path: counter1_3 to LED<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.626   1.010  counter1_3 (counter1_3)
     OBUF:I->O                 4.909          LED_11_OBUF (LED<11>)
    ----------------------------------------
    Total                      6.545ns (5.535ns logic, 1.010ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'COUNTER2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.530ns (Levels of Logic = 1)
  Source:            counter0_2 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      COUNTER2 rising

  Data Path: counter0_2 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.626   0.995  counter0_2 (counter0_2)
     OBUF:I->O                 4.909          LED_6_OBUF (LED<6>)
    ----------------------------------------
    Total                      6.530ns (5.535ns logic, 0.995ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.62 secs
 
--> 

Total memory usage is 262192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

