#ifndef __ASM_MACH_ATH25_AR5312_REGS_H
#define __ASM_MACH_ATH25_AR5312_REGS_H
#define AR5312_IRQ_WLAN0	(MIPS_CPU_IRQ_BASE + 2)	 
#define AR5312_IRQ_ENET0	(MIPS_CPU_IRQ_BASE + 3)	 
#define AR5312_IRQ_ENET1	(MIPS_CPU_IRQ_BASE + 4)	 
#define AR5312_IRQ_WLAN1	(MIPS_CPU_IRQ_BASE + 5)	 
#define AR5312_IRQ_MISC		(MIPS_CPU_IRQ_BASE + 6)	 
#define AR5312_MISC_IRQ_TIMER		0
#define AR5312_MISC_IRQ_AHB_PROC	1
#define AR5312_MISC_IRQ_AHB_DMA		2
#define AR5312_MISC_IRQ_GPIO		3
#define AR5312_MISC_IRQ_UART0		4
#define AR5312_MISC_IRQ_UART0_DMA	5
#define AR5312_MISC_IRQ_WATCHDOG	6
#define AR5312_MISC_IRQ_LOCAL		7
#define AR5312_MISC_IRQ_SPI		8
#define AR5312_MISC_IRQ_COUNT		9
#define AR5312_WLAN0_BASE		0x18000000
#define AR5312_ENET0_BASE		0x18100000
#define AR5312_ENET1_BASE		0x18200000
#define AR5312_SDRAMCTL_BASE		0x18300000
#define AR5312_SDRAMCTL_SIZE		0x00000010
#define AR5312_FLASHCTL_BASE		0x18400000
#define AR5312_FLASHCTL_SIZE		0x00000010
#define AR5312_WLAN1_BASE		0x18500000
#define AR5312_UART0_BASE		0x1c000000	 
#define AR5312_GPIO_BASE		0x1c002000
#define AR5312_GPIO_SIZE		0x00000010
#define AR5312_RST_BASE			0x1c003000
#define AR5312_RST_SIZE			0x00000100
#define AR5312_FLASH_BASE		0x1e000000
#define AR5312_FLASH_SIZE		0x00800000
#define AR5312_AR5312_REV2	0x0052		 
#define AR5312_AR5312_REV7	0x0057		 
#define AR5312_AR2313_REV8	0x0058		 
#define AR5312_TIMER		0x0000  
#define AR5312_RELOAD		0x0004  
#define AR5312_WDT_CTRL		0x0008  
#define AR5312_WDT_TIMER	0x000c  
#define AR5312_ISR		0x0010  
#define AR5312_IMR		0x0014  
#define AR5312_RESET		0x0020
#define AR5312_CLOCKCTL1	0x0064
#define AR5312_SCRATCH		0x006c
#define AR5312_PROCADDR		0x0070
#define AR5312_PROC1		0x0074
#define AR5312_DMAADDR		0x0078
#define AR5312_DMA1		0x007c
#define AR5312_ENABLE		0x0080  
#define AR5312_REV		0x0090  
#define AR5312_WDT_CTRL_IGNORE	0x00000000	 
#define AR5312_WDT_CTRL_NMI	0x00000001
#define AR5312_WDT_CTRL_RESET	0x00000002
#define AR5312_ISR_TIMER	0x00000001
#define AR5312_ISR_AHBPROC	0x00000002
#define AR5312_ISR_AHBDMA	0x00000004
#define AR5312_ISR_GPIO		0x00000008
#define AR5312_ISR_UART0	0x00000010
#define AR5312_ISR_UART0DMA	0x00000020
#define AR5312_ISR_WD		0x00000040
#define AR5312_ISR_LOCAL	0x00000080
#define AR5312_RESET_SYSTEM		0x00000001   
#define AR5312_RESET_PROC		0x00000002   
#define AR5312_RESET_WLAN0		0x00000004   
#define AR5312_RESET_EPHY0		0x00000008   
#define AR5312_RESET_EPHY1		0x00000010   
#define AR5312_RESET_ENET0		0x00000020   
#define AR5312_RESET_ENET1		0x00000040   
#define AR5312_RESET_UART0		0x00000100   
#define AR5312_RESET_WLAN1		0x00000200   
#define AR5312_RESET_APB		0x00000400   
#define AR5312_RESET_WARM_PROC		0x00001000   
#define AR5312_RESET_WARM_WLAN0_MAC	0x00002000   
#define AR5312_RESET_WARM_WLAN0_BB	0x00004000   
#define AR5312_RESET_NMI		0x00010000   
#define AR5312_RESET_WARM_WLAN1_MAC	0x00020000   
#define AR5312_RESET_WARM_WLAN1_BB	0x00040000   
#define AR5312_RESET_LOCAL_BUS		0x00080000   
#define AR5312_RESET_WDOG		0x00100000   
#define AR5312_RESET_WMAC0_BITS		(AR5312_RESET_WLAN0 |\
					 AR5312_RESET_WARM_WLAN0_MAC |\
					 AR5312_RESET_WARM_WLAN0_BB)
#define AR5312_RESET_WMAC1_BITS		(AR5312_RESET_WLAN1 |\
					 AR5312_RESET_WARM_WLAN1_MAC |\
					 AR5312_RESET_WARM_WLAN1_BB)
#define AR5312_CLOCKCTL1_PREDIVIDE_MASK		0x00000030
#define AR5312_CLOCKCTL1_PREDIVIDE_SHIFT	4
#define AR5312_CLOCKCTL1_MULTIPLIER_MASK	0x00001f00
#define AR5312_CLOCKCTL1_MULTIPLIER_SHIFT	8
#define AR5312_CLOCKCTL1_DOUBLER_MASK		0x00010000
#define AR5312_CLOCKCTL1_PREDIVIDE_MASK		0x00000030
#define AR5312_CLOCKCTL1_PREDIVIDE_SHIFT	4
#define AR5312_CLOCKCTL1_MULTIPLIER_MASK	0x00001f00
#define AR5312_CLOCKCTL1_MULTIPLIER_SHIFT	8
#define AR5312_CLOCKCTL1_DOUBLER_MASK		0x00010000
#define AR2313_CLOCKCTL1_PREDIVIDE_MASK		0x00003000
#define AR2313_CLOCKCTL1_PREDIVIDE_SHIFT	12
#define AR2313_CLOCKCTL1_MULTIPLIER_MASK	0x001f0000
#define AR2313_CLOCKCTL1_MULTIPLIER_SHIFT	16
#define AR2313_CLOCKCTL1_DOUBLER_MASK		0x00000000
#define AR5312_ENABLE_WLAN0			0x00000001
#define AR5312_ENABLE_ENET0			0x00000002
#define AR5312_ENABLE_ENET1			0x00000004
#define AR5312_ENABLE_UART_AND_WLAN1_PIO	0x00000008 
#define AR5312_ENABLE_WLAN1_DMA			0x00000010 
#define AR5312_ENABLE_WLAN1		(AR5312_ENABLE_UART_AND_WLAN1_PIO |\
					 AR5312_ENABLE_WLAN1_DMA)
#define AR5312_REV_WMAC_MAJ	0x0000f000
#define AR5312_REV_WMAC_MAJ_S	12
#define AR5312_REV_WMAC_MIN	0x00000f00
#define AR5312_REV_WMAC_MIN_S	8
#define AR5312_REV_MAJ		0x000000f0
#define AR5312_REV_MAJ_S	4
#define AR5312_REV_MIN		0x0000000f
#define AR5312_REV_MIN_S	0
#define AR5312_REV_CHIP		(AR5312_REV_MAJ|AR5312_REV_MIN)
#define AR5312_REV_MAJ_AR5312		0x4
#define AR5312_REV_MAJ_AR2313		0x5
#define AR5312_REV_MIN_DUAL		0x0	 
#define AR5312_REV_MIN_SINGLE		0x1	 
#define AR5312_FLASHCTL0	0x0000
#define AR5312_FLASHCTL1	0x0004
#define AR5312_FLASHCTL2	0x0008
#define AR5312_FLASHCTL_IDCY	0x0000000f	 
#define AR5312_FLASHCTL_IDCY_S	0
#define AR5312_FLASHCTL_WST1	0x000003e0	 
#define AR5312_FLASHCTL_WST1_S	5
#define AR5312_FLASHCTL_RBLE	0x00000400	 
#define AR5312_FLASHCTL_WST2	0x0000f800	 
#define AR5312_FLASHCTL_WST2_S	11
#define AR5312_FLASHCTL_AC	0x00070000	 
#define AR5312_FLASHCTL_AC_S	16
#define AR5312_FLASHCTL_AC_128K	0x00000000
#define AR5312_FLASHCTL_AC_256K	0x00010000
#define AR5312_FLASHCTL_AC_512K	0x00020000
#define AR5312_FLASHCTL_AC_1M	0x00030000
#define AR5312_FLASHCTL_AC_2M	0x00040000
#define AR5312_FLASHCTL_AC_4M	0x00050000
#define AR5312_FLASHCTL_AC_8M	0x00060000
#define AR5312_FLASHCTL_AC_RES	0x00070000	 
#define AR5312_FLASHCTL_E	0x00080000	 
#define AR5312_FLASHCTL_BUSERR	0x01000000	 
#define AR5312_FLASHCTL_WPERR	0x02000000	 
#define AR5312_FLASHCTL_WP	0x04000000	 
#define AR5312_FLASHCTL_BM	0x08000000	 
#define AR5312_FLASHCTL_MW	0x30000000	 
#define AR5312_FLASHCTL_MW8	0x00000000	 
#define AR5312_FLASHCTL_MW16	0x10000000	 
#define AR5312_FLASHCTL_MW32	0x20000000	 
#define AR5312_FLASHCTL_ATNR	0x00000000	 
#define AR5312_FLASHCTL_ATR	0x80000000	 
#define AR5312_FLASHCTL_ATR4	0xc0000000	 
#define AR5312_MEM_CFG1		0x0004
#define AR5312_MEM_CFG1_AC0_M	0x00000700	 
#define AR5312_MEM_CFG1_AC0_S	8
#define AR5312_MEM_CFG1_AC1_M	0x00007000	 
#define AR5312_MEM_CFG1_AC1_S	12
#endif	 
