;redcode
;assert 1
	SPL 0, <-2
	SUB #10, <462
	MOV -7, <-20
	SPL 771, @-725
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #-72, 200
	SLT #-72, 200
	JMP 1, <42
	JMP 1, <42
	SUB @127, 106
	SUB @127, 106
	SUB @121, 103
	DJN 1, <2
	ADD -9, @-84
	SUB 12, @10
	DJN 1, <2
	SUB @127, 106
	JMZ <179, 102
	SUB 92, @910
	SUB 92, @910
	ADD 31, 715
	SUB @121, 103
	SLT #729, -3
	SLT #729, -3
	SUB @121, 103
	SUB @121, 103
	DJN 909, @-91
	SUB 12, @10
	SLT #729, -3
	SUB #-72, 200
	SLT #729, -3
	DJN 909, @-91
	DJN -1, @-20
	SUB #77, @72
	DJN @-1, <2
	SUB #77, @72
	SUB @121, 103
	SPL 909, @-91
	SUB 909, <-91
	SPL 771, @-725
	JMN @217, <90
	DJN 909, @-91
	SUB 31, 715
	SPL 771, @-725
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMZ <179, 102
	JMZ <179, 102
