{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674567556332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 14:39:16 2023 " "Processing started: Tue Jan 24 14:39:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674567556334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674567556334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map sgi_main --write_settings_files=off " "Command: quartus_map sgi_main --write_settings_files=off" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674567556334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674567556631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674567556631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lp17/GDTI/gdti9/wuerfel_dekoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/lp17/GDTI/gdti9/wuerfel_dekoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wuerfel_dekoder-behav " "Found design unit 1: wuerfel_dekoder-behav" {  } { { "../wuerfel_dekoder.vhdl" "" { Text "/home/lp17/GDTI/gdti9/wuerfel_dekoder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567104 ""} { "Info" "ISGN_ENTITY_NAME" "1 wuerfel_dekoder " "Found entity 1: wuerfel_dekoder" {  } { { "../wuerfel_dekoder.vhdl" "" { Text "/home/lp17/GDTI/gdti9/wuerfel_dekoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674567567104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctr_1_to_6-behav " "Found design unit 1: ctr_1_to_6-behav" {  } { { "../ctr_1_to_6.vhdl" "" { Text "/home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567106 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctr_1_to_6 " "Found entity 1: ctr_1_to_6" {  } { { "../ctr_1_to_6.vhdl" "" { Text "/home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674567567106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lp17/GDTI/gdti9/wuerfel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/lp17/GDTI/gdti9/wuerfel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wuerfel-behav " "Found design unit 1: wuerfel-behav" {  } { { "../wuerfel.vhdl" "" { Text "/home/lp17/GDTI/gdti9/wuerfel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567107 ""} { "Info" "ISGN_ENTITY_NAME" "1 wuerfel " "Found entity 1: wuerfel" {  } { { "../wuerfel.vhdl" "" { Text "/home/lp17/GDTI/gdti9/wuerfel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674567567107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgi_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sgi_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sgi_main_entity-behav " "Found design unit 1: sgi_main_entity-behav" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567109 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgi_main_entity " "Found entity 1: sgi_main_entity" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674567567109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674567567109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sgi_main_entity " "Elaborating entity \"sgi_main_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674567567164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wuerfel wuerfel:the_main_instance " "Elaborating entity \"wuerfel\" for hierarchy \"wuerfel:the_main_instance\"" {  } { { "sgi_main.vhd" "the_main_instance" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674567567193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr_1_to_6 wuerfel:the_main_instance\|ctr_1_to_6:l_counter " "Elaborating entity \"ctr_1_to_6\" for hierarchy \"wuerfel:the_main_instance\|ctr_1_to_6:l_counter\"" {  } { { "../wuerfel.vhdl" "l_counter" { Text "/home/lp17/GDTI/gdti9/wuerfel.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674567567202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_enable ctr_1_to_6.vhdl(18) " "VHDL Process Statement warning at ctr_1_to_6.vhdl(18): signal \"clk_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ctr_1_to_6.vhdl" "" { Text "/home/lp17/GDTI/gdti9/ctr_1_to_6.vhdl" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674567567202 "|sgi_main_entity|wuerfel:the_main_instance|ctr_1_to_6:l_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wuerfel_dekoder wuerfel:the_main_instance\|wuerfel_dekoder:l_Wuerfel " "Elaborating entity \"wuerfel_dekoder\" for hierarchy \"wuerfel:the_main_instance\|wuerfel_dekoder:l_Wuerfel\"" {  } { { "../wuerfel.vhdl" "l_Wuerfel" { Text "/home/lp17/GDTI/gdti9/wuerfel.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674567567213 ""}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_FAST_SYNTHESIS" "" "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" {  } {  } 0 286029 "Timing-Driven Synthesis is skipped because the Synthesis Effort is set to Fast" 0 0 "Analysis & Synthesis" 0 -1 1674567567300 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[7\] " "Inserted always-enabled tri-state buffer between \"p_out\[7\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[6\] " "Inserted always-enabled tri-state buffer between \"p_out\[6\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[5\] " "Inserted always-enabled tri-state buffer between \"p_out\[5\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[4\] " "Inserted always-enabled tri-state buffer between \"p_out\[4\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[3\] " "Inserted always-enabled tri-state buffer between \"p_out\[3\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[2\] " "Inserted always-enabled tri-state buffer between \"p_out\[2\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p_out\[1\] " "Inserted always-enabled tri-state buffer between \"p_out\[1\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[0\] " "Inserted always-enabled tri-state buffer between \"led\[0\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[1\] " "Inserted always-enabled tri-state buffer between \"led\[1\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[2\] " "Inserted always-enabled tri-state buffer between \"led\[2\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[3\] " "Inserted always-enabled tri-state buffer between \"led\[3\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[4\] " "Inserted always-enabled tri-state buffer between \"led\[4\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[5\] " "Inserted always-enabled tri-state buffer between \"led\[5\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[6\] " "Inserted always-enabled tri-state buffer between \"led\[6\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[7\] " "Inserted always-enabled tri-state buffer between \"led\[7\]\" and its non-tri-state driver." {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674567567752 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1674567567752 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[16\] " "bidirectional pin \"p_out\[16\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[15\] " "bidirectional pin \"p_out\[15\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[14\] " "bidirectional pin \"p_out\[14\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[13\] " "bidirectional pin \"p_out\[13\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[12\] " "bidirectional pin \"p_out\[12\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[11\] " "bidirectional pin \"p_out\[11\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[10\] " "bidirectional pin \"p_out\[10\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[9\] " "bidirectional pin \"p_out\[9\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "p_out\[8\] " "bidirectional pin \"p_out\[8\]\" has no driver" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674567567752 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1674567567752 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[7\]~synth " "Node \"p_out\[7\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[6\]~synth " "Node \"p_out\[6\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[5\]~synth " "Node \"p_out\[5\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[4\]~synth " "Node \"p_out\[4\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[3\]~synth " "Node \"p_out\[3\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[2\]~synth " "Node \"p_out\[2\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "p_out\[1\]~synth " "Node \"p_out\[1\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[0\]~synth " "Node \"led\[0\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[1\]~synth " "Node \"led\[1\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[2\]~synth " "Node \"led\[2\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[3\]~synth " "Node \"led\[3\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[4\]~synth " "Node \"led\[4\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[5\]~synth " "Node \"led\[5\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[6\]~synth " "Node \"led\[6\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led\[7\]~synth " "Node \"led\[7\]~synth\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567567762 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1674567567762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674567567960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674567567960 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[16\] " "No output dependent on input pin \"p_in\[16\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[15\] " "No output dependent on input pin \"p_in\[15\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[14\] " "No output dependent on input pin \"p_in\[14\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[13\] " "No output dependent on input pin \"p_in\[13\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[12\] " "No output dependent on input pin \"p_in\[12\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[11\] " "No output dependent on input pin \"p_in\[11\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[10\] " "No output dependent on input pin \"p_in\[10\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[9\] " "No output dependent on input pin \"p_in\[9\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[8\] " "No output dependent on input pin \"p_in\[8\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[7\] " "No output dependent on input pin \"p_in\[7\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[6\] " "No output dependent on input pin \"p_in\[6\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[5\] " "No output dependent on input pin \"p_in\[5\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[4\] " "No output dependent on input pin \"p_in\[4\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[3\] " "No output dependent on input pin \"p_in\[3\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_in\[2\] " "No output dependent on input pin \"p_in\[2\]\"" {  } { { "sgi_main.vhd" "" { Text "/home/lp17/GDTI/gdti9/quartus_temp/sgi_main.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674567568101 "|sgi_main_entity|p_in[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674567568101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674567568102 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674567568102 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1674567568102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674567568102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674567568102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674567568121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 14:39:28 2023 " "Processing ended: Tue Jan 24 14:39:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674567568121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674567568121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674567568121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674567568121 ""}
