<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Project\riscv_soc\src\Memory.v<br>
E:\Project\riscv_soc\src\device_select.v<br>
E:\Project\riscv_soc\src\femtorv32_quark.v<br>
E:\Project\riscv_soc\src\gowin_rpll\gowin_rpll.v<br>
E:\Project\riscv_soc\src\gpio_ip.v<br>
E:\Project\riscv_soc\src\regs_uart.v<br>
E:\Project\riscv_soc\src\top.v<br>
E:\Project\riscv_soc\src\uart_ip.v<br>
E:\Project\riscv_soc\src\uart_tx.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 10 10:49:42 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.099s, Peak memory usage = 188.980MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 188.980MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.081s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 188.980MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 188.980MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.042s, Peak memory usage = 188.980MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 188.980MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 188.980MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>241</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>84</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>816</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>253</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>497</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>158</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>977(819 LUT, 158 ALU) / 8640</td>
<td>12%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>241 / 6693</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>241 / 6693</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 26</td>
<td>24%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.0</td>
<td>0.000</td>
<td>16.667</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.0</td>
<td>0.000</td>
<td>16.667</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>66.667</td>
<td>15.0</td>
<td>0.000</td>
<td>33.333</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.0</td>
<td>0.000</td>
<td>50.000</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>30.000(MHz)</td>
<td>43.211(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>7.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_0_s0/I2</td>
</tr>
<tr>
<td>7.963</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>processor/aluIn2_0_s0/F</td>
</tr>
<tr>
<td>8.923</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_0_s/I1</td>
</tr>
<tr>
<td>9.968</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_0_s/COUT</td>
</tr>
<tr>
<td>9.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_1_s/CIN</td>
</tr>
<tr>
<td>10.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_1_s/COUT</td>
</tr>
<tr>
<td>10.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_2_s/CIN</td>
</tr>
<tr>
<td>10.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>10.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>10.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_3_s/COUT</td>
</tr>
<tr>
<td>10.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_4_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_4_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_5_s/CIN</td>
</tr>
<tr>
<td>10.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_5_s/COUT</td>
</tr>
<tr>
<td>10.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_6_s/CIN</td>
</tr>
<tr>
<td>10.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_6_s/COUT</td>
</tr>
<tr>
<td>10.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_7_s/CIN</td>
</tr>
<tr>
<td>10.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>11.051</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>11.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>11.108</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>11.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>11.165</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>11.222</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>11.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>11.279</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>11.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>11.336</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>11.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>11.393</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>11.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>11.450</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>11.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>11.507</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>11.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>11.564</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>11.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>12.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/SUM</td>
</tr>
<tr>
<td>13.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/I1</td>
</tr>
<tr>
<td>14.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/F</td>
</tr>
<tr>
<td>15.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>16.245</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>18.237</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/F</td>
</tr>
<tr>
<td>19.197</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>20.019</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>processor/PC_1_s3/F</td>
</tr>
<tr>
<td>20.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2014_s1/I1</td>
</tr>
<tr>
<td>22.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>processor/n2014_s1/F</td>
</tr>
<tr>
<td>23.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2031_s0/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/n2031_s0/F</td>
</tr>
<tr>
<td>24.624</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.489</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.215</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/PC_14_s0/CLK</td>
</tr>
<tr>
<td>34.815</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>processor/PC_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.724, 51.552%; route: 10.560, 46.433%; tC2Q: 0.458, 2.015%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>7.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_0_s0/I2</td>
</tr>
<tr>
<td>7.963</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>processor/aluIn2_0_s0/F</td>
</tr>
<tr>
<td>8.923</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_0_s/I1</td>
</tr>
<tr>
<td>9.968</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_0_s/COUT</td>
</tr>
<tr>
<td>9.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_1_s/CIN</td>
</tr>
<tr>
<td>10.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_1_s/COUT</td>
</tr>
<tr>
<td>10.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_2_s/CIN</td>
</tr>
<tr>
<td>10.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>10.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>10.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_3_s/COUT</td>
</tr>
<tr>
<td>10.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_4_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_4_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_5_s/CIN</td>
</tr>
<tr>
<td>10.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_5_s/COUT</td>
</tr>
<tr>
<td>10.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_6_s/CIN</td>
</tr>
<tr>
<td>10.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_6_s/COUT</td>
</tr>
<tr>
<td>10.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_7_s/CIN</td>
</tr>
<tr>
<td>10.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>11.051</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>11.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>11.108</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>11.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>11.165</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>11.222</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>11.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>11.279</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>11.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>11.336</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>11.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>11.393</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>11.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>11.450</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>11.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>11.507</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>11.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>11.564</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>11.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>12.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/SUM</td>
</tr>
<tr>
<td>13.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/I1</td>
</tr>
<tr>
<td>14.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/F</td>
</tr>
<tr>
<td>15.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>16.245</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>18.237</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/F</td>
</tr>
<tr>
<td>19.197</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>20.019</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>processor/PC_1_s3/F</td>
</tr>
<tr>
<td>20.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2014_s1/I1</td>
</tr>
<tr>
<td>22.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>processor/n2014_s1/F</td>
</tr>
<tr>
<td>23.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2029_s0/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/n2029_s0/F</td>
</tr>
<tr>
<td>24.624</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_16_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.489</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.215</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/PC_16_s0/CLK</td>
</tr>
<tr>
<td>34.815</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>processor/PC_16_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.724, 51.552%; route: 10.560, 46.433%; tC2Q: 0.458, 2.015%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>7.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_0_s0/I2</td>
</tr>
<tr>
<td>7.963</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>processor/aluIn2_0_s0/F</td>
</tr>
<tr>
<td>8.923</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_0_s/I1</td>
</tr>
<tr>
<td>9.968</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_0_s/COUT</td>
</tr>
<tr>
<td>9.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_1_s/CIN</td>
</tr>
<tr>
<td>10.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_1_s/COUT</td>
</tr>
<tr>
<td>10.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_2_s/CIN</td>
</tr>
<tr>
<td>10.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>10.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>10.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_3_s/COUT</td>
</tr>
<tr>
<td>10.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_4_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_4_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_5_s/CIN</td>
</tr>
<tr>
<td>10.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_5_s/COUT</td>
</tr>
<tr>
<td>10.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_6_s/CIN</td>
</tr>
<tr>
<td>10.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_6_s/COUT</td>
</tr>
<tr>
<td>10.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_7_s/CIN</td>
</tr>
<tr>
<td>10.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>11.051</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>11.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>11.108</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>11.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>11.165</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>11.222</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>11.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>11.279</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>11.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>11.336</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>11.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>11.393</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>11.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>11.450</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>11.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>11.507</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>11.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>11.564</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>11.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>12.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/SUM</td>
</tr>
<tr>
<td>13.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/I1</td>
</tr>
<tr>
<td>14.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/F</td>
</tr>
<tr>
<td>15.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>16.245</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>18.237</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/F</td>
</tr>
<tr>
<td>19.197</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>20.019</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>processor/PC_1_s3/F</td>
</tr>
<tr>
<td>20.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2014_s1/I1</td>
</tr>
<tr>
<td>22.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>processor/n2014_s1/F</td>
</tr>
<tr>
<td>23.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2028_s0/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/n2028_s0/F</td>
</tr>
<tr>
<td>24.624</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.489</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.215</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/PC_17_s0/CLK</td>
</tr>
<tr>
<td>34.815</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>processor/PC_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.724, 51.552%; route: 10.560, 46.433%; tC2Q: 0.458, 2.015%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>7.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_0_s0/I2</td>
</tr>
<tr>
<td>7.963</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>processor/aluIn2_0_s0/F</td>
</tr>
<tr>
<td>8.923</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_0_s/I1</td>
</tr>
<tr>
<td>9.968</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_0_s/COUT</td>
</tr>
<tr>
<td>9.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_1_s/CIN</td>
</tr>
<tr>
<td>10.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_1_s/COUT</td>
</tr>
<tr>
<td>10.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_2_s/CIN</td>
</tr>
<tr>
<td>10.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>10.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>10.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_3_s/COUT</td>
</tr>
<tr>
<td>10.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_4_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_4_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_5_s/CIN</td>
</tr>
<tr>
<td>10.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_5_s/COUT</td>
</tr>
<tr>
<td>10.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_6_s/CIN</td>
</tr>
<tr>
<td>10.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_6_s/COUT</td>
</tr>
<tr>
<td>10.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_7_s/CIN</td>
</tr>
<tr>
<td>10.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>11.051</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>11.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>11.108</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>11.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>11.165</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>11.222</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>11.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>11.279</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>11.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>11.336</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>11.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>11.393</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>11.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>11.450</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>11.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>11.507</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>11.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>11.564</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>11.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>12.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/SUM</td>
</tr>
<tr>
<td>13.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/I1</td>
</tr>
<tr>
<td>14.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/F</td>
</tr>
<tr>
<td>15.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>16.245</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>18.237</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/F</td>
</tr>
<tr>
<td>19.197</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>20.019</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>processor/PC_1_s3/F</td>
</tr>
<tr>
<td>20.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2014_s1/I1</td>
</tr>
<tr>
<td>22.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>processor/n2014_s1/F</td>
</tr>
<tr>
<td>23.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2027_s0/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/n2027_s0/F</td>
</tr>
<tr>
<td>24.624</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.489</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.215</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/PC_18_s0/CLK</td>
</tr>
<tr>
<td>34.815</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>processor/PC_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.724, 51.552%; route: 10.560, 46.433%; tC2Q: 0.458, 2.015%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>34.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.156</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.882</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/instr_3_s0/CLK</td>
</tr>
<tr>
<td>2.340</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>104</td>
<td>processor/instr_3_s0/Q</td>
</tr>
<tr>
<td>3.300</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_15_s2/I1</td>
</tr>
<tr>
<td>4.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>processor/aluIn2_15_s2/F</td>
</tr>
<tr>
<td>5.359</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_31_s2/I2</td>
</tr>
<tr>
<td>6.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>processor/aluIn2_31_s2/F</td>
</tr>
<tr>
<td>7.141</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/aluIn2_0_s0/I2</td>
</tr>
<tr>
<td>7.963</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>processor/aluIn2_0_s0/F</td>
</tr>
<tr>
<td>8.923</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_0_s/I1</td>
</tr>
<tr>
<td>9.968</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_0_s/COUT</td>
</tr>
<tr>
<td>9.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_1_s/CIN</td>
</tr>
<tr>
<td>10.025</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_1_s/COUT</td>
</tr>
<tr>
<td>10.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_2_s/CIN</td>
</tr>
<tr>
<td>10.082</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_2_s/COUT</td>
</tr>
<tr>
<td>10.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_3_s/CIN</td>
</tr>
<tr>
<td>10.139</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_3_s/COUT</td>
</tr>
<tr>
<td>10.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_4_s/CIN</td>
</tr>
<tr>
<td>10.196</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_4_s/COUT</td>
</tr>
<tr>
<td>10.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_5_s/CIN</td>
</tr>
<tr>
<td>10.253</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_5_s/COUT</td>
</tr>
<tr>
<td>10.253</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_6_s/CIN</td>
</tr>
<tr>
<td>10.310</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_6_s/COUT</td>
</tr>
<tr>
<td>10.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_7_s/CIN</td>
</tr>
<tr>
<td>10.367</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.424</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.481</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.538</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.595</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.709</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.766</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.823</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.880</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.994</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>11.051</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>11.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>11.108</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>11.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>11.165</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>11.222</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>11.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>11.279</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>11.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>11.336</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>11.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>11.393</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>11.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>11.450</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>11.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>11.507</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>11.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>11.564</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>11.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>12.127</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>processor/aluMinus_29_s/SUM</td>
</tr>
<tr>
<td>13.087</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/I1</td>
</tr>
<tr>
<td>14.186</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s16/F</td>
</tr>
<tr>
<td>15.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/I1</td>
</tr>
<tr>
<td>16.245</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s11/F</td>
</tr>
<tr>
<td>17.205</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/I0</td>
</tr>
<tr>
<td>18.237</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s7/F</td>
</tr>
<tr>
<td>19.197</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_1_s3/I2</td>
</tr>
<tr>
<td>20.019</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>processor/PC_1_s3/F</td>
</tr>
<tr>
<td>20.979</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2026_s1/I1</td>
</tr>
<tr>
<td>22.078</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/n2026_s1/F</td>
</tr>
<tr>
<td>23.038</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/n2026_s3/I3</td>
</tr>
<tr>
<td>23.664</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>processor/n2026_s3/F</td>
</tr>
<tr>
<td>24.624</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>processor/PC_19_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>34.489</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>35.215</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>processor/PC_19_s0/CLK</td>
</tr>
<tr>
<td>34.815</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>processor/PC_19_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.724, 51.552%; route: 10.560, 46.433%; tC2Q: 0.458, 2.015%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
