<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DDR2_OK_ISEnew.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MBImager_DDR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MBImager_DDR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MBImager_DDR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MBImager_DDR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MBImager_DDR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MBImager_DDR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MBImager_DDR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MBImager_DDR.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MBImager_DDR_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MBImager_DDR_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MBImager_DDR_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MBImager_DDR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MBImager_DDR_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MBImager_DDR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_DDR2_OK_V2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_DDR2_OK_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_DDR2_OK_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_DDR2_OK_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_DDR2_OK_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tf_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489669563" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489669563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489673740" xil_pn:in_ck="2182657192841390199" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1489673740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MBImager_DDR.v"/>
      <outfile xil_pn:name="mcb_instr_ctrl.v"/>
      <outfile xil_pn:name="memc_USB_intfce.v"/>
      <outfile xil_pn:name="oksim/glbl.v"/>
      <outfile xil_pn:name="oksim/mappings.v"/>
      <outfile xil_pn:name="oksim/okBTPipeIn.v"/>
      <outfile xil_pn:name="oksim/okBTPipeOut.v"/>
      <outfile xil_pn:name="oksim/okHost.v"/>
      <outfile xil_pn:name="oksim/okHostCalls.v"/>
      <outfile xil_pn:name="oksim/okPipeIn.v"/>
      <outfile xil_pn:name="oksim/okPipeOut.v"/>
      <outfile xil_pn:name="oksim/okRegisterBridge.v"/>
      <outfile xil_pn:name="oksim/okTriggerIn.v"/>
      <outfile xil_pn:name="oksim/okTriggerOut.v"/>
      <outfile xil_pn:name="oksim/okWireIn.v"/>
      <outfile xil_pn:name="oksim/okWireOR.v"/>
      <outfile xil_pn:name="oksim/okWireOut.v"/>
      <outfile xil_pn:name="oksim/params.v"/>
      <outfile xil_pn:name="tb_DDR2_OK_V2.v"/>
    </transform>
    <transform xil_pn:end_ts="1494431474" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3877019494604386552" xil_pn:start_ts="1494431474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494431474" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5146851159396992842" xil_pn:start_ts="1494431474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489669563" xil_pn:in_ck="-366185714373053004" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2507747038624891136" xil_pn:start_ts="1489669563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/inFIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/inFIFO.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/infrastructure.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/memc_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mig_39.v"/>
      <outfile xil_pn:name="ipcore_dir/outFIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/outFIFO.v"/>
    </transform>
    <transform xil_pn:end_ts="1489673740" xil_pn:in_ck="2182657192841390199" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489673740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MBImager_DDR.v"/>
      <outfile xil_pn:name="mcb_instr_ctrl.v"/>
      <outfile xil_pn:name="memc_USB_intfce.v"/>
      <outfile xil_pn:name="oksim/glbl.v"/>
      <outfile xil_pn:name="oksim/mappings.v"/>
      <outfile xil_pn:name="oksim/okBTPipeIn.v"/>
      <outfile xil_pn:name="oksim/okBTPipeOut.v"/>
      <outfile xil_pn:name="oksim/okHost.v"/>
      <outfile xil_pn:name="oksim/okHostCalls.v"/>
      <outfile xil_pn:name="oksim/okPipeIn.v"/>
      <outfile xil_pn:name="oksim/okPipeOut.v"/>
      <outfile xil_pn:name="oksim/okRegisterBridge.v"/>
      <outfile xil_pn:name="oksim/okTriggerIn.v"/>
      <outfile xil_pn:name="oksim/okTriggerOut.v"/>
      <outfile xil_pn:name="oksim/okWireIn.v"/>
      <outfile xil_pn:name="oksim/okWireOR.v"/>
      <outfile xil_pn:name="oksim/okWireOut.v"/>
      <outfile xil_pn:name="oksim/params.v"/>
      <outfile xil_pn:name="tb_DDR2_OK_V2.v"/>
    </transform>
    <transform xil_pn:end_ts="1494431491" xil_pn:in_ck="-4977268798604902430" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1834607880595922991" xil_pn:start_ts="1494431474">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489500700" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489500700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489500700" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4258357412682105902" xil_pn:start_ts="1489500700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494274113" xil_pn:in_ck="-366185714373053004" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2507747038624891136" xil_pn:start_ts="1494274113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/inFIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/inFIFO.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/infrastructure.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/memc_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mig_39.v"/>
      <outfile xil_pn:name="ipcore_dir/outFIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/outFIFO.v"/>
    </transform>
    <transform xil_pn:end_ts="1489500700" xil_pn:in_ck="-5281651411647373873" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489500700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489500700" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6188825209472847572" xil_pn:start_ts="1489500700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489500700" xil_pn:in_ck="-5281651411647373873" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1489500700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489500700" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9165643325653134582" xil_pn:start_ts="1489500700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494604781" xil_pn:in_ck="-1681277579095897248" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3680327476986733647" xil_pn:start_ts="1494604772">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MBImager_DDR.lso"/>
      <outfile xil_pn:name="MBImager_DDR.ngc"/>
      <outfile xil_pn:name="MBImager_DDR.ngr"/>
      <outfile xil_pn:name="MBImager_DDR.prj"/>
      <outfile xil_pn:name="MBImager_DDR.syr"/>
      <outfile xil_pn:name="MBImager_DDR.xst"/>
      <outfile xil_pn:name="MBImager_DDR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1494274123" xil_pn:in_ck="3533712419936016526" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9113894761981777537" xil_pn:start_ts="1494274123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
