C:\lscc\diamond\3.3_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results   -part LFE5UM_25F  -package MG285C  -grade -6    -maxfan 50 -block -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -overilog "pll_x4.vm" -ovhdl "pll_x4.vhm" -summaryfile D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\synlog\report\pll_x4_fpga_mapper.xml  -top_level_module  pll_x4  -flow mapping  -multisrs  -oedif  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\pll_x4.edn   -freq 100.000   -tcl  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\pll_x4.fdc  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\synwork\pll_x4_prem.srd  -devicelib  C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\ecp5um.v  -devicelib  C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\syntmp\pll_x4.plg  -osyn  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\pll_x4.srm  -prjdir  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\  -prjname  pll_x4  -log  D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\synlog\pll_x4_fpga_mapper.srr 
rc:1 success:1
D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\pll_x4.edn|o|1419270921|8698
D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\pll_x4.fdc|i|1419270914|31
D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\synwork\pll_x4_prem.srd|i|1419270919|4621
C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\ecp5um.v|i|1406777724|87767
C:\lscc\diamond\3.3_x64\synpbase\lib\lucent\pmi_def.v|i|1406777724|40584
D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\syntmp\pll_x4.plg|o|1419270922|591
D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\pll_x4.srm|o|1419270921|5642
D:\DESKTOP\RD_WORK\rd1184\rd1184\source\verilog\ecp5\clarity\pllx4\pll_x4\syn_results\synlog\pll_x4_fpga_mapper.srr|o|1419270922|10717
C:\lscc\diamond\3.3_x64\synpbase\bin\m_gen_lattice.exe|i|1407127400|21103616
C:\lscc\diamond\3.3_x64\synpbase\bin64\m_gen_lattice.exe|i|1407129402|24761856
