# RISC-V Core RV32I
Basic RISC-V CPU implementation in Verilog HDL running on PYNQ

This is RV32I ISA single-cycle CPU implementation, based on ISA spec [v.20191213](https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf) \
and RV32I Processor Datapath design by [Krste AsanoviÄ‡ & Randy Katz](https://inst.eecs.berkeley.edu/~cs61c/fa17/). 

# RV32I ISA
![riscvISA](https://user-images.githubusercontent.com/93732046/205159351-6271be94-2734-4942-a965-fa999ba1a598.png)


# Implementation
![riscvdatapath](https://user-images.githubusercontent.com/93732046/205159625-91ced6ec-aa42-4213-91df-c6c5790e2046.png)
