<?xml version="1.0" encoding="utf-8"?>
<component name="simplegpio" version="1.0">
	<description>
        A simple gpio to read/write on fpga pin via wishbone bus
	</description>

	<driver_files>
		<driver_templates architecture="armadeus">
			<support version="2.6.23" />
			<file name="Makefile" />
			<file name="board_simplegpio.c" />
			<file name="gsimplegpio.c" />
			<file name="simplegpio.h" />
		</driver_templates>
	</driver_files>

	<hdl_files>
		<hdl_file filename="hdl/simplegpio.vhd" scope="all" istop="1" />
    </hdl_files>

    <generics>
        <generic name="id" public="true" value="3" type="natural" destination="both" />
        <generic name="size" public="false" value="16" type="natural" destination="fpga" />
    </generics>

	<interfaces>

		<interface name="candr" class="CLK_RST" >
			<ports>
				<port name="clk_i" type="CLK" size="1" dir="in"/>
				<port name="rst_i" type="RST" size="1" dir="in"/>
			</ports>
		</interface>

		<interface clockandreset="candr" name="swb16" class="SLAVE" bus="wishbone16" >
			<registers>
				<register name="rw"   offset="0x00" size="16" rows="1" />
                <register name="ctrl" offset="0x01" size="16" rows="1" />
                <register name="id"   offset="0x02" size="16" rows="1" />
            </registers>
			<ports>
				<port name="adr_i" type="ADR" size="2" dir="in"/>
				<port name="dat_i" type="DAT_I" size="16" dir="in"/>
				<port name="dat_o" type="DAT_O" size="16" dir="out"/>
				<port name="we_i" type="WE" size="1" dir="in"/>
				<port name="stb_i" type="STB" size="1" dir="in"/>
				<port name="ack_o" type="ACK" size="1" dir="out"/>
				<port name="cyc_i" type="CYC" size="1" dir="in"/>
            </ports>
        </interface>

        <interface name="gpio_int" class="GLS" >
            <ports>
                <port name="gpio" type="EXPORT" size="16" dir="inout" />
            </ports>
        </interface>

	</interfaces>

</component>
