#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Dec 05 22:00:34 2016
# Process ID: 1876
# Current directory: C:/hw1_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2696 C:\hw1_zybo\hw1_zybo.xpr
# Log file: C:/hw1_zybo/vivado.log
# Journal file: C:/hw1_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/hw1_zybo/hw1_zybo.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw1_zybo/ZYBO_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 791.066 ; gain = 139.465
update_compile_order -fileset sources_1
open_bd_design {C:/hw1_zybo/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/hw1_zybo/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 05 22:02:53 2016...
