// Seed: 3660315643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  genvar id_5;
  supply0 id_6;
  assign module_1.id_1 = 0;
  wire id_7;
  wire id_8;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    input tri id_3,
    output wor id_4
    , id_6
);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2;
  always
  fork
    id_1 <= id_1;
  join_any
  assign id_1 = id_1;
  assign id_1 = 1;
  supply0 id_3 = id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
