$date
	Sat Oct 24 18:05:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! OTP [11:0] $end
$var reg 1 " EN $end
$var reg 12 # INP [11:0] $end
$var reg 1 $ LD $end
$var reg 1 % clck $end
$var reg 1 & rst $end
$scope module U1 $end
$var wire 1 % clock $end
$var wire 1 " enable $end
$var wire 12 ' entrada [11:0] $end
$var wire 1 $ load $end
$var wire 1 & reset $end
$var wire 12 ( salida [11:0] $end
$var reg 12 ) contador [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
0&
0%
0$
b0 #
0"
bx !
$end
#1
b1100110 !
b1100110 (
b1100110 )
1%
1$
b1100110 #
b1100110 '
#2
0%
b10111 #
b10111 '
#3
b1100 !
b1100 (
b1100 )
1%
b1100 #
b1100 '
#4
0%
0$
#5
b1101 !
b1101 (
b1101 )
1%
1"
#6
0%
#7
b1110 !
b1110 (
b1110 )
1%
#8
b0 !
b0 (
b0 )
0%
1&
#9
b1 !
b1 (
b1 )
1%
0&
#10
0%
#11
b10 !
b10 (
b10 )
1%
#12
0%
#13
b11 !
b11 (
b11 )
1%
#14
0%
#15
b100 !
b100 (
b100 )
1%
#16
0%
#17
b101 !
b101 (
b101 )
1%
#18
0%
#19
b110 !
b110 (
b110 )
1%
#20
0%
#21
b111 !
b111 (
b111 )
1%
#22
0%
#23
b1000 !
b1000 (
b1000 )
1%
#24
0%
#25
b1001 !
b1001 (
b1001 )
1%
#26
0%
#27
b1010 !
b1010 (
b1010 )
1%
#28
0%
#29
b1011 !
b1011 (
b1011 )
1%
#30
0%
#31
b1100 !
b1100 (
b1100 )
1%
#32
0%
#33
b1101 !
b1101 (
b1101 )
1%
#34
0%
#35
b1110 !
b1110 (
b1110 )
1%
#36
0%
#37
b1111 !
b1111 (
b1111 )
1%
#38
0%
#39
b10000 !
b10000 (
b10000 )
1%
#40
0%
