// Seed: 3144863497
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output tri0 id_2,
    output tri id_3,
    input wire id_4,
    input tri1 id_5
    , id_18,
    input uwire id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    input tri id_14,
    input tri1 id_15
    , id_19,
    output wor id_16
);
  parameter id_20 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd69,
    parameter id_5  = 32'd97,
    parameter id_6  = 32'd69
) (
    output tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    output wire _id_5,
    input wire _id_6,
    output wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output supply0 _id_13,
    input tri1 id_14
);
  logic [id_6 : id_5] id_16;
  logic [id_13  >  -1 : 1] id_17;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_12,
      id_7,
      id_3,
      id_9,
      id_4,
      id_12,
      id_2,
      id_4,
      id_12,
      id_9,
      id_9,
      id_14,
      id_9,
      id_14,
      id_11
  );
  assign modCall_1.id_15 = 0;
  assign id_12 = id_3;
endmodule
