
---------- Begin Simulation Statistics ----------
final_tick                               584277084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84612                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701684                       # Number of bytes of host memory used
host_op_rate                                    84893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7239.34                       # Real time elapsed on the host
host_tick_rate                               80708631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612534168                       # Number of instructions simulated
sim_ops                                     614571768                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.584277                       # Number of seconds simulated
sim_ticks                                584277084000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.998947                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79838166                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90726274                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11678409                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121236596                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10228548                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10520968                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          292420                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155046377                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062854                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018203                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7260486                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143202218                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15405036                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       32953325                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580270890                       # Number of instructions committed
system.cpu0.commit.committedOps             581290389                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1074225972                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541125                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.290806                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    791245927     73.66%     73.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164275742     15.29%     88.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46958835      4.37%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     38763777      3.61%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10614606      0.99%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2839431      0.26%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1948547      0.18%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2174071      0.20%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15405036      1.43%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1074225972                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887457                       # Number of function calls committed.
system.cpu0.commit.int_insts                561270149                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950442                       # Number of loads committed
system.cpu0.commit.membars                    2037604                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037610      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322218582     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968637     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70911915     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581290389                       # Class of committed instruction
system.cpu0.commit.refs                     251880580                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580270890                       # Number of Instructions Simulated
system.cpu0.committedOps                    581290389                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.993962                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.993962                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            178234249                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4430012                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79362704                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             631585629                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               460460223                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                434090146                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7267227                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9485888                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3198050                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155046377                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116480271                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    626845105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3575182                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     646965235                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          290                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23370388                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134003                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         444719176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90066714                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559156                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1083249895                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598186                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895635                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               628155437     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338678371     31.27%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60405749      5.58%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43810320      4.04%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8079438      0.75%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2022708      0.19%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   55117      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2039782      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2973      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1083249895                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       73788012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7327157                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147333337                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.521982                       # Inst execution rate
system.cpu0.iew.exec_refs                   264431386                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73914438                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146906250                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193117575                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021130                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4052912                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74794147                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          614228287                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190516948                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5171568                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            603953210                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                733397                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2827644                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7267227                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4749853                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66209                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8437437                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28412                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6963                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2214168                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13167133                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2864009                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6963                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       857053                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6470104                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                257785758                       # num instructions consuming a value
system.cpu0.iew.wb_count                    598655269                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.870124                       # average fanout of values written-back
system.cpu0.iew.wb_producers                224305628                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517403                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     598703267                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               736792614                       # number of integer regfile reads
system.cpu0.int_regfile_writes              381955685                       # number of integer regfile writes
system.cpu0.ipc                              0.501514                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.501514                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038512      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            334619932     54.93%     55.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140395      0.68%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018086      0.17%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           194053851     31.86%     87.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73253950     12.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             609124779                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1394345                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002289                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 224355     16.09%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1034037     74.16%     90.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               135951      9.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             608480557                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2302979041                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    598655218                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        647172416                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 611169363                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                609124779                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058924                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       32937894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            85352                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           403                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16947785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1083249895                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.562312                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798595                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          636715910     58.78%     58.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          319962980     29.54%     88.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           99771631      9.21%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20222604      1.87%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5128946      0.47%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             626516      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             522412      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             223279      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              75617      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1083249895                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.526452                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11537838                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1880305                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193117575                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74794147                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    886                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1157037907                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11517820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              159299601                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370560835                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7130366                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               470122709                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5839637                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9948                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761682636                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             624396214                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401975765                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426908517                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6290915                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7267227                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19563851                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31414925                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761682592                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87990                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2851                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14884498                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2804                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1673053652                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1237524854                       # The number of ROB writes
system.cpu0.timesIdled                       14259359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  853                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.320543                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4508421                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5613036                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           817163                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7747440                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            259150                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         400064                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          140914                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8720815                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3283                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           484966                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095575                       # Number of branches committed
system.cpu1.commit.bw_lim_events               822253                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4727573                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263278                       # Number of instructions committed
system.cpu1.commit.committedOps              33281379                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191003044                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.828501                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177197412     92.77%     92.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6919009      3.62%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2376952      1.24%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1999103      1.05%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       499970      0.26%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       170980      0.09%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       943202      0.49%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        74163      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       822253      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191003044                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320820                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31048057                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248612                       # Number of loads committed
system.cpu1.commit.membars                    2035967                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035967      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082837     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266537     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895900      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281379                       # Class of committed instruction
system.cpu1.commit.refs                      12162449                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263278                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281379                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.952639                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.952639                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170467686                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               335709                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4360818                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39734593                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5954938                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12624859                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485156                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               613306                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2328596                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8720815                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5143878                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185460040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58056                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40514437                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1634708                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045409                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5583822                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4767571                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210956                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191861235                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.660040                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167193150     87.14%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14294415      7.45%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5614710      2.93%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3455842      1.80%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  877806      0.46%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  421998      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3033      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191861235                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         190416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              515939                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7678231                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188867                       # Inst execution rate
system.cpu1.iew.exec_refs                    12963017                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944562                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148387500                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10289381                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018556                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           246084                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2976945                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38001193                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10018455                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           648470                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36272128                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                724111                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1392959                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485156                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3296620                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          156371                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4511                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          353                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1040769                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63108                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           140                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91442                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        424497                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20891684                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36028304                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876126                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18303747                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187597                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36037575                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44603072                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24591740                       # number of integer regfile writes
system.cpu1.ipc                              0.167993                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167993                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036078      5.51%      5.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21833264     59.14%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11117220     30.11%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1933894      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36920598                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1097004                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029713                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198664     18.11%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                802860     73.19%     91.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95478      8.70%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35981510                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266868893                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36028292                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42721089                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34946573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36920598                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054620                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4719813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            69484                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           181                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1914469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191861235                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192434                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.648707                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169214638     88.20%     88.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14818517      7.72%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4379088      2.28%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1496507      0.78%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1429664      0.75%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             149196      0.08%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             256333      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              86586      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              30706      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191861235                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192243                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6162235                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          528156                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10289381                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2976945                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       192051651                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   976495909                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158762578                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413038                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6693167                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7117097                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1283900                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6909                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47765876                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38751341                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26707718                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13076530                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3969248                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485156                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12394829                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4294680                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47765864                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25045                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13697390                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           593                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228189418                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76878254                       # The number of ROB writes
system.cpu1.timesIdled                           2221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4124428                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1766                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4145297                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 95141                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5436936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10837760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50969                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33182155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2322878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66338726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2373847                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4146471                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1613894                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3786816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              360                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1289138                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1289131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4146471                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           817                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16273362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16273362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    451167744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               451167744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5437050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5437050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5437050                       # Request fanout histogram
system.membus.respLayer1.occupancy        28130045238                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18682930401                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   584277084000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   584277084000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       719864250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1017002017.209616                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       133000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2828837000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   578518170000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5758914000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98586475                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98586475                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98586475                       # number of overall hits
system.cpu0.icache.overall_hits::total       98586475                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17893796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17893796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17893796                       # number of overall misses
system.cpu0.icache.overall_misses::total     17893796                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 235941177497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 235941177497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 235941177497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 235941177497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116480271                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116480271                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116480271                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116480271                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153621                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153621                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153621                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153621                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13185.641409                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13185.641409                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13185.641409                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13185.641409                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1980                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.076923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16872101                       # number of writebacks
system.cpu0.icache.writebacks::total         16872101                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1021661                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1021661                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1021661                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1021661                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16872135                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16872135                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16872135                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16872135                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209506147498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209506147498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209506147498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209506147498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.144850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.144850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.144850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.144850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12417.287290                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12417.287290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12417.287290                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12417.287290                       # average overall mshr miss latency
system.cpu0.icache.replacements              16872101                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98586475                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98586475                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17893796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17893796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 235941177497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 235941177497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116480271                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116480271                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153621                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153621                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13185.641409                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13185.641409                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1021661                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1021661                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16872135                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16872135                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209506147498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209506147498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.144850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.144850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12417.287290                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12417.287290                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115458408                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16872101                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.843155                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        249832675                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       249832675                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227857770                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227857770                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227857770                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227857770                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22650509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22650509                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22650509                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22650509                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 544555638161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 544555638161                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 544555638161                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 544555638161                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250508279                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250508279                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250508279                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250508279                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090418                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24041.651257                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24041.651257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24041.651257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24041.651257                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3770518                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        97624                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            77284                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1560                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.787822                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.579487                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15210859                       # number of writebacks
system.cpu0.dcache.writebacks::total         15210859                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7833402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7833402                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7833402                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7833402                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14817107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14817107                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14817107                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14817107                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 261091221250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 261091221250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 261091221250                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 261091221250                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059148                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059148                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059148                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059148                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17620.931080                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17620.931080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17620.931080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17620.931080                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15210859                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161113686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161113686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18484513                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18484513                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 373106723500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 373106723500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179598199                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179598199                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102921                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102921                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20184.828429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20184.828429                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5361343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5361343                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13123170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13123170                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 201687094000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 201687094000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15368.778580                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15368.778580                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66744084                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66744084                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4165996                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4165996                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 171448914661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 171448914661                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910080                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910080                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058750                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058750                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41154.363725                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41154.363725                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2472059                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2472059                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1693937                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1693937                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  59404127250                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  59404127250                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023889                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023889                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35068.675665                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35068.675665                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1175                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1175                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          754                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          754                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8367500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8367500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.390876                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.390876                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11097.480106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11097.480106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          736                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1361000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1361000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 75611.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75611.111111                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       723000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       723000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078167                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078167                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4986.206897                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4986.206897                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       578000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       578000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078167                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078167                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3986.206897                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3986.206897                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611517                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611517                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406686                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406686                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31850593500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31850593500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399415                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399415                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78317.408271                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78317.408271                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406686                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406686                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31443907500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31443907500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399415                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399415                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77317.408271                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77317.408271                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954747                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243694725                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15223550                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.007746                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954747                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998586                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998586                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518284114                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518284114                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16808532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13992904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1080                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              231495                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31034011                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16808532                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13992904                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1080                       # number of overall hits
system.l2.overall_hits::.cpu1.data             231495                       # number of overall hits
system.l2.overall_hits::total                31034011                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63602                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1215757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            839077                       # number of demand (read+write) misses
system.l2.demand_misses::total                2120218                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63602                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1215757                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1782                       # number of overall misses
system.l2.overall_misses::.cpu1.data           839077                       # number of overall misses
system.l2.overall_misses::total               2120218                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5852654000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 113595203500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    162173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83831283500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     203441314500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5852654000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 113595203500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    162173500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83831283500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    203441314500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16872134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15208661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1070572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33154229                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16872134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15208661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1070572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33154229                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.622642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.783765                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.622642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.783765                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92019.967926                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93435.779930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91006.453423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99908.927905                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95953.017331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92019.967926                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93435.779930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91006.453423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99908.927905                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95953.017331                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3104227                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1613893                       # number of writebacks
system.l2.writebacks::total                   1613893                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         141827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59681                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              201641                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        141827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59681                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             201641                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1073930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       779396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1918577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1073930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       779396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3622601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5541178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5212363500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  93154422000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    142104501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71297013501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 169805903502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5212363500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  93154422000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    142104501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71297013501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 277959971764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 447765875266                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.070613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.605521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.728018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.070613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.605521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.728018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167133                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82061.203124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86741.614444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81999.135026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91477.263806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88506.170720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82061.203124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86741.614444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81999.135026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91477.263806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76729.391883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80806.982787                       # average overall mshr miss latency
system.l2.replacements                        7655765                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3737522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3737522                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      3737523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3737523                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     29344049                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29344049                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29344049                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29344049                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3622601                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3622601                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 277959971764                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 277959971764                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76729.391883                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76729.391883                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        85000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       207000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.942857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.922222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         1700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3696.969697                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2493.975904                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1032000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       654500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1686500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.942857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.911111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21061.224490                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20567.073171                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       261500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1335985                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           101780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1437765                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         751855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         643755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1395610                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72869676000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64672043500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137541719500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2087840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745535                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2833375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.360111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.863481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96919.852897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100460.646519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98553.119783                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79579                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        36939                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           116518                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       672276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       606816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1279092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60099587000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55454683500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115554270500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.321996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.813934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.451438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89397.192522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91386.323861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90340.859375                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16808532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1080                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16809612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5852654000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    162173500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6014827500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16872134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16874996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.622642                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92019.967926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91006.453423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91992.345222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           133                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1733                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        65251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5212363500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    142104501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5354468001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.605521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82061.203124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81999.135026                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82059.554658                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12656919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       129715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12786634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       463902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       195322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          659224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40725527500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19159240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59884767500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13120821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       325037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13445858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.600922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87789.075063                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98090.537676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90841.303563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        62248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84990                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       401654                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       172580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       574234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  33054835000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15842330001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48897165001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.530955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82296.790272                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91797.021677                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85151.985081                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           91                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                97                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1021                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1066                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13716500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1583000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15299500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1112                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1163                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.918165                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.916595                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13434.378061                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 35177.777778                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14352.251407                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          242                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          264                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          779                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          802                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     15500985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       455000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15955985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.700540                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.450980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.689596                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19898.568678                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19782.608696                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19895.243142                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999890                       # Cycle average of tags in use
system.l2.tags.total_refs                    69551108                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7656111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.084391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.392497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.010077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.962096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.838434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.793228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.412383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.140033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.371769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 537552719                       # Number of tag accesses
system.l2.tags.data_accesses                537552719                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4065280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      69096064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        110912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50178880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    224427392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          347878528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4065280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       110912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4176192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103289216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103289216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1079626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         784045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3506678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5435602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1613894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1613894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6957795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        118259069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           189828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85881992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    384111234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             595399918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6957795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       189828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7147622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176781220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176781220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176781220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6957795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       118259069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          189828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85881992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    384111234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            772181139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1589299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1044341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    767435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3490350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003412445250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97584                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97584                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10619323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1496014                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5435602                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1613894                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5435602                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1613894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  68223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24595                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            237693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            230411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            232829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            248434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            357011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            517049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            422985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            368720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            495616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            505910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           365821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           330407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           284170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           269791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           253430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           247102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            120575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            139462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            124192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            172749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            148612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           117147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74329                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 157050782487                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26836895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            257689138737                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29260.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48010.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4199110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1012560                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5435602                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1613894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1168888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1162102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1210179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  656319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  523618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  363076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1744977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.145360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.448762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.400359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       478048     27.40%     27.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       757458     43.41%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       163402      9.36%     80.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124242      7.12%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54432      3.12%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28986      1.66%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25403      1.46%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17198      0.99%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95808      5.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1744977                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.002490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    203.324583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97578     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97584                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.286287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.808891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85194     87.30%     87.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1470      1.51%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7613      7.80%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2317      2.37%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              758      0.78%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               52      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97584                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              343512256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4366272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101713984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               347878528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103289216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       587.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    595.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  584277045500                       # Total gap between requests
system.mem_ctrls.avgGap                      82882.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4065280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66837824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       110912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49115840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    223382400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101713984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6957794.702761267312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 114394053.489867836237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189827.742756380292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84062581.513123318553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 382322713.173532605171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174085184.556031644344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1079626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       784045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3506678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1613894                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2579476321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  48719279219                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     69470924                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38873078584                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 167447833689                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13952071368957                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40608.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45126.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40087.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49580.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47751.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8644973.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6428427600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3416763735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19651043580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4518880920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46121970960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101247078780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     139101702720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       320485868295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.516923                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 360540652272                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19510140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 204226291728                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6030801000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3205423980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18672042480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3777165900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46121970960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     166733343660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83955374400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       328496122380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.226607                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 216148983208                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19510140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 348617960792                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5808681398.809524                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27927447300.920856                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222483406000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96347846500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 487929237500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5139860                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5139860                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5139860                       # number of overall hits
system.cpu1.icache.overall_hits::total        5139860                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4018                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4018                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4018                       # number of overall misses
system.cpu1.icache.overall_misses::total         4018                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    241398000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    241398000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    241398000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    241398000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5143878                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5143878                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5143878                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5143878                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000781                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000781                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000781                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000781                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60079.143853                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60079.143853                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60079.143853                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60079.143853                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2830                       # number of writebacks
system.cpu1.icache.writebacks::total             2830                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1156                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1156                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1156                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1156                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2862                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    178522500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    178522500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    178522500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    178522500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000556                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000556                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000556                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000556                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62376.834382                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62376.834382                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62376.834382                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62376.834382                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2830                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5139860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5139860                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4018                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4018                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    241398000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    241398000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5143878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5143878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000781                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000781                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60079.143853                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60079.143853                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1156                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1156                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    178522500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    178522500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000556                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62376.834382                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62376.834382                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.934138                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5076466                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2830                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1793.804240                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        322164500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.934138                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.997942                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997942                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10290618                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10290618                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9399473                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9399473                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9399473                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9399473                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2305030                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2305030                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2305030                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2305030                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 181056253398                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 181056253398                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 181056253398                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 181056253398                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11704503                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11704503                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11704503                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11704503                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.196935                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.196935                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.196935                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.196935                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78548.328394                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78548.328394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78548.328394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78548.328394                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       977148                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        39708                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18442                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            488                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.984926                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.368852                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1069951                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069951                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1647733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1647733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1647733                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1647733                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       657297                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       657297                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       657297                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       657297                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52994678687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52994678687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52994678687                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52994678687                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056158                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056158                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056158                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80625.164404                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80625.164404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80625.164404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80625.164404                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1069951                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8397371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8397371                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1411658                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1411658                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  92748060500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  92748060500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9809029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9809029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65701.508793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65701.508793                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1085952                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1085952                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325706                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325706                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21321456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21321456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033205                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033205                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65462.277330                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65462.277330                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1002102                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1002102                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       893372                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       893372                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88308192898                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88308192898                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895474                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98848.176233                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98848.176233                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       561781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       561781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331591                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331591                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31673222187                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31673222187                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174938                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95518.944082                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95518.944082                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6755000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6755000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.335456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.335456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42753.164557                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42753.164557                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3561000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3561000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       707500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       707500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.277389                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.277389                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5945.378151                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5945.378151                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       588500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       588500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.277389                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.277389                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4945.378151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4945.378151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591346                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426579                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426579                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35984606500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35984606500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419067                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419067                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84356.254058                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84356.254058                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426579                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426579                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35558027500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35558027500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419067                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419067                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83356.254058                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83356.254058                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.709385                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11073535                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083767                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.217634                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        322176000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.709385                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.959668                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.959668                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26530450                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26530450                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 584277084000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30322022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5351416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29418206                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6041872                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5525819                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2859186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2859186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16874996                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13447027                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1163                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50616368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45644646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3224662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99494230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159630976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1946849152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       364288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136993472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4243837888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13209096                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105016512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46364581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054502                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.231798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43888589     94.66%     94.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2425023      5.23%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50969      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46364581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66325094994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22836782824                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25310236418                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626276477                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4316453                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               701586123500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337632                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714188                       # Number of bytes of host memory used
host_op_rate                                   339593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2281.25                       # Real time elapsed on the host
host_tick_rate                               51423141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770223510                       # Number of instructions simulated
sim_ops                                     774695656                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117309                       # Number of seconds simulated
sim_ticks                                117309039500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.039887                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15419616                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17317650                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1109976                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21934108                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1548120                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1570664                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           22544                       # Number of indirect misses.
system.cpu0.branchPred.lookups               29958599                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8614                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8914                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1044549                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21200978                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3635707                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652331                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25467049                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84620970                       # Number of instructions committed
system.cpu0.commit.committedOps              85938258                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    224405136                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.382960                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.250866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    190626766     84.95%     84.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15428100      6.88%     91.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7749135      3.45%     95.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4235956      1.89%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1425920      0.64%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       519980      0.23%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       570220      0.25%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       213352      0.10%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3635707      1.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    224405136                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363639                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80714983                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19328820                       # Number of loads committed
system.cpu0.commit.membars                    1977928                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978587      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62334119     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337342     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193162      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85938258                       # Class of committed instruction
system.cpu0.commit.refs                      21530962                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84620970                       # Number of Instructions Simulated
system.cpu0.committedOps                     85938258                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.760087                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.760087                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            155838797                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                66565                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14307832                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115330632                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18293850                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 51177970                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1045397                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               106840                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1909724                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   29958599                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18932841                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    202966620                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               243915                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          250                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     121551494                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 601                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2957                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2222590                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128269                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          24184015                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16967736                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.520427                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         228265738                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.539721                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916792                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               149277781     65.40%     65.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                46810937     20.51%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25740277     11.28%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4188240      1.83%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  486670      0.21%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  960247      0.42%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   23626      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  769766      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           228265738                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1830                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1245                       # number of floating regfile writes
system.cpu0.idleCycles                        5295523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1119798                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25206947                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.446970                       # Inst execution rate
system.cpu0.iew.exec_refs                    26614163                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2495518                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                9201161                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25472351                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            784239                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           389088                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2776037                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111286416                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24118645                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           988851                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104394942                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 98521                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18340912                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1045397                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18497950                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       154426                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           68593                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          373                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4141                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6143531                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       573895                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           680                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       598406                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        521392                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 77877160                       # num instructions consuming a value
system.cpu0.iew.wb_count                    102940444                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.757072                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 58958589                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.440743                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103167565                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135018416                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75744479                       # number of integer regfile writes
system.cpu0.ipc                              0.362307                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.362307                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1979454      1.88%      1.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76340366     72.44%     74.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29838      0.03%     74.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67480      0.06%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 76      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                727      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24465796     23.22%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2498713      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            667      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            71      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105383792                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2281                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4427                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1973                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2635                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     290923                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002761                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 199802     68.68%     68.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     89      0.03%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     68.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 79589     27.36%     96.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11259      3.87%     99.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              120      0.04%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             103692980                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         439371469                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    102938471                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        136632554                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108346540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105383792                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2939876                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25348161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            51650                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        287545                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10694440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    228265738                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.461672                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.963370                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          167473133     73.37%     73.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34015475     14.90%     88.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18081443      7.92%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3476299      1.52%     97.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2956188      1.30%     99.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1018581      0.45%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             963103      0.42%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             171869      0.08%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             109647      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      228265738                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.451204                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1117047                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          206463                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25472351                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2776037                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2608                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       233561261                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1056949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30466205                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62416678                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                471844                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19457061                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12840383                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                84635                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148147330                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             113488216                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           83452149                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51578170                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1009992                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1045397                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15397702                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21035476                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2011                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148145319                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     110321203                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            776571                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5061768                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        776583                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   332170654                       # The number of ROB reads
system.cpu0.rob.rob_writes                  226752883                       # The number of ROB writes
system.cpu0.timesIdled                         207406                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  347                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.030223                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14973263                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16269941                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           987660                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20455014                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1023556                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1031227                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7671                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27252011                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2237                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1073                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           986594                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620881                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2896526                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25177862                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068372                       # Number of instructions committed
system.cpu1.commit.committedOps              74185630                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    173228839                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.428252                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.283926                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    142725947     82.39%     82.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14457844      8.35%     90.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6870709      3.97%     94.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4102843      2.37%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1173063      0.68%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       412600      0.24%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       374770      0.22%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       214537      0.12%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2896526      1.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    173228839                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468764                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69376740                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302344                       # Number of loads committed
system.cpu1.commit.membars                    1676038                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676038      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821014     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303417     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1384985      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74185630                       # Class of committed instruction
system.cpu1.commit.refs                      17688402                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068372                       # Number of Instructions Simulated
system.cpu1.committedOps                     74185630                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.429517                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.429517                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            113838890                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1273                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13840922                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103159743                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12777172                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47793871                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                986868                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2059                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1577223                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27252011                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16590682                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    158936467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               177245                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     109230625                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1975868                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.153514                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17049623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15996819                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.615312                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         176974024                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.625528                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.962926                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               106268454     60.05%     60.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41471070     23.43%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23667229     13.37%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3531991      2.00%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  346573      0.20%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  953352      0.54%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     303      0.00%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  734588      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     464      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           176974024                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         546808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1064466                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22426230                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.516896                       # Inst execution rate
system.cpu1.iew.exec_refs                    22266586                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1472809                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                8543190                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22403605                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            701835                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           340448                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1727301                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99281106                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20793777                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           896423                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             91759790                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                158217                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8805940                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                986868                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9021944                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             661                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6101261                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       341243                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       562658                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        501808                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 69799415                       # num instructions consuming a value
system.cpu1.iew.wb_count                     90771637                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749699                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52328536                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.511329                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91001747                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119629959                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67025384                       # number of integer regfile writes
system.cpu1.ipc                              0.411604                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.411604                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676300      1.81%      1.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68414623     73.84%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  96      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21089707     22.76%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1475391      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              92656213                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     341175                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003682                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 317891     93.18%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 23243      6.81%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   41      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91321088                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         362699494                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90771637                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124376598                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96620038                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 92656213                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2661068                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25095476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71869                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        424660                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11011545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    176974024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.523558                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.024827                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          124955413     70.61%     70.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27496295     15.54%     86.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16758693      9.47%     95.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3242609      1.83%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2211793      1.25%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1107659      0.63%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             967899      0.55%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             147460      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              86203      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      176974024                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.521946                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1001363                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          158827                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22403605                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1727301                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    262                       # number of misc regfile reads
system.cpu1.numCycles                       177520832                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    56973045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22001038                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797431                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                480205                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13636453                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5863498                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35253                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133553290                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101405718                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           74586279                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48167533                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                974018                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                986868                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8212610                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20788848                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133553290                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      83969522                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            709061                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3458043                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        709123                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   269695103                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202567289                       # The number of ROB writes
system.cpu1.timesIdled                           4874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4151030                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5405                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4167945                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 99487                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5793890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11527782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       113376                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        95572                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3108921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2151362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6217974                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2246934                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5766000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       356818                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5377446                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1083                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            851                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25466                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5766002                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17319248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17319248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    393490240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               393490240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1436                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5793517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5793517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5793517                       # Request fanout histogram
system.membus.respLayer1.occupancy        29889721408                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14057060939                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   117309039500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   117309039500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 66                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16014878.787879                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16493931.164707                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37407500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             33                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   116780548500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    528491000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18671136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18671136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18671136                       # number of overall hits
system.cpu0.icache.overall_hits::total       18671136                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       261700                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        261700                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       261700                       # number of overall misses
system.cpu0.icache.overall_misses::total       261700                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6351137996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6351137996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6351137996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6351137996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18932836                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18932836                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18932836                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18932836                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013823                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013823                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013823                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013823                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24268.773389                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24268.773389                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24268.773389                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24268.773389                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2703                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.596774                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       238071                       # number of writebacks
system.cpu0.icache.writebacks::total           238071                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23538                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23538                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23538                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23538                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       238162                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       238162                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       238162                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       238162                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5611261998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5611261998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5611261998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5611261998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012579                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012579                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012579                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012579                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23560.693973                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23560.693973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23560.693973                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23560.693973                       # average overall mshr miss latency
system.cpu0.icache.replacements                238071                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18671136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18671136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       261700                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       261700                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6351137996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6351137996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18932836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18932836                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013823                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013823                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24268.773389                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24268.773389                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23538                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23538                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       238162                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       238162                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5611261998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5611261998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012579                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012579                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23560.693973                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23560.693973                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.997713                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18909499                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           238195                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            79.386633                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.997713                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999929                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999929                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38103835                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38103835                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20375686                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20375686                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20375686                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20375686                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4032856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4032856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4032856                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4032856                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 266184503515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 266184503515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 266184503515                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 266184503515                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24408542                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24408542                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24408542                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24408542                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.165223                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.165223                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.165223                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.165223                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66003.969275                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66003.969275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66003.969275                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66003.969275                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11019903                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8664                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           179690                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            117                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.327303                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.051282                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781536                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781536                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2257535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2257535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2257535                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2257535                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775321                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775321                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 134177619474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 134177619474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 134177619474                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 134177619474                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072734                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072734                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072734                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072734                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75579.356902                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75579.356902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75579.356902                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75579.356902                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781536                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19302137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19302137                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3577660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3577660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 239124569500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 239124569500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22879797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22879797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.156368                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156368                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66838.260064                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66838.260064                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1864790                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1864790                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1712870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1712870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 130972676500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 130972676500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074864                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074864                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76463.874375                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76463.874375                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1073549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1073549                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       455196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       455196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  27059934015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27059934015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528745                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528745                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.297758                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.297758                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59446.774609                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59446.774609                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       392745                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       392745                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62451                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62451                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3204942974                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3204942974                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040851                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040851                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51319.321932                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51319.321932                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       671984                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       671984                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7629                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7629                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    197638000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    197638000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011226                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011226                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25906.147595                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25906.147595                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          642                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          642                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6987                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6987                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    176475000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    176475000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010281                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010281                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25257.621297                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25257.621297                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       663971                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       663971                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          512                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          512                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5528500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5528500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664483                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664483                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10797.851562                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10797.851562                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          502                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          502                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5026500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5026500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000755                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000755                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10012.948207                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10012.948207                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7983                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7983                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          931                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          931                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     15817500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     15817500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8914                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8914                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.104442                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.104442                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16989.795918                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16989.795918                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          931                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          931                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     14886500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     14886500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.104442                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.104442                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15989.795918                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15989.795918                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993581                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23505661                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782509                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.186840                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993581                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999799                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999799                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53305581                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53305581                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              208954                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              484902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              277556                       # number of demand (read+write) hits
system.l2.demand_hits::total                   972354                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             208954                       # number of overall hits
system.l2.overall_hits::.cpu0.data             484902                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                942                       # number of overall hits
system.l2.overall_hits::.cpu1.data             277556                       # number of overall hits
system.l2.overall_hits::total                  972354                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1295677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            804790                       # number of demand (read+write) misses
system.l2.demand_misses::total                2133715                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29145                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1295677                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4103                       # number of overall misses
system.l2.overall_misses::.cpu1.data           804790                       # number of overall misses
system.l2.overall_misses::total               2133715                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2603846000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 125537229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    384530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79836280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     208361886000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2603846000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 125537229000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    384530500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79836280500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    208361886000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          238099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1780579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3106069                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         238099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1780579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3106069                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.122407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.727672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.813280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.743561                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.686950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.122407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.727672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.813280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.743561                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.686950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89341.087665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96889.293396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93719.351694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99201.382348                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97652.163480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89341.087665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96889.293396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93719.351694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99201.382348                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97652.163480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               9829                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       259                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.949807                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3315430                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              356818                       # number of writebacks
system.l2.writebacks::total                    356818                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          78203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          28589                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              107069                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         78203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         28589                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             107069                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1217474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       776201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2026646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1217474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       776201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3858461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5885107                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2303000001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108698987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    341355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70275700001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 181619042002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2303000001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108698987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    341355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70275700001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 286424192663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 468043234665                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.121508                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.683752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.800793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.717147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.652479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.121508                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.683752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.800793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.717147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.894712                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79603.193841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89282.388782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84493.811881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90538.017860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89615.572726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79603.193841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89282.388782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84493.811881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90538.017860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74232.755667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79530.114689                       # average overall mshr miss latency
system.l2.replacements                        7869990                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       418519                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           418519                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       418519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       418519                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2583614                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2583614                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2583615                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2583615                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3858461                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3858461                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 286424192663                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 286424192663                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74232.755667                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74232.755667                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  100                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                284                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       335500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       256500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       592000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              384                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.766917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.677966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.739583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1644.607843                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3206.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2084.507042                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          203                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           282                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4115000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1590500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5705500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.763158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.669492                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.734375                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20270.935961                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20132.911392                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20232.269504                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           93                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       329000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       200500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       529500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            244                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.839416                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.869159                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.852459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2860.869565                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2155.913978                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2545.673077                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           91                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          206                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2318000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1923000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4241000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.839416                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.850467                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.844262                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20156.521739                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21131.868132                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20587.378641                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            27766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            14565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42331                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          34572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59093                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2775750000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2078882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4854632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        62338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.554589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.627360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.582633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80288.962166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84779.658252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82152.403838                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18051                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15696                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33747                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        16521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1427363500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    916123500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2343487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.225784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.249901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86396.919073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103810.028329                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92459.835872                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        208954                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             209896                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33248                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2603846000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    384530500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2988376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       238099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         243144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.122407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.813280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.136742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89341.087665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93719.351694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89881.391362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2303000001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    341355000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2644355001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.121508                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.800793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.135603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79603.193841                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84493.811881                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80202.450669                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       457136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       262991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            720127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1261105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       780269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2041374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 122761479000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  77757398500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 200518877500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043260                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2761501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.733951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.747914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97344.375766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99654.604374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98227.408353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        60152                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        73045                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1200953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       767376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1968329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 107271623500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69359576501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176631200001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.698943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.735556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.712775                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89322.082962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90385.386696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89736.624315                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               107                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          132                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             132                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1011000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1011000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.552301                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.552301                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7659.090909                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7659.090909                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2210999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2210999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.476987                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.476987                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19394.728070                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19394.728070                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                     9766433                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7870178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.240942                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.417742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.382173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.054525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.734044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    41.401136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.225277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.078977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.646893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56742866                       # Number of tag accesses
system.l2.tags.data_accesses                 56742866                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1851776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      78074688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        258624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49709504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    240759232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          370653824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1851776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       258624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2110400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22836352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22836352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1219917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         776711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3761863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5791466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       356818                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             356818                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15785450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        665547074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2204638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        423748282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2052350211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3159635656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15785450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2204638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17990088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194668306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194668306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194668306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15785450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       665547074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2204638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       423748282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2052350211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3354303962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    347765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1202303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    772298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3747877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000369445250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20877                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20877                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9753197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             328251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5791468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     356819                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5791468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   356819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  36037                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9054                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            258454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            267227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            274459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            267783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            272373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            623483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            625445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            541604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            424499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            469083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           348003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           344191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           267524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           248672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           260843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           261788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17749                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 158326263929                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28777155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            266240595179                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27509.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46259.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4834627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  316333                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5791468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               356819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  913058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  980646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1046375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  605788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  564108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  466800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  304734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  253406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  195754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  132516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 101212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  76665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  30040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  18065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       952233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    410.196479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   304.577314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.331011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47627      5.00%      5.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       459004     48.20%     53.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59593      6.26%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       107491     11.29%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53409      5.61%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22535      2.37%     78.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27591      2.90%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22331      2.35%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152652     16.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       952233                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     275.681755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    132.977820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    363.501371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8506     40.74%     40.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3350     16.05%     56.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         5336     25.56%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2022      9.69%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          330      1.58%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           51      0.24%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           47      0.23%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           95      0.46%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          145      0.69%     95.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          159      0.76%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          195      0.93%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          167      0.80%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           98      0.47%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           81      0.39%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           75      0.36%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           47      0.23%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           46      0.22%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           45      0.22%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           29      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           23      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           11      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           16      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20877                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.657709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.615038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.262037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15108     72.37%     72.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              747      3.58%     75.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3482     16.68%     92.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              927      4.44%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              311      1.49%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              123      0.59%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               59      0.28%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.20%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.14%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20877                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              368347584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2306368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22256832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               370653952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22836416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3139.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3159.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117309074000                       # Total gap between requests
system.mem_ctrls.avgGap                      19079.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1850368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     76947392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       258624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49427072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    239864128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22256832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15773447.706048261374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 655937448.025904297829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2204638.287913012784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 421340693.016244471073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2044719904.129809141159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189728192.259216308594                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1219917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       776711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3761865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       356819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1103911445                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  58372179417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    172659484                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38157686079                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 168434158754                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2861556865967                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38152.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47849.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42726.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49127.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44774.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8019631.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3039790740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1615690890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18739665420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          823209660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9260166240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52164358260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1118790240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        86761671450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        739.599197                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2457213673                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3917160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110934665827                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3759160020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1998033345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22354104780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          992113200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9260166240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52422206310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        901655040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91687438935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        781.588864                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1896540648                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3917160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 111495338852                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    136596782.296651                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   232602664.716276                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    700315000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    88760312000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  28548727500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16585375                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16585375                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16585375                       # number of overall hits
system.cpu1.icache.overall_hits::total       16585375                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5307                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5307                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5307                       # number of overall misses
system.cpu1.icache.overall_misses::total         5307                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    420964000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    420964000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    420964000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    420964000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16590682                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16590682                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16590682                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16590682                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000320                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000320                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000320                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000320                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79322.404372                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79322.404372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79322.404372                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79322.404372                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5045                       # number of writebacks
system.cpu1.icache.writebacks::total             5045                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          262                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          262                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5045                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5045                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5045                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5045                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    402743000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    402743000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    402743000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    402743000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79830.128840                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79830.128840                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79830.128840                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79830.128840                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5045                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16585375                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16585375                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5307                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5307                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    420964000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    420964000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16590682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16590682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000320                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000320                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79322.404372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79322.404372                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          262                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5045                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5045                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    402743000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    402743000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79830.128840                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79830.128840                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16656676                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5077                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3280.810715                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33186409                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33186409                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17643749                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17643749                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17643749                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17643749                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3329536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3329536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3329536                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3329536                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 227515613990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 227515613990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 227515613990                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 227515613990                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20973285                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20973285                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20973285                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20973285                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158751                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158751                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158751                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158751                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68332.528614                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68332.528614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68332.528614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68332.528614                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2249257                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        18357                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29612                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            263                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.957619                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.798479                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082005                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082005                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2252310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2252310                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2252310                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2252310                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077226                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077226                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077226                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84995043491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84995043491                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84995043491                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84995043491                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051362                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78901.775014                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78901.775014                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78901.775014                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78901.775014                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082005                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17192075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17192075                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2955260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2955260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 203447004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 203447004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20147335                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20147335                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.146682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.146682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68842.336715                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68842.336715                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1917032                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1917032                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82704943000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82704943000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79659.711547                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79659.711547                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       451674                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        451674                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       374276                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       374276                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24068609990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24068609990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       825950                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       825950                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.453146                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.453146                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64307.115578                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64307.115578                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       335278                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       335278                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        38998                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        38998                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2290100491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2290100491                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047216                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047216                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 58723.536874                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58723.536874                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6302                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6302                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    171780500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    171780500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011271                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27258.092669                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27258.092669                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6195                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6195                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    155076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    155076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011079                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25032.526231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25032.526231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          385                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          385                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4428000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4428000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559035                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559035                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000689                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11501.298701                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11501.298701                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          385                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          385                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4043000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4043000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10501.298701                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10501.298701                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          520                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            520                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          553                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          553                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7468999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7468999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1073                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1073                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.515377                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.515377                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13506.327306                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13506.327306                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          553                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          553                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6915999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6915999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.515377                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.515377                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12506.327306                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12506.327306                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.658556                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19842361                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083595                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.311603                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.658556                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989330                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989330                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45268642                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45268642                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117309039500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3007225                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2688138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7513172                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6002786                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1177                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           887                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101789                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        243208                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764017                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          239                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       714333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5346500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3248942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9324910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     30474880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227975360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       645760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138518464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              397614464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13877157                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23024832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16984093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.367450                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14621990     86.09%     86.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2266531     13.35%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  95572      0.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16984093                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6215644499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2675421371                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         357358272                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626653691                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7600933                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
