
6_linker_script_memory.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .custom_ram_block 0000000a  20000100  20000100  00003100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .custom_flash_block 00000014  08004000  08004000  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         00000418  08004014  08004014  00002014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000000  0800442c  0800442c  0000310a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ARM.extab    00000000  0800442c  0800442c  0000310a  2**0
                  CONTENTS, READONLY
  6 .ARM          00000000  0800442c  0800442c  0000310a  2**0
                  CONTENTS, READONLY
  7 .preinit_array 00000000  0800442c  0800442c  0000310a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0800442c  0800442c  0000242c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .fini_array   00000004  08004430  08004430  00002430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .data         00000002  2000010a  08004434  0000310a  2**0
                  ALLOC
 11 .ccmram       00000000  10000000  10000000  0000310a  2**0
                  CONTENTS
 12 .bss          00000028  2000010c  2000010c  0000310a  2**2
                  ALLOC
 13 ._user_heap_stack 00000604  20000134  20000134  0000310a  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0000310a  2**0
                  CONTENTS, READONLY
 15 .debug_info   00000ccf  00000000  00000000  0000313a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00000520  00000000  00000000  00003e09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000128  00000000  00000000  00004330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000000c1  00000000  00000000  00004458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0001b219  00000000  00000000  00004519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00002041  00000000  00000000  0001f732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00096ead  00000000  00000000  00021773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  000b8620  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000002ac  00000000  00000000  000b8664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000082  00000000  00000000  000b8910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08004014 <__do_global_dtors_aux>:
 8004014:	b510      	push	{r4, lr}
 8004016:	4c05      	ldr	r4, [pc, #20]	@ (800402c <__do_global_dtors_aux+0x18>)
 8004018:	7823      	ldrb	r3, [r4, #0]
 800401a:	b933      	cbnz	r3, 800402a <__do_global_dtors_aux+0x16>
 800401c:	4b04      	ldr	r3, [pc, #16]	@ (8004030 <__do_global_dtors_aux+0x1c>)
 800401e:	b113      	cbz	r3, 8004026 <__do_global_dtors_aux+0x12>
 8004020:	4804      	ldr	r0, [pc, #16]	@ (8004034 <__do_global_dtors_aux+0x20>)
 8004022:	f3af 8000 	nop.w
 8004026:	2301      	movs	r3, #1
 8004028:	7023      	strb	r3, [r4, #0]
 800402a:	bd10      	pop	{r4, pc}
 800402c:	2000010c 	.word	0x2000010c
 8004030:	00000000 	.word	0x00000000
 8004034:	08004414 	.word	0x08004414

08004038 <frame_dummy>:
 8004038:	b508      	push	{r3, lr}
 800403a:	4b03      	ldr	r3, [pc, #12]	@ (8004048 <frame_dummy+0x10>)
 800403c:	b11b      	cbz	r3, 8004046 <frame_dummy+0xe>
 800403e:	4903      	ldr	r1, [pc, #12]	@ (800404c <frame_dummy+0x14>)
 8004040:	4803      	ldr	r0, [pc, #12]	@ (8004050 <frame_dummy+0x18>)
 8004042:	f3af 8000 	nop.w
 8004046:	bd08      	pop	{r3, pc}
 8004048:	00000000 	.word	0x00000000
 800404c:	20000110 	.word	0x20000110
 8004050:	08004414 	.word	0x08004414

08004054 <led_init>:

#define GPIOAEN			(1U<<0)
#define PIN_A0			(1U<<0)
#define BTN_PIN 		PIN_A0

void led_init(void){
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0

	/*  Enable clock access to GPIOG*/
	RCC->AHB1ENR |= GPIOGEN;
 8004058:	4b0a      	ldr	r3, [pc, #40]	@ (8004084 <led_init+0x30>)
 800405a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405c:	4a09      	ldr	r2, [pc, #36]	@ (8004084 <led_init+0x30>)
 800405e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004062:	6313      	str	r3, [r2, #48]	@ 0x30

	/* SET PG13 to output mode*/
	GPIOG->MODER |= (1U<<26);
 8004064:	4b08      	ldr	r3, [pc, #32]	@ (8004088 <led_init+0x34>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a07      	ldr	r2, [pc, #28]	@ (8004088 <led_init+0x34>)
 800406a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800406e:	6013      	str	r3, [r2, #0]
	GPIOG->MODER &= ~(0U<<27);
 8004070:	4b05      	ldr	r3, [pc, #20]	@ (8004088 <led_init+0x34>)
 8004072:	4a05      	ldr	r2, [pc, #20]	@ (8004088 <led_init+0x34>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6013      	str	r3, [r2, #0]
	/*Set PG13 as output mode */

}
 8004078:	bf00      	nop
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	40023800 	.word	0x40023800
 8004088:	40021800 	.word	0x40021800

0800408c <led_on>:
void led_on(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
	/* Set PG13 High */
	GPIOG->ODR |= LED_GREEN;
 8004090:	4b05      	ldr	r3, [pc, #20]	@ (80040a8 <led_on+0x1c>)
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	4a04      	ldr	r2, [pc, #16]	@ (80040a8 <led_on+0x1c>)
 8004096:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800409a:	6153      	str	r3, [r2, #20]
}
 800409c:	bf00      	nop
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	40021800 	.word	0x40021800

080040ac <led_off>:

void led_off(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0
	/* Set PG13 Low */
	GPIOG->ODR &=~LED_GREEN;
 80040b0:	4b05      	ldr	r3, [pc, #20]	@ (80040c8 <led_off+0x1c>)
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	4a04      	ldr	r2, [pc, #16]	@ (80040c8 <led_off+0x1c>)
 80040b6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040ba:	6153      	str	r3, [r2, #20]
}
 80040bc:	bf00      	nop
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	40021800 	.word	0x40021800

080040cc <button_init>:

void button_init(void)
{
 80040cc:	b480      	push	{r7}
 80040ce:	af00      	add	r7, sp, #0
	/*Enable clock access to PortA */
	RCC->AHB1ENR |= GPIOAEN;
 80040d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004100 <button_init+0x34>)
 80040d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d4:	4a0a      	ldr	r2, [pc, #40]	@ (8004100 <button_init+0x34>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA0 as input pin*/
	GPIOA->MODER &=~(1U<<0);
 80040dc:	4b09      	ldr	r3, [pc, #36]	@ (8004104 <button_init+0x38>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a08      	ldr	r2, [pc, #32]	@ (8004104 <button_init+0x38>)
 80040e2:	f023 0301 	bic.w	r3, r3, #1
 80040e6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<1);
 80040e8:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <button_init+0x38>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a05      	ldr	r2, [pc, #20]	@ (8004104 <button_init+0x38>)
 80040ee:	f023 0302 	bic.w	r3, r3, #2
 80040f2:	6013      	str	r3, [r2, #0]
}
 80040f4:	bf00      	nop
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	40023800 	.word	0x40023800
 8004104:	40020000 	.word	0x40020000

08004108 <get_btn_state>:

bool get_btn_state(void){
 8004108:	b480      	push	{r7}
 800410a:	af00      	add	r7, sp, #0
	/* NOTE BTN is Active Low*/
	/* Check if button is pressed*/
	if(GPIOA->IDR & BTN_PIN)
 800410c:	4b06      	ldr	r3, [pc, #24]	@ (8004128 <get_btn_state+0x20>)
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b00      	cmp	r3, #0
 8004116:	d001      	beq.n	800411c <get_btn_state+0x14>
	{
		return true;
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <get_btn_state+0x16>
	}else{
		return false;
 800411c:	2300      	movs	r3, #0
	}
}
 800411e:	4618      	mov	r0, r3
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr
 8004128:	40020000 	.word	0x40020000

0800412c <fpu_enable>:
#include "stm32f429xx.h"
#include "fpu.h"

void fpu_enable(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
	//Enable the Floating Point Unit: CP10 and CP11 of CPACR are set to full access mode
	SCB->CPACR |= (1U<<20);
 8004130:	4b12      	ldr	r3, [pc, #72]	@ (800417c <fpu_enable+0x50>)
 8004132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004136:	4a11      	ldr	r2, [pc, #68]	@ (800417c <fpu_enable+0x50>)
 8004138:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800413c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<21);
 8004140:	4b0e      	ldr	r3, [pc, #56]	@ (800417c <fpu_enable+0x50>)
 8004142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004146:	4a0d      	ldr	r2, [pc, #52]	@ (800417c <fpu_enable+0x50>)
 8004148:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800414c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<22);
 8004150:	4b0a      	ldr	r3, [pc, #40]	@ (800417c <fpu_enable+0x50>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004156:	4a09      	ldr	r2, [pc, #36]	@ (800417c <fpu_enable+0x50>)
 8004158:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800415c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<23);
 8004160:	4b06      	ldr	r3, [pc, #24]	@ (800417c <fpu_enable+0x50>)
 8004162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004166:	4a05      	ldr	r2, [pc, #20]	@ (800417c <fpu_enable+0x50>)
 8004168:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800416c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88


}
 8004170:	bf00      	nop
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	e000ed00 	.word	0xe000ed00

08004180 <main>:
bool btn_state;

unsigned char __attribute__((section(".custom_ram_block"))) custom_ram_buff[10];
unsigned char __attribute__((section(".custom_flash_block"))) custom_flash_buff[20];
int main()
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
	//Enable FPU
	fpu_enable();
 8004184:	f7ff ffd2 	bl	800412c <fpu_enable>

	//Initialize UART
	debug_uart_init();
 8004188:	f000 f884 	bl	8004294 <debug_uart_init>

	//Initialize the Timebase
	timbase_init();
 800418c:	f000 f858 	bl	8004240 <timbase_init>

	//Initilize LED
	led_init();
 8004190:	f7ff ff60 	bl	8004054 <led_init>

	//Initilalize Push Button
	button_init();
 8004194:	f7ff ff9a 	bl	80040cc <button_init>


	while(1)
	{
		led_on();
 8004198:	f7ff ff78 	bl	800408c <led_on>
		delay(3);
 800419c:	2003      	movs	r0, #3
 800419e:	f000 f80d 	bl	80041bc <delay>
		led_off();
 80041a2:	f7ff ff83 	bl	80040ac <led_off>
		btn_state = get_btn_state();
 80041a6:	f7ff ffaf 	bl	8004108 <get_btn_state>
 80041aa:	4603      	mov	r3, r0
 80041ac:	461a      	mov	r2, r3
 80041ae:	4b02      	ldr	r3, [pc, #8]	@ (80041b8 <main+0x38>)
 80041b0:	701a      	strb	r2, [r3, #0]
		led_on();
 80041b2:	bf00      	nop
 80041b4:	e7f0      	b.n	8004198 <main+0x18>
 80041b6:	bf00      	nop
 80041b8:	20000128 	.word	0x20000128

080041bc <delay>:
volatile uint32_t g_curr_tick;
volatile uint32_t g_curr_tick_p;

/* Delay in Seconds*/
void delay(uint32_t delay)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = get_tick();
 80041c4:	f000 f818 	bl	80041f8 <get_tick>
 80041c8:	60b8      	str	r0, [r7, #8]
	uint32_t wait = delay;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	60fb      	str	r3, [r7, #12]

	if(wait < MAX_DELAY){
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d4:	d002      	beq.n	80041dc <delay+0x20>
		wait += (uint32_t)TIKC_FREQ;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	3301      	adds	r3, #1
 80041da:	60fb      	str	r3, [r7, #12]
	}

	while((get_tick() -  tickstart) < wait){}
 80041dc:	bf00      	nop
 80041de:	f000 f80b 	bl	80041f8 <get_tick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d8f7      	bhi.n	80041de <delay+0x22>
}
 80041ee:	bf00      	nop
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <get_tick>:

uint32_t get_tick(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041fc:	b672      	cpsid	i
}
 80041fe:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 8004200:	4b06      	ldr	r3, [pc, #24]	@ (800421c <get_tick+0x24>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a06      	ldr	r2, [pc, #24]	@ (8004220 <get_tick+0x28>)
 8004206:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004208:	b662      	cpsie	i
}
 800420a:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 800420c:	4b04      	ldr	r3, [pc, #16]	@ (8004220 <get_tick+0x28>)
 800420e:	681b      	ldr	r3, [r3, #0]
}
 8004210:	4618      	mov	r0, r3
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	2000012c 	.word	0x2000012c
 8004220:	20000130 	.word	0x20000130

08004224 <tick_increment>:

void tick_increment(void){
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
	g_curr_tick += TIKC_FREQ;
 8004228:	4b04      	ldr	r3, [pc, #16]	@ (800423c <tick_increment+0x18>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3301      	adds	r3, #1
 800422e:	4a03      	ldr	r2, [pc, #12]	@ (800423c <tick_increment+0x18>)
 8004230:	6013      	str	r3, [r2, #0]
}
 8004232:	bf00      	nop
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	2000012c 	.word	0x2000012c

08004240 <timbase_init>:

void timbase_init(void){
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004244:	b672      	cpsid	i
}
 8004246:	bf00      	nop

	/* Disable Global Interrupts*/
	__disable_irq();

	/*Load the timer with Number of CLock cycles for one second*/
	SysTick->LOAD = ONE_SEC_LOAD - 1;
 8004248:	4b0d      	ldr	r3, [pc, #52]	@ (8004280 <timbase_init+0x40>)
 800424a:	4a0e      	ldr	r2, [pc, #56]	@ (8004284 <timbase_init+0x44>)
 800424c:	605a      	str	r2, [r3, #4]

	/* Clear SysTick Current Value register*/
	SysTick->VAL = 0;
 800424e:	4b0c      	ldr	r3, [pc, #48]	@ (8004280 <timbase_init+0x40>)
 8004250:	2200      	movs	r2, #0
 8004252:	609a      	str	r2, [r3, #8]

	/* Select internal clock source*/
	SysTick->CTRL = CTRL_CLKSRC;
 8004254:	4b0a      	ldr	r3, [pc, #40]	@ (8004280 <timbase_init+0x40>)
 8004256:	2204      	movs	r2, #4
 8004258:	601a      	str	r2, [r3, #0]

	/* Enable the interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 800425a:	4b09      	ldr	r3, [pc, #36]	@ (8004280 <timbase_init+0x40>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a08      	ldr	r2, [pc, #32]	@ (8004280 <timbase_init+0x40>)
 8004260:	f043 0302 	orr.w	r3, r3, #2
 8004264:	6013      	str	r3, [r2, #0]

	/* Enable SysTick*/
	SysTick->CTRL  |= CTRL_ENABLE;
 8004266:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <timbase_init+0x40>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a05      	ldr	r2, [pc, #20]	@ (8004280 <timbase_init+0x40>)
 800426c:	f043 0301 	orr.w	r3, r3, #1
 8004270:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004272:	b662      	cpsie	i
}
 8004274:	bf00      	nop

	/* Enable Global Interrupts*/
	__enable_irq();

}
 8004276:	bf00      	nop
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	e000e010 	.word	0xe000e010
 8004284:	00f423ff 	.word	0x00f423ff

08004288 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
	tick_increment();
 800428c:	f7ff ffca 	bl	8004224 <tick_increment>
}
 8004290:	bf00      	nop
 8004292:	bd80      	pop	{r7, pc}

08004294 <debug_uart_init>:
	uart_write(ch);
	return ch;
}

void debug_uart_init(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8004298:	4b1f      	ldr	r3, [pc, #124]	@ (8004318 <debug_uart_init+0x84>)
 800429a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429c:	4a1e      	ldr	r2, [pc, #120]	@ (8004318 <debug_uart_init+0x84>)
 800429e:	f043 0301 	orr.w	r3, r3, #1
 80042a2:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Set the mode of PA2 to alternate function mapping*/
	GPIOA->MODER &=~(1U<<4);
 80042a4:	4b1d      	ldr	r3, [pc, #116]	@ (800431c <debug_uart_init+0x88>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a1c      	ldr	r2, [pc, #112]	@ (800431c <debug_uart_init+0x88>)
 80042aa:	f023 0310 	bic.w	r3, r3, #16
 80042ae:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80042b0:	4b1a      	ldr	r3, [pc, #104]	@ (800431c <debug_uart_init+0x88>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a19      	ldr	r2, [pc, #100]	@ (800431c <debug_uart_init+0x88>)
 80042b6:	f043 0320 	orr.w	r3, r3, #32
 80042ba:	6013      	str	r3, [r2, #0]

	/* Set Alternate function type to AF7(UART2_TX)*/
	GPIOA->AFR[0]  |= (1U <<8);
 80042bc:	4b17      	ldr	r3, [pc, #92]	@ (800431c <debug_uart_init+0x88>)
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	4a16      	ldr	r2, [pc, #88]	@ (800431c <debug_uart_init+0x88>)
 80042c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042c6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (1U <<9);
 80042c8:	4b14      	ldr	r3, [pc, #80]	@ (800431c <debug_uart_init+0x88>)
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	4a13      	ldr	r2, [pc, #76]	@ (800431c <debug_uart_init+0x88>)
 80042ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042d2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (1U <<10);
 80042d4:	4b11      	ldr	r3, [pc, #68]	@ (800431c <debug_uart_init+0x88>)
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	4a10      	ldr	r2, [pc, #64]	@ (800431c <debug_uart_init+0x88>)
 80042da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042de:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  &=~ (1U <<11);
 80042e0:	4b0e      	ldr	r3, [pc, #56]	@ (800431c <debug_uart_init+0x88>)
 80042e2:	6a1b      	ldr	r3, [r3, #32]
 80042e4:	4a0d      	ldr	r2, [pc, #52]	@ (800431c <debug_uart_init+0x88>)
 80042e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042ea:	6213      	str	r3, [r2, #32]

	/* Enable Clock access to UART2*/
	RCC->APB1ENR |= UART2EN;
 80042ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004318 <debug_uart_init+0x84>)
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	4a09      	ldr	r2, [pc, #36]	@ (8004318 <debug_uart_init+0x84>)
 80042f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042f6:	6413      	str	r3, [r2, #64]	@ 0x40

	/* COnfigure the Baudrate*/
	uart_set_baudrate(APB1_CLK,DBG_UART_BAUDRATE);
 80042f8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80042fc:	4808      	ldr	r0, [pc, #32]	@ (8004320 <debug_uart_init+0x8c>)
 80042fe:	f000 f827 	bl	8004350 <uart_set_baudrate>

	/* Configure transfer direction */
	USART2->CR1 = CR1_TE;
 8004302:	4b08      	ldr	r3, [pc, #32]	@ (8004324 <debug_uart_init+0x90>)
 8004304:	2208      	movs	r2, #8
 8004306:	60da      	str	r2, [r3, #12]

	/* Enable UART Module*/
	USART2->CR1 |= CR1_UE;
 8004308:	4b06      	ldr	r3, [pc, #24]	@ (8004324 <debug_uart_init+0x90>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	4a05      	ldr	r2, [pc, #20]	@ (8004324 <debug_uart_init+0x90>)
 800430e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004312:	60d3      	str	r3, [r2, #12]

}
 8004314:	bf00      	nop
 8004316:	bd80      	pop	{r7, pc}
 8004318:	40023800 	.word	0x40023800
 800431c:	40020000 	.word	0x40020000
 8004320:	00f42400 	.word	0x00f42400
 8004324:	40004400 	.word	0x40004400

08004328 <compute_uart_bd>:
	while(!(USART2->SR & SR_TXE)){}
	/* Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
}

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate){
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
	return ((periph_clk + (baudrate/2U))/baudrate);
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	085a      	lsrs	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	441a      	add	r2, r3
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004340:	b29b      	uxth	r3, r3
}
 8004342:	4618      	mov	r0, r3
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
	...

08004350 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate){
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk,baudrate);
 800435a:	6839      	ldr	r1, [r7, #0]
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff ffe3 	bl	8004328 <compute_uart_bd>
 8004362:	4603      	mov	r3, r0
 8004364:	461a      	mov	r2, r3
 8004366:	4b03      	ldr	r3, [pc, #12]	@ (8004374 <uart_set_baudrate+0x24>)
 8004368:	609a      	str	r2, [r3, #8]
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40004400 	.word	0x40004400

08004378 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004378:	480d      	ldr	r0, [pc, #52]	@ (80043b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800437a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800437c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004380:	480c      	ldr	r0, [pc, #48]	@ (80043b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004382:	490d      	ldr	r1, [pc, #52]	@ (80043b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004384:	4a0d      	ldr	r2, [pc, #52]	@ (80043bc <LoopForever+0xe>)
  movs r3, #0
 8004386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004388:	e002      	b.n	8004390 <LoopCopyDataInit>

0800438a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800438a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800438c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800438e:	3304      	adds	r3, #4

08004390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004394:	d3f9      	bcc.n	800438a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004396:	4a0a      	ldr	r2, [pc, #40]	@ (80043c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004398:	4c0a      	ldr	r4, [pc, #40]	@ (80043c4 <LoopForever+0x16>)
  movs r3, #0
 800439a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800439c:	e001      	b.n	80043a2 <LoopFillZerobss>

0800439e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800439e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043a0:	3204      	adds	r2, #4

080043a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043a4:	d3fb      	bcc.n	800439e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80043a6:	f000 f811 	bl	80043cc <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80043aa:	f7ff fee9 	bl	8004180 <main>

080043ae <LoopForever>:

LoopForever:
  b LoopForever
 80043ae:	e7fe      	b.n	80043ae <LoopForever>
  ldr   r0, =_estack
 80043b0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80043b4:	2000010c 	.word	0x2000010c
  ldr r1, =_edata
 80043b8:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 80043bc:	08004434 	.word	0x08004434
  ldr r2, =_sbss
 80043c0:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 80043c4:	20000134 	.word	0x20000134

080043c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80043c8:	e7fe      	b.n	80043c8 <ADC_IRQHandler>
	...

080043cc <__libc_init_array>:
 80043cc:	b570      	push	{r4, r5, r6, lr}
 80043ce:	4d0d      	ldr	r5, [pc, #52]	@ (8004404 <__libc_init_array+0x38>)
 80043d0:	4c0d      	ldr	r4, [pc, #52]	@ (8004408 <__libc_init_array+0x3c>)
 80043d2:	1b64      	subs	r4, r4, r5
 80043d4:	10a4      	asrs	r4, r4, #2
 80043d6:	2600      	movs	r6, #0
 80043d8:	42a6      	cmp	r6, r4
 80043da:	d109      	bne.n	80043f0 <__libc_init_array+0x24>
 80043dc:	4d0b      	ldr	r5, [pc, #44]	@ (800440c <__libc_init_array+0x40>)
 80043de:	4c0c      	ldr	r4, [pc, #48]	@ (8004410 <__libc_init_array+0x44>)
 80043e0:	f000 f818 	bl	8004414 <_init>
 80043e4:	1b64      	subs	r4, r4, r5
 80043e6:	10a4      	asrs	r4, r4, #2
 80043e8:	2600      	movs	r6, #0
 80043ea:	42a6      	cmp	r6, r4
 80043ec:	d105      	bne.n	80043fa <__libc_init_array+0x2e>
 80043ee:	bd70      	pop	{r4, r5, r6, pc}
 80043f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80043f4:	4798      	blx	r3
 80043f6:	3601      	adds	r6, #1
 80043f8:	e7ee      	b.n	80043d8 <__libc_init_array+0xc>
 80043fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80043fe:	4798      	blx	r3
 8004400:	3601      	adds	r6, #1
 8004402:	e7f2      	b.n	80043ea <__libc_init_array+0x1e>
 8004404:	0800442c 	.word	0x0800442c
 8004408:	0800442c 	.word	0x0800442c
 800440c:	0800442c 	.word	0x0800442c
 8004410:	08004430 	.word	0x08004430

08004414 <_init>:
 8004414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004416:	bf00      	nop
 8004418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800441a:	bc08      	pop	{r3}
 800441c:	469e      	mov	lr, r3
 800441e:	4770      	bx	lr

08004420 <_fini>:
 8004420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004422:	bf00      	nop
 8004424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004426:	bc08      	pop	{r3}
 8004428:	469e      	mov	lr, r3
 800442a:	4770      	bx	lr
