// Seed: 2863996291
module module_0 (
    output tri0 id_0,
    output wand id_1
    , id_14,
    output supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    output supply0 id_11,
    output tri id_12
    , id_15
);
  id_16 :
  assert property (@(posedge id_5) id_15[1]) id_1 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    input wand id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12,
    output wire id_13,
    input uwire id_14,
    output supply0 id_15,
    output wire id_16,
    output wand id_17,
    output supply0 id_18,
    input tri0 id_19
);
  wire id_21;
  module_0(
      id_0, id_15, id_18, id_8, id_3, id_3, id_16, id_12, id_14, id_10, id_12, id_15, id_13
  );
endmodule
