

================================================================
== Vitis HLS Report for 'vscale_core_polyphase_Pipeline_loop_width_for_procpix'
================================================================
* Date:           Mon Aug 29 12:25:40 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.948 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |       14|     1938|  78.750 ns|  10.901 us|   14|  1938|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width_for_procpix  |       12|     1936|        18|          1|          1|  0 ~ 1920|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   18|       -|      -|    -|
|Expression       |        -|    -|       0|    243|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    387|    -|
|Register         |        -|    -|    2737|    576|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|    2737|   1206|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_8ns_12ns_24_4_1_U77  |mac_muladd_16s_8ns_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_8ns_12ns_24_4_1_U78  |mac_muladd_16s_8ns_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_8ns_12ns_24_4_1_U79  |mac_muladd_16s_8ns_12ns_24_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_8ns_24s_25_4_1_U80   |mac_muladd_16s_8ns_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_24s_25_4_1_U81   |mac_muladd_16s_8ns_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_24s_25_4_1_U82   |mac_muladd_16s_8ns_24s_25_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_25s_26_4_1_U83   |mac_muladd_16s_8ns_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_25s_26_4_1_U84   |mac_muladd_16s_8ns_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_25s_26_4_1_U85   |mac_muladd_16s_8ns_25s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_26_4_1_U86   |mac_muladd_16s_8ns_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_26_4_1_U87   |mac_muladd_16s_8ns_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_26_4_1_U88   |mac_muladd_16s_8ns_26s_26_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_27_4_1_U89   |mac_muladd_16s_8ns_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_27_4_1_U90   |mac_muladd_16s_8ns_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_26s_27_4_1_U91   |mac_muladd_16s_8ns_26s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U92   |mac_muladd_16s_8ns_27s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U93   |mac_muladd_16s_8ns_27s_27_4_1   |  i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U94   |mac_muladd_16s_8ns_27s_27_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_578_p2                       |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0                        |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_725                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_733                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_94                     |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op90_store_state3      |       and|   0|  0|   2|           1|           1|
    |icmp_ln252_fu_572_p2                |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln352_1_fu_992_p2              |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln352_2_fu_1014_p2             |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln352_fu_970_p2                |      icmp|   0|  0|  10|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln260_1_fu_1076_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln260_2_fu_1110_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln260_fu_1042_p2                 |        or|   0|  0|   2|           1|           1|
    |PixArrayVal_val_V_16_fu_811_p3      |    select|   0|  0|   8|           1|           8|
    |PixArrayVal_val_V_17_fu_805_p3      |    select|   0|  0|   8|           1|           8|
    |PixArrayVal_val_V_fu_817_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln260_1_fu_1080_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln260_2_fu_1114_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln260_3_fu_1034_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln260_4_fu_1068_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln260_5_fu_1102_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln260_fu_1046_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln302_1_fu_784_p3            |    select|   0|  0|  24|           1|          24|
    |select_ln302_2_fu_791_p3            |    select|   0|  0|  24|           1|          24|
    |select_ln302_3_fu_798_p3            |    select|   0|  0|  24|           1|          24|
    |select_ln302_fu_777_p3              |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_1_fu_1063_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_2_fu_1097_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln260_fu_1029_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 243|          76|         189|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |OutYUV_blk_n                                       |   9|          2|    1|          2|
    |PixArrayVal_val_V_30_reg_350                       |   9|          2|    8|         16|
    |PixArrayVal_val_V_31_reg_360                       |   9|          2|    8|         16|
    |PixArrayVal_val_V_32_reg_370                       |   9|          2|    8|         16|
    |SrcYUV_blk_n                                       |   9|          2|    1|          2|
    |ap_done_int                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13                           |   9|          2|    1|          2|
    |ap_phi_mux_PixArrayVal_val_V_30_phi_fu_353_p4      |   9|          2|    8|         16|
    |ap_phi_mux_PixArrayVal_val_V_31_phi_fu_363_p4      |   9|          2|    8|         16|
    |ap_phi_mux_PixArrayVal_val_V_32_phi_fu_373_p4      |   9|          2|    8|         16|
    |ap_phi_mux_PixArray_val_V_24_phi_fu_392_p4         |  14|          3|    8|         24|
    |ap_phi_mux_PixArray_val_V_25_phi_fu_383_p4         |  14|          3|    8|         24|
    |ap_phi_mux_PixArray_val_V_phi_fu_401_p4            |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460     |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429     |  14|          3|    8|         24|
    |ap_sig_allocacmp_x_1                               |   9|          2|   11|         22|
    |x_fu_122                                           |   9|          2|   11|         22|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 387|         84|  242|        628|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |LineBuf_val_V_1_addr_reg_1327                      |  11|   0|   11|          0|
    |LineBuf_val_V_2_addr_reg_1333                      |  11|   0|   11|          0|
    |LineBuf_val_V_3_addr_reg_1339                      |  11|   0|   11|          0|
    |LineBuf_val_V_4_addr_reg_1345                      |  11|   0|   11|          0|
    |LineBuf_val_V_5_addr_reg_1351                      |  11|   0|   11|          0|
    |LineBuf_val_V_addr_reg_1321                        |  11|   0|   11|          0|
    |LineBuf_val_V_addr_reg_1321_pp0_iter1_reg          |  11|   0|   11|          0|
    |PixArrayVal_val_V_16_reg_1518                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_17_reg_1513                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_18_reg_1357                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_18_reg_1357_pp0_iter2_reg        |   8|   0|    8|          0|
    |PixArrayVal_val_V_19_reg_1365                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_19_reg_1365_pp0_iter2_reg        |   8|   0|    8|          0|
    |PixArrayVal_val_V_20_reg_1373                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_20_reg_1373_pp0_iter2_reg        |   8|   0|    8|          0|
    |PixArrayVal_val_V_21_reg_1406                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_22_reg_1412                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_23_reg_1418                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_24_reg_1424                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_25_reg_1430                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_26_reg_1436                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_27_reg_1442                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_28_reg_1448                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_29_reg_1454                      |   8|   0|    8|          0|
    |PixArrayVal_val_V_30_reg_350                       |   8|   0|    8|          0|
    |PixArrayVal_val_V_31_reg_360                       |   8|   0|    8|          0|
    |PixArrayVal_val_V_32_reg_370                       |   8|   0|    8|          0|
    |PixArrayVal_val_V_reg_1523                         |   8|   0|    8|          0|
    |PixArray_val_V_13_reg_1460                         |   8|   0|    8|          0|
    |PixArray_val_V_14_reg_1466                         |   8|   0|    8|          0|
    |PixArray_val_V_15_reg_1472                         |   8|   0|    8|          0|
    |PixArray_val_V_16_reg_1478                         |   8|   0|    8|          0|
    |PixArray_val_V_17_reg_1483                         |   8|   0|    8|          0|
    |PixArray_val_V_18_reg_1488                         |   8|   0|    8|          0|
    |PixArray_val_V_27_reg_540                          |   8|   0|    8|          0|
    |PixArray_val_V_28_reg_530                          |   8|   0|    8|          0|
    |PixArray_val_V_30_reg_510                          |   8|   0|    8|          0|
    |PixArray_val_V_31_reg_500                          |   8|   0|    8|          0|
    |PixArray_val_V_33_reg_480                          |   8|   0|    8|          0|
    |PixArray_val_V_34_reg_470                          |   8|   0|    8|          0|
    |PixArray_val_V_36_reg_450                          |   8|   0|    8|          0|
    |PixArray_val_V_37_reg_440                          |   8|   0|    8|          0|
    |PixArray_val_V_39_reg_418                          |   8|   0|    8|          0|
    |PixArray_val_V_40_reg_407                          |   8|   0|    8|          0|
    |PixArray_val_V_42_reg_550                          |   8|   0|    8|          0|
    |PixArray_val_V_43_reg_520                          |   8|   0|    8|          0|
    |PixArray_val_V_44_reg_490                          |   8|   0|    8|          0|
    |PixArray_val_V_45_reg_460                          |   8|   0|    8|          0|
    |PixArray_val_V_46_reg_429                          |   8|   0|    8|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_PixArrayVal_val_V_30_reg_350  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArrayVal_val_V_31_reg_360  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArrayVal_val_V_32_reg_370  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_30_reg_350  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_31_reg_360  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArrayVal_val_V_32_reg_370  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_27_reg_540     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_28_reg_530     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_30_reg_510     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_31_reg_500     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_33_reg_480     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_34_reg_470     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_36_reg_450     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_37_reg_440     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_39_reg_418     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_40_reg_407     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_42_reg_550     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_43_reg_520     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_44_reg_490     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_45_reg_460     |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_PixArray_val_V_46_reg_429     |   8|   0|    8|          0|
    |icmp_ln252_reg_1317                                |   1|   0|    1|          0|
    |icmp_ln352_1_reg_1832                              |   1|   0|    1|          0|
    |icmp_ln352_2_reg_1848                              |   1|   0|    1|          0|
    |icmp_ln352_reg_1816                                |   1|   0|    1|          0|
    |idxprom11_i_cast_reg_1307                          |   6|   0|   64|         58|
    |p_Result_2_reg_1381                                |  24|   0|   24|          0|
    |select_ln302_1_reg_1498                            |  24|   0|   24|          0|
    |select_ln302_2_reg_1503                            |  24|   0|   24|          0|
    |select_ln302_3_reg_1508                            |  24|   0|   24|          0|
    |select_ln302_reg_1493                              |  24|   0|   24|          0|
    |sum_11_reg_1821                                    |  27|   0|   27|          0|
    |sum_17_reg_1837                                    |  27|   0|   27|          0|
    |sum_18_reg_1582                                    |  24|   0|   24|          0|
    |sum_19_reg_1639                                    |  25|   0|   25|          0|
    |sum_20_reg_1696                                    |  26|   0|   26|          0|
    |sum_21_reg_1738                                    |  26|   0|   26|          0|
    |sum_22_reg_1790                                    |  27|   0|   27|          0|
    |sum_23_reg_1587                                    |  24|   0|   24|          0|
    |sum_24_reg_1644                                    |  25|   0|   25|          0|
    |sum_25_reg_1701                                    |  26|   0|   26|          0|
    |sum_26_reg_1743                                    |  26|   0|   26|          0|
    |sum_27_reg_1795                                    |  27|   0|   27|          0|
    |sum_28_reg_1592                                    |  24|   0|   24|          0|
    |sum_29_reg_1649                                    |  25|   0|   25|          0|
    |sum_30_reg_1706                                    |  26|   0|   26|          0|
    |sum_31_reg_1748                                    |  26|   0|   26|          0|
    |sum_32_reg_1800                                    |  27|   0|   27|          0|
    |sum_reg_1805                                       |  27|   0|   27|          0|
    |tmp_2_reg_1826                                     |   1|   0|    1|          0|
    |tmp_4_reg_1842                                     |   1|   0|    1|          0|
    |tmp_reg_1810                                       |   1|   0|    1|          0|
    |x_fu_122                                           |  11|   0|   11|          0|
    |LineBuf_val_V_1_addr_reg_1327                      |  64|  32|   11|          0|
    |LineBuf_val_V_2_addr_reg_1333                      |  64|  32|   11|          0|
    |LineBuf_val_V_3_addr_reg_1339                      |  64|  32|   11|          0|
    |LineBuf_val_V_4_addr_reg_1345                      |  64|  32|   11|          0|
    |LineBuf_val_V_5_addr_reg_1351                      |  64|  32|   11|          0|
    |PixArray_val_V_30_reg_510                          |  64|  32|    8|          0|
    |PixArray_val_V_31_reg_500                          |  64|  32|    8|          0|
    |PixArray_val_V_33_reg_480                          |  64|  32|    8|          0|
    |PixArray_val_V_34_reg_470                          |  64|  32|    8|          0|
    |PixArray_val_V_36_reg_450                          |  64|  32|    8|          0|
    |PixArray_val_V_37_reg_440                          |  64|  32|    8|          0|
    |PixArray_val_V_39_reg_418                          |  64|  32|    8|          0|
    |PixArray_val_V_40_reg_407                          |  64|  32|    8|          0|
    |PixArray_val_V_43_reg_520                          |  64|  32|    8|          0|
    |PixArray_val_V_44_reg_490                          |  64|  32|    8|          0|
    |PixArray_val_V_45_reg_460                          |  64|  32|    8|          0|
    |PixArray_val_V_46_reg_429                          |  64|  32|    8|          0|
    |icmp_ln252_reg_1317                                |  64|  32|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |2737| 576| 1795|         58|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  vscale_core_polyphase_Pipeline_loop_width_for_procpix|  return value|
|SrcYUV_dout               |   in|   24|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_num_data_valid     |   in|    5|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_fifo_cap           |   in|    5|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_empty_n            |   in|    1|     ap_fifo|                                                 SrcYUV|       pointer|
|SrcYUV_read               |  out|    1|     ap_fifo|                                                 SrcYUV|       pointer|
|OutYUV_din                |  out|   24|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_num_data_valid     |   in|    5|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_fifo_cap           |   in|    5|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_full_n             |   in|    1|     ap_fifo|                                                 OutYUV|       pointer|
|OutYUV_write              |  out|    1|     ap_fifo|                                                 OutYUV|       pointer|
|FiltCoeff_5_address0      |  out|    6|   ap_memory|                                            FiltCoeff_5|         array|
|FiltCoeff_5_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_5|         array|
|FiltCoeff_5_q0            |   in|   16|   ap_memory|                                            FiltCoeff_5|         array|
|idxprom11_i               |   in|    6|     ap_none|                                            idxprom11_i|        scalar|
|FiltCoeff_4_address0      |  out|    6|   ap_memory|                                            FiltCoeff_4|         array|
|FiltCoeff_4_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_4|         array|
|FiltCoeff_4_q0            |   in|   16|   ap_memory|                                            FiltCoeff_4|         array|
|FiltCoeff_3_address0      |  out|    6|   ap_memory|                                            FiltCoeff_3|         array|
|FiltCoeff_3_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_3|         array|
|FiltCoeff_3_q0            |   in|   16|   ap_memory|                                            FiltCoeff_3|         array|
|FiltCoeff_2_address0      |  out|    6|   ap_memory|                                            FiltCoeff_2|         array|
|FiltCoeff_2_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_2|         array|
|FiltCoeff_2_q0            |   in|   16|   ap_memory|                                            FiltCoeff_2|         array|
|FiltCoeff_1_address0      |  out|    6|   ap_memory|                                            FiltCoeff_1|         array|
|FiltCoeff_1_ce0           |  out|    1|   ap_memory|                                            FiltCoeff_1|         array|
|FiltCoeff_1_q0            |   in|   16|   ap_memory|                                            FiltCoeff_1|         array|
|FiltCoeff_address0        |  out|    6|   ap_memory|                                              FiltCoeff|         array|
|FiltCoeff_ce0             |  out|    1|   ap_memory|                                              FiltCoeff|         array|
|FiltCoeff_q0              |   in|   16|   ap_memory|                                              FiltCoeff|         array|
|InPixels                  |   in|   11|     ap_none|                                               InPixels|        scalar|
|OutputWriteEn_1           |   in|    1|     ap_none|                                        OutputWriteEn_1|        scalar|
|LineBuf_val_V_5_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_5_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_5|         array|
|LineBuf_val_V_4_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_4_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_4|         array|
|LineBuf_val_V_3_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_3_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_3|         array|
|LineBuf_val_V_2_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_2_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_2|         array|
|LineBuf_val_V_1_address0  |  out|   11|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_ce0       |  out|    1|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_we0       |  out|    1|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_d0        |  out|   24|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_address1  |  out|   11|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_ce1       |  out|    1|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_1_q1        |   in|   24|   ap_memory|                                        LineBuf_val_V_1|         array|
|LineBuf_val_V_address0    |  out|   11|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_ce0         |  out|    1|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_we0         |  out|    1|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_d0          |  out|   24|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_address1    |  out|   11|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_ce1         |  out|    1|   ap_memory|                                          LineBuf_val_V|         array|
|LineBuf_val_V_q1          |   in|   24|   ap_memory|                                          LineBuf_val_V|         array|
|brmerge                   |   in|    1|     ap_none|                                                brmerge|        scalar|
|cmp159                    |   in|    1|     ap_none|                                                 cmp159|        scalar|
|cmp119                    |   in|    1|     ap_none|                                                 cmp119|        scalar|
+--------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

