{
  "Top": "single_heap_sort",
  "RtlTop": "single_heap_sort",
  "RtlPrefix": "",
  "RtlSubPrefix": "single_heap_sort_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort",
      "set_directive_top single_heap_sort -name single_heap_sort"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "single_heap_sort"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "single_heap_sort",
    "Version": "1.0",
    "DisplayName": "Single_heap_sort",
    "Revision": "2113003453",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_single_heap_sort_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/sort_top.c",
      "..\/single_radix_sort_oct.c",
      "..\/single_radix_sort_hex.c",
      "..\/single_radix_sort_bin.c",
      "..\/single_merge_sort.c",
      "..\/single_heap_sort.c",
      "..\/radix_sort_separate_bucket_parallel.c",
      "..\/radix_sort.c",
      "..\/multi_radix_oct_loser.c",
      "..\/multi_radix_oct_kmerge.c",
      "..\/multi_radix_hex_loser.c",
      "..\/multi_radix_hex_kmerge.c",
      "..\/multi_radix_bin_loser.c",
      "..\/multi_radix_bin_kmerge.c",
      "..\/multi_heap_loser.c",
      "..\/multi_heap_kmerge.c",
      "..\/merge_sort.c",
      "..\/heapsort.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/single_heap_sort_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/single_heap_sort_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/single_heap_sort_single_heap_sort_Pipeline_initialization.vhd",
      "impl\/vhdl\/single_heap_sort_single_heap_sort_Pipeline_output_data.vhd",
      "impl\/vhdl\/single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_16_1.vhd",
      "impl\/vhdl\/single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_16_11.vhd",
      "impl\/vhdl\/single_heap_sort.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/single_heap_sort_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/single_heap_sort_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/single_heap_sort_single_heap_sort_Pipeline_initialization.v",
      "impl\/verilog\/single_heap_sort_single_heap_sort_Pipeline_output_data.v",
      "impl\/verilog\/single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_16_1.v",
      "impl\/verilog\/single_heap_sort_single_heap_sort_Pipeline_VITIS_LOOP_16_11.v",
      "impl\/verilog\/single_heap_sort.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/single_heap_sort.protoinst",
      ".debug\/sort_top.protoinst",
      ".debug\/single_radix_hex.protoinst",
      ".debug\/radix_sort_separate_bucket_parallel_2.protoinst",
      ".debug\/multi_radix_oct_loser_64.protoinst",
      ".debug\/merge_sort_iterative.protoinst",
      ".debug\/multi_radix_bin_kmerge.protoinst",
      ".debug\/multi_radix_hex_loser.protoinst",
      ".debug\/sort_top_64.protoinst",
      ".debug\/radix_sort_unified_bucket_pingpong.protoinst",
      ".debug\/heap_sort.protoinst",
      ".debug\/merge_sort_parallel.protoinst",
      ".debug\/radix_sort_unified_bucket.protoinst",
      ".debug\/single_merge_sort_parallel.protoinst",
      ".debug\/multi_radix_hex_loser_64.protoinst",
      ".debug\/multi_radix_hex_kmerge.protoinst",
      ".debug\/sort_top_16.protoinst",
      ".debug\/sort_seperate_bucket.protoinst",
      ".debug\/radix_sort_seperate_bucket_parallel.protoinst",
      ".debug\/radix_sort_separate_bucket_parallel_5.protoinst",
      ".debug\/radix_sort_separate_bucket.protoinst",
      ".debug\/single_radix_sort_oct.protoinst",
      ".debug\/multi_radix_hex_loser_32.protoinst",
      ".debug\/single_radix_sort_bin.protoinst",
      ".debug\/multi_radix_hex_loser_16.protoinst",
      ".debug\/merge_sort.protoinst",
      ".debug\/radix_sort_seperate_bucket.protoinst",
      ".debug\/multi_radix_oct_kmerge.protoinst",
      ".debug\/multi_radix_bin_loser_64.protoinst",
      ".debug\/sort_top_32.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "23",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "23",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "23"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "23"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "single_heap_sort",
      "Instances": [
        {
          "ModuleName": "single_heap_sort_Pipeline_initialization",
          "InstanceName": "grp_single_heap_sort_Pipeline_initialization_fu_94"
        },
        {
          "ModuleName": "single_heap_sort_Pipeline_VITIS_LOOP_16_1",
          "InstanceName": "grp_single_heap_sort_Pipeline_VITIS_LOOP_16_1_fu_102"
        },
        {
          "ModuleName": "single_heap_sort_Pipeline_output_data",
          "InstanceName": "grp_single_heap_sort_Pipeline_output_data_fu_108"
        },
        {
          "ModuleName": "single_heap_sort_Pipeline_VITIS_LOOP_16_11",
          "InstanceName": "grp_single_heap_sort_Pipeline_VITIS_LOOP_16_11_fu_115"
        }
      ]
    },
    "Info": {
      "single_heap_sort_Pipeline_initialization": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "single_heap_sort_Pipeline_VITIS_LOOP_16_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "single_heap_sort_Pipeline_VITIS_LOOP_16_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "single_heap_sort_Pipeline_output_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "single_heap_sort": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "single_heap_sort_Pipeline_initialization": {
        "Latency": {
          "LatencyBest": "5000002",
          "LatencyAvg": "5000002",
          "LatencyWorst": "5000002",
          "PipelineII": "5000002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.496"
        },
        "Loops": [{
            "Name": "initialization",
            "TripCount": "5000000",
            "Latency": "5000000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "49",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "single_heap_sort_Pipeline_VITIS_LOOP_16_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.754"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "244",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "368",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "single_heap_sort_Pipeline_VITIS_LOOP_16_11": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.754"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "267",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "368",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "single_heap_sort_Pipeline_output_data": {
        "Latency": {
          "LatencyBest": "5000002",
          "LatencyAvg": "5000002",
          "LatencyWorst": "5000002",
          "PipelineII": "5000002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.496"
        },
        "Loops": [{
            "Name": "output_data",
            "TripCount": "5000000",
            "Latency": "5000000",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "49",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "single_heap_sort": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.754"
        },
        "Loops": [
          {
            "Name": "heap_sort_procedure",
            "TripCount": "2500000",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          },
          {
            "Name": "VITIS_LOOP_57_1",
            "TripCount": "5000000",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }
        ],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "FF": "738",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1224",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-04-25 23:13:41 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
