# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sources_1/new/MIPS32_PIPELINE.v"
verilog xil_defaultlib  "../../../MIPS_32_RISC_PROCESSOR_WITH_5_STAGE_PIPELNE.srcs/sim_1/new/test_bench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
