# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../aaa.srcs/sources_1/new/boundary_check.v" \
"../../../../aaa.srcs/sources_1/new/num_rec.v" \
"../../../../aaa.srcs/sources_1/new/serial_data_gen.v" \
"../../../../aaa.srcs/sim_1/new/TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
