

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Tue Feb 28 16:47:57 2017

* Version:        2016.3 (Build 1660538 on Tue Sep 13 18:09:30 MDT 2016)
* Project:        conv2
* Solution:       solution_OCL_REGION_0
* Product family: kintexu
* Target device:  xcku060-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.64|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  442906|  442906|  442907|  442907|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X     |     514|     514|         4|          1|          1|   512|    yes   |
        |- memcpy.conv2.tile.pool1_out                |    4743|    4743|       137|          1|          1|  4608|    yes   |
        |- memcpy.conv2.w_cache.wc2                   |    6535|    6535|       137|          1|          1|  6400|    yes   |
        |- XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X     |  431104|  431104|       842|          -|          -|   512|    no    |
        | + XCL_WG_DIM_Z_XCL_WG_DIM_Y_XCL_WG_DIM_X.1  |     440|     440|        38|         13|          1|    32|    yes   |
        +---------------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|    1493|
|FIFO             |        -|      -|       -|       -|
|Instance         |       10|     35|    4230|    4676|
|Memory           |       35|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    4184|
|Register         |        -|      -|    6604|     152|
+-----------------+---------+-------+--------+--------+
|Total            |       45|     37|   10834|   10505|
+-----------------+---------+-------+--------+--------+
|Available        |     2160|   2760|  663360|  331680|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      1|       1|       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |conv2_bc2_m_axi_U                       |conv2_bc2_m_axi                      |        2|      0|  512|  580|
    |conv2_control_s_axi_U                   |conv2_control_s_axi                  |        0|      0|  544|  936|
    |conv2_conv2_out_m_axi_U                 |conv2_conv2_out_m_axi                |        2|      0|  512|  580|
    |conv2_fadd_32ns_32ns_32_10_full_dsp_U1  |conv2_fadd_32ns_32ns_32_10_full_dsp  |        0|      2|  365|  238|
    |conv2_fadd_32ns_32ns_32_10_full_dsp_U2  |conv2_fadd_32ns_32ns_32_10_full_dsp  |        0|      2|  365|  238|
    |conv2_fcmp_32ns_32ns_1_2_U5             |conv2_fcmp_32ns_32ns_1_2             |        0|      0|   66|   72|
    |conv2_fmul_32ns_32ns_32_6_max_dsp_U3    |conv2_fmul_32ns_32ns_32_6_max_dsp    |        0|      3|  165|  146|
    |conv2_fmul_32ns_32ns_32_6_max_dsp_U4    |conv2_fmul_32ns_32ns_32_6_max_dsp    |        0|      3|  165|  146|
    |conv2_gmem_m_axi_U                      |conv2_gmem_m_axi                     |        2|      0|  512|  580|
    |conv2_mul_15ns_13ns_28_4_U7             |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U8             |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U9             |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U10            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U11            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U12            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U13            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U14            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U15            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U16            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U17            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U18            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U19            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U20            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U21            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U22            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U23            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U24            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U25            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U26            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U27            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U28            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U29            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_15ns_13ns_28_4_U30            |conv2_mul_15ns_13ns_28_4             |        0|      1|    0|    0|
    |conv2_mul_6ns_8ns_13_4_U6               |conv2_mul_6ns_8ns_13_4               |        0|      1|    0|    0|
    |conv2_pool1_out_m_axi_U                 |conv2_pool1_out_m_axi                |        2|      0|  512|  580|
    |conv2_wc2_m_axi_U                       |conv2_wc2_m_axi                      |        2|      0|  512|  580|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |       10|     35| 4230| 4676|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------+------------------------------+-----------+
    |             Instance             |            Module            | Expression|
    +----------------------------------+------------------------------+-----------+
    |conv2_mul_mul_14ns_8ns_16_3_U31   |conv2_mul_mul_14ns_8ns_16_3   |  i0 * i1  |
    |conv2_mul_mul_15ns_13ns_28_3_U32  |conv2_mul_mul_15ns_13ns_28_3  |  i0 * i1  |
    +----------------------------------+------------------------------+-----------+

    * Memory: 
    +---------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |           Memory          |             Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |l_id_0_reg2mem_priv_i_i_U  |conv2_l_id_0_reg2mem_priv_i_i  |        1|  0|   0|   512|    3|     1|         1536|
    |tile_U                     |conv2_tile                     |       11|  0|   0|  4608|   32|     1|       147456|
    |w_0_reg2mem_priv_i_i_U     |conv2_w_0_reg2mem_priv_i_i     |        1|  0|   0|   512|    8|     1|         4096|
    |h_0_reg2mem_priv_i_i_U     |conv2_w_0_reg2mem_priv_i_i     |        1|  0|   0|   512|    8|     1|         4096|
    |d_0_reg2mem_priv_i_i_U     |conv2_w_0_reg2mem_priv_i_i     |        1|  0|   0|   512|    8|     1|         4096|
    |w_cache_0_U                |conv2_w_cache_0                |        4|  0|   0|  1280|   32|     1|        40960|
    |w_cache_1_U                |conv2_w_cache_0                |        4|  0|   0|  1280|   32|     1|        40960|
    |w_cache_2_U                |conv2_w_cache_0                |        4|  0|   0|  1280|   32|     1|        40960|
    |w_cache_3_U                |conv2_w_cache_0                |        4|  0|   0|  1280|   32|     1|        40960|
    |w_cache_4_U                |conv2_w_cache_0                |        4|  0|   0|  1280|   32|     1|        40960|
    +---------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                      |                               |       35|  0|   0| 13056|  219|    10|       366080|
    +---------------------------+-------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |arg_bc2_i_0_sum_fu_3465_p2                   |     +    |      0|  0|  63|          63|          63|
    |arg_conv2_out_i_0_sum_fu_3480_p2             |     +    |      0|  0|  63|          63|          63|
    |arg_wc2_i_0_sum_fu_1946_p2                   |     +    |      0|  0|  63|          63|          63|
    |d_0_i_i_mid2_fu_1836_p2                      |     +    |      0|  0|   4|           8|           8|
    |d_0_i_i_mid2_v_fu_1831_p2                    |     +    |      0|  0|   4|           8|           8|
    |h_0_i_i_mid2_fu_1879_p2                      |     +    |      0|  0|   8|           8|           8|
    |indvar96_reg2mem155_0_i_i_op_fu_3494_p2      |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten30_op_fu_3517_p2               |     +    |      0|  0|   8|           1|           8|
    |indvar_flatten_next1_fu_1701_p2              |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next3_fu_2039_p2              |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_op_fu_1727_p2                 |     +    |      0|  0|   8|           8|           1|
    |indvar_inc104_reg2mem_0_i_i_fu_1780_p2       |     +    |      0|  0|   4|           4|           1|
    |indvar_inc116_reg2mem_0_i_i_du_fu_1814_p2    |     +    |      0|  0|   4|           4|           1|
    |indvar_inc_reg2mem_0_i_i_fu_1898_p2          |     +    |      0|  0|   4|           4|           1|
    |indvar_next8_fu_1967_p2                      |     +    |      0|  0|  13|          13|           1|
    |indvar_next_fu_1922_p2                       |     +    |      0|  0|  13|          13|           1|
    |next_mul_fu_1979_p2                          |     +    |      0|  0|  27|          14|          27|
    |next_urem_fu_1995_p2                         |     +    |      0|  0|  13|          13|           1|
    |p_reg2mem9_0_i_i_fu_2359_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp2_fu_1745_p2                              |     +    |      0|  0|   8|           8|           8|
    |tmp2_mid1_fu_1867_p2                         |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_1888_p2                              |     +    |      0|  0|   4|           8|           8|
    |tmp4_fu_2412_p2                              |     +    |      0|  0|   4|          13|          13|
    |tmp_16_fu_1713_p2                            |     +    |      0|  0|  10|          10|           7|
    |tmp_17_dup_fu_1786_p2                        |     +    |      0|  0|  10|          10|           4|
    |tmp_22_fu_1904_p2                            |     +    |      0|  0|  10|          10|           1|
    |tmp_26_fu_2045_p2                            |     +    |      0|  0|  10|          10|           7|
    |tmp_28_dup_fu_2094_p2                        |     +    |      0|  0|  10|          10|           4|
    |tmp_29_fu_2140_p2                            |     +    |      0|  0|  12|          12|          12|
    |tmp_31_fu_2154_p2                            |     +    |      0|  0|  15|          15|          15|
    |tmp_41_fu_3512_p2                            |     +    |      0|  0|  10|           1|          10|
    |tmp_43_fu_2369_p2                            |     +    |      0|  0|   8|           8|           8|
    |tmp_47_fu_2426_p2                            |     +    |      0|  0|  14|          14|          14|
    |tmp_62_0_1_fu_2431_p2                        |     +    |      0|  0|  14|           1|          14|
    |tmp_62_0_2_fu_2445_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_0_3_fu_2450_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_0_4_fu_2463_p2                        |     +    |      0|  0|  14|           3|          14|
    |tmp_62_1_1_fu_2513_p2                        |     +    |      0|  0|  14|           1|          14|
    |tmp_62_1_2_fu_2518_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_1_3_fu_2561_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_1_4_fu_2566_p2                        |     +    |      0|  0|  14|           3|          14|
    |tmp_62_1_fu_2468_p2                          |     +    |      0|  0|  14|          14|          14|
    |tmp_62_2_1_fu_2613_p2                        |     +    |      0|  0|  14|           1|          14|
    |tmp_62_2_2_fu_2695_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_2_3_fu_2700_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_2_4_fu_2779_p2                        |     +    |      0|  0|  14|           3|          14|
    |tmp_62_2_fu_2609_p2                          |     +    |      0|  0|  14|          14|          14|
    |tmp_62_3_1_fu_2866_p2                        |     +    |      0|  0|  14|           1|          14|
    |tmp_62_3_2_fu_2871_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_3_3_fu_2950_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_3_4_fu_2955_p2                        |     +    |      0|  0|  14|           3|          14|
    |tmp_62_3_fu_2784_p2                          |     +    |      0|  0|  14|          14|          14|
    |tmp_62_4_1_fu_3034_p2                        |     +    |      0|  0|  14|           1|          14|
    |tmp_62_4_2_fu_3113_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_4_3_fu_3118_p2                        |     +    |      0|  0|  14|           2|          14|
    |tmp_62_4_4_fu_3182_p2                        |     +    |      0|  0|  14|           3|          14|
    |tmp_62_4_fu_2788_p2                          |     +    |      0|  0|  14|          14|          14|
    |tmp_64_0_1_fu_2475_p2                        |     +    |      0|  0|  13|           1|          13|
    |tmp_64_0_2_fu_2490_p2                        |     +    |      0|  0|  13|           2|          13|
    |tmp_64_0_3_fu_2523_p2                        |     +    |      0|  0|  13|           2|          13|
    |tmp_64_0_4_fu_2538_p2                        |     +    |      0|  0|  13|           3|          13|
    |tmp_64_1_1_fu_2586_p2                        |     +    |      0|  0|  13|           3|          13|
    |tmp_64_1_2_fu_2657_p2                        |     +    |      0|  0|  13|           3|          13|
    |tmp_64_1_3_fu_2672_p2                        |     +    |      0|  0|  13|           4|          13|
    |tmp_64_1_4_fu_2741_p2                        |     +    |      0|  0|  13|           4|          13|
    |tmp_64_1_fu_2571_p2                          |     +    |      0|  0|  13|           3|          13|
    |tmp_64_2_1_fu_2828_p2                        |     +    |      0|  0|  13|           4|          13|
    |tmp_64_2_2_fu_2843_p2                        |     +    |      0|  0|  13|           4|          13|
    |tmp_64_2_3_fu_2912_p2                        |     +    |      0|  0|  13|           4|          13|
    |tmp_64_2_4_fu_2927_p2                        |     +    |      0|  0|  13|           4|          13|
    |tmp_64_2_fu_2756_p2                          |     +    |      0|  0|  13|           4|          13|
    |tmp_64_3_1_fu_3011_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_3_2_fu_3075_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_3_3_fu_3090_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_3_4_fu_3159_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_3_fu_2996_p2                          |     +    |      0|  0|  13|           4|          13|
    |tmp_64_4_1_fu_3238_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_4_2_fu_3293_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_4_3_fu_3308_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_4_4_fu_3349_p2                        |     +    |      0|  0|  13|           5|          13|
    |tmp_64_4_fu_3223_p2                          |     +    |      0|  0|  13|           5|          13|
    |w_0_i_i_fu_1893_p2                           |     +    |      0|  0|   4|           8|           8|
    |x_assign_1_fu_2417_p2                        |     +    |      0|  0|   4|          13|          13|
    |y_assign_1_1_fu_2209_p2                      |     +    |      0|  0|   9|           9|           1|
    |y_assign_1_2_fu_2245_p2                      |     +    |      0|  0|   9|           9|           2|
    |y_assign_1_3_fu_2281_p2                      |     +    |      0|  0|   9|           9|           2|
    |y_assign_1_4_fu_2317_p2                      |     +    |      0|  0|   9|           9|           3|
    |tmp_33_fu_2199_p2                            |     -    |      0|  0|  13|          13|          13|
    |tmp_59_1_fu_2235_p2                          |     -    |      0|  0|  13|          13|          13|
    |tmp_59_2_fu_2275_p2                          |     -    |      0|  0|  14|          14|          14|
    |tmp_59_3_fu_2311_p2                          |     -    |      0|  0|  14|          14|          14|
    |tmp_59_4_fu_2347_p2                          |     -    |      0|  0|  14|          14|          14|
    |ap_condition_sig_1084                        |    and   |      0|  0|   1|           1|           1|
    |ap_condition_sig_1388                        |    and   |      0|  0|   1|           1|           1|
    |ap_condition_sig_8053                        |    and   |      0|  0|   1|           1|           1|
    |ap_condition_sig_8060                        |    and   |      0|  0|   1|           1|           1|
    |tmp_21_mid_fu_1774_p2                        |    and   |      0|  0|   1|           1|           1|
    |tmp_29_mid_fu_2088_p2                        |    and   |      0|  0|   1|           1|           1|
    |tmp_39_fu_3570_p2                            |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_2353_p2                         |   icmp   |      0|  0|   3|           6|           7|
    |exitcond9_fu_1961_p2                         |   icmp   |      0|  0|   5|          13|          12|
    |exitcond_flatten1_fu_1695_p2                 |   icmp   |      0|  0|   4|          10|          11|
    |exitcond_flatten2_fu_2051_p2                 |   icmp   |      0|  0|   3|           8|           7|
    |exitcond_flatten3_fu_2033_p2                 |   icmp   |      0|  0|   4|          10|          11|
    |exitcond_flatten_fu_1707_p2                  |   icmp   |      0|  0|   3|           8|           7|
    |exitcond_fu_1916_p2                          |   icmp   |      0|  0|   5|          13|          13|
    |isIter0_fu_1928_p2                           |   icmp   |      0|  0|   5|          13|           1|
    |isIter_fu_1973_p2                            |   icmp   |      0|  0|   5|          13|           1|
    |notlhs_fu_3552_p2                            |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_3558_p2                            |   icmp   |      0|  0|   8|          23|           1|
    |tmp_17_fu_1768_p2                            |   icmp   |      0|  0|   2|           4|           5|
    |tmp_27_fu_2082_p2                            |   icmp   |      0|  0|   2|           4|           5|
    |tmp_36_fu_2001_p2                            |   icmp   |      0|  0|   5|          13|           3|
    |tmp_18_fu_1846_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_37_fu_3564_p2                            |    or    |      0|  0|   1|           1|           1|
    |tmp_40_fu_3500_p2                            |    or    |      0|  0|   1|           1|           1|
    |d_0_i_i_mid2_v_v_v_fu_1820_p3                |  select  |      0|  0|   4|           1|           4|
    |gtid_0_i_i_mid2_fu_1719_p3                   |  select  |      0|  0|  10|           1|          10|
    |gtid_1_i_i_mid2_fu_1800_p3                   |  select  |      0|  0|  10|           1|          10|
    |gtid_1_i_i_mid_fu_1757_p3                    |  select  |      0|  0|  10|           1|          10|
    |gtid_2_i_i_mid2_fu_1858_p3                   |  select  |      0|  0|  10|           1|          10|
    |gtid_2_i_i_mid_fu_1808_p3                    |  select  |      0|  0|  10|           1|          10|
    |gtid_3_i_i_mid2_fu_2057_p3                   |  select  |      0|  0|  10|           1|          10|
    |gtid_4_i_i_mid2_fu_2108_p3                   |  select  |      0|  0|  10|           1|          10|
    |gtid_4_i_i_mid_fu_2065_p3                    |  select  |      0|  0|  10|           1|          10|
    |gtid_5_i_i_mid2_fu_2100_p3                   |  select  |      0|  0|  10|           1|          10|
    |gtid_5_i_i_mid_fu_2071_p3                    |  select  |      0|  0|  10|           1|          10|
    |h_0_i_i_mid220_v_fu_1841_p3                  |  select  |      0|  0|   8|           1|           8|
    |h_0_i_i_mid2_v_fu_1872_p3                    |  select  |      0|  0|   8|           1|           8|
    |idx_urem_fu_2011_p3                          |  select  |      0|  0|  13|           1|          13|
    |indvar103_reg2mem163_0_i_i_mid_1_fu_1792_p3  |  select  |      0|  0|   4|           1|           4|
    |indvar103_reg2mem163_0_i_i_mid_fu_1750_p3    |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next2_fu_3523_p3              |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next_fu_1733_p3               |  select  |      0|  0|   8|           1|           1|
    |indvar_inc97_reg2mem_0_i_i_fu_3504_p3        |  select  |      0|  0|   4|           1|           1|
    |indvar_reg2mem161_0_i_i_mid2_fu_1850_p3      |  select  |      0|  0|   4|           1|           1|
    |val_i_i_fu_3575_p3                           |  select  |      0|  0|  32|           1|          32|
    |not_exitcond_flatten1_fu_2077_p2             |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_1763_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|1493|         945|        1400|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+------+-----------+-----+-----------+
    |                     Name                     |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                     |  1242|        425|    1|        425|
    |ap_enable_reg_pp0_iter1                       |     1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                       |     1|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                       |     1|          2|    1|          2|
    |ap_enable_reg_pp1_iter136                     |     1|          2|    1|          2|
    |ap_enable_reg_pp2_iter136                     |     1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                       |     1|          2|    1|          2|
    |ap_sig_ioackin_bc2_ARREADY                    |     1|          2|    1|          2|
    |ap_sig_ioackin_conv2_out_AWREADY              |     1|          2|    1|          2|
    |ap_sig_ioackin_conv2_out_WREADY               |     1|          2|    1|          2|
    |ap_sig_ioackin_pool1_out_ARREADY              |     1|          2|    1|          2|
    |ap_sig_ioackin_wc2_ARREADY                    |     1|          2|    1|          2|
    |bc2_blk_n_AR                                  |     1|          2|    1|          2|
    |bc2_blk_n_R                                   |     1|          2|    1|          2|
    |conv2_out_blk_n_AW                            |     1|          2|    1|          2|
    |conv2_out_blk_n_B                             |     1|          2|    1|          2|
    |conv2_out_blk_n_W                             |     1|          2|    1|          2|
    |d_0_reg2mem_priv_i_i_address0                 |     9|          3|    9|         27|
    |grp_fu_1478_p0                                |   160|         16|   32|        512|
    |grp_fu_1478_p1                                |   384|         40|   32|       1280|
    |grp_fu_1484_p0                                |    96|         13|   32|        416|
    |grp_fu_1484_p1                                |    96|         13|   32|        416|
    |grp_fu_1536_p0                                |    96|         14|   32|        448|
    |grp_fu_1536_p1                                |    96|         14|   32|        448|
    |grp_fu_1540_p0                                |    96|         13|   32|        416|
    |grp_fu_1540_p1                                |    96|         12|   32|        384|
    |gtid_0_i_i_reg_971                            |    10|          2|   10|         20|
    |gtid_1_i_i_reg_1016                           |    10|          2|   10|         20|
    |gtid_2_i_i_phi_fu_1043_p4                     |    10|          2|   10|         20|
    |gtid_2_i_i_reg_1039                           |    10|          2|   10|         20|
    |gtid_3_i_i_reg_1108                           |    10|          2|   10|         20|
    |gtid_4_i_i_reg_1131                           |    10|          2|   10|         20|
    |gtid_5_i_i_reg_1155                           |    10|          2|   10|         20|
    |h_0_reg2mem_priv_i_i_address0                 |     9|          3|    9|         27|
    |indvar103_reg2mem163_0_i_i_reg_1005           |     4|          2|    4|          8|
    |indvar115_reg2mem165_0_i_i_phi_fu_997_p4      |     4|          2|    4|          8|
    |indvar115_reg2mem165_0_i_i_reg_993            |     4|          2|    4|          8|
    |indvar7_reg_1063                              |    13|          2|   13|         26|
    |indvar96_reg2mem155_0_i_i_reg_1143            |     4|          2|    4|          8|
    |indvar_flatten1_reg_960                       |    10|          2|   10|         20|
    |indvar_flatten2_reg_1097                      |    10|          2|   10|         20|
    |indvar_flatten3_reg_1119                      |     8|          2|    8|         16|
    |indvar_flatten_reg_982                        |     8|          2|    8|         16|
    |indvar_phi_fu_1055_p4                         |    13|          2|   13|         26|
    |indvar_reg2mem161_0_i_i_phi_fu_1031_p4        |     4|          2|    4|          8|
    |indvar_reg2mem161_0_i_i_reg_1027              |     4|          2|    4|          8|
    |indvar_reg_1051                               |    13|          2|   13|         26|
    |out_cache_priv_i_i_load_1_0_1_phi_fu_1447_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_0_1_reg_1443        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_0_2_phi_fu_1435_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_0_2_reg_1431        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_0_3_phi_fu_1423_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_0_3_reg_1419        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_0_4_phi_fu_1411_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_0_4_reg_1407        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_1_phi_fu_1387_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_1_reg_1383        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_2_phi_fu_1375_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_2_reg_1371        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_3_phi_fu_1363_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_3_reg_1359        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_4_phi_fu_1351_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_4_reg_1347        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_phi_fu_1399_p4    |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_1_reg_1395          |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_1_phi_fu_1327_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_1_reg_1323        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_2_phi_fu_1315_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_2_reg_1311        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_3_phi_fu_1303_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_3_reg_1299        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_4_phi_fu_1291_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_4_reg_1287        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_phi_fu_1339_p4    |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_2_reg_1335          |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_1_phi_fu_1267_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_1_reg_1263        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_2_phi_fu_1255_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_2_reg_1251        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_3_phi_fu_1243_p4  |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_3_reg_1239        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_4_reg_1227        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_phi_fu_1279_p4    |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_3_reg_1275          |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_4_1_reg_1203        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_4_2_reg_1191        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_4_3_reg_1179        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_4_4_reg_1167        |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_4_reg_1215          |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_phi_fu_1459_p4      |    32|          2|   32|         64|
    |out_cache_priv_i_i_load_1_reg_1455            |    32|          2|   32|         64|
    |phi_mul_reg_1074                              |    27|          2|   27|         54|
    |phi_urem_phi_fu_1089_p4                       |    13|          2|   13|         26|
    |phi_urem_reg_1085                             |    13|          2|   13|         26|
    |pool1_out_blk_n_AR                            |     1|          2|    1|          2|
    |pool1_out_blk_n_R                             |     1|          2|    1|          2|
    |tile_address0                                 |    39|         14|   13|        182|
    |tile_address1                                 |    39|         14|   13|        182|
    |w_0_reg2mem_priv_i_i_address0                 |     9|          3|    9|         27|
    |w_cache_0_address0                            |    11|          7|   11|         77|
    |w_cache_1_address0                            |    11|          7|   11|         77|
    |w_cache_2_address0                            |    11|          7|   11|         77|
    |w_cache_3_address0                            |    11|          7|   11|         77|
    |w_cache_4_address0                            |    11|          7|   11|         77|
    |wc2_blk_n_AR                                  |     1|          2|    1|          2|
    |wc2_blk_n_R                                   |     1|          2|    1|          2|
    |z_assign_phi_fu_1471_p4                       |     6|          2|    6|         12|
    |z_assign_reg_1467                             |     6|          2|    6|         12|
    +----------------------------------------------+------+-----------+-----+-----------+
    |Total                                         |  4184|        810| 2027|       8899|
    +----------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+-----+----+-----+-----------+
    |                         Name                        |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                            |  424|   0|  424|          0|
    |ap_enable_reg_pp0_iter0                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter100                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter101                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter102                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter103                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter104                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter105                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter106                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter107                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter108                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter109                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter110                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter111                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter112                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter113                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter114                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter115                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter116                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter117                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter118                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter119                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter120                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter121                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter122                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter123                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter124                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter125                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter126                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter127                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter128                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter129                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter130                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter131                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter132                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter133                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter134                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter135                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter136                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter76                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter77                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter78                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter79                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter80                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter81                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter82                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter83                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter84                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter85                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter86                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter87                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter88                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter89                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                              |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter90                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter91                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter92                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter93                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter94                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter95                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter96                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter97                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter98                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter99                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter100                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter101                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter102                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter103                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter104                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter105                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter106                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter107                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter108                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter109                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter110                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter111                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter112                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter113                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter114                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter115                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter116                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter117                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter118                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter119                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter120                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter121                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter122                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter123                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter124                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter125                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter126                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter127                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter128                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter129                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter130                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter131                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter132                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter133                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter134                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter135                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter136                            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter34                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter35                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter36                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter37                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter38                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter39                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter40                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter41                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter42                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter43                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter44                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter45                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter46                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter47                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter48                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter49                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter50                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter51                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter52                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter53                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter54                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter55                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter56                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter57                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter58                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter59                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter60                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter61                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter62                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter63                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter64                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter65                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter66                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter67                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter68                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter69                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter70                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter71                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter72                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter73                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter74                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter75                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter76                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter77                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter78                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter79                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter80                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter81                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter82                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter83                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter84                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter85                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter86                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter87                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter88                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter89                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                              |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter90                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter91                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter92                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter93                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter94                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter95                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter96                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter97                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter98                             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter99                             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                              |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                              |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_3702  |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_16_reg_3713            |   10|   0|   10|          0|
    |ap_reg_ioackin_bc2_ARREADY                           |    1|   0|    1|          0|
    |ap_reg_ioackin_conv2_out_AWREADY                     |    1|   0|    1|          0|
    |ap_reg_ioackin_conv2_out_WREADY                      |    1|   0|    1|          0|
    |ap_reg_ioackin_pool1_out_ARREADY                     |    1|   0|    1|          0|
    |ap_reg_ioackin_wc2_ARREADY                           |    1|   0|    1|          0|
    |ap_rst_n_inv                                         |    1|   0|    1|          0|
    |arg_pool1_out_read_reg_3809                          |   32|   0|   32|          0|
    |arg_pool1_out_reg_3635                               |   62|   0|   64|          2|
    |bc2_addr_read_reg_5171                               |   32|   0|   32|          0|
    |bc2_addr_reg_5145                                    |   63|   0|   64|          1|
    |conv2_out_addr_reg_5151                              |   63|   0|   64|          1|
    |d_0_i_i_mid2_reg_3766                                |    8|   0|    8|          0|
    |d_0_i_i_mid2_v_v_v_reg_3761                          |    4|   0|    4|          0|
    |d_0_reg2mem_priv_i_i_load_reg_3945                   |    8|   0|    8|          0|
    |exitcond2_reg_3996                                   |    1|   0|    1|          0|
    |exitcond9_reg_3820                                   |    1|   0|    1|          0|
    |exitcond_flatten1_reg_3693                           |    1|   0|    1|          0|
    |exitcond_flatten2_reg_3881                           |    1|   0|    1|          0|
    |exitcond_flatten_reg_3702                            |    1|   0|    1|          0|
    |exitcond_reg_3796                                    |    1|   0|    1|          0|
    |gtid_0_i_i_reg_971                                   |   10|   0|   10|          0|
    |gtid_1_i_i_reg_1016                                  |   10|   0|   10|          0|
    |gtid_2_i_i_mid2_reg_3771                             |   10|   0|   10|          0|
    |gtid_2_i_i_reg_1039                                  |   10|   0|   10|          0|
    |gtid_3_i_i_mid2_reg_3890                             |   10|   0|   10|          0|
    |gtid_3_i_i_reg_1108                                  |   10|   0|   10|          0|
    |gtid_4_i_i_mid2_reg_3906                             |   10|   0|   10|          0|
    |gtid_4_i_i_reg_1131                                  |   10|   0|   10|          0|
    |gtid_5_i_i_mid2_reg_3900                             |   10|   0|   10|          0|
    |gtid_5_i_i_reg_1155                                  |   10|   0|   10|          0|
    |h_0_i_i_mid2_reg_3776                                |    8|   0|    8|          0|
    |h_0_reg2mem_priv_i_i_load_reg_3937                   |    8|   0|    8|          0|
    |indvar103_reg2mem163_0_i_i_reg_1005                  |    4|   0|    4|          0|
    |indvar115_reg2mem165_0_i_i_reg_993                   |    4|   0|    4|          0|
    |indvar7_reg_1063                                     |   13|   0|   13|          0|
    |indvar96_reg2mem155_0_i_i_reg_1143                   |    4|   0|    4|          0|
    |indvar_flatten1_reg_960                              |   10|   0|   10|          0|
    |indvar_flatten2_reg_1097                             |   10|   0|   10|          0|
    |indvar_flatten3_reg_1119                             |    8|   0|    8|          0|
    |indvar_flatten_next2_reg_5166                        |    8|   0|    8|          0|
    |indvar_flatten_next3_reg_3870                        |   10|   0|   10|          0|
    |indvar_flatten_reg_982                               |    8|   0|    8|          0|
    |indvar_inc104_reg2mem_0_i_i_reg_3741                 |    4|   0|    4|          0|
    |indvar_inc97_reg2mem_0_i_i_reg_5156                  |    4|   0|    4|          0|
    |indvar_next_reg_3800                                 |   13|   0|   13|          0|
    |indvar_reg2mem161_0_i_i_reg_1027                     |    4|   0|    4|          0|
    |indvar_reg_1051                                      |   13|   0|   13|          0|
    |isIter0_reg_3805                                     |    1|   0|    1|          0|
    |isIter_reg_3829                                      |    1|   0|    1|          0|
    |l_id_0_reg2mem_priv_i_i_load_reg_3951                |    3|   0|    3|          0|
    |mul1_reg_4204                                        |   28|   0|   28|          0|
    |next_urem_reg_3843                                   |   13|   0|   13|          0|
    |out_cache_priv_i_i_load_1_0_1_reg_1443               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_0_2_reg_1431               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_0_3_reg_1419               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_0_4_reg_1407               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_1_1_reg_1383               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_1_2_reg_1371               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_1_3_reg_1359               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_1_4_reg_1347               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_1_reg_1395                 |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_2_1_reg_1323               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_2_2_reg_1311               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_2_3_reg_1299               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_2_4_reg_1287               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_2_reg_1335                 |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_3_1_reg_1263               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_3_2_reg_1251               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_3_3_reg_1239               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_3_4_reg_1227               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_3_reg_1275                 |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_4_1_reg_1203               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_4_2_reg_1191               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_4_3_reg_1179               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_4_4_reg_1167               |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_4_reg_1215                 |   32|   0|   32|          0|
    |out_cache_priv_i_i_load_1_reg_1455                   |   32|   0|   32|          0|
    |out_idx_0_reg2mem_0_i_i_cast_reg_3956                |   15|   0|   63|         48|
    |p_reg2mem9_0_i_i_reg_4000                            |    6|   0|    6|          0|
    |phi_mul_reg_1074                                     |   27|   0|   27|          0|
    |phi_urem_reg_1085                                    |   13|   0|   13|          0|
    |reg_1549                                             |   32|   0|   32|          0|
    |reg_1555                                             |   32|   0|   32|          0|
    |reg_1561                                             |   32|   0|   32|          0|
    |reg_1567                                             |   32|   0|   32|          0|
    |reg_1573                                             |   32|   0|   32|          0|
    |reg_1578                                             |   32|   0|   32|          0|
    |tile_load_10_reg_4337                                |   32|   0|   32|          0|
    |tile_load_11_reg_4347                                |   32|   0|   32|          0|
    |tile_load_12_reg_4415                                |   32|   0|   32|          0|
    |tile_load_13_reg_4425                                |   32|   0|   32|          0|
    |tile_load_14_reg_4480                                |   32|   0|   32|          0|
    |tile_load_15_reg_4490                                |   32|   0|   32|          0|
    |tile_load_16_reg_4550                                |   32|   0|   32|          0|
    |tile_load_17_reg_4560                                |   32|   0|   32|          0|
    |tile_load_18_reg_4615                                |   32|   0|   32|          0|
    |tile_load_19_reg_4625                                |   32|   0|   32|          0|
    |tile_load_1_reg_4090                                 |   32|   0|   32|          0|
    |tile_load_20_reg_4680                                |   32|   0|   32|          0|
    |tile_load_21_reg_4685                                |   32|   0|   32|          0|
    |tile_load_22_reg_4745                                |   32|   0|   32|          0|
    |tile_load_23_reg_4750                                |   32|   0|   32|          0|
    |tile_load_24_reg_4805                                |   32|   0|   32|          0|
    |tile_load_2_reg_4129                                 |   32|   0|   32|          0|
    |tile_load_3_reg_4139                                 |   32|   0|   32|          0|
    |tile_load_4_reg_4169                                 |   32|   0|   32|          0|
    |tile_load_5_reg_4179                                 |   32|   0|   32|          0|
    |tile_load_6_reg_4214                                 |   32|   0|   32|          0|
    |tile_load_7_reg_4224                                 |   32|   0|   32|          0|
    |tile_load_8_reg_4272                                 |   32|   0|   32|          0|
    |tile_load_9_reg_4282                                 |   32|   0|   32|          0|
    |tile_load_reg_4085                                   |   32|   0|   32|          0|
    |tmp2_reg_3729                                        |    8|   0|    8|          0|
    |tmp_10_reg_3630                                      |   62|   0|   62|          0|
    |tmp_13_reg_3641                                      |   62|   0|   62|          0|
    |tmp_14_reg_3625                                      |    5|   0|    5|          0|
    |tmp_16_reg_3713                                      |   10|   0|   10|          0|
    |tmp_17_dup_reg_3746                                  |   10|   0|   10|          0|
    |tmp_1_reg_3600                                       |    5|   0|    5|          0|
    |tmp_21_mid_reg_3734                                  |    1|   0|    1|          0|
    |tmp_22_reg_3791                                      |   10|   0|   10|          0|
    |tmp_23_reg_3853                                      |    4|   0|    4|          0|
    |tmp_24_reg_3838                                      |   11|   0|   11|          0|
    |tmp_26_reg_3875                                      |   10|   0|   10|          0|
    |tmp_29_mid_reg_3895                                  |    1|   0|    1|          0|
    |tmp_2_reg_3605                                       |    8|   0|    8|          0|
    |tmp_32_reg_3966                                      |    3|   0|    8|          5|
    |tmp_36_reg_3848                                      |    1|   0|    1|          0|
    |tmp_38_reg_5181                                      |    1|   0|    1|          0|
    |tmp_3_reg_3656                                       |    5|   0|    8|          3|
    |tmp_41_reg_5161                                      |   10|   0|   10|          0|
    |tmp_43_cast_reg_3961                                 |    8|   0|   13|          5|
    |tmp_44_reg_4056                                      |   13|   0|   13|          0|
    |tmp_47_reg_4023                                      |   14|   0|   14|          0|
    |tmp_48_reg_4705                                      |   32|   0|   32|          0|
    |tmp_49_reg_4990                                      |   32|   0|   32|          0|
    |tmp_4_reg_3661                                       |    5|   0|    8|          3|
    |tmp_51_reg_4257                                      |   12|   0|   12|          0|
    |tmp_52_reg_4262                                      |   12|   0|   12|          0|
    |tmp_53_reg_4322                                      |   12|   0|   12|          0|
    |tmp_54_reg_4327                                      |   12|   0|   12|          0|
    |tmp_55_reg_4400                                      |   12|   0|   12|          0|
    |tmp_56_reg_4405                                      |   12|   0|   12|          0|
    |tmp_57_reg_4465                                      |   12|   0|   12|          0|
    |tmp_58_reg_4470                                      |   12|   0|   12|          0|
    |tmp_59_1_cast_reg_3976                               |   12|   0|   14|          2|
    |tmp_59_2_reg_3981                                    |   12|   0|   14|          2|
    |tmp_59_3_reg_3986                                    |   12|   0|   14|          2|
    |tmp_59_4_reg_3991                                    |   12|   0|   14|          2|
    |tmp_59_cast_reg_3971                                 |   12|   0|   14|          2|
    |tmp_59_reg_4535                                      |   12|   0|   12|          0|
    |tmp_5_reg_3610                                       |    5|   0|    5|          0|
    |tmp_60_reg_4540                                      |   12|   0|   12|          0|
    |tmp_61_reg_4600                                      |   12|   0|   12|          0|
    |tmp_62_0_1_reg_4031                                  |   14|   0|   14|          0|
    |tmp_62_0_2_reg_4046                                  |   14|   0|   14|          0|
    |tmp_62_0_3_reg_4051                                  |   14|   0|   14|          0|
    |tmp_62_0_4_reg_4105                                  |   14|   0|   14|          0|
    |tmp_62_1_1_reg_4154                                  |   14|   0|   14|          0|
    |tmp_62_1_2_reg_4159                                  |   14|   0|   14|          0|
    |tmp_62_1_3_reg_4194                                  |   14|   0|   14|          0|
    |tmp_62_1_4_reg_4199                                  |   14|   0|   14|          0|
    |tmp_62_1_reg_4110                                    |   14|   0|   14|          0|
    |tmp_62_2_1_reg_4247                                  |   14|   0|   14|          0|
    |tmp_62_2_2_reg_4297                                  |   14|   0|   14|          0|
    |tmp_62_2_3_reg_4302                                  |   14|   0|   14|          0|
    |tmp_62_2_4_reg_4362                                  |   14|   0|   14|          0|
    |tmp_62_2_reg_4239                                    |   14|   0|   14|          0|
    |tmp_62_3_1_reg_4440                                  |   14|   0|   14|          0|
    |tmp_62_3_2_reg_4445                                  |   14|   0|   14|          0|
    |tmp_62_3_3_reg_4505                                  |   14|   0|   14|          0|
    |tmp_62_3_4_reg_4510                                  |   14|   0|   14|          0|
    |tmp_62_3_reg_4367                                    |   14|   0|   14|          0|
    |tmp_62_4_1_reg_4575                                  |   14|   0|   14|          0|
    |tmp_62_4_2_reg_4640                                  |   14|   0|   14|          0|
    |tmp_62_4_3_reg_4645                                  |   14|   0|   14|          0|
    |tmp_62_4_4_reg_4700                                  |   14|   0|   14|          0|
    |tmp_62_4_reg_4376                                    |   14|   0|   14|          0|
    |tmp_62_reg_4605                                      |   12|   0|   12|          0|
    |tmp_63_reg_4665                                      |   12|   0|   12|          0|
    |tmp_64_reg_4670                                      |   12|   0|   12|          0|
    |tmp_65_0_1_reg_4760                                  |   32|   0|   32|          0|
    |tmp_65_0_2_reg_4765                                  |   32|   0|   32|          0|
    |tmp_65_0_3_reg_4810                                  |   32|   0|   32|          0|
    |tmp_65_0_4_reg_4815                                  |   32|   0|   32|          0|
    |tmp_65_1_1_reg_4850                                  |   32|   0|   32|          0|
    |tmp_65_1_2_reg_4875                                  |   32|   0|   32|          0|
    |tmp_65_1_3_reg_4880                                  |   32|   0|   32|          0|
    |tmp_65_1_4_reg_4910                                  |   32|   0|   32|          0|
    |tmp_65_1_reg_4845                                    |   32|   0|   32|          0|
    |tmp_65_2_1_reg_4940                                  |   32|   0|   32|          0|
    |tmp_65_2_2_reg_4945                                  |   32|   0|   32|          0|
    |tmp_65_2_3_reg_4960                                  |   32|   0|   32|          0|
    |tmp_65_2_4_reg_4965                                  |   32|   0|   32|          0|
    |tmp_65_2_reg_4915                                    |   32|   0|   32|          0|
    |tmp_65_3_1_reg_4975                                  |   32|   0|   32|          0|
    |tmp_65_3_2_reg_4980                                  |   32|   0|   32|          0|
    |tmp_65_3_3_reg_4985                                  |   32|   0|   32|          0|
    |tmp_65_3_4_reg_4995                                  |   32|   0|   32|          0|
    |tmp_65_3_reg_4970                                    |   32|   0|   32|          0|
    |tmp_65_4_1_reg_5015                                  |   32|   0|   32|          0|
    |tmp_65_4_2_reg_5030                                  |   32|   0|   32|          0|
    |tmp_65_4_3_reg_5035                                  |   32|   0|   32|          0|
    |tmp_65_4_4_reg_5050                                  |   32|   0|   32|          0|
    |tmp_65_4_reg_5010                                    |   32|   0|   32|          0|
    |tmp_65_reg_4725                                      |   12|   0|   12|          0|
    |tmp_66_0_1_reg_5000                                  |   32|   0|   32|          0|
    |tmp_66_0_2_reg_5005                                  |   32|   0|   32|          0|
    |tmp_66_0_3_reg_5020                                  |   32|   0|   32|          0|
    |tmp_66_0_4_reg_5025                                  |   32|   0|   32|          0|
    |tmp_66_1_1_reg_5045                                  |   32|   0|   32|          0|
    |tmp_66_1_2_reg_5055                                  |   32|   0|   32|          0|
    |tmp_66_1_3_reg_5060                                  |   32|   0|   32|          0|
    |tmp_66_1_4_reg_5065                                  |   32|   0|   32|          0|
    |tmp_66_1_reg_5040                                    |   32|   0|   32|          0|
    |tmp_66_2_1_reg_5075                                  |   32|   0|   32|          0|
    |tmp_66_2_2_reg_5080                                  |   32|   0|   32|          0|
    |tmp_66_2_3_reg_5085                                  |   32|   0|   32|          0|
    |tmp_66_2_4_reg_5090                                  |   32|   0|   32|          0|
    |tmp_66_2_reg_5070                                    |   32|   0|   32|          0|
    |tmp_66_3_1_reg_5100                                  |   32|   0|   32|          0|
    |tmp_66_3_2_reg_5105                                  |   32|   0|   32|          0|
    |tmp_66_3_3_reg_5110                                  |   32|   0|   32|          0|
    |tmp_66_3_4_reg_5115                                  |   32|   0|   32|          0|
    |tmp_66_3_reg_5095                                    |   32|   0|   32|          0|
    |tmp_66_4_1_reg_5125                                  |   32|   0|   32|          0|
    |tmp_66_4_2_reg_5130                                  |   32|   0|   32|          0|
    |tmp_66_4_3_reg_5135                                  |   32|   0|   32|          0|
    |tmp_66_4_reg_5120                                    |   32|   0|   32|          0|
    |tmp_66_reg_4730                                      |   12|   0|   12|          0|
    |tmp_67_reg_4785                                      |   12|   0|   12|          0|
    |tmp_68_reg_4790                                      |   12|   0|   12|          0|
    |tmp_69_reg_4835                                      |   12|   0|   12|          0|
    |tmp_6_cast_reg_3673                                  |   62|   0|   63|          1|
    |tmp_6_reg_3615                                       |    8|   0|    8|          0|
    |tmp_70_reg_4865                                      |   12|   0|   12|          0|
    |tmp_71_reg_4870                                      |   12|   0|   12|          0|
    |tmp_72_reg_4900                                      |   12|   0|   12|          0|
    |tmp_73_reg_4905                                      |   12|   0|   12|          0|
    |tmp_74_reg_4935                                      |   12|   0|   12|          0|
    |tmp_8_cast_reg_3678                                  |   62|   0|   63|          1|
    |tmp_8_reg_3620                                       |    8|   0|    8|          0|
    |tmp_9_cast_reg_3683                                  |   62|   0|   63|          1|
    |tmp_9_reg_3646                                       |   62|   0|   62|          0|
    |tmp_reg_3595                                         |    8|   0|    8|          0|
    |tmp_s_reg_3668                                       |    5|   0|    8|          3|
    |val_i_i_reg_5186                                     |   32|   0|   32|          0|
    |w_0_i_i_reg_3781                                     |    8|   0|    8|          0|
    |w_0_reg2mem_priv_i_i_load_reg_3931                   |    8|   0|    8|          0|
    |w_cache_0_load_1_reg_4515                            |   32|   0|   32|          0|
    |w_cache_0_load_3_reg_4820                            |   32|   0|   32|          0|
    |w_cache_0_load_reg_4307                              |   32|   0|   32|          0|
    |w_cache_1_load_1_reg_4520                            |   32|   0|   32|          0|
    |w_cache_1_load_2_reg_4710                            |   32|   0|   32|          0|
    |w_cache_1_load_4_reg_4920                            |   32|   0|   32|          0|
    |w_cache_2_load_1_reg_4580                            |   32|   0|   32|          0|
    |w_cache_2_load_3_reg_4855                            |   32|   0|   32|          0|
    |w_cache_2_load_reg_4385                              |   32|   0|   32|          0|
    |w_cache_3_load_1_reg_4585                            |   32|   0|   32|          0|
    |w_cache_3_load_2_reg_4770                            |   32|   0|   32|          0|
    |w_cache_3_load_4_reg_4950                            |   32|   0|   32|          0|
    |w_cache_4_load_1_reg_4650                            |   32|   0|   32|          0|
    |w_cache_4_load_3_reg_4885                            |   32|   0|   32|          0|
    |w_cache_4_load_reg_4450                              |   32|   0|   32|          0|
    |w_idx_0_reg2mem_0_i_i_reg_3688                       |   16|   0|   16|          0|
    |wc2_addr_read_reg_3862                               |   32|   0|   32|          0|
    |wc2_addr_reg_3814                                    |   63|   0|   64|          1|
    |x_assign_1_cast_reg_4015                             |   13|   0|   14|          1|
    |x_assign_1_reg_4010                                  |   13|   0|   13|          0|
    |z_assign_reg_1467                                    |    6|   0|    6|          0|
    |exitcond2_reg_3996                                   |    0|   1|    1|          0|
    |exitcond9_reg_3820                                   |    0|   5|    1|          0|
    |exitcond_flatten1_reg_3693                           |    0|   1|    1|          0|
    |exitcond_reg_3796                                    |    0|   5|    1|          0|
    |indvar_reg_1051                                      |    0|  65|   13|          0|
    |tmp_23_reg_3853                                      |    0|  20|    4|          0|
    |tmp_24_reg_3838                                      |    0|  55|   11|          0|
    +-----------------------------------------------------+-----+----+-----+-----------+
    |Total                                                | 6604| 152| 6722|         86|
    +-----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID     |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWREADY     | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_AWADDR      |  in |    7|    s_axi   |    control   |    pointer   |
|s_axi_control_WVALID      |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WREADY      | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_WDATA       |  in |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_WSTRB       |  in |    4|    s_axi   |    control   |    pointer   |
|s_axi_control_ARVALID     |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARREADY     | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_ARADDR      |  in |    7|    s_axi   |    control   |    pointer   |
|s_axi_control_RVALID      | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RREADY      |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_RDATA       | out |   32|    s_axi   |    control   |    pointer   |
|s_axi_control_RRESP       | out |    2|    s_axi   |    control   |    pointer   |
|s_axi_control_BVALID      | out |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BREADY      |  in |    1|    s_axi   |    control   |    pointer   |
|s_axi_control_BRESP       | out |    2|    s_axi   |    control   |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs |     conv2    | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |     conv2    | return value |
|interrupt                 | out |    1| ap_ctrl_hs |     conv2    | return value |
|m_axi_gmem_AWVALID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR         | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN          | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE         | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST        | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK         | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT         | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA          | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID            | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR         | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN          | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE         | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST        | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK         | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT         | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA          |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP          |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP          |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_conv2_out_AWVALID   | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWREADY   |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWADDR    | out |   64|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWID      | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWLEN     | out |    8|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWSIZE    | out |    3|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWBURST   | out |    2|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWLOCK    | out |    2|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWCACHE   | out |    4|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWPROT    | out |    3|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWQOS     | out |    4|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWREGION  | out |    4|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_AWUSER    | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_WVALID    | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_WREADY    |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_WDATA     | out |   32|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_WSTRB     | out |    4|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_WLAST     | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_WID       | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_WUSER     | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARVALID   | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARREADY   |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARADDR    | out |   64|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARID      | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARLEN     | out |    8|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARSIZE    | out |    3|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARBURST   | out |    2|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARLOCK    | out |    2|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARCACHE   | out |    4|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARPROT    | out |    3|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARQOS     | out |    4|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARREGION  | out |    4|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_ARUSER    | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_RVALID    |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_RREADY    | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_RDATA     |  in |   32|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_RLAST     |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_RID       |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_RUSER     |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_RRESP     |  in |    2|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_BVALID    |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_BREADY    | out |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_BRESP     |  in |    2|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_BID       |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_conv2_out_BUSER     |  in |    1|    m_axi   |   conv2_out  |    pointer   |
|m_axi_pool1_out_AWVALID   | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWREADY   |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWADDR    | out |   64|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWID      | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWLEN     | out |    8|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWSIZE    | out |    3|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWBURST   | out |    2|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWLOCK    | out |    2|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWCACHE   | out |    4|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWPROT    | out |    3|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWQOS     | out |    4|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWREGION  | out |    4|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_AWUSER    | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_WVALID    | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_WREADY    |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_WDATA     | out |   32|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_WSTRB     | out |    4|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_WLAST     | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_WID       | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_WUSER     | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARVALID   | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARREADY   |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARADDR    | out |   64|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARID      | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARLEN     | out |    8|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARSIZE    | out |    3|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARBURST   | out |    2|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARLOCK    | out |    2|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARCACHE   | out |    4|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARPROT    | out |    3|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARQOS     | out |    4|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARREGION  | out |    4|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_ARUSER    | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_RVALID    |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_RREADY    | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_RDATA     |  in |   32|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_RLAST     |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_RID       |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_RUSER     |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_RRESP     |  in |    2|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_BVALID    |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_BREADY    | out |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_BRESP     |  in |    2|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_BID       |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_pool1_out_BUSER     |  in |    1|    m_axi   |   pool1_out  |    pointer   |
|m_axi_bc2_AWVALID         | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWREADY         |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWADDR          | out |   64|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWID            | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWLEN           | out |    8|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWSIZE          | out |    3|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWBURST         | out |    2|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWLOCK          | out |    2|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWCACHE         | out |    4|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWPROT          | out |    3|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWQOS           | out |    4|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWREGION        | out |    4|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_AWUSER          | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_WVALID          | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_WREADY          |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_WDATA           | out |   32|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_WSTRB           | out |    4|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_WLAST           | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_WID             | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_WUSER           | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARVALID         | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARREADY         |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARADDR          | out |   64|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARID            | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARLEN           | out |    8|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARSIZE          | out |    3|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARBURST         | out |    2|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARLOCK          | out |    2|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARCACHE         | out |    4|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARPROT          | out |    3|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARQOS           | out |    4|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARREGION        | out |    4|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_ARUSER          | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_RVALID          |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_RREADY          | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_RDATA           |  in |   32|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_RLAST           |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_RID             |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_RUSER           |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_RRESP           |  in |    2|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_BVALID          |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_BREADY          | out |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_BRESP           |  in |    2|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_BID             |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_bc2_BUSER           |  in |    1|    m_axi   |      bc2     |    pointer   |
|m_axi_wc2_AWVALID         | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWREADY         |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWADDR          | out |   64|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWID            | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWLEN           | out |    8|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWSIZE          | out |    3|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWBURST         | out |    2|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWLOCK          | out |    2|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWCACHE         | out |    4|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWPROT          | out |    3|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWQOS           | out |    4|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWREGION        | out |    4|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_AWUSER          | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_WVALID          | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_WREADY          |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_WDATA           | out |   32|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_WSTRB           | out |    4|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_WLAST           | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_WID             | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_WUSER           | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARVALID         | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARREADY         |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARADDR          | out |   64|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARID            | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARLEN           | out |    8|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARSIZE          | out |    3|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARBURST         | out |    2|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARLOCK          | out |    2|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARCACHE         | out |    4|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARPROT          | out |    3|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARQOS           | out |    4|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARREGION        | out |    4|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_ARUSER          | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_RVALID          |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_RREADY          | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_RDATA           |  in |   32|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_RLAST           |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_RID             |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_RUSER           |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_RRESP           |  in |    2|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_BVALID          |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_BREADY          | out |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_BRESP           |  in |    2|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_BID             |  in |    1|    m_axi   |      wc2     |    pointer   |
|m_axi_wc2_BUSER           |  in |    1|    m_axi   |      wc2     |    pointer   |
+--------------------------+-----+-----+------------+--------------+--------------+

