{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671534059352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671534059356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 14:00:59 2022 " "Processing started: Tue Dec 20 14:00:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671534059356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534059356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_nios_vga -c simple_nios_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_nios_vga -c simple_nios_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534059356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671534059993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671534059993 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkinter.qsys " "Elaborating Platform Designer system entity \"clkinter.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534067941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:11 Progress: Loading lecture_3/clkinter.qsys " "2022.12.20.15:01:11 Progress: Loading lecture_3/clkinter.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534071682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:12 Progress: Reading input file " "2022.12.20.15:01:12 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534072313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:12 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2022.12.20.15:01:12 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534072379 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0) " "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534072546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:12 Progress: Parameterizing module altclkctrl_0 " "2022.12.20.15:01:12 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534072546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:12 Progress: Building connections " "2022.12.20.15:01:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534072548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:12 Progress: Parameterizing connections " "2022.12.20.15:01:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534072548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:12 Progress: Validating " "2022.12.20.15:01:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534072576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:13 Progress: Done reading input file " "2022.12.20.15:01:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534073639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:14 : clkinter.altclkctrl_0: Targeting device family: Cyclone IV E. " "2022.12.20.15:01:14 : clkinter.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534074093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:14 : clkinter.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2022.12.20.15:01:14 : clkinter.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534074094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkinter: Generating clkinter \"clkinter\" for QUARTUS_SYNTH " "Clkinter: Generating clkinter \"clkinter\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534074545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkinter_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkinter_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534075331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkinter\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkinter\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534075493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkinter: Done \"clkinter\" with 2 modules, 2 files " "Clkinter: Done \"clkinter\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534075494 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkinter.qsys " "Finished elaborating Platform Designer system entity \"clkinter.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534076165 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clkdriver.qsys " "Elaborating Platform Designer system entity \"clkdriver.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534076172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:20 Progress: Loading lecture_3/clkdriver.qsys " "2022.12.20.15:01:20 Progress: Loading lecture_3/clkdriver.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:20 Progress: Reading input file " "2022.12.20.15:01:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:20 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2022.12.20.15:01:20 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080723 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0) " "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:20 Progress: Parameterizing module altclkctrl_0 " "2022.12.20.15:01:20 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:20 Progress: Building connections " "2022.12.20.15:01:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:20 Progress: Parameterizing connections " "2022.12.20.15:01:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:20 Progress: Validating " "2022.12.20.15:01:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534080932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:21 Progress: Done reading input file " "2022.12.20.15:01:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534081738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:22 : clkdriver.altclkctrl_0: Targeting device family: Cyclone IV E. " "2022.12.20.15:01:22 : clkdriver.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534082282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:22 : clkdriver.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted. " "2022.12.20.15:01:22 : clkdriver.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534082282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkdriver: Generating clkdriver \"clkdriver\" for QUARTUS_SYNTH " "Clkdriver: Generating clkdriver \"clkdriver\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534082831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clkdriver_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clkdriver_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534083570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clkdriver\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clkdriver\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534083716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clkdriver: Done \"clkdriver\" with 2 modules, 2 files " "Clkdriver: Done \"clkdriver\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534083717 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clkdriver.qsys " "Finished elaborating Platform Designer system entity \"clkdriver.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534086359 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system_t3.qsys " "Elaborating Platform Designer system entity \"system_t3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534086385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:29 Progress: Loading lecture_3/system_t3.qsys " "2022.12.20.15:01:29 Progress: Loading lecture_3/system_t3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534089601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:30 Progress: Reading input file " "2022.12.20.15:01:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:30 Progress: Adding clk_0 \[clock_source 18.0\] " "2022.12.20.15:01:30 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090159 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 18.0) " "Clk_0: Used clock_source 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:30 Progress: Parameterizing module clk_0 " "2022.12.20.15:01:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:30 Progress: Adding master_0 \[altera_jtag_avalon_master 18.0\] " "2022.12.20.15:01:30 Progress: Adding master_0 \[altera_jtag_avalon_master 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090923 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Master_0: Used altera_jtag_avalon_master 18.1 (instead of 18.0) " "Master_0: Used altera_jtag_avalon_master 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:30 Progress: Parameterizing module master_0 " "2022.12.20.15:01:30 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2022.12.20.15:01:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534090973 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0) " "Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Parameterizing module nios2_gen2_0 " "2022.12.20.15:01:31 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2022.12.20.15:01:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091157 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0) " "Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Parameterizing module onchip_memory2_0 " "2022.12.20.15:01:31 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 18.0\] " "2022.12.20.15:01:31 Progress: Adding parallel_port_0 \[altera_up_avalon_parallel_port 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Parameterizing module parallel_port_0 " "2022.12.20.15:01:31 Progress: Parameterizing module parallel_port_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\] " "2022.12.20.15:01:31 Progress: Adding sdram_controller_0 \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091554 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sdram_controller_0: Used altera_avalon_new_sdram_controller 18.1 (instead of 18.0) " "Sdram_controller_0: Used altera_avalon_new_sdram_controller 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Parameterizing module sdram_controller_0 " "2022.12.20.15:01:31 Progress: Parameterizing module sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Adding sgdma_0 \[altera_avalon_sgdma 18.0\] " "2022.12.20.15:01:31 Progress: Adding sgdma_0 \[altera_avalon_sgdma 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091578 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sgdma_0: Used altera_avalon_sgdma 18.1 (instead of 18.0) " "Sgdma_0: Used altera_avalon_sgdma 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Parameterizing module sgdma_0 " "2022.12.20.15:01:31 Progress: Parameterizing module sgdma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Adding st2vga_0 \[st2vga 1.0\] " "2022.12.20.15:01:31 Progress: Adding st2vga_0 \[st2vga 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Parameterizing module st2vga_0 " "2022.12.20.15:01:31 Progress: Parameterizing module st2vga_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Building connections " "2022.12.20.15:01:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Parameterizing connections " "2022.12.20.15:01:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:31 Progress: Validating " "2022.12.20.15:01:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534091924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.20.15:01:33 Progress: Done reading input file " "2022.12.20.15:01:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534093402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "System_t3.parallel_port_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534094428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System_t3.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534094428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release. " "System_t3.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534094428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3: Generating system_t3 \"system_t3\" for QUARTUS_SYNTH " "System_t3: Generating system_t3 \"system_t3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534095084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"system_t3\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"system_t3\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534101575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system_t3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system_t3\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system_t3_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system_t3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t3_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0002_onchip_memory2_0_gen//system_t3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t3_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0002_onchip_memory2_0_gen//system_t3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'system_t3_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'system_t3_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"system_t3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"system_t3\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: Starting Generation of Parallel Port " "Parallel_port_0: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0: \"system_t3\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\" " "Parallel_port_0: \"system_t3\" instantiated altera_up_avalon_parallel_port \"parallel_port_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Starting RTL generation for module 'system_t3_sdram_controller_0' " "Sdram_controller_0: Starting RTL generation for module 'system_t3_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_t3_sdram_controller_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0004_sdram_controller_0_gen//system_t3_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Sdram_controller_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_t3_sdram_controller_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0004_sdram_controller_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0004_sdram_controller_0_gen//system_t3_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: Done RTL generation for module 'system_t3_sdram_controller_0' " "Sdram_controller_0: Done RTL generation for module 'system_t3_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0: \"system_t3\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\" " "Sdram_controller_0: \"system_t3\" instantiated altera_avalon_new_sdram_controller \"sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Starting RTL generation for module 'system_t3_sgdma_0' " "Sgdma_0: Starting RTL generation for module 'system_t3_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_t3_sgdma_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0005_sgdma_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0005_sgdma_0_gen//system_t3_sgdma_0_component_configuration.pl  --do_build_sim=0  \] " "Sgdma_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=system_t3_sgdma_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0005_sgdma_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0005_sgdma_0_gen//system_t3_sgdma_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534102851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: Done RTL generation for module 'system_t3_sgdma_0' " "Sgdma_0: Done RTL generation for module 'system_t3_sgdma_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534103389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sgdma_0: \"system_t3\" instantiated altera_avalon_sgdma \"sgdma_0\" " "Sgdma_0: \"system_t3\" instantiated altera_avalon_sgdma \"sgdma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534103399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "St2vga_0: \"system_t3\" instantiated st2vga \"st2vga_0\" " "St2vga_0: \"system_t3\" instantiated st2vga \"st2vga_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534103401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534110666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534110961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534111252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534111569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534111849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system_t3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system_t3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system_t3\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system_t3\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system_t3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system_t3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_t3_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'system_t3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t3_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0017_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0017_cpu_gen//system_t3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t3_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0017_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9346_2157549519495698752.dir/0017_cpu_gen//system_t3_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534113756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:54 (*) Starting Nios II generation " "Cpu: # 2022.12.20 14:01:54 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:54 (*)   Checking for plaintext license. " "Cpu: # 2022.12.20 14:01:54 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:54 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.20 14:01:54 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.20 14:01:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:54 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.20 14:01:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:54 (*)   Plaintext license not found. " "Cpu: # 2022.12.20 14:01:54 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:54 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.12.20 14:01:54 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.20 14:01:55 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.20 14:01:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.20 14:01:55 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.12.20 14:01:55 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.12.20 14:01:55 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)   Creating all objects for CPU " "Cpu: # 2022.12.20 14:01:55 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)     Testbench " "Cpu: # 2022.12.20 14:01:55 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)     Instruction decoding " "Cpu: # 2022.12.20 14:01:55 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)       Instruction fields " "Cpu: # 2022.12.20 14:01:55 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)       Instruction decodes " "Cpu: # 2022.12.20 14:01:55 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.12.20 14:01:55 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)       Instruction controls " "Cpu: # 2022.12.20 14:01:55 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)     Pipeline frontend " "Cpu: # 2022.12.20 14:01:55 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:55 (*)     Pipeline backend " "Cpu: # 2022.12.20 14:01:55 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:57 (*)   Generating RTL from CPU objects " "Cpu: # 2022.12.20 14:01:57 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:58 (*)   Creating encrypted RTL " "Cpu: # 2022.12.20 14:01:58 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.20 14:01:58 (*) Done Nios II generation " "Cpu: # 2022.12.20 14:01:58 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_t3_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'system_t3_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_0_avalon_parallel_port_slave_translator\" " "Parallel_port_0_avalon_parallel_port_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"parallel_port_0_avalon_parallel_port_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Parallel_port_0_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_0_avalon_parallel_port_slave_agent\" " "Parallel_port_0_avalon_parallel_port_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"parallel_port_0_avalon_parallel_port_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534118998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\" " "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\" " "Sdram_controller_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_controller_0_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\" " "Cmd_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\" " "Rsp_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter\" " "Nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534119888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534120516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534120521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534120526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t3: Done \"system_t3\" with 56 modules, 91 files " "System_t3: Done \"system_t3\" with 56 modules, 91 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534120526 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system_t3.qsys " "Finished elaborating Platform Designer system entity \"system_t3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534121469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st2vga.v 1 1 " "Found 1 design units, including 1 entities, in source file st2vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 st2vga " "Found entity 1: st2vga" {  } { { "st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/st2vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_nios_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_nios_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_nios_vga " "Found entity 1: simple_nios_vga" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_vga_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_vga_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_vga_scan " "Found entity 1: simple_vga_scan" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkinter/clkinter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkinter/clkinter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkinter " "Found entity 1: clkinter" {  } { { "db/ip/clkinter/clkinter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/clkinter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkinter_altclkctrl_0_sub " "Found entity 1: clkinter_altclkctrl_0_sub" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121869 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkinter_altclkctrl_0 " "Found entity 2: clkinter_altclkctrl_0" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkdriver/clkdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clkdriver/clkdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdriver " "Found entity 1: clkdriver" {  } { { "db/ip/clkdriver/clkdriver.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkdriver/clkdriver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdriver_altclkctrl_0_sub " "Found entity 1: clkdriver_altclkctrl_0_sub" {  } { { "db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121903 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdriver_altclkctrl_0 " "Found entity 2: clkdriver_altclkctrl_0" {  } { { "db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkdriver/submodules/clkdriver_altclkctrl_0.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121910 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121910 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121910 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121910 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121910 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121910 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system_t3/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system_t3/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121951 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121951 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121963 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121975 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121975 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121975 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121975 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534121980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system_t3/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system_t3/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121998 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534121998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534121998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system_t3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/st2vga.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/st2vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 st2vga " "Found entity 1: st2vga" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_irq_mapper " "Found entity 1: system_t3_irq_mapper" {  } { { "db/ip/system_t3/submodules/system_t3_irq_mapper.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0 " "Found entity 1: system_t3_master_0" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0_b2p_adapter " "Found entity 1: system_t3_master_0_b2p_adapter" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0_p2b_adapter " "Found entity 1: system_t3_master_0_p2b_adapter" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_master_0_timing_adt " "Found entity 1: system_t3_master_0_timing_adt" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0 " "Found entity 1: system_t3_mm_interconnect_0" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_002 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_003 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_demux_005 " "Found entity 1: system_t3_mm_interconnect_0_cmd_demux_005" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux_003 " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_cmd_mux_004 " "Found entity 1: system_t3_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122120 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router " "Found entity 2: system_t3_mm_interconnect_0_router" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122128 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_001 " "Found entity 2: system_t3_mm_interconnect_0_router_001" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122133 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_002 " "Found entity 2: system_t3_mm_interconnect_0_router_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122142 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_003 " "Found entity 2: system_t3_mm_interconnect_0_router_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_005_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122152 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_005 " "Found entity 2: system_t3_mm_interconnect_0_router_005" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122160 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_006 " "Found entity 2: system_t3_mm_interconnect_0_router_006" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_008_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122168 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_008 " "Found entity 2: system_t3_mm_interconnect_0_router_008" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_009_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122175 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_009 " "Found entity 2: system_t3_mm_interconnect_0_router_009" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t3_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t3_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at system_t3_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671534122178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_router_010_default_decode " "Found entity 1: system_t3_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122182 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_mm_interconnect_0_router_010 " "Found entity 2: system_t3_mm_interconnect_0_router_010" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_t3_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_demux_004 " "Found entity 1: system_t3_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_002 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_003 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_mm_interconnect_0_rsp_mux_005 " "Found entity 1: system_t3_mm_interconnect_0_rsp_mux_005" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0 " "Found entity 1: system_t3_nios2_gen2_0" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: system_t3_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: system_t3_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_t3_nios2_gen2_0_cpu_bht_module " "Found entity 3: system_t3_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_t3_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: system_t3_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_t3_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: system_t3_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_t3_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 6: system_t3_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_t3_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 7: system_t3_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 8: system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 9: system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_t3_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 10: system_t3_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 11: system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 12: system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_t3_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 16: system_t3_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_t3_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 17: system_t3_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_t3_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 18: system_t3_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_t3_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 19: system_t3_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_t3_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 20: system_t3_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 21: system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_t3_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 22: system_t3_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_t3_nios2_gen2_0_cpu_nios2_oci " "Found entity 23: system_t3_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_t3_nios2_gen2_0_cpu " "Found entity 24: system_t3_nios2_gen2_0_cpu" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system_t3_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system_t3_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system_t3_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_mult_cell " "Found entity 1: system_t3_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_nios2_gen2_0_cpu_test_bench " "Found entity 1: system_t3_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_onchip_memory2_0 " "Found entity 1: system_t3_onchip_memory2_0" {  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_parallel_port_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/submodules/system_t3_parallel_port_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_parallel_port_0 " "Found entity 1: system_t3_parallel_port_0" {  } { { "db/ip/system_t3/submodules/system_t3_parallel_port_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_parallel_port_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3_sdram_controller_0_input_efifo_module " "Found entity 1: system_t3_sdram_controller_0_input_efifo_module" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122940 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t3_sdram_controller_0 " "Found entity 2: system_t3_sdram_controller_0" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/submodules/system_t3_sgdma_0.v 13 13 " "Found 13 design units, including 13 entities, in source file db/ip/system_t3/submodules/system_t3_sgdma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_system_t3_sgdma_0 " "Found entity 1: control_status_slave_which_resides_within_system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_system_t3_sgdma_0 " "Found entity 3: descriptor_read_which_resides_within_system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_system_t3_sgdma_0 " "Found entity 4: descriptor_write_which_resides_within_system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_t3_sgdma_0_chain " "Found entity 5: system_t3_sgdma_0_chain" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_t3_sgdma_0_command_grabber " "Found entity 6: system_t3_sgdma_0_command_grabber" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_t3_sgdma_0_m_read " "Found entity 7: system_t3_sgdma_0_m_read" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_t3_sgdma_0_m_readfifo_m_readfifo " "Found entity 8: system_t3_sgdma_0_m_readfifo_m_readfifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_t3_sgdma_0_m_readfifo " "Found entity 9: system_t3_sgdma_0_m_readfifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_t3_sgdma_0_command_fifo " "Found entity 10: system_t3_sgdma_0_command_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_t3_sgdma_0_desc_address_fifo " "Found entity 11: system_t3_sgdma_0_desc_address_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_t3_sgdma_0_status_token_fifo " "Found entity 12: system_t3_sgdma_0_status_token_fifo" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_t3_sgdma_0 " "Found entity 13: system_t3_sgdma_0" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t3/system_t3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t3/system_t3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t3 " "Found entity 1: system_t3" {  } { { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534122989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534122989 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671534123077 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671534123077 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671534123077 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at system_t3_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671534123078 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_t3_sgdma_0.v(1460) " "Verilog HDL or VHDL warning at system_t3_sgdma_0.v(1460): conditional expression evaluates to a constant" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1460 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671534123080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_nios_vga " "Elaborating entity \"simple_nios_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671534123490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll1_i " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll1_i\"" {  } { { "simple_nios_vga.sv" "pll1_i" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:pll1_i\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:pll1_i\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll1_i\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:pll1_i\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll1_i\|altpll:altpll_component " "Instantiated megafunction \"pll1:pll1_i\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1250 " "Parameter \"clk1_phase_shift\" = \"-1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123585 ""}  } { { "pll1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/pll1.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534123585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534123642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534123642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"pll1:pll1_i\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkinter clkinter:clkinter1 " "Elaborating entity \"clkinter\" for hierarchy \"clkinter:clkinter1\"" {  } { { "simple_nios_vga.sv" "clkinter1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkinter_altclkctrl_0 clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkinter_altclkctrl_0\" for hierarchy \"clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/clkinter/clkinter.v" "altclkctrl_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/clkinter.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkinter_altclkctrl_0_sub clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component " "Elaborating entity \"clkinter_altclkctrl_0_sub\" for hierarchy \"clkinter:clkinter1\|clkinter_altclkctrl_0:altclkctrl_0\|clkinter_altclkctrl_0_sub:clkinter_altclkctrl_0_sub_component\"" {  } { { "db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" "clkinter_altclkctrl_0_sub_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/clkinter/submodules/clkinter_altclkctrl_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3 system_t3:u0 " "Elaborating entity \"system_t3\" for hierarchy \"system_t3:u0\"" {  } { { "simple_nios_vga.sv" "u0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0 system_t3:u0\|system_t3_master_0:master_0 " "Elaborating entity \"system_t3_master_0\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\"" {  } { { "db/ip/system_t3/system_t3.v" "master_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534123784 ""}  } { { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534123784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system_t3/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534123801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534124508 ""}  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534124508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534124582 ""}  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534124582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0_timing_adt system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_timing_adt:timing_adt " "Elaborating entity \"system_t3_master_0_timing_adt\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "timing_adt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready system_t3_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at system_t3_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534124691 "|simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|system_t3_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "b2p" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "p2b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "transacto" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0_b2p_adapter system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"system_t3_master_0_b2p_adapter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "b2p_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_t3_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_t3_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534124795 "|simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|system_t3_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_t3_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_t3_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671534124795 "|simple_nios_vga|system_t3:u0|system_t3_master_0:master_0|system_t3_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_master_0_p2b_adapter system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"system_t3_master_0_p2b_adapter\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|system_t3_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "p2b_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t3/submodules/system_t3_master_0.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system_t3/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"system_t3_nios2_gen2_0\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system_t3/system_t3.v" "nios2_gen2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu " "Elaborating entity \"system_t3_nios2_gen2_0_cpu\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" "cpu" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534124887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_test_bench system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_test_bench:the_system_t3_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_test_bench\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_test_bench:the_system_t3_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 5510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_ic_data_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 6512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ed1 " "Found entity 1: altsyncram_0ed1" {  } { { "db/altsyncram_0ed1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_0ed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534125438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534125438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ed1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_0ed1:auto_generated " "Elaborating entity \"altsyncram_0ed1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_data_module:system_t3_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_0ed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_ic_tag_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 6578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6d1 " "Found entity 1: altsyncram_r6d1" {  } { { "db/altsyncram_r6d1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_r6d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534125601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534125601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6d1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r6d1:auto_generated " "Elaborating entity \"altsyncram_r6d1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_ic_tag_module:system_t3_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_r6d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_bht_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_bht_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_bht" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 6776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534125743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534125743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_bht_module:system_t3_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_register_bank_a_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534125899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534125899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_a_module:system_t3_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_register_bank_b_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_register_bank_b_module:system_t3_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534125955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_mult_cell system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 8388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_udu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_udu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_udu2 " "Found entity 1: altera_mult_add_udu2" {  } { { "db/altera_mult_add_udu2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_udu2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534126127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534126127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_udu2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated " "Elaborating entity \"altera_mult_add_udu2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_udu2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_udu2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534126847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_eou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_eou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_eou2 " "Found entity 1: altera_mult_add_eou2" {  } { { "db/altera_mult_add_eou2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_eou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534127721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534127721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_eou2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated " "Elaborating entity \"altera_mult_add_eou2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_eou2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_eou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534127956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534128853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534129083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_dou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_dou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_dou2 " "Found entity 1: altera_mult_add_dou2" {  } { { "db/altera_mult_add_dou2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_dou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534129144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534129144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_dou2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated " "Elaborating entity \"altera_mult_add_dou2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534129153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_dou2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_dou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534129178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534129580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534129609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534129639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534129716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534130138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534130439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2v2 " "Found entity 1: altera_mult_add_t2v2" {  } { { "db/altera_mult_add_t2v2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_t2v2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534130507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534130507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2v2 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated " "Elaborating entity \"altera_mult_add_t2v2\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534130512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2v2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altera_mult_add_t2v2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534130538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534130952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534131466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 8718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534131780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_debug system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534131831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t3_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534131846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_break system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_break:the_system_t3_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_break:the_system_t3_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534131884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534131954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534131991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_itrace system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t3_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_fifo system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_pib system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t3_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t3_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_oci_im system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_im:the_system_t3_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_oci_im:the_system_t3_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_avalon_reg system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_nios2_ocimem system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "system_t3_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534132659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534132659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_nios2_ocimem:the_system_t3_nios2_gen2_0_cpu_nios2_ocimem\|system_t3_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t3_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_debug_slave_wrapper system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_debug_slave_tck system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_tck:the_system_t3_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t3_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_nios2_gen2_0_cpu_debug_slave_sysclk system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"system_t3_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t3_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t3_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" "system_t3_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci\|system_t3_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t3_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t3_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_onchip_memory2_0 system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_t3_onchip_memory2_0\" for hierarchy \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/system_t3/system_t3.v" "onchip_memory2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_t3_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system_t3_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534132912 ""}  } { { "db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534132912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bbh1 " "Found entity 1: altsyncram_bbh1" {  } { { "db/altsyncram_bbh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_bbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534132971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534132971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bbh1 system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bbh1:auto_generated " "Elaborating entity \"altsyncram_bbh1\" for hierarchy \"system_t3:u0\|system_t3_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_bbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534132977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_parallel_port_0 system_t3:u0\|system_t3_parallel_port_0:parallel_port_0 " "Elaborating entity \"system_t3_parallel_port_0\" for hierarchy \"system_t3:u0\|system_t3_parallel_port_0:parallel_port_0\"" {  } { { "db/ip/system_t3/system_t3.v" "parallel_port_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data system_t3_parallel_port_0.v(91) " "Verilog HDL or VHDL warning at system_t3_parallel_port_0.v(91): object \"data\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/system_t3_parallel_port_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_parallel_port_0.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534133281 "|simple_nios_vga|system_t3:u0|system_t3_parallel_port_0:parallel_port_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sdram_controller_0 system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"system_t3_sdram_controller_0\" for hierarchy \"system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\"" {  } { { "db/ip/system_t3/system_t3.v" "sdram_controller_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sdram_controller_0_input_efifo_module system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module " "Elaborating entity \"system_t3_sdram_controller_0_input_efifo_module\" for hierarchy \"system_t3:u0\|system_t3_sdram_controller_0:sdram_controller_0\|system_t3_sdram_controller_0_input_efifo_module:the_system_t3_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "the_system_t3_sdram_controller_0_input_efifo_module" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0 " "Elaborating entity \"system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\"" {  } { { "db/ip/system_t3/system_t3.v" "sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_chain system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain " "Elaborating entity \"system_t3_sgdma_0_chain\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_chain" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0 " "Elaborating entity \"control_status_slave_which_resides_within_system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|control_status_slave_which_resides_within_system_t3_sgdma_0:the_control_status_slave_which_resides_within_system_t3_sgdma_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_control_status_slave_which_resides_within_system_t3_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0 " "Elaborating entity \"descriptor_read_which_resides_within_system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_descriptor_read_which_resides_within_system_t3_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534133888 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534133888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534133984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/mux_drc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534134225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534134225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134377 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bf " "Found entity 1: cntr_0bf" {  } { { "db/cntr_0bf.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_0bf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534134476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534134476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0bf system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated " "Elaborating entity \"cntr_0bf\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fg " "Found entity 1: cmpr_6fg" {  } { { "db/cmpr_6fg.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cmpr_6fg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534134756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534134756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6fg system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated " "Elaborating entity \"cmpr_6fg\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_system_t3_sgdma_0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_system_t3_sgdma_0 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_write_which_resides_within_system_t3_sgdma_0:the_descriptor_write_which_resides_within_system_t3_sgdma_0 " "Elaborating entity \"descriptor_write_which_resides_within_system_t3_sgdma_0\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_write_which_resides_within_system_t3_sgdma_0:the_descriptor_write_which_resides_within_system_t3_sgdma_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_descriptor_write_which_resides_within_system_t3_sgdma_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_command_grabber system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_grabber:the_system_t3_sgdma_0_command_grabber " "Elaborating entity \"system_t3_sgdma_0_command_grabber\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_grabber:the_system_t3_sgdma_0_command_grabber\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_command_grabber" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534134992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_m_read system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read " "Elaborating entity \"system_t3_sgdma_0_m_read\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_m_read" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135017 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "system_t3_sgdma_0.v(1461) " "Verilog HDL Case Statement information at system_t3_sgdma_0.v(1461): all case item expressions in this case statement are onehot" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1461 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1671534135021 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_read:the_system_t3_sgdma_0_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_m_readfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo " "Elaborating entity \"system_t3_sgdma_0_m_readfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_m_readfifo_m_readfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo " "Elaborating entity \"system_t3_sgdma_0_m_readfifo_m_readfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_m_readfifo_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534135243 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534135243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q041 " "Found entity 1: scfifo_q041" {  } { { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_q041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534135322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534135322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q041 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated " "Elaborating entity \"scfifo_q041\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1741 " "Found entity 1: a_dpfifo_1741" {  } { { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534135369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534135369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1741 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo " "Elaborating entity \"a_dpfifo_1741\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\"" {  } { { "db/scfifo_q041.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_q041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdh1 " "Found entity 1: altsyncram_pdh1" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_pdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534135462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534135462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdh1 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram " "Elaborating entity \"altsyncram_pdh1\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\"" {  } { { "db/a_dpfifo_1741.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ls8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ls8 " "Found entity 1: cmpr_ls8" {  } { { "db/cmpr_ls8.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cmpr_ls8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534135554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534135554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:almost_full_comparer " "Elaborating entity \"cmpr_ls8\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1741.tdf" "almost_full_comparer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ls8 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:two_comparison " "Elaborating entity \"cmpr_ls8\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cmpr_ls8:two_comparison\"" {  } { { "db/a_dpfifo_1741.tdf" "two_comparison" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534135669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534135669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_2ob:rd_ptr_msb " "Elaborating entity \"cntr_2ob\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_2ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1741.tdf" "rd_ptr_msb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534135752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534135752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_fo7:usedw_counter " "Elaborating entity \"cntr_fo7\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_fo7:usedw_counter\"" {  } { { "db/a_dpfifo_1741.tdf" "usedw_counter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534135838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534135838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_3ob:wr_ptr " "Elaborating entity \"cntr_3ob\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|cntr_3ob:wr_ptr\"" {  } { { "db/a_dpfifo_1741.tdf" "wr_ptr" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_command_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo " "Elaborating entity \"system_t3_sgdma_0_command_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_command_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534135879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_command_fifo_command_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136071 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534136071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kc31 " "Found entity 1: scfifo_kc31" {  } { { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534136145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534136145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kc31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated " "Elaborating entity \"scfifo_kc31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ri31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ri31 " "Found entity 1: a_dpfifo_ri31" {  } { { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534136193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534136193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ri31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo " "Elaborating entity \"a_dpfifo_ri31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\"" {  } { { "db/scfifo_kc31.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9h1 " "Found entity 1: altsyncram_t9h1" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534136316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534136316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t9h1 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram " "Elaborating entity \"altsyncram_t9h1\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\"" {  } { { "db/a_dpfifo_ri31.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cmpr_es8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534136507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534136507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ri31.tdf" "almost_full_comparer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_8o7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534136608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534136608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_ri31.tdf" "usedw_counter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_snb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534136712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534136712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_ri31.tdf" "wr_ptr" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_desc_address_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo " "Elaborating entity \"system_t3_sgdma_0_desc_address_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_desc_address_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_desc_address_fifo_desc_address_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534136958 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534136958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534136994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1891 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534137182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534137182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_desc_address_fifo:the_system_t3_sgdma_0_desc_address_fifo\|scfifo:system_t3_sgdma_0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_sgdma_0_status_token_fifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo " "Elaborating entity \"system_t3_sgdma_0_status_token_fifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "the_system_t3_sgdma_0_status_token_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "system_t3_sgdma_0_status_token_fifo_status_token_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1954 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534137632 ""}  } { { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1954 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534137632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_5b31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534137716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534137716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ch31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534137756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534137756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_5b31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6h1 " "Found entity 1: altsyncram_v6h1" {  } { { "db/altsyncram_v6h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_v6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534137844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534137844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6h1 system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram " "Elaborating entity \"altsyncram_v6h1\" for hierarchy \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_status_token_fifo:the_system_t3_sgdma_0_status_token_fifo\|scfifo:system_t3_sgdma_0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ch31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st2vga system_t3:u0\|st2vga:st2vga_0 " "Elaborating entity \"st2vga\" for hierarchy \"system_t3:u0\|st2vga:st2vga_0\"" {  } { { "db/ip/system_t3/system_t3.v" "st2vga_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket_shifted st2vga.v(24) " "Verilog HDL or VHDL warning at st2vga.v(24): object \"startofpacket_shifted\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534137963 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 st2vga.v(28) " "Verilog HDL assignment warning at st2vga.v(28): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671534137963 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 st2vga.v(42) " "Verilog HDL assignment warning at st2vga.v(42): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/system_t3/submodules/st2vga.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671534137963 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_vga_scan system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst " "Elaborating entity \"simple_vga_scan\" for hierarchy \"system_t3:u0\|st2vga:st2vga_0\|simple_vga_scan:simple_vga_inst\"" {  } { { "db/ip/system_t3/submodules/st2vga.v" "simple_vga_inst" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/st2vga.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_scan.v(38) " "Verilog HDL assignment warning at simple_vga_scan.v(38): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671534137974 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simple_vga_scan.v(40) " "Verilog HDL assignment warning at simple_vga_scan.v(40): truncated value with size 32 to match size of target (10)" {  } { { "simple_vga_scan.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_vga_scan.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671534137975 "|simple_nios_vga|system_t3:u0|st2vga:st2vga_0|simple_vga_scan:simple_vga_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_t3_mm_interconnect_0\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system_t3/system_t3.v" "mm_interconnect_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534137990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_m_read_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_m_read_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_read_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_read_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_0_descriptor_write_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_write_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "parallel_port_0_avalon_parallel_port_slave_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_0_csr_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_csr_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_m_read_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_m_read_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_read_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_read_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_0_descriptor_write_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_descriptor_write_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "parallel_port_0_avalon_parallel_port_slave_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534138984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router " "Elaborating entity \"system_t3_mm_interconnect_0_router\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router\|system_t3_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router:router\|system_t3_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_001 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_t3_mm_interconnect_0_router_001\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_001_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001\|system_t3_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_001:router_001\|system_t3_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_t3_mm_interconnect_0_router_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_002_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002\|system_t3_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_002:router_002\|system_t3_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_t3_mm_interconnect_0_router_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_003_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003\|system_t3_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_003:router_003\|system_t3_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_005 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"system_t3_mm_interconnect_0_router_005\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_005" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_005_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005\|system_t3_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_005_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_005:router_005\|system_t3_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_006 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_t3_mm_interconnect_0_router_006\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_006" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_006_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006\|system_t3_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_006:router_006\|system_t3_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_008 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"system_t3_mm_interconnect_0_router_008\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_008" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_008_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008\|system_t3_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_008_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_008:router_008\|system_t3_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_009 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"system_t3_mm_interconnect_0_router_009\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_009" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_009_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009\|system_t3_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_009_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_009:router_009\|system_t3_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_010 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"system_t3_mm_interconnect_0_router_010\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "router_010" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_router_010_default_decode system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010\|system_t3_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"system_t3_mm_interconnect_0_router_010_default_decode\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_router_010:router_010\|system_t3_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_001 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_demux_005 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_demux_005\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_demux_005" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534139973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_003.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_cmd_mux_004 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"system_t3_mm_interconnect_0_cmd_mux_004\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_demux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_demux_004 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_demux_004\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_001 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_002 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_002\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_003 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_003\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_rsp_mux_005 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"system_t3_mm_interconnect_0_rsp_mux_005\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "rsp_mux_005" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_rsp_mux_005.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140495 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534140505 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_0_m_read_to_sdram_controller_0_s1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534140609 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534140611 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671534140611 "|simple_nios_vga|system_t3:u0|system_t3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "sdram_controller_0_s1_to_sgdma_0_m_read_rsp_width_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t3_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter_004 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|system_t3_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|system_t3_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t3_irq_mapper system_t3:u0\|system_t3_irq_mapper:irq_mapper " "Elaborating entity \"system_t3_irq_mapper\" for hierarchy \"system_t3:u0\|system_t3_irq_mapper:irq_mapper\"" {  } { { "db/ip/system_t3/system_t3.v" "irq_mapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t3:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t3:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t3/system_t3.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t3:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t3:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/system_t3/system_t3.v" "rst_controller_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534140836 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1671534142702 "|simple_nios_vga|system_t3:u0|system_t3_nios2_gen2_0:nios2_gen2_0|system_t3_nios2_gen2_0_cpu:cpu|system_t3_nios2_gen2_0_cpu_nios2_oci:the_system_t3_nios2_gen2_0_cpu_nios2_oci|system_t3_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t3_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671534143869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.20.15:02:29 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl " "2022.12.20.15:02:29 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534149436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534153531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534153773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534157406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534157532 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534157677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534157813 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534157819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534157821 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671534158535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534158799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534158799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534158930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534158930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534158946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534158946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534159026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534159026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534159111 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534159111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534159111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534159189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534159189 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1063 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1095 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1127 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1159 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1191 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1223 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1255 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1287 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1319 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1351 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1383 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1415 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1447 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1479 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1511 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1543 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1575 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1607 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1639 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1671 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1703 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1735 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1767 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1799 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1831 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1863 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1895 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1927 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1959 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1991 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2023 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2055 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2599 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2631 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2663 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2695 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2727 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2759 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2791 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2823 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2855 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2887 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2919 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2951 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 2983 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3015 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3047 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3079 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3207 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3239 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3271 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3303 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3335 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[8\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo\|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo\|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo\|scfifo_q041:auto_generated\|a_dpfifo_1741:dpfifo\|altsyncram_pdh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_pdh1.tdf" 295 2 0 } } { "db/a_dpfifo_1741.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_1741.tdf" 46 2 0 } } { "db/scfifo_q041.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_q041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1610 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1703 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2210 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534161052 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_m_readfifo:the_system_t3_sgdma_0_m_readfifo|system_t3_sgdma_0_m_readfifo_m_readfifo:the_system_t3_sgdma_0_m_readfifo_m_readfifo|scfifo:system_t3_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_q041:auto_generated|a_dpfifo_1741:dpfifo|altsyncram_pdh1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671534161052 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671534161052 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 3111 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534162039 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a96"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671534162039 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671534162039 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"system_t3:u0\|system_t3_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1671534164217 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1671534164217 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 1031 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 999 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 967 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 935 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 903 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 871 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 839 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 807 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo\|scfifo:system_t3_sgdma_0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_t9h1.tdf" 775 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/a_dpfifo_ri31.tdf" 43 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/scfifo_kc31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1828 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2223 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166515 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_command_fifo:the_system_t3_sgdma_0_command_fifo|scfifo:system_t3_sgdma_0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671534166515 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671534166515 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671534166773 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166773 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671534166773 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166775 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166775 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166775 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534166775 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671534166775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534166806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system_t3:u0\|system_t3_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166806 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534166806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_0qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534166861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534166861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534166988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534166988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534166988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_e4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534167040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534167040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534167099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534167099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534167162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534167162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/cntr_r8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534167220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534167220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534167300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1 " "Instantiated megafunction \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167300 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534167300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s5n " "Found entity 1: shift_taps_s5n" {  } { { "db/shift_taps_s5n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_s5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534167355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534167355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534167473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167473 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534167473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671534167529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534167529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534167573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167573 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534167573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534167623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167623 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534167623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534167671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t3:u0\|system_t3_nios2_gen2_0:nios2_gen2_0\|system_t3_nios2_gen2_0_cpu:cpu\|system_t3_nios2_gen2_0_cpu_mult_cell:the_system_t3_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671534167671 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671534167671 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8 " "Synthesized away node \"system_t3:u0\|system_t3_sgdma_0:sgdma_0\|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain\|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/altsyncram_s1b1.tdf" 279 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_e4n.tdf" 38 2 0 } } { "altshift_taps.tdf" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1113 0 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 2158 0 0 } } { "db/ip/system_t3/system_t3.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/system_t3.v" 236 0 0 } } { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671534167864 "|simple_nios_vga|system_t3:u0|system_t3_sgdma_0:sgdma_0|system_t3_sgdma_0_chain:the_system_t3_sgdma_0_chain|descriptor_read_which_resides_within_system_t3_sgdma_0:the_descriptor_read_which_resides_within_system_t3_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671534167864 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671534167864 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1671534168518 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1671534168518 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1671534168588 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1671534168588 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1671534168588 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1671534168589 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1671534168589 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671534168615 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 442 -1 0 } } { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 356 -1 0 } } { "db/ip/system_t3/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sdram_controller_0.v" 306 -1 0 } } { "db/ip/system_t3/submodules/system_t3_sgdma_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_sgdma_0.v" 1460 -1 0 } } { "db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_mm_interconnect_0_cmd_mux_004.sv" 204 -1 0 } } { "db/ip/system_t3/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7181 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 2415 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 3718 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 7190 -1 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 5435 -1 0 } } { "db/shift_taps_s5n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_s5n.tdf" 39 2 0 } } { "db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/ip/system_t3/submodules/system_t3_nios2_gen2_0_cpu.v" 5388 -1 0 } } { "db/shift_taps_e4n.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/db/shift_taps_e4n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671534168826 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671534168827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "video_b\[4\] GND " "Pin \"video_b\[4\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671534171377 "|simple_nios_vga|video_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671534171377 "|simple_nios_vga|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "simple_nios_vga.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/simple_nios_vga.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671534171377 "|simple_nios_vga|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671534171377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534171727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "550 " "550 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671534174994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534175262 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkdriver 16 " "Ignored 16 assignments for entity \"clkdriver\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1671534175553 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clkdriver_altclkctrl_0 14 " "Ignored 14 assignments for entity \"clkdriver_altclkctrl_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1671534175553 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.map.smsg " "Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_3/output_files/simple_nios_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534176254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671534179149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671534179149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7053 " "Implemented 7053 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671534179751 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671534179751 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1671534179751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6677 " "Implemented 6677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671534179751 ""} { "Info" "ICUT_CUT_TM_RAMS" "298 " "Implemented 298 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671534179751 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1671534179751 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1671534179751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671534179751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671534179844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 14:02:59 2022 " "Processing ended: Tue Dec 20 14:02:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671534179844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671534179844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671534179844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671534179844 ""}
