#define DDR_L_2GB_L     0x00000000  
#define DDR_L_2GB_H     0x7FFFFFFC
#define GP0_SL_L        0x80000000
#define GP0_SL_H        0x9FFFFFFC
#define GP1_SL_L        0xA0000000
#define GP1_SL_H        0xBFFFFFFC
#define RPU_LM_L        0xC0000000
#define RPU_LM_H        0xC007FFFC
#define OCM_L           0xC1000000
#define OCM_H           0xC103FFFC
#define NANDC_L         0xD8000000
#define NANDC_H         0xD8FFFFFC
#define GIC_L           0xDD000000
#define GIC_H           0xDD3FFFFF
#define QSPI_XIP_L      0xE0000000
#define QSPI_XIP_H      0xEFFFFFFC
#define USB0_L          0xF8000000
#define USB0_H          0xF801FFFC
#define USB1_L          0xF8020000
#define USB1_H          0xF803FFFC
#define GBE0_L          0xF8040000
#define GBE0_H          0xF8043FFC
#define GBE1_L          0xF8044000
#define GBE1_H          0xF8047FFC
#define SDIO0_L         0xF8049000
#define SDIO0_H         0xF8049FFC
#define SDIO1_L         0xF804A000
#define SDIO1_H         0xF804AFFC
#define DMACH_CTRL_L    0xF804D000
#define DMACH_CTRL_H    0xF804DFFC
#define QSPI_CTRL_L     0xF804E000
#define QSPI_CTRL_H     0xF804EFFC
#define CSU_SYS_L       0xF8080000
#define CSU_SYS_H       0xF80BFFFC
#define UART0_L         0xF8400000
#define UART0_H         0xF8400FFC
#define UART1_L         0xF8401000
#define UART1_H         0xF8401FFC
#define SPI0_L          0xF8404000
#define SPI0_H          0xF8404FFC
#define SPI1_L          0xF8405000
#define SPI1_H          0xF8405FFC
#define CAN0_L          0xF8408000
#define CAN0_H          0xF8408FFC
#define CAN1_L          0xF8409000
#define CAN1_H          0xF8409FFC
#define TTC0_L          0xF840C000
#define TTC0_H          0xF840CFFC
#define TTC1_L          0xF840D000
#define TTC1_H          0xF840DFFC
#define WDT_L           0xF8410000
#define WDT_H           0xF8410FFC
#define GPIO_L          0xF8411000
#define GPIO_H          0xF8411FFC
#define I2C0_L          0xF8414000
#define I2C0_H          0xF8414FFC
#define I2C1_L          0xF8415000
#define I2C1_H          0xF8415FFC
#define DMACX_CTRL0_L   0xF8418000
#define DMACX_CTRL1_H   0xF8418FFC
#define DMACX_CTRL1_L   0xF8419000
#define DMACX_CTRL1_H   0xF8419FFC
#define NANDC_CFG_L     0xF841A000
#define NANDC_CFG_H     0xF841AFFC
#define IPC_L           0xF841F000
#define IPC_H           0xF841FFFC
#define DMC_CFG_L       0xF8420000
#define DMC_CFG_H       0xF843FFFC
#define TOP_CFG_L       0xF8800000
#define TOP_CFG_H       0xF8804FFC
#define APU_GIC_L       0xF8C00000
#define APU_GIC_H       0xF8C3FFF0
#define APU_CS_CTRL_L   0xF8E00000
#define APU_CS_CTRL_H   0xF8E0FFFC
#define FAHB_L          0xFC000000
#define FAHB_H          0xFFFFFFFC
#define DDR_H_3GB_L     0x100000000
#define DDR_H_3GB_H     0x1BFFFFFFC
#define GP0_SH_L        0x1C0000000
#define GP0_SH_H        0x1DFFFFFFC
#define GP1_SH_L        0x1E0000000
#define GP1_SH_H        0x1FFFFFFFC
