// Seed: 913513828
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (id_8),
        .id_9 (id_10),
        .id_11(id_12),
        .id_13(id_14),
        .id_15(-1),
        .id_16((id_17)),
        .id_18(id_19),
        .id_20(-1'd0 & 1),
        .id_21(1),
        .id_22(-1'b0 & 1),
        .id_23(-1),
        .id_24(1)
    ),
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37[-1'b0 :-1],
    id_38
);
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_39;
  if (!-1) uwire id_40 = id_19 * id_38, id_41 = -1'b0;
  else logic id_42;
  ;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2
  );
  input wire id_2;
  inout wire id_1;
endmodule
