{
  "module_name": "mmhub_v1_8.c",
  "hash_id": "2c0e41bbaefcf9c25ad860749a7790bee72617f019356934e127cbadd2f6043a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/mmhub_v1_8.c",
  "human_readable_source": " \n#include \"amdgpu.h\"\n#include \"mmhub_v1_8.h\"\n\n#include \"mmhub/mmhub_1_8_0_offset.h\"\n#include \"mmhub/mmhub_1_8_0_sh_mask.h\"\n#include \"vega10_enum.h\"\n\n#include \"soc15_common.h\"\n#include \"soc15.h\"\n#include \"amdgpu_ras.h\"\n\n#define regVM_L2_CNTL3_DEFAULT\t0x80100007\n#define regVM_L2_CNTL4_DEFAULT\t0x000000c1\n\nstatic u64 mmhub_v1_8_get_fb_location(struct amdgpu_device *adev)\n{\n\tu64 base = RREG32_SOC15(MMHUB, 0, regMC_VM_FB_LOCATION_BASE);\n\tu64 top = RREG32_SOC15(MMHUB, 0, regMC_VM_FB_LOCATION_TOP);\n\n\tbase &= MC_VM_FB_LOCATION_BASE__FB_BASE_MASK;\n\tbase <<= 24;\n\n\ttop &= MC_VM_FB_LOCATION_TOP__FB_TOP_MASK;\n\ttop <<= 24;\n\n\tadev->gmc.fb_start = base;\n\tadev->gmc.fb_end = top;\n\n\treturn base;\n}\n\nstatic void mmhub_v1_8_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid,\n\t\t\t\tuint64_t page_table_base)\n{\n\tstruct amdgpu_vmhub *hub;\n\tu32 inst_mask;\n\tint i;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\thub = &adev->vmhub[AMDGPU_MMHUB0(i)];\n\t\tWREG32_SOC15_OFFSET(MMHUB, i,\n\t\t\t\t    regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,\n\t\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t\t    lower_32_bits(page_table_base));\n\n\t\tWREG32_SOC15_OFFSET(MMHUB, i,\n\t\t\t\t    regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,\n\t\t\t\t    hub->ctx_addr_distance * vmid,\n\t\t\t\t    upper_32_bits(page_table_base));\n\t}\n}\n\nstatic void mmhub_v1_8_init_gart_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint64_t pt_base;\n\tu32 inst_mask;\n\tint i;\n\n\tif (adev->gmc.pdb0_bo)\n\t\tpt_base = amdgpu_gmc_pd_addr(adev->gmc.pdb0_bo);\n\telse\n\t\tpt_base = amdgpu_gmc_pd_addr(adev->gart.bo);\n\n\tmmhub_v1_8_setup_vm_pt_regs(adev, 0, pt_base);\n\n\t \n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\tif (adev->gmc.pdb0_bo) {\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.fb_start >> 12));\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.fb_start >> 44));\n\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 12));\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 44));\n\n\t\t} else {\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.gart_start >> 12));\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.gart_start >> 44));\n\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 12));\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\t     (u32)(adev->gmc.gart_end >> 44));\n\t\t}\n\t}\n}\n\nstatic void mmhub_v1_8_init_system_aperture_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp, inst_mask;\n\tuint64_t value;\n\tint i;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\t \n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_AGP_BASE, 0);\n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_AGP_BOT,\n\t\t\t     adev->gmc.agp_start >> 24);\n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_AGP_TOP,\n\t\t\t     adev->gmc.agp_end >> 24);\n\n\t\t \n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_SYSTEM_APERTURE_LOW_ADDR,\n\t\t\tmin(adev->gmc.fb_start, adev->gmc.agp_start) >> 18);\n\n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_SYSTEM_APERTURE_HIGH_ADDR,\n\t\t\tmax(adev->gmc.fb_end, adev->gmc.agp_end) >> 18);\n\n\t\t \n\t\tif (adev->gmc.pdb0_bo) {\n\t\t\tWREG32_SOC15(MMHUB, i, regMC_VM_AGP_BOT, 0xFFFFFF);\n\t\t\tWREG32_SOC15(MMHUB, i, regMC_VM_AGP_TOP, 0);\n\t\t\tWREG32_SOC15(MMHUB, i, regMC_VM_FB_LOCATION_TOP, 0);\n\t\t\tWREG32_SOC15(MMHUB, i, regMC_VM_FB_LOCATION_BASE,\n\t\t\t\t     0x00FFFFFF);\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regMC_VM_SYSTEM_APERTURE_LOW_ADDR,\n\t\t\t\t     0x3FFFFFFF);\n\t\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t\t     regMC_VM_SYSTEM_APERTURE_HIGH_ADDR, 0);\n\t\t}\n\n\t\t \n\t\tvalue = amdgpu_gmc_vram_mc2pa(adev, adev->mem_scratch.gpu_addr);\n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,\n\t\t\t     (u32)(value >> 12));\n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,\n\t\t\t     (u32)(value >> 44));\n\n\t\t \n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,\n\t\t\t     (u32)(adev->dummy_page_addr >> 12));\n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,\n\t\t\t     (u32)((u64)adev->dummy_page_addr >> 44));\n\n\t\ttmp = RREG32_SOC15(MMHUB, i, regVM_L2_PROTECTION_FAULT_CNTL2);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL2,\n\t\t\t\t    ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);\n\t\tWREG32_SOC15(MMHUB, i, regVM_L2_PROTECTION_FAULT_CNTL2, tmp);\n\t}\n}\n\nstatic void mmhub_v1_8_init_tlb_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp, inst_mask;\n\tint i;\n\n\t \n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\ttmp = RREG32_SOC15(MMHUB, i, regMC_VM_MX_L1_TLB_CNTL);\n\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB,\n\t\t\t\t    1);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    SYSTEM_ACCESS_MODE, 3);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    ENABLE_ADVANCED_DRIVER_MODEL, 1);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    MTYPE, MTYPE_UC); \n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ATC_EN, 1);\n\n\t\tWREG32_SOC15(MMHUB, i, regMC_VM_MX_L1_TLB_CNTL, tmp);\n\t}\n}\n\nstatic void mmhub_v1_8_init_cache_regs(struct amdgpu_device *adev)\n{\n\tuint32_t tmp, inst_mask;\n\tint i;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\t \n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\ttmp = RREG32_SOC15(MMHUB, i, regVM_L2_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL,\n\t\t\t\t    ENABLE_L2_FRAGMENT_PROCESSING, 1);\n\t\t \n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL,\n\t\t\t\t    L2_PDE0_CACHE_TAG_GENERATION_MODE, 0);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, PDE_FAULT_CLASSIFICATION,\n\t\t\t\t    0);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL,\n\t\t\t\t    CONTEXT1_IDENTITY_ACCESS_MODE, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL,\n\t\t\t\t    IDENTITY_MODE_FRAGMENT_SIZE, 0);\n\t\tWREG32_SOC15(MMHUB, i, regVM_L2_CNTL, tmp);\n\n\t\ttmp = RREG32_SOC15(MMHUB, i, regVM_L2_CNTL2);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS,\n\t\t\t\t    1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);\n\t\tWREG32_SOC15(MMHUB, i, regVM_L2_CNTL2, tmp);\n\n\t\ttmp = regVM_L2_CNTL3_DEFAULT;\n\t\tif (adev->gmc.translate_further) {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 9);\n\t\t} else {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL3,\n\t\t\t\t\t    L2_CACHE_BIGK_FRAGMENT_SIZE, 6);\n\t\t}\n\t\tWREG32_SOC15(MMHUB, i, regVM_L2_CNTL3, tmp);\n\n\t\ttmp = regVM_L2_CNTL4_DEFAULT;\n\t\t \n\t\tif (adev->gmc.xgmi.connected_to_cpu || adev->gmc.is_app_apu) {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,\n\t\t\t\t\t    VMC_TAP_PDE_REQUEST_PHYSICAL, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,\n\t\t\t\t\t    VMC_TAP_PTE_REQUEST_PHYSICAL, 1);\n\t\t} else {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,\n\t\t\t\t\t    VMC_TAP_PDE_REQUEST_PHYSICAL, 0);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL4,\n\t\t\t\t\t    VMC_TAP_PTE_REQUEST_PHYSICAL, 0);\n\t\t}\n\t\tWREG32_SOC15(MMHUB, i, regVM_L2_CNTL4, tmp);\n\t}\n}\n\nstatic void mmhub_v1_8_enable_system_domain(struct amdgpu_device *adev)\n{\n\tuint32_t tmp, inst_mask;\n\tint i;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\ttmp = RREG32_SOC15(MMHUB, i, regVM_CONTEXT0_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH,\n\t\t\t\tadev->gmc.vmid0_page_table_depth);\n\t\ttmp = REG_SET_FIELD(tmp,\n\t\t\t\t    VM_CONTEXT0_CNTL, PAGE_TABLE_BLOCK_SIZE,\n\t\t\t\t    adev->gmc.vmid0_page_table_block_size);\n\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL,\n\t\t\t\t    RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);\n\t\tWREG32_SOC15(MMHUB, i, regVM_CONTEXT0_CNTL, tmp);\n\t}\n}\n\nstatic void mmhub_v1_8_disable_identity_aperture(struct amdgpu_device *adev)\n{\n\tu32 inst_mask;\n\tint i;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,\n\t\t\t     0XFFFFFFFF);\n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,\n\t\t\t     0x0000000F);\n\n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32,\n\t\t\t     0);\n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32,\n\t\t\t     0);\n\n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32, 0);\n\t\tWREG32_SOC15(MMHUB, i,\n\t\t\t     regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32, 0);\n\t}\n}\n\nstatic void mmhub_v1_8_setup_vmid_config(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub;\n\tunsigned int num_level, block_size;\n\tuint32_t tmp, inst_mask;\n\tint i, j;\n\n\tnum_level = adev->vm_manager.num_level;\n\tblock_size = adev->vm_manager.block_size;\n\tif (adev->gmc.translate_further)\n\t\tnum_level -= 1;\n\telse\n\t\tblock_size -= 9;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(j, inst_mask) {\n\t\thub = &adev->vmhub[AMDGPU_MMHUB0(j)];\n\t\tfor (i = 0; i <= 14; i++) {\n\t\t\ttmp = RREG32_SOC15_OFFSET(MMHUB, j, regVM_CONTEXT1_CNTL,\n\t\t\t\t\t\t  i);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    ENABLE_CONTEXT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    PAGE_TABLE_DEPTH, num_level);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tEXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\t\t    PAGE_TABLE_BLOCK_SIZE,\n\t\t\t\t\t    block_size);\n\t\t\t \n\t\t\ttmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,\n\t\t\t\tRETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 1);\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j, regVM_CONTEXT1_CNTL,\n\t\t\t\t\t    i * hub->ctx_distance, tmp);\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j,\n\t\t\t\tregVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,\n\t\t\t\ti * hub->ctx_addr_distance, 0);\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j,\n\t\t\t\tregVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,\n\t\t\t\ti * hub->ctx_addr_distance, 0);\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j,\n\t\t\t\tregVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,\n\t\t\t\ti * hub->ctx_addr_distance,\n\t\t\t\tlower_32_bits(adev->vm_manager.max_pfn - 1));\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j,\n\t\t\t\tregVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,\n\t\t\t\ti * hub->ctx_addr_distance,\n\t\t\t\tupper_32_bits(adev->vm_manager.max_pfn - 1));\n\t\t}\n\t}\n}\n\nstatic void mmhub_v1_8_program_invalidation(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub;\n\tu32 i, j, inst_mask;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(j, inst_mask) {\n\t\thub = &adev->vmhub[AMDGPU_MMHUB0(j)];\n\t\tfor (i = 0; i < 18; ++i) {\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j,\n\t\t\t\t\tregVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,\n\t\t\t\t\ti * hub->eng_addr_distance, 0xffffffff);\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j,\n\t\t\t\t\tregVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,\n\t\t\t\t\ti * hub->eng_addr_distance, 0x1f);\n\t\t}\n\t}\n}\n\nstatic int mmhub_v1_8_gart_enable(struct amdgpu_device *adev)\n{\n\t \n\tmmhub_v1_8_init_gart_aperture_regs(adev);\n\tmmhub_v1_8_init_system_aperture_regs(adev);\n\tmmhub_v1_8_init_tlb_regs(adev);\n\tmmhub_v1_8_init_cache_regs(adev);\n\n\tmmhub_v1_8_enable_system_domain(adev);\n\tmmhub_v1_8_disable_identity_aperture(adev);\n\tmmhub_v1_8_setup_vmid_config(adev);\n\tmmhub_v1_8_program_invalidation(adev);\n\n\treturn 0;\n}\n\nstatic void mmhub_v1_8_gart_disable(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub;\n\tu32 tmp;\n\tu32 i, j, inst_mask;\n\n\t \n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(j, inst_mask) {\n\t\thub = &adev->vmhub[AMDGPU_MMHUB0(j)];\n\t\tfor (i = 0; i < 16; i++)\n\t\t\tWREG32_SOC15_OFFSET(MMHUB, j, regVM_CONTEXT0_CNTL,\n\t\t\t\t\t    i * hub->ctx_distance, 0);\n\n\t\t \n\t\ttmp = RREG32_SOC15(MMHUB, j, regMC_VM_MX_L1_TLB_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB,\n\t\t\t\t    0);\n\t\ttmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL,\n\t\t\t\t    ENABLE_ADVANCED_DRIVER_MODEL, 0);\n\t\tWREG32_SOC15(MMHUB, j, regMC_VM_MX_L1_TLB_CNTL, tmp);\n\n\t\tif (!amdgpu_sriov_vf(adev)) {\n\t\t\t \n\t\t\ttmp = RREG32_SOC15(MMHUB, j, regVM_L2_CNTL);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE,\n\t\t\t\t\t    0);\n\t\t\tWREG32_SOC15(MMHUB, j, regVM_L2_CNTL, tmp);\n\t\t\tWREG32_SOC15(MMHUB, j, regVM_L2_CNTL3, 0);\n\t\t}\n\t}\n}\n\n \nstatic void mmhub_v1_8_set_fault_enable_default(struct amdgpu_device *adev, bool value)\n{\n\tu32 tmp, inst_mask;\n\tint i;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\ttmp = RREG32_SOC15(MMHUB, i, regVM_L2_PROTECTION_FAULT_CNTL);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tRANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tPDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tPDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tPDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\tTRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,\n\t\t\tvalue);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tNACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tDUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tVALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tREAD_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tWRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\tEXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);\n\t\tif (!value) {\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\t\t    CRASH_ON_NO_RETRY_FAULT, 1);\n\t\t\ttmp = REG_SET_FIELD(tmp, VM_L2_PROTECTION_FAULT_CNTL,\n\t\t\t\t\t    CRASH_ON_RETRY_FAULT, 1);\n\t\t}\n\n\t\tWREG32_SOC15(MMHUB, i, regVM_L2_PROTECTION_FAULT_CNTL, tmp);\n\t}\n}\n\nstatic void mmhub_v1_8_init(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_vmhub *hub;\n\tu32 inst_mask;\n\tint i;\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask) {\n\t\thub = &adev->vmhub[AMDGPU_MMHUB0(i)];\n\n\t\thub->ctx0_ptb_addr_lo32 = SOC15_REG_OFFSET(MMHUB, i,\n\t\t\tregVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);\n\t\thub->ctx0_ptb_addr_hi32 = SOC15_REG_OFFSET(MMHUB, i,\n\t\t\tregVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);\n\t\thub->vm_inv_eng0_req =\n\t\t\tSOC15_REG_OFFSET(MMHUB, i, regVM_INVALIDATE_ENG0_REQ);\n\t\thub->vm_inv_eng0_ack =\n\t\t\tSOC15_REG_OFFSET(MMHUB, i, regVM_INVALIDATE_ENG0_ACK);\n\t\thub->vm_context0_cntl =\n\t\t\tSOC15_REG_OFFSET(MMHUB, i, regVM_CONTEXT0_CNTL);\n\t\thub->vm_l2_pro_fault_status = SOC15_REG_OFFSET(MMHUB, i,\n\t\t\tregVM_L2_PROTECTION_FAULT_STATUS);\n\t\thub->vm_l2_pro_fault_cntl = SOC15_REG_OFFSET(MMHUB, i,\n\t\t\tregVM_L2_PROTECTION_FAULT_CNTL);\n\n\t\thub->ctx_distance = regVM_CONTEXT1_CNTL - regVM_CONTEXT0_CNTL;\n\t\thub->ctx_addr_distance =\n\t\t\tregVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -\n\t\t\tregVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;\n\t\thub->eng_distance = regVM_INVALIDATE_ENG1_REQ -\n\t\t\tregVM_INVALIDATE_ENG0_REQ;\n\t\thub->eng_addr_distance = regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -\n\t\t\tregVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;\n\t}\n}\n\nstatic int mmhub_v1_8_set_clockgating(struct amdgpu_device *adev,\n\t\t\t\t      enum amd_clockgating_state state)\n{\n\treturn 0;\n}\n\nstatic void mmhub_v1_8_get_clockgating(struct amdgpu_device *adev, u64 *flags)\n{\n\n}\n\nconst struct amdgpu_mmhub_funcs mmhub_v1_8_funcs = {\n\t.get_fb_location = mmhub_v1_8_get_fb_location,\n\t.init = mmhub_v1_8_init,\n\t.gart_enable = mmhub_v1_8_gart_enable,\n\t.set_fault_enable_default = mmhub_v1_8_set_fault_enable_default,\n\t.gart_disable = mmhub_v1_8_gart_disable,\n\t.setup_vm_pt_regs = mmhub_v1_8_setup_vm_pt_regs,\n\t.set_clockgating = mmhub_v1_8_set_clockgating,\n\t.get_clockgating = mmhub_v1_8_get_clockgating,\n};\n\nstatic const struct amdgpu_ras_err_status_reg_entry mmhub_v1_8_ce_reg_list[] = {\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA0_CE_ERR_STATUS_LO, regMMEA0_CE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA0\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA1_CE_ERR_STATUS_LO, regMMEA1_CE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA1\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA2_CE_ERR_STATUS_LO, regMMEA2_CE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA2\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA3_CE_ERR_STATUS_LO, regMMEA3_CE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA3\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA4_CE_ERR_STATUS_LO, regMMEA4_CE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA4\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMM_CANE_CE_ERR_STATUS_LO, regMM_CANE_CE_ERR_STATUS_HI),\n\t1, 0, \"MM_CANE\"},\n};\n\nstatic const struct amdgpu_ras_err_status_reg_entry mmhub_v1_8_ue_reg_list[] = {\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA0_UE_ERR_STATUS_LO, regMMEA0_UE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA0\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA1_UE_ERR_STATUS_LO, regMMEA1_UE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA1\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA2_UE_ERR_STATUS_LO, regMMEA2_UE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA2\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA3_UE_ERR_STATUS_LO, regMMEA3_UE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA3\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMMEA4_UE_ERR_STATUS_LO, regMMEA4_UE_ERR_STATUS_HI),\n\t1, (AMDGPU_RAS_ERR_INFO_VALID | AMDGPU_RAS_ERR_STATUS_VALID), \"MMEA4\"},\n\t{AMDGPU_RAS_REG_ENTRY(MMHUB, 0, regMM_CANE_UE_ERR_STATUS_LO, regMM_CANE_UE_ERR_STATUS_HI),\n\t1, 0, \"MM_CANE\"},\n};\n\nstatic const struct amdgpu_ras_memory_id_entry mmhub_v1_8_ras_memory_list[] = {\n\t{AMDGPU_MMHUB_WGMI_PAGEMEM, \"MMEA_WGMI_PAGEMEM\"},\n\t{AMDGPU_MMHUB_RGMI_PAGEMEM, \"MMEA_RGMI_PAGEMEM\"},\n\t{AMDGPU_MMHUB_WDRAM_PAGEMEM, \"MMEA_WDRAM_PAGEMEM\"},\n\t{AMDGPU_MMHUB_RDRAM_PAGEMEM, \"MMEA_RDRAM_PAGEMEM\"},\n\t{AMDGPU_MMHUB_WIO_CMDMEM, \"MMEA_WIO_CMDMEM\"},\n\t{AMDGPU_MMHUB_RIO_CMDMEM, \"MMEA_RIO_CMDMEM\"},\n\t{AMDGPU_MMHUB_WGMI_CMDMEM, \"MMEA_WGMI_CMDMEM\"},\n\t{AMDGPU_MMHUB_RGMI_CMDMEM, \"MMEA_RGMI_CMDMEM\"},\n\t{AMDGPU_MMHUB_WDRAM_CMDMEM, \"MMEA_WDRAM_CMDMEM\"},\n\t{AMDGPU_MMHUB_RDRAM_CMDMEM, \"MMEA_RDRAM_CMDMEM\"},\n\t{AMDGPU_MMHUB_MAM_DMEM0, \"MMEA_MAM_DMEM0\"},\n\t{AMDGPU_MMHUB_MAM_DMEM1, \"MMEA_MAM_DMEM1\"},\n\t{AMDGPU_MMHUB_MAM_DMEM2, \"MMEA_MAM_DMEM2\"},\n\t{AMDGPU_MMHUB_MAM_DMEM3, \"MMEA_MAM_DMEM3\"},\n\t{AMDGPU_MMHUB_WRET_TAGMEM, \"MMEA_WRET_TAGMEM\"},\n\t{AMDGPU_MMHUB_RRET_TAGMEM, \"MMEA_RRET_TAGMEM\"},\n\t{AMDGPU_MMHUB_WIO_DATAMEM, \"MMEA_WIO_DATAMEM\"},\n\t{AMDGPU_MMHUB_WGMI_DATAMEM, \"MMEA_WGMI_DATAMEM\"},\n\t{AMDGPU_MMHUB_WDRAM_DATAMEM, \"MMEA_WDRAM_DATAMEM\"},\n};\n\nstatic void mmhub_v1_8_inst_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t\t  uint32_t mmhub_inst,\n\t\t\t\t\t\t  void *ras_err_status)\n{\n\tstruct ras_err_data *err_data = (struct ras_err_data *)ras_err_status;\n\n\tamdgpu_ras_inst_query_ras_error_count(adev,\n\t\t\t\t\tmmhub_v1_8_ce_reg_list,\n\t\t\t\t\tARRAY_SIZE(mmhub_v1_8_ce_reg_list),\n\t\t\t\t\tmmhub_v1_8_ras_memory_list,\n\t\t\t\t\tARRAY_SIZE(mmhub_v1_8_ras_memory_list),\n\t\t\t\t\tmmhub_inst,\n\t\t\t\t\tAMDGPU_RAS_ERROR__SINGLE_CORRECTABLE,\n\t\t\t\t\t&err_data->ce_count);\n\tamdgpu_ras_inst_query_ras_error_count(adev,\n\t\t\t\t\tmmhub_v1_8_ue_reg_list,\n\t\t\t\t\tARRAY_SIZE(mmhub_v1_8_ue_reg_list),\n\t\t\t\t\tmmhub_v1_8_ras_memory_list,\n\t\t\t\t\tARRAY_SIZE(mmhub_v1_8_ras_memory_list),\n\t\t\t\t\tmmhub_inst,\n\t\t\t\t\tAMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE,\n\t\t\t\t\t&err_data->ue_count);\n}\n\nstatic void mmhub_v1_8_query_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t     void *ras_err_status)\n{\n\tuint32_t inst_mask;\n\tuint32_t i;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) {\n\t\tdev_warn(adev->dev, \"MMHUB RAS is not supported\\n\");\n\t\treturn;\n\t}\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask)\n\t\tmmhub_v1_8_inst_query_ras_error_count(adev, i, ras_err_status);\n}\n\nstatic void mmhub_v1_8_inst_reset_ras_error_count(struct amdgpu_device *adev,\n\t\t\t\t\t\t  uint32_t mmhub_inst)\n{\n\tamdgpu_ras_inst_reset_ras_error_count(adev,\n\t\t\t\t\tmmhub_v1_8_ce_reg_list,\n\t\t\t\t\tARRAY_SIZE(mmhub_v1_8_ce_reg_list),\n\t\t\t\t\tmmhub_inst);\n\tamdgpu_ras_inst_reset_ras_error_count(adev,\n\t\t\t\t\tmmhub_v1_8_ue_reg_list,\n\t\t\t\t\tARRAY_SIZE(mmhub_v1_8_ue_reg_list),\n\t\t\t\t\tmmhub_inst);\n}\n\nstatic void mmhub_v1_8_reset_ras_error_count(struct amdgpu_device *adev)\n{\n\tuint32_t inst_mask;\n\tuint32_t i;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) {\n\t\tdev_warn(adev->dev, \"MMHUB RAS is not supported\\n\");\n\t\treturn;\n\t}\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask)\n\t\tmmhub_v1_8_inst_reset_ras_error_count(adev, i);\n}\n\nstatic const u32 mmhub_v1_8_mmea_err_status_reg[] __maybe_unused = {\n\tregMMEA0_ERR_STATUS,\n\tregMMEA1_ERR_STATUS,\n\tregMMEA2_ERR_STATUS,\n\tregMMEA3_ERR_STATUS,\n\tregMMEA4_ERR_STATUS,\n};\n\nstatic void mmhub_v1_8_inst_query_ras_err_status(struct amdgpu_device *adev,\n\t\t\t\t\t\t uint32_t mmhub_inst)\n{\n\tuint32_t reg_value;\n\tuint32_t mmea_err_status_addr_dist;\n\tuint32_t i;\n\n\t \n\tmmea_err_status_addr_dist = regMMEA1_ERR_STATUS - regMMEA0_ERR_STATUS;\n\tfor (i = 0; i < ARRAY_SIZE(mmhub_v1_8_mmea_err_status_reg); i++) {\n\t\treg_value = RREG32_SOC15_OFFSET(MMHUB, mmhub_inst,\n\t\t\t\t\t\tregMMEA0_ERR_STATUS,\n\t\t\t\t\t\ti * mmea_err_status_addr_dist);\n\t\tif (REG_GET_FIELD(reg_value, MMEA0_ERR_STATUS, SDP_RDRSP_STATUS) ||\n\t\t    REG_GET_FIELD(reg_value, MMEA0_ERR_STATUS, SDP_WRRSP_STATUS) ||\n\t\t    REG_GET_FIELD(reg_value, MMEA0_ERR_STATUS, SDP_RDRSP_DATAPARITY_ERROR)) {\n\t\t\tdev_warn(adev->dev,\n\t\t\t\t \"Detected MMEA%d err in MMHUB%d, status: 0x%x\\n\",\n\t\t\t\t i, mmhub_inst, reg_value);\n\t\t}\n\t}\n\n\t \n\treg_value = RREG32_SOC15(MMHUB, mmhub_inst, regMM_CANE_ERR_STATUS);\n\tif (REG_GET_FIELD(reg_value, MM_CANE_ERR_STATUS, SDPM_RDRSP_STATUS) ||\n\t    REG_GET_FIELD(reg_value, MM_CANE_ERR_STATUS, SDPM_WRRSP_STATUS) ||\n\t    REG_GET_FIELD(reg_value, MM_CANE_ERR_STATUS, SDPM_RDRSP_DATAPARITY_ERROR)) {\n\t\tdev_warn(adev->dev,\n\t\t\t \"Detected MM CANE err in MMHUB%d, status: 0x%x\\n\",\n\t\t\t mmhub_inst, reg_value);\n\t}\n}\n\nstatic void mmhub_v1_8_query_ras_error_status(struct amdgpu_device *adev)\n{\n\tuint32_t inst_mask;\n\tuint32_t i;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) {\n\t\tdev_warn(adev->dev, \"MMHUB RAS is not supported\\n\");\n\t\treturn;\n\t}\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask)\n\t\tmmhub_v1_8_inst_query_ras_err_status(adev, i);\n}\n\nstatic void mmhub_v1_8_inst_reset_ras_err_status(struct amdgpu_device *adev,\n\t\t\t\t\t\t uint32_t mmhub_inst)\n{\n\tuint32_t mmea_cgtt_clk_cntl_addr_dist;\n\tuint32_t mmea_err_status_addr_dist;\n\tuint32_t reg_value;\n\tuint32_t i;\n\n\t \n\tmmea_cgtt_clk_cntl_addr_dist = regMMEA1_CGTT_CLK_CTRL - regMMEA0_CGTT_CLK_CTRL;\n\tmmea_err_status_addr_dist = regMMEA1_ERR_STATUS - regMMEA0_ERR_STATUS;\n\tfor (i = 0; i < ARRAY_SIZE(mmhub_v1_8_mmea_err_status_reg); i++) {\n\t\t \n\t\treg_value = RREG32_SOC15_OFFSET(MMHUB, mmhub_inst,\n\t\t\t\t\t\tregMMEA0_CGTT_CLK_CTRL,\n\t\t\t\t\t\ti * mmea_cgtt_clk_cntl_addr_dist);\n\t\treg_value = REG_SET_FIELD(reg_value, MMEA0_CGTT_CLK_CTRL,\n\t\t\t\t\t  SOFT_OVERRIDE_RETURN, 1);\n\t\tWREG32_SOC15_OFFSET(MMHUB, mmhub_inst,\n\t\t\t\t    regMMEA0_CGTT_CLK_CTRL,\n\t\t\t\t    i * mmea_cgtt_clk_cntl_addr_dist,\n\t\t\t\t    reg_value);\n\n\t\t \n\t\treg_value = RREG32_SOC15_OFFSET(MMHUB, mmhub_inst,\n\t\t\t\t\t\tregMMEA0_ERR_STATUS,\n\t\t\t\t\t\ti * mmea_err_status_addr_dist);\n\t\treg_value = REG_SET_FIELD(reg_value, MMEA0_ERR_STATUS,\n\t\t\t\t\t  CLEAR_ERROR_STATUS, 1);\n\t\tWREG32_SOC15_OFFSET(MMHUB, mmhub_inst,\n\t\t\t\t    regMMEA0_ERR_STATUS,\n\t\t\t\t    i * mmea_err_status_addr_dist,\n\t\t\t\t    reg_value);\n\n\t\t \n\t\treg_value = RREG32_SOC15_OFFSET(MMHUB, mmhub_inst,\n\t\t\t\t\t\tregMMEA0_CGTT_CLK_CTRL,\n\t\t\t\t\t\ti * mmea_cgtt_clk_cntl_addr_dist);\n\t\treg_value = REG_SET_FIELD(reg_value, MMEA0_CGTT_CLK_CTRL,\n\t\t\t\t\t  SOFT_OVERRIDE_RETURN, 0);\n\t\tWREG32_SOC15_OFFSET(MMHUB, mmhub_inst,\n\t\t\t\t    regMMEA0_CGTT_CLK_CTRL,\n\t\t\t\t    i * mmea_cgtt_clk_cntl_addr_dist,\n\t\t\t\t    reg_value);\n\t}\n\n\t \n\treg_value = RREG32_SOC15(MMHUB, mmhub_inst, regMM_CANE_ICG_CTRL);\n\treg_value = REG_SET_FIELD(reg_value, MM_CANE_ICG_CTRL,\n\t\t\t\t  SOFT_OVERRIDE_ATRET, 1);\n\tWREG32_SOC15(MMHUB, mmhub_inst, regMM_CANE_ICG_CTRL, reg_value);\n\n\t \n\treg_value = RREG32_SOC15(MMHUB, mmhub_inst, regMM_CANE_ERR_STATUS);\n\treg_value = REG_SET_FIELD(reg_value, MM_CANE_ERR_STATUS,\n\t\t\t\t  CLEAR_ERROR_STATUS, 1);\n\tWREG32_SOC15(MMHUB, mmhub_inst, regMM_CANE_ERR_STATUS, reg_value);\n\n\t \n\treg_value = RREG32_SOC15(MMHUB, mmhub_inst, regMM_CANE_ICG_CTRL);\n\treg_value = REG_SET_FIELD(reg_value, MM_CANE_ICG_CTRL,\n\t\t\t\t  SOFT_OVERRIDE_ATRET, 0);\n\tWREG32_SOC15(MMHUB, mmhub_inst, regMM_CANE_ICG_CTRL, reg_value);\n}\n\nstatic void mmhub_v1_8_reset_ras_error_status(struct amdgpu_device *adev)\n{\n\tuint32_t inst_mask;\n\tuint32_t i;\n\n\tif (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__MMHUB)) {\n\t\tdev_warn(adev->dev, \"MMHUB RAS is not supported\\n\");\n\t\treturn;\n\t}\n\n\tinst_mask = adev->aid_mask;\n\tfor_each_inst(i, inst_mask)\n\t\tmmhub_v1_8_inst_reset_ras_err_status(adev, i);\n}\n\nstatic const struct amdgpu_ras_block_hw_ops mmhub_v1_8_ras_hw_ops = {\n\t.query_ras_error_count = mmhub_v1_8_query_ras_error_count,\n\t.reset_ras_error_count = mmhub_v1_8_reset_ras_error_count,\n\t.query_ras_error_status = mmhub_v1_8_query_ras_error_status,\n\t.reset_ras_error_status = mmhub_v1_8_reset_ras_error_status,\n};\n\nstruct amdgpu_mmhub_ras mmhub_v1_8_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &mmhub_v1_8_ras_hw_ops,\n\t},\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}