

================================================================
== Vivado HLS Report for 'conv_acc'
================================================================
* Date:           Sat Feb 15 07:00:45 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.312 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     2309|     2310| 11.545 us | 11.550 us |  2304|  2304| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- acc_pixel_loop  |     2309|     2309|         7|          1|          1|  2304|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 4 5 6 7 8 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %acc_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %branch1 ], [ false, %acc_pixel_loop ], [ true, %0 ]"   --->   Operation 36 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%pixel_index_01 = phi i12 [ 0, %branch1 ], [ %pixel_index, %acc_pixel_loop ], [ 0, %0 ]"   --->   Operation 37 'phi' 'pixel_index_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %acc_pixel_loop"   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.18ns)   --->   "%tmp_V = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 39 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 40 [1/1] (2.18ns)   --->   "%tmp_V_726 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 40 'read' 'tmp_V_726' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 41 [1/1] (2.18ns)   --->   "%tmp_V_727 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 41 'read' 'tmp_V_727' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_728 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 42 'read' 'tmp_V_728' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 43 [1/1] (2.18ns)   --->   "%tmp_V_729 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 43 'read' 'tmp_V_729' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_730 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_5_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 44 'read' 'tmp_V_730' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_731 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_6_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 45 'read' 'tmp_V_731' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_732 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_7_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 46 'read' 'tmp_V_732' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 47 [1/1] (2.18ns)   --->   "%tmp_V_733 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_8_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 47 'read' 'tmp_V_733' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_734 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_9_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 48 'read' 'tmp_V_734' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 49 [1/1] (2.18ns)   --->   "%tmp_V_735 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_10_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 49 'read' 'tmp_V_735' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 50 [1/1] (2.18ns)   --->   "%tmp_V_736 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_11_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 50 'read' 'tmp_V_736' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V_737 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_12_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 51 'read' 'tmp_V_737' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 52 [1/1] (2.18ns)   --->   "%tmp_V_738 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_13_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 52 'read' 'tmp_V_738' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 53 [1/1] (2.18ns)   --->   "%tmp_V_739 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_14_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 53 'read' 'tmp_V_739' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_740 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_15_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 54 'read' 'tmp_V_740' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 55 [1/1] (2.18ns)   --->   "%tmp_V_741 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_16_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 55 'read' 'tmp_V_741' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 56 [1/1] (2.18ns)   --->   "%tmp_V_742 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_17_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 56 'read' 'tmp_V_742' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 57 [1/1] (2.18ns)   --->   "%tmp_V_743 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_18_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 57 'read' 'tmp_V_743' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 58 [1/1] (2.18ns)   --->   "%tmp_V_744 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_19_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 58 'read' 'tmp_V_744' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 59 [1/1] (2.18ns)   --->   "%tmp_V_745 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_20_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 59 'read' 'tmp_V_745' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 60 [1/1] (2.18ns)   --->   "%tmp_V_746 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_21_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 60 'read' 'tmp_V_746' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 61 [1/1] (2.18ns)   --->   "%tmp_V_747 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_22_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 61 'read' 'tmp_V_747' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 62 [1/1] (2.18ns)   --->   "%tmp_V_748 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_23_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 62 'read' 'tmp_V_748' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 63 [1/1] (2.18ns)   --->   "%tmp_V_749 = call i30 @_ssdm_op_Read.ap_fifo.volatile.i30P(i30* %acc_stream_24_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 63 'read' 'tmp_V_749' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_2 : Operation 64 [1/1] (1.54ns)   --->   "%pixel_index = add i12 %pixel_index_01, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273]   --->   Operation 64 'add' 'pixel_index' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.99ns)   --->   "%icmp_ln273 = icmp eq i12 %pixel_index_01, -1793" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273]   --->   Operation 65 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %0, label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:281]   --->   Operation 67 'br' <Predicate = (icmp_ln273)> <Delay = 0.00>

State 3 <SV = 7> <Delay = 2.18>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %acc_pixel_loop" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273]   --->   Operation 68 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1269) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1269)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:273]   --->   Operation 70 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str57) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:274]   --->   Operation 71 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i30P(i30* %out_V_V, i30 %tmp_V_750)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:279]   --->   Operation 72 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 0> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1269, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:280]   --->   Operation 73 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_262 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 74 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:281]   --->   Operation 75 'return' <Predicate = (icmp_ln273)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.31>
ST_4 : Operation 76 [1/1] (2.49ns)   --->   "%add_ln703 = add i30 %tmp_V, %tmp_V_727" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 76 'add' 'add_ln703' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i30 %tmp_V_729, %tmp_V_730" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 77 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i30 %add_ln703_2, %tmp_V_728" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 78 'add' 'add_ln703_3' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (2.49ns)   --->   "%add_ln703_5 = add i30 %tmp_V_732, %tmp_V_733" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 79 'add' 'add_ln703_5' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_7 = add i30 %tmp_V_735, %tmp_V_736" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 80 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_8 = add i30 %add_ln703_7, %tmp_V_734" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 81 'add' 'add_ln703_8' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_11 = add i30 %tmp_V_738, %tmp_V_739" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 82 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_12 = add i30 %add_ln703_11, %tmp_V_737" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 83 'add' 'add_ln703_12' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_13 = add i30 %tmp_V_741, %tmp_V_742" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 84 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_14 = add i30 %add_ln703_13, %tmp_V_740" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 85 'add' 'add_ln703_14' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (2.49ns)   --->   "%add_ln703_16 = add i30 %tmp_V_744, %tmp_V_745" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 86 'add' 'add_ln703_16' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (2.49ns)   --->   "%add_ln703_19 = add i30 %tmp_V_748, %tmp_V_749" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 87 'add' 'add_ln703_19' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 4.31>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i30 %add_ln703, %tmp_V_726" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 88 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_4 = add i30 %add_ln703_3, %add_ln703_1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 89 'add' 'add_ln703_4' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i30 %add_ln703_5, %tmp_V_731" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 90 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_9 = add i30 %add_ln703_8, %add_ln703_6" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 91 'add' 'add_ln703_9' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_18 = add i30 %tmp_V_746, %tmp_V_747" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 92 'add' 'add_ln703_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_20 = add i30 %add_ln703_19, %add_ln703_18" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 93 'add' 'add_ln703_20' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 4> <Delay = 4.31>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_17 = add i30 %add_ln703_16, %tmp_V_743" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 94 'add' 'add_ln703_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_21 = add i30 %add_ln703_20, %add_ln703_17" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 95 'add' 'add_ln703_21' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 5> <Delay = 4.31>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_15 = add i30 %add_ln703_14, %add_ln703_12" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 96 'add' 'add_ln703_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln703_22 = add i30 %add_ln703_21, %add_ln703_15" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 97 'add' 'add_ln703_22' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 6> <Delay = 4.31>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_10 = add i30 %add_ln703_9, %add_ln703_4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 98 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%tmp_V_750 = add i30 %add_ln703_22, %add_ln703_10" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:277]   --->   Operation 99 'add' 'tmp_V_750' <Predicate = true> <Delay = 4.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_12_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_13_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_14_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_15_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_16_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_17_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_18_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_19_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_20_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_21_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_22_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_23_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ acc_stream_24_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
br_ln273           (br               ) [ 011111111]
do_init            (phi              ) [ 001111111]
pixel_index_01     (phi              ) [ 001111111]
br_ln0             (br               ) [ 000000000]
tmp_V              (read             ) [ 001010000]
tmp_V_726          (read             ) [ 001011000]
tmp_V_727          (read             ) [ 001010000]
tmp_V_728          (read             ) [ 001010000]
tmp_V_729          (read             ) [ 001010000]
tmp_V_730          (read             ) [ 001010000]
tmp_V_731          (read             ) [ 001011000]
tmp_V_732          (read             ) [ 001010000]
tmp_V_733          (read             ) [ 001010000]
tmp_V_734          (read             ) [ 001010000]
tmp_V_735          (read             ) [ 001010000]
tmp_V_736          (read             ) [ 001010000]
tmp_V_737          (read             ) [ 001010000]
tmp_V_738          (read             ) [ 001010000]
tmp_V_739          (read             ) [ 001010000]
tmp_V_740          (read             ) [ 001010000]
tmp_V_741          (read             ) [ 001010000]
tmp_V_742          (read             ) [ 001010000]
tmp_V_743          (read             ) [ 001011100]
tmp_V_744          (read             ) [ 001010000]
tmp_V_745          (read             ) [ 001010000]
tmp_V_746          (read             ) [ 001011000]
tmp_V_747          (read             ) [ 001011000]
tmp_V_748          (read             ) [ 001010000]
tmp_V_749          (read             ) [ 001010000]
pixel_index        (add              ) [ 011111111]
icmp_ln273         (icmp             ) [ 001111111]
br_ln273           (br               ) [ 011111111]
br_ln281           (br               ) [ 011111111]
br_ln273           (br               ) [ 000000000]
specloopname_ln273 (specloopname     ) [ 000000000]
tmp                (specregionbegin  ) [ 000000000]
specpipeline_ln274 (specpipeline     ) [ 000000000]
write_ln279        (write            ) [ 000000000]
empty              (specregionend    ) [ 000000000]
empty_262          (speclooptripcount) [ 000000000]
return_ln281       (return           ) [ 000000000]
add_ln703          (add              ) [ 001001000]
add_ln703_2        (add              ) [ 000000000]
add_ln703_3        (add              ) [ 001001000]
add_ln703_5        (add              ) [ 001001000]
add_ln703_7        (add              ) [ 000000000]
add_ln703_8        (add              ) [ 001001000]
add_ln703_11       (add              ) [ 000000000]
add_ln703_12       (add              ) [ 001001110]
add_ln703_13       (add              ) [ 000000000]
add_ln703_14       (add              ) [ 001001110]
add_ln703_16       (add              ) [ 001001100]
add_ln703_19       (add              ) [ 001001000]
add_ln703_1        (add              ) [ 000000000]
add_ln703_4        (add              ) [ 001000111]
add_ln703_6        (add              ) [ 000000000]
add_ln703_9        (add              ) [ 001000111]
add_ln703_18       (add              ) [ 000000000]
add_ln703_20       (add              ) [ 001000100]
add_ln703_17       (add              ) [ 000000000]
add_ln703_21       (add              ) [ 001000010]
add_ln703_15       (add              ) [ 000000000]
add_ln703_22       (add              ) [ 001000001]
add_ln703_10       (add              ) [ 000000000]
tmp_V_750          (add              ) [ 001100000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_stream_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_stream_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_stream_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_stream_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_stream_4_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc_stream_5_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc_stream_6_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acc_stream_7_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc_stream_8_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="acc_stream_9_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="acc_stream_10_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="acc_stream_11_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="acc_stream_12_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_12_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="acc_stream_13_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_13_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="acc_stream_14_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_14_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="acc_stream_15_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_15_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_stream_16_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_16_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_stream_17_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_17_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_stream_18_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_18_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_stream_19_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_19_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_stream_20_V_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_20_V_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_stream_21_V_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_21_V_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_stream_22_V_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_22_V_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_stream_23_V_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_23_V_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="acc_stream_24_V_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_stream_24_V_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_V_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1269"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_V_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="30" slack="0"/>
<pin id="98" dir="0" index="1" bw="30" slack="0"/>
<pin id="99" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_V_726_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="30" slack="0"/>
<pin id="104" dir="0" index="1" bw="30" slack="0"/>
<pin id="105" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_726/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_V_727_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="30" slack="0"/>
<pin id="110" dir="0" index="1" bw="30" slack="0"/>
<pin id="111" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_727/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_V_728_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="30" slack="0"/>
<pin id="116" dir="0" index="1" bw="30" slack="0"/>
<pin id="117" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_728/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_V_729_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="30" slack="0"/>
<pin id="122" dir="0" index="1" bw="30" slack="0"/>
<pin id="123" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_729/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_V_730_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="30" slack="0"/>
<pin id="128" dir="0" index="1" bw="30" slack="0"/>
<pin id="129" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_730/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_V_731_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="30" slack="0"/>
<pin id="134" dir="0" index="1" bw="30" slack="0"/>
<pin id="135" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_731/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_V_732_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="30" slack="0"/>
<pin id="140" dir="0" index="1" bw="30" slack="0"/>
<pin id="141" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_732/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_V_733_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="0"/>
<pin id="146" dir="0" index="1" bw="30" slack="0"/>
<pin id="147" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_733/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_V_734_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="30" slack="0"/>
<pin id="152" dir="0" index="1" bw="30" slack="0"/>
<pin id="153" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_734/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_V_735_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="30" slack="0"/>
<pin id="158" dir="0" index="1" bw="30" slack="0"/>
<pin id="159" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_735/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_V_736_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="30" slack="0"/>
<pin id="164" dir="0" index="1" bw="30" slack="0"/>
<pin id="165" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_736/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_V_737_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="30" slack="0"/>
<pin id="170" dir="0" index="1" bw="30" slack="0"/>
<pin id="171" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_737/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_738_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="30" slack="0"/>
<pin id="176" dir="0" index="1" bw="30" slack="0"/>
<pin id="177" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_738/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_V_739_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="0"/>
<pin id="182" dir="0" index="1" bw="30" slack="0"/>
<pin id="183" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_739/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_V_740_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="30" slack="0"/>
<pin id="188" dir="0" index="1" bw="30" slack="0"/>
<pin id="189" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_740/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_741_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="30" slack="0"/>
<pin id="194" dir="0" index="1" bw="30" slack="0"/>
<pin id="195" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_741/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_V_742_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="30" slack="0"/>
<pin id="200" dir="0" index="1" bw="30" slack="0"/>
<pin id="201" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_742/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_V_743_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="30" slack="0"/>
<pin id="206" dir="0" index="1" bw="30" slack="0"/>
<pin id="207" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_743/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_V_744_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="30" slack="0"/>
<pin id="212" dir="0" index="1" bw="30" slack="0"/>
<pin id="213" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_744/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_745_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="30" slack="0"/>
<pin id="218" dir="0" index="1" bw="30" slack="0"/>
<pin id="219" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_745/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_V_746_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="30" slack="0"/>
<pin id="224" dir="0" index="1" bw="30" slack="0"/>
<pin id="225" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_746/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_V_747_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="30" slack="0"/>
<pin id="230" dir="0" index="1" bw="30" slack="0"/>
<pin id="231" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_747/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_V_748_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="30" slack="0"/>
<pin id="236" dir="0" index="1" bw="30" slack="0"/>
<pin id="237" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_748/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_V_749_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="30" slack="0"/>
<pin id="242" dir="0" index="1" bw="30" slack="0"/>
<pin id="243" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_749/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln279_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="30" slack="0"/>
<pin id="249" dir="0" index="2" bw="30" slack="1"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln279/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="do_init_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="do_init_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="4" bw="1" slack="0"/>
<pin id="263" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="6" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="pixel_index_01_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="1"/>
<pin id="271" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pixel_index_01 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="pixel_index_01_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="12" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="4" bw="1" slack="0"/>
<pin id="279" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixel_index_01/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="pixel_index_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixel_index/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln273_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln273/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="return_ln281_fu_295">
<pin_list>
<pin id="296" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln281/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln703_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="30" slack="1"/>
<pin id="299" dir="0" index="1" bw="30" slack="1"/>
<pin id="300" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln703_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="30" slack="1"/>
<pin id="303" dir="0" index="1" bw="30" slack="1"/>
<pin id="304" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln703_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="30" slack="0"/>
<pin id="307" dir="0" index="1" bw="30" slack="1"/>
<pin id="308" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln703_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="30" slack="1"/>
<pin id="312" dir="0" index="1" bw="30" slack="1"/>
<pin id="313" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln703_7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="30" slack="1"/>
<pin id="316" dir="0" index="1" bw="30" slack="1"/>
<pin id="317" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln703_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="30" slack="0"/>
<pin id="320" dir="0" index="1" bw="30" slack="1"/>
<pin id="321" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln703_11_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="30" slack="1"/>
<pin id="325" dir="0" index="1" bw="30" slack="1"/>
<pin id="326" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_11/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln703_12_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="30" slack="0"/>
<pin id="329" dir="0" index="1" bw="30" slack="1"/>
<pin id="330" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_12/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln703_13_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="30" slack="1"/>
<pin id="334" dir="0" index="1" bw="30" slack="1"/>
<pin id="335" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_13/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln703_14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="30" slack="0"/>
<pin id="338" dir="0" index="1" bw="30" slack="1"/>
<pin id="339" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_14/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln703_16_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="30" slack="1"/>
<pin id="343" dir="0" index="1" bw="30" slack="1"/>
<pin id="344" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_16/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln703_19_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="30" slack="1"/>
<pin id="347" dir="0" index="1" bw="30" slack="1"/>
<pin id="348" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_19/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln703_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="30" slack="1"/>
<pin id="351" dir="0" index="1" bw="30" slack="2"/>
<pin id="352" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln703_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="30" slack="1"/>
<pin id="355" dir="0" index="1" bw="30" slack="0"/>
<pin id="356" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln703_6_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="30" slack="1"/>
<pin id="360" dir="0" index="1" bw="30" slack="2"/>
<pin id="361" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln703_9_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="30" slack="1"/>
<pin id="364" dir="0" index="1" bw="30" slack="0"/>
<pin id="365" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln703_18_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="30" slack="2"/>
<pin id="369" dir="0" index="1" bw="30" slack="2"/>
<pin id="370" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_18/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln703_20_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="30" slack="1"/>
<pin id="373" dir="0" index="1" bw="30" slack="0"/>
<pin id="374" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_20/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln703_17_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="30" slack="2"/>
<pin id="378" dir="0" index="1" bw="30" slack="3"/>
<pin id="379" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_17/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln703_21_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="30" slack="1"/>
<pin id="382" dir="0" index="1" bw="30" slack="0"/>
<pin id="383" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_21/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln703_15_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="30" slack="3"/>
<pin id="387" dir="0" index="1" bw="30" slack="3"/>
<pin id="388" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_15/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln703_22_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="30" slack="1"/>
<pin id="391" dir="0" index="1" bw="30" slack="0"/>
<pin id="392" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_22/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln703_10_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="30" slack="3"/>
<pin id="396" dir="0" index="1" bw="30" slack="3"/>
<pin id="397" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_10/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_V_750_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="30" slack="1"/>
<pin id="400" dir="0" index="1" bw="30" slack="0"/>
<pin id="401" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_750/8 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_V_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="30" slack="1"/>
<pin id="405" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_V_726_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="30" slack="2"/>
<pin id="410" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_726 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_V_727_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="30" slack="1"/>
<pin id="415" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_727 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_V_728_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="1"/>
<pin id="420" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_728 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_V_729_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="30" slack="1"/>
<pin id="425" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_729 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_V_730_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="30" slack="1"/>
<pin id="430" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_730 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_V_731_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="30" slack="2"/>
<pin id="435" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_731 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_V_732_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="30" slack="1"/>
<pin id="440" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_732 "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_V_733_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="30" slack="1"/>
<pin id="445" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_733 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_V_734_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="30" slack="1"/>
<pin id="450" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_734 "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_V_735_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="30" slack="1"/>
<pin id="455" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_735 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_V_736_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="30" slack="1"/>
<pin id="460" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_736 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_V_737_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="30" slack="1"/>
<pin id="465" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_737 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_V_738_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="30" slack="1"/>
<pin id="470" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_738 "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_V_739_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="30" slack="1"/>
<pin id="475" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_739 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_V_740_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="30" slack="1"/>
<pin id="480" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_740 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_V_741_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="30" slack="1"/>
<pin id="485" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_741 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_V_742_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="30" slack="1"/>
<pin id="490" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_742 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_V_743_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="30" slack="3"/>
<pin id="495" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_743 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_V_744_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="30" slack="1"/>
<pin id="500" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_744 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_V_745_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="30" slack="1"/>
<pin id="505" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_745 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_V_746_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="30" slack="2"/>
<pin id="510" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_746 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_V_747_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="30" slack="2"/>
<pin id="515" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_747 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_V_748_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="30" slack="1"/>
<pin id="520" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_748 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_V_749_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="30" slack="1"/>
<pin id="525" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_749 "/>
</bind>
</comp>

<comp id="528" class="1005" name="pixel_index_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="pixel_index "/>
</bind>
</comp>

<comp id="533" class="1005" name="icmp_ln273_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln273 "/>
</bind>
</comp>

<comp id="537" class="1005" name="add_ln703_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="30" slack="1"/>
<pin id="539" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_ln703_3_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="30" slack="1"/>
<pin id="544" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_ln703_5_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="30" slack="1"/>
<pin id="549" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_5 "/>
</bind>
</comp>

<comp id="552" class="1005" name="add_ln703_8_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="30" slack="1"/>
<pin id="554" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_8 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln703_12_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="30" slack="3"/>
<pin id="559" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="add_ln703_12 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln703_14_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="30" slack="3"/>
<pin id="564" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="add_ln703_14 "/>
</bind>
</comp>

<comp id="567" class="1005" name="add_ln703_16_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="30" slack="2"/>
<pin id="569" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="add_ln703_16 "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln703_19_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="30" slack="1"/>
<pin id="574" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_19 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln703_4_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="30" slack="3"/>
<pin id="579" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="582" class="1005" name="add_ln703_9_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="30" slack="3"/>
<pin id="584" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="add_ln703_9 "/>
</bind>
</comp>

<comp id="587" class="1005" name="add_ln703_20_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="30" slack="1"/>
<pin id="589" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_20 "/>
</bind>
</comp>

<comp id="592" class="1005" name="add_ln703_21_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="30" slack="1"/>
<pin id="594" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_21 "/>
</bind>
</comp>

<comp id="597" class="1005" name="add_ln703_22_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="30" slack="1"/>
<pin id="599" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_22 "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_V_750_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="30" slack="1"/>
<pin id="604" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_750 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="70" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="70" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="70" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="70" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="70" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="88" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="257" pin=4"/></net>

<net id="268"><net_src comp="257" pin="6"/><net_sink comp="253" pin=0"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="287"><net_src comp="273" pin="6"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="72" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="273" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="309"><net_src comp="301" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="96" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="411"><net_src comp="102" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="416"><net_src comp="108" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="421"><net_src comp="114" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="426"><net_src comp="120" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="431"><net_src comp="126" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="436"><net_src comp="132" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="441"><net_src comp="138" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="446"><net_src comp="144" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="451"><net_src comp="150" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="456"><net_src comp="156" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="461"><net_src comp="162" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="466"><net_src comp="168" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="471"><net_src comp="174" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="476"><net_src comp="180" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="481"><net_src comp="186" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="486"><net_src comp="192" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="491"><net_src comp="198" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="496"><net_src comp="204" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="501"><net_src comp="210" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="506"><net_src comp="216" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="511"><net_src comp="222" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="516"><net_src comp="228" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="521"><net_src comp="234" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="526"><net_src comp="240" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="531"><net_src comp="283" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="536"><net_src comp="289" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="297" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="545"><net_src comp="305" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="550"><net_src comp="310" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="555"><net_src comp="318" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="560"><net_src comp="327" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="565"><net_src comp="336" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="570"><net_src comp="341" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="575"><net_src comp="345" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="580"><net_src comp="353" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="585"><net_src comp="362" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="590"><net_src comp="371" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="595"><net_src comp="380" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="600"><net_src comp="389" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="605"><net_src comp="398" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="246" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {3 }
 - Input state : 
	Port: conv_acc : acc_stream_0_V_V | {2 }
	Port: conv_acc : acc_stream_1_V_V | {2 }
	Port: conv_acc : acc_stream_2_V_V | {2 }
	Port: conv_acc : acc_stream_3_V_V | {2 }
	Port: conv_acc : acc_stream_4_V_V | {2 }
	Port: conv_acc : acc_stream_5_V_V | {2 }
	Port: conv_acc : acc_stream_6_V_V | {2 }
	Port: conv_acc : acc_stream_7_V_V | {2 }
	Port: conv_acc : acc_stream_8_V_V | {2 }
	Port: conv_acc : acc_stream_9_V_V | {2 }
	Port: conv_acc : acc_stream_10_V_V | {2 }
	Port: conv_acc : acc_stream_11_V_V | {2 }
	Port: conv_acc : acc_stream_12_V_V | {2 }
	Port: conv_acc : acc_stream_13_V_V | {2 }
	Port: conv_acc : acc_stream_14_V_V | {2 }
	Port: conv_acc : acc_stream_15_V_V | {2 }
	Port: conv_acc : acc_stream_16_V_V | {2 }
	Port: conv_acc : acc_stream_17_V_V | {2 }
	Port: conv_acc : acc_stream_18_V_V | {2 }
	Port: conv_acc : acc_stream_19_V_V | {2 }
	Port: conv_acc : acc_stream_20_V_V | {2 }
	Port: conv_acc : acc_stream_21_V_V | {2 }
	Port: conv_acc : acc_stream_22_V_V | {2 }
	Port: conv_acc : acc_stream_23_V_V | {2 }
	Port: conv_acc : acc_stream_24_V_V | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		pixel_index : 1
		icmp_ln273 : 1
		br_ln273 : 2
	State 3
		empty : 1
	State 4
		add_ln703_3 : 1
		add_ln703_8 : 1
		add_ln703_12 : 1
		add_ln703_14 : 1
	State 5
		add_ln703_4 : 1
		add_ln703_9 : 1
		add_ln703_20 : 1
	State 6
		add_ln703_21 : 1
	State 7
		add_ln703_22 : 1
	State 8
		tmp_V_750 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    pixel_index_fu_283    |    0    |    12   |
|          |     add_ln703_fu_297     |    0    |    37   |
|          |    add_ln703_2_fu_301    |    0    |    30   |
|          |    add_ln703_3_fu_305    |    0    |    30   |
|          |    add_ln703_5_fu_310    |    0    |    37   |
|          |    add_ln703_7_fu_314    |    0    |    30   |
|          |    add_ln703_8_fu_318    |    0    |    30   |
|          |    add_ln703_11_fu_323   |    0    |    30   |
|          |    add_ln703_12_fu_327   |    0    |    30   |
|          |    add_ln703_13_fu_332   |    0    |    30   |
|          |    add_ln703_14_fu_336   |    0    |    30   |
|          |    add_ln703_16_fu_341   |    0    |    37   |
|    add   |    add_ln703_19_fu_345   |    0    |    37   |
|          |    add_ln703_1_fu_349    |    0    |    30   |
|          |    add_ln703_4_fu_353    |    0    |    30   |
|          |    add_ln703_6_fu_358    |    0    |    30   |
|          |    add_ln703_9_fu_362    |    0    |    30   |
|          |    add_ln703_18_fu_367   |    0    |    30   |
|          |    add_ln703_20_fu_371   |    0    |    30   |
|          |    add_ln703_17_fu_376   |    0    |    30   |
|          |    add_ln703_21_fu_380   |    0    |    30   |
|          |    add_ln703_15_fu_385   |    0    |    30   |
|          |    add_ln703_22_fu_389   |    0    |    30   |
|          |    add_ln703_10_fu_394   |    0    |    30   |
|          |     tmp_V_750_fu_398     |    0    |    30   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln273_fu_289    |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |     tmp_V_read_fu_96     |    0    |    0    |
|          |   tmp_V_726_read_fu_102  |    0    |    0    |
|          |   tmp_V_727_read_fu_108  |    0    |    0    |
|          |   tmp_V_728_read_fu_114  |    0    |    0    |
|          |   tmp_V_729_read_fu_120  |    0    |    0    |
|          |   tmp_V_730_read_fu_126  |    0    |    0    |
|          |   tmp_V_731_read_fu_132  |    0    |    0    |
|          |   tmp_V_732_read_fu_138  |    0    |    0    |
|          |   tmp_V_733_read_fu_144  |    0    |    0    |
|          |   tmp_V_734_read_fu_150  |    0    |    0    |
|          |   tmp_V_735_read_fu_156  |    0    |    0    |
|          |   tmp_V_736_read_fu_162  |    0    |    0    |
|   read   |   tmp_V_737_read_fu_168  |    0    |    0    |
|          |   tmp_V_738_read_fu_174  |    0    |    0    |
|          |   tmp_V_739_read_fu_180  |    0    |    0    |
|          |   tmp_V_740_read_fu_186  |    0    |    0    |
|          |   tmp_V_741_read_fu_192  |    0    |    0    |
|          |   tmp_V_742_read_fu_198  |    0    |    0    |
|          |   tmp_V_743_read_fu_204  |    0    |    0    |
|          |   tmp_V_744_read_fu_210  |    0    |    0    |
|          |   tmp_V_745_read_fu_216  |    0    |    0    |
|          |   tmp_V_746_read_fu_222  |    0    |    0    |
|          |   tmp_V_747_read_fu_228  |    0    |    0    |
|          |   tmp_V_748_read_fu_234  |    0    |    0    |
|          |   tmp_V_749_read_fu_240  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln279_write_fu_246 |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |    return_ln281_fu_295   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   773   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| add_ln703_12_reg_557 |   30   |
| add_ln703_14_reg_562 |   30   |
| add_ln703_16_reg_567 |   30   |
| add_ln703_19_reg_572 |   30   |
| add_ln703_20_reg_587 |   30   |
| add_ln703_21_reg_592 |   30   |
| add_ln703_22_reg_597 |   30   |
|  add_ln703_3_reg_542 |   30   |
|  add_ln703_4_reg_577 |   30   |
|  add_ln703_5_reg_547 |   30   |
|  add_ln703_8_reg_552 |   30   |
|  add_ln703_9_reg_582 |   30   |
|   add_ln703_reg_537  |   30   |
|    do_init_reg_253   |    1   |
|  icmp_ln273_reg_533  |    1   |
|pixel_index_01_reg_269|   12   |
|  pixel_index_reg_528 |   12   |
|   tmp_V_726_reg_408  |   30   |
|   tmp_V_727_reg_413  |   30   |
|   tmp_V_728_reg_418  |   30   |
|   tmp_V_729_reg_423  |   30   |
|   tmp_V_730_reg_428  |   30   |
|   tmp_V_731_reg_433  |   30   |
|   tmp_V_732_reg_438  |   30   |
|   tmp_V_733_reg_443  |   30   |
|   tmp_V_734_reg_448  |   30   |
|   tmp_V_735_reg_453  |   30   |
|   tmp_V_736_reg_458  |   30   |
|   tmp_V_737_reg_463  |   30   |
|   tmp_V_738_reg_468  |   30   |
|   tmp_V_739_reg_473  |   30   |
|   tmp_V_740_reg_478  |   30   |
|   tmp_V_741_reg_483  |   30   |
|   tmp_V_742_reg_488  |   30   |
|   tmp_V_743_reg_493  |   30   |
|   tmp_V_744_reg_498  |   30   |
|   tmp_V_745_reg_503  |   30   |
|   tmp_V_746_reg_508  |   30   |
|   tmp_V_747_reg_513  |   30   |
|   tmp_V_748_reg_518  |   30   |
|   tmp_V_749_reg_523  |   30   |
|   tmp_V_750_reg_602  |   30   |
|     tmp_V_reg_403    |   30   |
+----------------------+--------+
|         Total        |  1196  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| do_init_reg_253 |  p0  |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |    2   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   773  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1196  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1196  |   782  |
+-----------+--------+--------+--------+
