// Seed: 2378108283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6(
      .id_0(id_3), .id_1(id_2), .id_2(id_1), .id_3(1), .id_4(""), .id_5(id_1)
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    output uwire id_3,
    input  tri   id_4,
    output wire  id_5
);
  assign id_5 = 1'b0;
  wire id_7;
  assign id_5 = 1 + id_4;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
endmodule
