Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 16 14:15:09 2021
| Host         : DESKTOP-DDRRTI4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_PDU_timing_summary_routed.rpt -pb CPU_PDU_timing_summary_routed.pb -rpx CPU_PDU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_PDU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/ALU/y_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/Igen/Idata_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[10][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[11][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[12][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[13][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[14][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[15][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[16][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[17][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[18][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[19][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[1][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[20][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[21][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[22][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[23][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[24][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[25][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[26][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[27][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[28][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[29][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[2][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[30][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[31][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[3][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[4][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[5][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[6][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[7][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[8][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/RF/regfile_reg[9][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/control/ALUScr_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/control/ALUop_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/control/ALUop_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/control/ALUop_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: CPU/control/Imm_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU/pc_next/pc_reg[9]/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: pdu_1cycle/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4421 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.626        0.000                      0                   26        0.117        0.000                      0                   26        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.626        0.000                      0                   26        0.117        0.000                      0                   26        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 1.806ns (75.838%)  route 0.575ns (24.162%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pdu_1cycle/cnt_reg[12]_i_1_n_1
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.613 r  pdu_1cycle/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.613    pdu_1cycle/cnt_reg[16]_i_1_n_7
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.937    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[17]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X28Y83         FDCE (Setup_fdce_C_D)        0.062    15.239    pdu_1cycle/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.785ns (75.623%)  route 0.575ns (24.377%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pdu_1cycle/cnt_reg[12]_i_1_n_1
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.592 r  pdu_1cycle/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.592    pdu_1cycle/cnt_reg[16]_i_1_n_5
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.937    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[19]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X28Y83         FDCE (Setup_fdce_C_D)        0.062    15.239    pdu_1cycle/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.711ns (74.834%)  route 0.575ns (25.166%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pdu_1cycle/cnt_reg[12]_i_1_n_1
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.518 r  pdu_1cycle/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.518    pdu_1cycle/cnt_reg[16]_i_1_n_6
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.937    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[18]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X28Y83         FDCE (Setup_fdce_C_D)        0.062    15.239    pdu_1cycle/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.695ns (74.657%)  route 0.575ns (25.343%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  pdu_1cycle/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    pdu_1cycle/cnt_reg[12]_i_1_n_1
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.502 r  pdu_1cycle/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.502    pdu_1cycle/cnt_reg[16]_i_1_n_8
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.937    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y83         FDCE                                         r  pdu_1cycle/cnt_reg[16]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X28Y83         FDCE (Setup_fdce_C_D)        0.062    15.239    pdu_1cycle/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 1.692ns (74.623%)  route 0.575ns (25.377%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  pdu_1cycle/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.499    pdu_1cycle/cnt_reg[12]_i_1_n_7
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.513    14.936    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[13]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)        0.062    15.238    pdu_1cycle/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 1.671ns (74.386%)  route 0.575ns (25.614%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.478 r  pdu_1cycle/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.478    pdu_1cycle/cnt_reg[12]_i_1_n_5
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.513    14.936    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[15]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)        0.062    15.238    pdu_1cycle/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 pdu_1cycle/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.704ns (31.870%)  route 1.505ns (68.130%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.636     5.239    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X45Y98         FDRE                                         r  pdu_1cycle/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  pdu_1cycle/run_r_reg/Q
                         net (fo=3, routed)           0.835     6.529    pdu_1cycle/run_r
    SLICE_X46Y97         LUT3 (Prop_lut3_I2_O)        0.124     6.653 f  pdu_1cycle/check_r[1]_i_2/O
                         net (fo=1, routed)           0.670     7.324    pdu_1cycle/check_r[1]_i_2_n_1
    SLICE_X46Y97         LUT5 (Prop_lut5_I3_O)        0.124     7.448 r  pdu_1cycle/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.448    pdu_1cycle/check_r[1]_i_1_n_1
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.937    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/check_r_reg[1]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X46Y97         FDCE (Setup_fdce_C_D)        0.079    15.239    pdu_1cycle/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.597ns (73.514%)  route 0.575ns (26.486%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.404 r  pdu_1cycle/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.404    pdu_1cycle/cnt_reg[12]_i_1_n_6
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.513    14.936    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)        0.062    15.238    pdu_1cycle/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.581ns (73.317%)  route 0.575ns (26.683%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  pdu_1cycle/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    pdu_1cycle/cnt_reg[8]_i_1_n_1
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.388 r  pdu_1cycle/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.388    pdu_1cycle/cnt_reg[12]_i_1_n_8
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.513    14.936    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[12]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X28Y82         FDCE (Setup_fdce_C_D)        0.062    15.238    pdu_1cycle/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 pdu_1cycle/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 1.578ns (73.280%)  route 0.575ns (26.720%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.232    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.456     5.688 r  pdu_1cycle/cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     6.263    pdu_1cycle/cnt_reg_n_1_[1]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.937 r  pdu_1cycle/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.937    pdu_1cycle/cnt_reg[0]_i_1_n_1
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  pdu_1cycle/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    pdu_1cycle/cnt_reg[4]_i_1_n_1
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.385 r  pdu_1cycle/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.385    pdu_1cycle/cnt_reg[8]_i_1_n_7
    SLICE_X28Y81         FDCE                                         r  pdu_1cycle/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.511    14.934    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  pdu_1cycle/cnt_reg[9]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.062    15.236    pdu_1cycle/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pdu_1cycle/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.567     1.486    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  pdu_1cycle/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu_1cycle/valid_2r_reg/Q
                         net (fo=2, routed)           0.065     1.693    pdu_1cycle/valid_2r
    SLICE_X46Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.738 r  pdu_1cycle/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.738    pdu_1cycle/check_r[1]_i_1_n_1
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.003    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/check_r_reg[1]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X46Y97         FDCE (Hold_fdce_C_D)         0.121     1.620    pdu_1cycle/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pdu_1cycle/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.567     1.486    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  pdu_1cycle/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  pdu_1cycle/step_2r_reg/Q
                         net (fo=3, routed)           0.098     1.726    pdu_1cycle/step_2r
    SLICE_X46Y97         LUT4 (Prop_lut4_I3_O)        0.048     1.774 r  pdu_1cycle/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.774    pdu_1cycle/clk_cpu_r_i_1_n_1
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.003    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/clk_cpu_r_reg/C
                         clock pessimism             -0.503     1.499    
    SLICE_X46Y97         FDCE (Hold_fdce_C_D)         0.133     1.632    pdu_1cycle/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pdu_1cycle/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.567     1.486    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  pdu_1cycle/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu_1cycle/step_2r_reg/Q
                         net (fo=3, routed)           0.102     1.730    pdu_1cycle/step_2r
    SLICE_X46Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  pdu_1cycle/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    pdu_1cycle/check_r[0]_i_1_n_1
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.003    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X46Y97         FDCE                                         r  pdu_1cycle/check_r_reg[0]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X46Y97         FDCE (Hold_fdce_C_D)         0.121     1.620    pdu_1cycle/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pdu_1cycle/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.850%)  route 0.188ns (57.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.488    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X45Y98         FDRE                                         r  pdu_1cycle/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pdu_1cycle/step_r_reg/Q
                         net (fo=4, routed)           0.188     1.817    pdu_1cycle/step_r
    SLICE_X47Y97         FDRE                                         r  pdu_1cycle/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.003    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  pdu_1cycle/step_2r_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.070     1.593    pdu_1cycle/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pdu_1cycle/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.307%)  route 0.209ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.569     1.488    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X45Y98         FDRE                                         r  pdu_1cycle/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  pdu_1cycle/valid_r_reg/Q
                         net (fo=4, routed)           0.209     1.838    pdu_1cycle/valid_r
    SLICE_X47Y97         FDRE                                         r  pdu_1cycle/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.838     2.003    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  pdu_1cycle/valid_2r_reg/C
                         clock pessimism             -0.479     1.523    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.066     1.589    pdu_1cycle/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.566     1.485    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pdu_1cycle/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.748    pdu_1cycle/cnt_reg_n_1_[14]
    SLICE_X28Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  pdu_1cycle/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    pdu_1cycle/cnt_reg[12]_i_1_n_6
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X28Y82         FDCE (Hold_fdce_C_D)         0.105     1.590    pdu_1cycle/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.482    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  pdu_1cycle/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.745    pdu_1cycle/cnt_reg_n_1_[2]
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  pdu_1cycle/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    pdu_1cycle/cnt_reg[0]_i_1_n_6
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.831     1.996    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y79         FDCE                                         r  pdu_1cycle/cnt_reg[2]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X28Y79         FDCE (Hold_fdce_C_D)         0.105     1.587    pdu_1cycle/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.483    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  pdu_1cycle/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  pdu_1cycle/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.746    pdu_1cycle/cnt_reg_n_1_[6]
    SLICE_X28Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  pdu_1cycle/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    pdu_1cycle/cnt_reg[4]_i_1_n_6
    SLICE_X28Y80         FDCE                                         r  pdu_1cycle/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.997    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  pdu_1cycle/cnt_reg[6]/C
                         clock pessimism             -0.513     1.483    
    SLICE_X28Y80         FDCE (Hold_fdce_C_D)         0.105     1.588    pdu_1cycle/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.565     1.484    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  pdu_1cycle/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pdu_1cycle/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.747    pdu_1cycle/cnt_reg_n_1_[10]
    SLICE_X28Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  pdu_1cycle/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    pdu_1cycle/cnt_reg[8]_i_1_n_6
    SLICE_X28Y81         FDCE                                         r  pdu_1cycle/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.998    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  pdu_1cycle/cnt_reg[10]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X28Y81         FDCE (Hold_fdce_C_D)         0.105     1.589    pdu_1cycle/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pdu_1cycle/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_1cycle/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.566     1.485    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pdu_1cycle/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.748    pdu_1cycle/cnt_reg_n_1_[14]
    SLICE_X28Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  pdu_1cycle/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    pdu_1cycle/cnt_reg[12]_i_1_n_5
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.834     1.999    pdu_1cycle/clk_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  pdu_1cycle/cnt_reg[15]/C
                         clock pessimism             -0.513     1.485    
    SLICE_X28Y82         FDCE (Hold_fdce_C_D)         0.105     1.590    pdu_1cycle/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    pdu_1cycle/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    pdu_1cycle/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y97    pdu_1cycle/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y79    pdu_1cycle/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y81    pdu_1cycle/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y81    pdu_1cycle/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y82    pdu_1cycle/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y82    pdu_1cycle/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y82    pdu_1cycle/cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu_1cycle/out1_r_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X35Y79    pdu_1cycle/out1_r_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79    pdu_1cycle/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79    pdu_1cycle/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79    pdu_1cycle/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y79    pdu_1cycle/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80    pdu_1cycle/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80    pdu_1cycle/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80    pdu_1cycle/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y80    pdu_1cycle/cnt_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y88    pdu_1cycle/out1_r_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y89    pdu_1cycle/out1_r_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y88    pdu_1cycle/out1_r_reg[23]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y88    pdu_1cycle/out1_r_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y88    pdu_1cycle/out1_r_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y89    pdu_1cycle/out1_r_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y89    pdu_1cycle/out1_r_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    pdu_1cycle/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    pdu_1cycle/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y97    pdu_1cycle/clk_cpu_r_reg/C



