Simulator report for Piplined_Datapath
Thu May 11 08:20:43 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 477 nodes    ;
; Simulation Coverage         ;      61.84 % ;
; Total Number of Transitions ; 3857         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                       ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                              ;               ;
; Vector input source                                                                        ; D:/University/THIET_KE_LUAN_LY_SO/exercises/Piplined_Datapath/Waveform_Piplined_Datapath_TOP.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                               ; On            ;
; Check outputs                                                                              ; Off                                                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                             ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      61.84 % ;
; Total nodes checked                                 ; 477          ;
; Total output ports checked                          ; 477          ;
; Total output ports with complete 1/0-value coverage ; 295          ;
; Total output ports with no 1/0-value coverage       ; 11           ;
; Total output ports with no 1-value coverage         ; 128          ;
; Total output ports with no 0-value coverage         ; 65           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                             ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; |Piplined_Datapath|DONE                                                                                      ; |Piplined_Datapath|DONE                                                                                      ; pin_out          ;
; |Piplined_Datapath|START                                                                                     ; |Piplined_Datapath|START                                                                                     ; out              ;
; |Piplined_Datapath|CLK                                                                                       ; |Piplined_Datapath|CLK                                                                                       ; out              ;
; |Piplined_Datapath|IN1[5]                                                                                    ; |Piplined_Datapath|IN1[5]                                                                                    ; out              ;
; |Piplined_Datapath|IN1[4]                                                                                    ; |Piplined_Datapath|IN1[4]                                                                                    ; out              ;
; |Piplined_Datapath|IN1[3]                                                                                    ; |Piplined_Datapath|IN1[3]                                                                                    ; out              ;
; |Piplined_Datapath|IN2[6]                                                                                    ; |Piplined_Datapath|IN2[6]                                                                                    ; out              ;
; |Piplined_Datapath|IN2[3]                                                                                    ; |Piplined_Datapath|IN2[3]                                                                                    ; out              ;
; |Piplined_Datapath|IN2[2]                                                                                    ; |Piplined_Datapath|IN2[2]                                                                                    ; out              ;
; |Piplined_Datapath|IN2[0]                                                                                    ; |Piplined_Datapath|IN2[0]                                                                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[7]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[7]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[6]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[6]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[5]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[5]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[4]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[4]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[3]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[3]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[2]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[2]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[1]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[1]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[7]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[7]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[6]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[6]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[5]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[5]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[4]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[4]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[3]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[3]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[7]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[7]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[6]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[6]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[5]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[5]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[4]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[4]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[2]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[2]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[7]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[7]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[6]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[6]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[5]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[5]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[3]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[3]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[2]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[2]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[0]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[0]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[6]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[6]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[3]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[3]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[2]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[2]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[1]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[1]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst1                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst1                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst3                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst3                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst4                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst4                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst7|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst7|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst7|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst7|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst7|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst7|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst5|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst5|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst5|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst5|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst5|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst5|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst6|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst6|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst6|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst6|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst4|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst4|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst4|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst4|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst3|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst3|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst3|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst3|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst2|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst2|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst2|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst2|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst2|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst2|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst15                       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst15                       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst8                        ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst8                        ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst9                        ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst9                        ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst10                       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst10                       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst11                       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst11                       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst14                       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst14                       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst13                       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst13                       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst12                       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|inst12                       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst7|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst4|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst3|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst2|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst1|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst3        ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst3        ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst5        ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst5        ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst1        ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst1        ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst7|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst7|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst7|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst7|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst7|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst7|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst5|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst5|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst5|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst5|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst5|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst5|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst6|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst6|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst6|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst6|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst6|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst6|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst4|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst4|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst4|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst4|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst4|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst4|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst3|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst3|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst3|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst3|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst3|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst3|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst2|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst2|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst2|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst2|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst2|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst2|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst6                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst1                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst1                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst2                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst2                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst3                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst3                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst4                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst4                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst3                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst3                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst4                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst4                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst1                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst1                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst2                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst2                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst3                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst3                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst4                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst4                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst10                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst10                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst11                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst11                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst9                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst9                                     ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst6                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst6                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst                                     ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst1                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst1                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst6                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst6                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst                                     ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst1                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst1                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst2                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst2                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst3                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst3                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst1                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst1                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst2                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst2                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst3                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst3                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst10                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst10                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst11                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst11                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst12                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst12                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst13                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst13                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst9                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst9                                     ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|inst6                                          ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|inst6                                          ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst|inst2              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst|inst2              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst|inst               ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst|inst               ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst5|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst5|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst5|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst5|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst5|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst5|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst6|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst6|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst6|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst6|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst6|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst6|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst4|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst4|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst4|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst4|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst4|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst4|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst3|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst3|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst3|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst3|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst3|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst3|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst2|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst2|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst2|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst2|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst3                            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst3                            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst4                            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst4                            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst5                            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst5                            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst6                            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst6                            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst5|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst7|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst7|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst7|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst7|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst3|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst3       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst3       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst1       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst1       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst2|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst|inst2              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst|inst2              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst|inst               ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst|inst               ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst5|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst5|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst5|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst5|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst6|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst6|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst6|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst6|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst4|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst4|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst4|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst4|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst4|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst4|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst3|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst3|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst3|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst3|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst3|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst3|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst2|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst2|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst2|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst2|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst2|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst2|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst3                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst3                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst4                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst4                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst7                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst7                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst10                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst10                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst11                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst11                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst13                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst13                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst14                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst14                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst4                                   ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst4                                   ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst7                                   ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst6                                   ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst5                                   ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst17                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst17                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst10                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst10                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst11                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst11                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst9                                   ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst9                                   ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst16                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst16                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst15                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst15                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst19                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst19                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst13                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst13                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst12                                  ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst12                                  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst                                ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst                                ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst18                              ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst18                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst19                              ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst19                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst8                                      ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst8                                      ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst7                                      ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst7                                      ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst11                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst11                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst10                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst10                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst9                                      ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst9                                      ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst14                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst14                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst13                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst13                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst12                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst12                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst17                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst17                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst16                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst16                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst15                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst15                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst20                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst20                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst19                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst19                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst18                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst18                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst25                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst25                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst22                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst22                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst26                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst26                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst27                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst27                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst29                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst29                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst28                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst28                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst32                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst32                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst31                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst31                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst34                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst34                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst36                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst36                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst30                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst30                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst37                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst37                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst38                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst38                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst35                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst35                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst42                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst42                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst41                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst41                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst40                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst40                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst43                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst43                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst45                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst45                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst44                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst44                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst46                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst46                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst48                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst48                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst47                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst47                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst49                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst49                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst51                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst51                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst50                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst50                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst52                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst52                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst53                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst53                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst23                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst23                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst21                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst21                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst56                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst56                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst24                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst24                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst55                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst55                                     ; out0             ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                    ; Output Port Name                                                                                             ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+
; |Piplined_Datapath|RESULT[7]                                                                                 ; |Piplined_Datapath|RESULT[7]                                                                                 ; pin_out          ;
; |Piplined_Datapath|RESULT[4]                                                                                 ; |Piplined_Datapath|RESULT[4]                                                                                 ; pin_out          ;
; |Piplined_Datapath|RESULT[3]                                                                                 ; |Piplined_Datapath|RESULT[3]                                                                                 ; pin_out          ;
; |Piplined_Datapath|RESULT[1]                                                                                 ; |Piplined_Datapath|RESULT[1]                                                                                 ; pin_out          ;
; |Piplined_Datapath|RESULT[0]                                                                                 ; |Piplined_Datapath|RESULT[0]                                                                                 ; pin_out          ;
; |Piplined_Datapath|IN1[1]                                                                                    ; |Piplined_Datapath|IN1[1]                                                                                    ; out              ;
; |Piplined_Datapath|IN1[0]                                                                                    ; |Piplined_Datapath|IN1[0]                                                                                    ; out              ;
; |Piplined_Datapath|IN2[1]                                                                                    ; |Piplined_Datapath|IN2[1]                                                                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[0]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|G[0]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[1]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[1]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[0]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[0]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[3]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[3]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[1]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[1]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[0]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|B[0]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[1]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[1]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[7]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[7]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[5]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[5]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[0]                                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[0]                                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst6                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst2                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst2                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst17|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst10                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst10                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst11                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst11                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst8                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst8                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst6                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst1                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst1                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst11                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst11                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst13                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst13                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst15                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst15                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst14                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst14                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst8                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst8                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst9                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst9                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst6                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst1                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst1                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst3                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst3                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst4                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst4                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst8|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst8|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst8|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst8|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst8|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst8|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst6|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst6|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst4|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst4|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst3|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst1|MUX21:inst3|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst5|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst5       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst6|inst5       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst2        ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|inst2        ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|1  ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|1  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|3  ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|ADDER_8_BIT:inst|FULL_ADDER:inst|xor3:inst|3  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst8|inst2            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst8|inst2            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst8|inst1            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst8|inst1            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst8|inst             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU2:inst25|MUX21_8BIT:inst3|MUX21:inst8|inst             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst10|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst6                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst13|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst13                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst13                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst15                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst15                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst14                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst14                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst8                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst8                                     ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst3                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst3                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst4                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst4                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst5                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst5                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst7                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst7                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst5                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst5                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst7                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst7                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst6                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst14                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst14                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst8                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst8                                     ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst6                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst6                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst                                     ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst5                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst5                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst7                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst7                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst|inst1              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst|inst1              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst8|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst8|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst8|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst8|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst8|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst8|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst7|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst7|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst7|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst7|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst7|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst7|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst2|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst8|MUX21:inst2|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst                             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst2                            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst2                            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst7                            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst7                            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst8                            ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|AND_8BIT:inst|inst8                            ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst6|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst4|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst2       ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst2       ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|xor3:inst|1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|xor3:inst|1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|xor3:inst|3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|xor3:inst|3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|inst2        ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|inst2        ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|xor3:inst|1  ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|xor3:inst|1  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst|inst1              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst|inst1              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst8|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst8|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst8|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst8|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst8|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst8|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst7|inst2             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst7|inst2             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst7|inst1             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst7|inst1             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst7|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst7|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst5|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst5|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst6|inst              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|MUX21_8BIT:inst9|MUX21:inst6|inst              ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst6                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst6                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst                                     ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst                                     ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst1                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst1                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst2                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst2                                    ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst12                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst12                                   ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst8                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst8                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst9                                    ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst9                                    ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst6                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst6                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst2                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst2                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst3                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst3                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst5                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst5                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst7                                   ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst7                                   ; out              ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst6                                      ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst6                                      ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst33                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst33                                     ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst39                                     ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|OUTPUT:inst4|inst39                                     ; out0             ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+
; |Piplined_Datapath|RESULT[6]                                                                           ; |Piplined_Datapath|RESULT[6]                                                                           ; pin_out          ;
; |Piplined_Datapath|RESULT[5]                                                                           ; |Piplined_Datapath|RESULT[5]                                                                           ; pin_out          ;
; |Piplined_Datapath|RESULT[2]                                                                           ; |Piplined_Datapath|RESULT[2]                                                                           ; pin_out          ;
; |Piplined_Datapath|IN1[7]                                                                              ; |Piplined_Datapath|IN1[7]                                                                              ; out              ;
; |Piplined_Datapath|IN1[6]                                                                              ; |Piplined_Datapath|IN1[6]                                                                              ; out              ;
; |Piplined_Datapath|IN1[2]                                                                              ; |Piplined_Datapath|IN1[2]                                                                              ; out              ;
; |Piplined_Datapath|IN2[7]                                                                              ; |Piplined_Datapath|IN2[7]                                                                              ; out              ;
; |Piplined_Datapath|IN2[5]                                                                              ; |Piplined_Datapath|IN2[5]                                                                              ; out              ;
; |Piplined_Datapath|IN2[4]                                                                              ; |Piplined_Datapath|IN2[4]                                                                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[2]                                               ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|C[2]                                               ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[4]                                               ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|D[4]                                               ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[4]                                               ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|E[4]                                               ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst10                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst10                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst11                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst11                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst12                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst12                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst13                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst13                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst15                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst15                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst14                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst14                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst8                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst20|inst8                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst2                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst2                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst3                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst3                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst4                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst4                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst5                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst21|inst5                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst10                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst10                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst11                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst11                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst12                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst12                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst13                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst13                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst15                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst15                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst14                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst14                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst8                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst8                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst9                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst18|inst9                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst2                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst19|inst2                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst6                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst6                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst1                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst1                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst2                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst14|inst2                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst12                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst2|inst12                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst2                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst7|inst2                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst4                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst6|inst4                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst1                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst1                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst2                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst2                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst3                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst3                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst4                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst12|inst4                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst6                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst6                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst4                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst11|inst4                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst15                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:instA|inst15                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst1                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst1                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst2                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst2                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst3                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst3                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst4                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst5|inst4                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst3 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst3 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst5 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst5 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst1 ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst1|inst1 ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|inst3  ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|inst3  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|inst1  ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|AU1:inst8|ADDER_8_BIT:inst7|FULL_ADDER:inst|inst1  ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst5                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst9|inst5                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst12                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst12                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst15                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst15                             ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst8                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|REGISTER:inst16|inst8                              ; regout           ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst                              ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst                              ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst1                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst1                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst4                             ; |Piplined_Datapath|Piplined_Datapath_DATAPATH:inst7|TRI_STATE:inst26|inst4                             ; out              ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst8                             ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|NEXT_STATE:inst|inst8                             ; out0             ;
; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst17                        ; |Piplined_Datapath|Piplined_Datapath_CONTROLLER:inst|PRESENT_STATE:inst3|inst17                        ; regout           ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 11 08:20:42 2023
Info: Command: quartus_sim --simulation_results_format=VWF Piplined_Datapath -c Piplined_Datapath
Info (324025): Using vector source file "D:/University/THIET_KE_LUAN_LY_SO/exercises/Piplined_Datapath/Waveform_Piplined_Datapath_TOP.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      61.84 %
Info (328052): Number of transitions in simulation is 3857
Info (324045): Vector file Piplined_Datapath.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4453 megabytes
    Info: Processing ended: Thu May 11 08:20:44 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


