<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>8.000</TargetClockPeriod>
    <AchievedClockPeriod>3.348</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.348</CP_FINAL>
    <CP_ROUTE>3.348</CP_ROUTE>
    <CP_SYNTH>2.617</CP_SYNTH>
    <CP_TARGET>8.000</CP_TARGET>
    <SLACK_FINAL>4.652</SLACK_FINAL>
    <SLACK_ROUTE>4.652</SLACK_ROUTE>
    <SLACK_SYNTH>5.383</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.652</WNS_FINAL>
    <WNS_ROUTE>4.652</WNS_ROUTE>
    <WNS_SYNTH>5.383</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>16</BRAM>
      <CLB>503</CLB>
      <DSP>0</DSP>
      <FF>2650</FF>
      <LATCH>0</LATCH>
      <LUT>2843</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>2688</BRAM>
      <CLB>108960</CLB>
      <DSP>5952</DSP>
      <FF>1743360</FF>
      <LUT>871680</LUT>
      <URAM>640</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="sha_stream" DISPNAME="inst" RTLNAME="sha_stream">
      <SubModules count="7">grp_sha_final_fu_147 grp_sha_init_fu_137 grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128 grp_sha_update_fu_159 local_indata_U sha_info_data_U sha_info_digest_U</SubModules>
      <Resources BRAM="16" FF="2650" LUT="2843"/>
      <LocalResources FF="121" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_147" DEPTH="1" TYPE="function" MODULENAME="sha_final" DISPNAME="grp_sha_final_fu_147" RTLNAME="sha_stream_sha_final">
      <SubModules count="2">grp_local_memset_fu_64 grp_sha_transform_fu_74</SubModules>
      <Resources BRAM="2" FF="1195" LUT="1251"/>
      <LocalResources FF="33" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_147/grp_local_memset_fu_64" DEPTH="2" TYPE="function" MODULENAME="local_memset" DISPNAME="grp_local_memset_fu_64" RTLNAME="sha_stream_local_memset">
      <Resources FF="39" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_147/grp_sha_transform_fu_74" DEPTH="2" TYPE="function" MODULENAME="sha_transform" DISPNAME="grp_sha_transform_fu_74" RTLNAME="sha_stream_sha_transform">
      <SubModules count="1">W_U</SubModules>
      <Resources BRAM="2" FF="1123" LUT="1189"/>
      <LocalResources FF="1123" LUT="898"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_final_fu_147/grp_sha_transform_fu_74/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="sha_transform_W_RAM_AUTO_1R1W" DISPNAME="W_U" RTLNAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="291"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:95" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:95" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_init_fu_137" DEPTH="1" TYPE="function" MODULENAME="sha_init" DISPNAME="grp_sha_init_fu_137" RTLNAME="sha_stream_sha_init">
      <Resources FF="3" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_VITIS_LOOP_208_1" DISPNAME="grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128" RTLNAME="sha_stream_sha_stream_Pipeline_VITIS_LOOP_208_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="31" LUT="33"/>
      <LocalResources FF="29" LUT="2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_208_1_fu_128/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="31"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_159" DEPTH="1" TYPE="function" MODULENAME="sha_update" DISPNAME="grp_sha_update_fu_159" RTLNAME="sha_stream_sha_update">
      <SubModules count="2">grp_local_memcpy_fu_88 grp_sha_transform_fu_100</SubModules>
      <Resources BRAM="2" FF="1300" LUT="1527"/>
      <LocalResources FF="92" LUT="151"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_159/grp_local_memcpy_fu_88" DEPTH="2" TYPE="function" MODULENAME="local_memcpy" DISPNAME="grp_local_memcpy_fu_88" RTLNAME="sha_stream_local_memcpy">
      <Resources FF="85" LUT="173"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_159/grp_sha_transform_fu_100" DEPTH="2" TYPE="function" MODULENAME="sha_transform" DISPNAME="grp_sha_transform_fu_100" RTLNAME="sha_stream_sha_transform">
      <SubModules count="1">W_U</SubModules>
      <Resources BRAM="2" FF="1123" LUT="1203"/>
      <LocalResources FF="1123" LUT="912"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_update_fu_159/grp_sha_transform_fu_100/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="sha_transform_W_RAM_AUTO_1R1W" DISPNAME="W_U" RTLNAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="291"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:95" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:95" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
    </RtlModule>
    <RtlModule CELL="inst/local_indata_U" BINDMODULE="sha_stream_local_indata_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="local_indata_RAM_AUTO_1R1W" DISPNAME="local_indata_U" RTLNAME="sha_stream_local_indata_RAM_AUTO_1R1W">
      <Resources BRAM="8" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_indata_U" SOURCE="" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="local_indata"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_data_U" BINDMODULE="sha_stream_sha_info_data_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_data_RAM_AUTO_1R1W" DISPNAME="sha_info_data_U" RTLNAME="sha_stream_sha_info_data_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_data_U" SOURCE="" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_data"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_digest_U" BINDMODULE="sha_stream_sha_info_digest_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_digest_RAM_AUTO_1R1W" DISPNAME="sha_info_digest_U" RTLNAME="sha_stream_sha_info_digest_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_digest_U" SOURCE="" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_digest"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.244" DATAPATH_LOGIC_DELAY="0.246" DATAPATH_NET_DELAY="2.998" ENDPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]/CE" LOGIC_LEVELS="2" MAX_FANOUT="170" SLACK="4.652" STARTPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C">
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="307"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="386"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[5]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="387"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.244" DATAPATH_LOGIC_DELAY="0.246" DATAPATH_NET_DELAY="2.998" ENDPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]/CE" LOGIC_LEVELS="2" MAX_FANOUT="170" SLACK="4.652" STARTPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C">
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="307"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="386"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="443"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.244" DATAPATH_LOGIC_DELAY="0.246" DATAPATH_NET_DELAY="2.998" ENDPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]/CE" LOGIC_LEVELS="2" MAX_FANOUT="170" SLACK="4.652" STARTPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C">
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="307"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="386"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[7]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="443"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.242" DATAPATH_LOGIC_DELAY="0.246" DATAPATH_NET_DELAY="2.996" ENDPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]/CE" LOGIC_LEVELS="2" MAX_FANOUT="170" SLACK="4.654" STARTPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C">
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="307"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="386"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/C_3_fu_136_reg[4]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="387"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.242" DATAPATH_LOGIC_DELAY="0.246" DATAPATH_NET_DELAY="2.996" ENDPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]/CE" LOGIC_LEVELS="2" MAX_FANOUT="170" SLACK="4.654" STARTPOINT_PIN="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]/C">
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/ap_CS_fsm_reg[9]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="307"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/i_3_fu_132[5]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="322"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/D_2_fu_140[31]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="386"/>
      <CELL NAME="grp_sha_update_fu_159/grp_sha_transform_fu_100/E_2_fu_144_reg[2]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="443"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/sha_stream_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/sha_stream_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/sha_stream_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/sha_stream_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/sha_stream_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/sha_stream_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha_stream_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Apr 03 20:51:49 -03 2025"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="SHA"/>
    <item NAME="Solution" VALUE="solution0 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="virtexuplusHBM"/>
    <item NAME="Target device" VALUE="xcu50-fsvh2104-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="none"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

