{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708046605459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708046605459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 22:23:25 2024 " "Processing started: Thu Feb 15 22:23:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708046605459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046605459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off automacao -c automacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046605460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708046605877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708046605877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_producao.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_producao.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_producao " "Found entity 1: fsm_producao" {  } { { "fsm_producao.v" "" { Text "C:/CD/CD_PBL_3/fsm_producao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_3/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_freq_divider " "Found entity 1: sync_freq_divider" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_3/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE pulse level_to_pulse.v(3) " "Verilog HDL Declaration information at level_to_pulse.v(3): object \"PULSE\" differs only in case from object \"pulse\" in the same scope" {  } { { "level_to_pulse.v" "" { Text "C:/CD/CD_PBL_3/level_to_pulse.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708046615322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "C:/CD/CD_PBL_3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_dispensador " "Found entity 1: fsm_dispensador" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3/fsm_dispensador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzias.v 1 1 " "Found 1 design units, including 1 entities, in source file duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzias " "Found entity 1: duzias" {  } { { "duzias.v" "" { Text "C:/CD/CD_PBL_3/duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_3/display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispensador " "Found entity 1: dispensador" {  } { { "dispensador.v" "" { Text "C:/CD/CD_PBL_3/dispensador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/CD/CD_PBL_3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bandeja.v 1 1 " "Found 1 design units, including 1 entities, in source file bandeja.v" { { "Info" "ISGN_ENTITY_NAME" "1 bandeja " "Found entity 1: bandeja" {  } { { "bandeja.v" "" { Text "C:/CD/CD_PBL_3/bandeja.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615337 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "assync_clk_enable.v " "Can't analyze file -- file assync_clk_enable.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708046615342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automacao.v 1 1 " "Found 1 design units, including 1 entities, in source file automacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 automacao " "Found entity 1: automacao" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708046615344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046615344 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_freq_divider.v(11) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(11): created implicit net for \"tff0Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615347 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_freq_divider.v(20) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(20): created implicit net for \"tff1Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out sync_freq_divider.v(23) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(23): created implicit net for \"and2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_freq_divider.v(30) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(30): created implicit net for \"tff2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out sync_freq_divider.v(33) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(33): created implicit net for \"and3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out sync_freq_divider.v(40) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(40): created implicit net for \"tff3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out sync_freq_divider.v(43) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(43): created implicit net for \"and4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out sync_freq_divider.v(50) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(50): created implicit net for \"tff4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5Out sync_freq_divider.v(53) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(53): created implicit net for \"and5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff5Out sync_freq_divider.v(60) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(60): created implicit net for \"tff5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6Out sync_freq_divider.v(63) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(63): created implicit net for \"and6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff6Out sync_freq_divider.v(70) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(70): created implicit net for \"tff6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7Out sync_freq_divider.v(73) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(73): created implicit net for \"and7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff7Out sync_freq_divider.v(80) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(80): created implicit net for \"tff7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8Out sync_freq_divider.v(83) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(83): created implicit net for \"and8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff8Out sync_freq_divider.v(90) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(90): created implicit net for \"tff8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9Out sync_freq_divider.v(93) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(93): created implicit net for \"and9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff9Out sync_freq_divider.v(100) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(100): created implicit net for \"tff9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10Out sync_freq_divider.v(103) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(103): created implicit net for \"and10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff10Out sync_freq_divider.v(110) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(110): created implicit net for \"tff10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11Out sync_freq_divider.v(113) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(113): created implicit net for \"and11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff11Out sync_freq_divider.v(120) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(120): created implicit net for \"tff11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12Out sync_freq_divider.v(123) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(123): created implicit net for \"and12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615349 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable display_decoder.v(22) " "Verilog HDL Implicit Net warning at display_decoder.v(22): created implicit net for \"notEnable\"" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_3/display_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qt dispensador.v(12) " "Verilog HDL Implicit Net warning at dispensador.v(12): created implicit net for \"qt\"" {  } { { "dispensador.v" "" { Text "C:/CD/CD_PBL_3/dispensador.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"notEnable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out debouncer.v(16) " "Verilog HDL Implicit Net warning at debouncer.v(16): created implicit net for \"tff0Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out debouncer.v(24) " "Verilog HDL Implicit Net warning at debouncer.v(24): created implicit net for \"tff1Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out debouncer.v(27) " "Verilog HDL Implicit Net warning at debouncer.v(27): created implicit net for \"and2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out debouncer.v(34) " "Verilog HDL Implicit Net warning at debouncer.v(34): created implicit net for \"tff2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable debouncer.v(40) " "Verilog HDL Implicit Net warning at debouncer.v(40): created implicit net for \"enable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk automacao.v(49) " "Verilog HDL Implicit Net warning at automacao.v(49): created implicit net for \"clk\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedStart automacao.v(63) " "Verilog HDL Implicit Net warning at automacao.v(63): created implicit net for \"debouncedStart\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedAssync automacao.v(72) " "Verilog HDL Implicit Net warning at automacao.v(72): created implicit net for \"debouncedAssync\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse automacao.v(83) " "Verilog HDL Implicit Net warning at automacao.v(83): created implicit net for \"pulse\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable automacao.v(94) " "Verilog HDL Implicit Net warning at automacao.v(94): created implicit net for \"enable\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "assyncClk automacao.v(97) " "Verilog HDL Implicit Net warning at automacao.v(97): created implicit net for \"assyncClk\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GP automacao.v(111) " "Verilog HDL Implicit Net warning at automacao.v(111): created implicit net for \"GP\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CR automacao.v(120) " "Verilog HDL Implicit Net warning at automacao.v(120): created implicit net for \"CR\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BZ automacao.v(121) " "Verilog HDL Implicit Net warning at automacao.v(121): created implicit net for \"BZ\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AD_w automacao.v(126) " "Verilog HDL Implicit Net warning at automacao.v(126): created implicit net for \"AD_w\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reabastecer automacao.v(139) " "Verilog HDL Implicit Net warning at automacao.v(139): created implicit net for \"reabastecer\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "automacao " "Elaborating entity \"automacao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708046615408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_freq_divider sync_freq_divider:sync_freq_divider_1 " "Elaborating entity \"sync_freq_divider\" for hierarchy \"sync_freq_divider:sync_freq_divider_1\"" {  } { { "automacao.v" "sync_freq_divider_1" { Text "C:/CD/CD_PBL_3/automacao.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff0 " "Elaborating entity \"t_flipflop\" for hierarchy \"sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff0\"" {  } { { "sync_freq_divider.v" "tff0" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_start " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_start\"" {  } { { "automacao.v" "debouncer_start" { Text "C:/CD/CD_PBL_3/automacao.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse level_to_pulse:level_to_pulse_1 " "Elaborating entity \"level_to_pulse\" for hierarchy \"level_to_pulse:level_to_pulse_1\"" {  } { { "automacao.v" "level_to_pulse_1" { Text "C:/CD/CD_PBL_3/automacao.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615475 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "level_to_pulse.v(22) " "Verilog HDL Case Statement warning at level_to_pulse.v(22): incomplete case statement has no default case item" {  } { { "level_to_pulse.v" "" { Text "C:/CD/CD_PBL_3/level_to_pulse.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1708046615476 "|automacao|level_to_pulse:level_to_pulse_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_producao fsm_producao:fsm_producao " "Elaborating entity \"fsm_producao\" for hierarchy \"fsm_producao:fsm_producao\"" {  } { { "automacao.v" "fsm_producao" { Text "C:/CD/CD_PBL_3/automacao.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_dispensador fsm_dispensador:fsm_dispensador_1 " "Elaborating entity \"fsm_dispensador\" for hierarchy \"fsm_dispensador:fsm_dispensador_1\"" {  } { { "automacao.v" "fsm_dispensador_1" { Text "C:/CD/CD_PBL_3/automacao.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615479 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fsm_dispensador.v(27) " "Verilog HDL Case Statement warning at fsm_dispensador.v(27): incomplete case statement has no default case item" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3/fsm_dispensador.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1708046615480 "|automacao|fsm_dispensador:fsm_dispensador_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bandeja bandeja:bandeja_1 " "Elaborating entity \"bandeja\" for hierarchy \"bandeja:bandeja_1\"" {  } { { "automacao.v" "bandeja_1" { Text "C:/CD/CD_PBL_3/automacao.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bandeja:bandeja_1\|counter:counter_unidades " "Elaborating entity \"counter\" for hierarchy \"bandeja:bandeja_1\|counter:counter_unidades\"" {  } { { "bandeja.v" "counter_unidades" { Text "C:/CD/CD_PBL_3/bandeja.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bandeja:bandeja_1\|counter:counter_dezenas " "Elaborating entity \"counter\" for hierarchy \"bandeja:bandeja_1\|counter:counter_dezenas\"" {  } { { "bandeja.v" "counter_dezenas" { Text "C:/CD/CD_PBL_3/bandeja.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispensador dispensador:dispensador_1 " "Elaborating entity \"dispensador\" for hierarchy \"dispensador:dispensador_1\"" {  } { { "automacao.v" "dispensador_1" { Text "C:/CD/CD_PBL_3/automacao.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter dispensador:dispensador_1\|counter:quantidade_rolhas " "Elaborating entity \"counter\" for hierarchy \"dispensador:dispensador_1\|counter:quantidade_rolhas\"" {  } { { "dispensador.v" "quantidade_rolhas" { Text "C:/CD/CD_PBL_3/dispensador.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzias duzias:duzias_1 " "Elaborating entity \"duzias\" for hierarchy \"duzias:duzias_1\"" {  } { { "automacao.v" "duzias_1" { Text "C:/CD/CD_PBL_3/automacao.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter duzias:duzias_1\|counter:counter_duzias " "Elaborating entity \"counter\" for hierarchy \"duzias:duzias_1\|counter:counter_duzias\"" {  } { { "duzias.v" "counter_duzias" { Text "C:/CD/CD_PBL_3/duzias.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter duzias:duzias_1\|counter:counter_unidades " "Elaborating entity \"counter\" for hierarchy \"duzias:duzias_1\|counter:counter_unidades\"" {  } { { "duzias.v" "counter_unidades" { Text "C:/CD/CD_PBL_3/duzias.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_display " "Elaborating entity \"counter\" for hierarchy \"counter:counter_display\"" {  } { { "automacao.v" "counter_display" { Text "C:/CD/CD_PBL_3/automacao.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:display_data_mux " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:display_data_mux\"" {  } { { "automacao.v" "display_data_mux" { Text "C:/CD/CD_PBL_3/automacao.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:display_decoder_1 " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:display_decoder_1\"" {  } { { "automacao.v" "display_decoder_1" { Text "C:/CD/CD_PBL_3/automacao.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708046615555 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708046615848 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.v" "" { Text "C:/CD/CD_PBL_3/counter.v" 21 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708046615906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708046615937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708046615954 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708046615954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708046615954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708046615954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_3/output_files/automacao.map.smsg " "Generated suppressed messages file C:/CD/CD_PBL_3/output_files/automacao.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046616037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708046616070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 22:23:36 2024 " "Processing ended: Thu Feb 15 22:23:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708046616070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708046616070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708046616070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708046616070 ""}
