INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Automatic Subway Ticketing System built using Verilog/Automatic Subway Ticketing System built using Verilog.srcs/sources_1/new/TicketingControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TicketingControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Automatic Subway Ticketing System built using Verilog/Automatic Subway Ticketing System built using Verilog.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TicketingControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Automatic Subway Ticketing System built using Verilog/Automatic Subway Ticketing System built using Verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
