C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity timer
-- Compiling architecture rtl of timer

} {} {}} C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/ssd.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/ssd.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ssd
-- Compiling architecture behavior of ssd

} {} {}} C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_fsm.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/elevator_fsm.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity elevator_fsm
-- Compiling architecture behavioral of elevator_fsm

} {} {}}
