# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_first \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_first \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_first_address0 { O 5 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_first_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_first_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_first_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_first'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_size_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_size_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_size_s_address0 { O 5 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_size_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_size_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_size_s_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_size_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayers_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrMinLayersPS_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidPhi_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZ2S_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrResidZPS_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofPhi_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_chosenRofZ_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_invPtToDphi_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_trackerNumLayers_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_d0 { O 1 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_barrel_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_d0 { O 1 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s_d1 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_psModule_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_moduleHLS_layerId_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_r_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_phi_s'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_address0 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_ce0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_we0 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_d0 { O 32 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_address1 { O 9 vector } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_ce1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_we1 { O 1 bit } mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_z_s'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_size_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_size_read \
    op interface \
    ports { mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_size_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name value_first_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_first_read \
    op interface \
    ports { value_first_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 32 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


