# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Problema_2_VF\output_files\IOT.csv
# Generated on: Tue Nov 27 17:28:39 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_16,,,,,,
altera_reserved_tdi,Input,,,,PIN_15,,,,,,
altera_reserved_tdo,Output,,,,PIN_20,,,,,,
altera_reserved_tms,Input,,,,PIN_18,,,,,,
clk_clk,Input,PIN_23,1,B1_N0,PIN_23,2.5 V,,,,,
esp_rxd,Input,PIN_120,7,B7_N0,PIN_120,2.5 V,,,,,
esp_txd,Output,PIN_119,7,B7_N0,PIN_119,2.5 V,,,,,
input_export[3],Input,PIN_91,6,B6_N0,PIN_124,,,,,,
input_export[2],Input,PIN_90,6,B6_N0,PIN_59,,,,,,
input_export[1],Input,PIN_89,5,B5_N0,PIN_25,,,,,,
input_export[0],Input,PIN_88,5,B5_N0,PIN_24,,,,,,
lcd_BLON,Output,,,,PIN_127,,,,,,
lcd_DATA[7],Bidir,PIN_11,1,B1_N0,PIN_11,2.5 V,,,,,
lcd_DATA[6],Bidir,PIN_7,1,B1_N0,PIN_7,2.5 V,,,,,
lcd_DATA[5],Bidir,PIN_10,1,B1_N0,PIN_10,2.5 V,,,,,
lcd_DATA[4],Bidir,PIN_2,1,B1_N0,PIN_2,2.5 V,,,,,
lcd_DATA[3],Bidir,PIN_3,1,B1_N0,PIN_3,2.5 V,,,,,
lcd_DATA[2],Bidir,PIN_144,8,B8_N0,PIN_144,2.5 V,,,,,
lcd_DATA[1],Bidir,PIN_1,1,B1_N0,PIN_1,2.5 V,,,,,
lcd_DATA[0],Bidir,PIN_142,8,B8_N0,PIN_142,2.5 V,,,,,
lcd_EN,Output,PIN_143,8,B8_N0,PIN_143,2.5 V,,,,,
lcd_ON,Output,,,,PIN_125,,,,,,
lcd_RS,Output,PIN_141,8,B8_N0,PIN_141,2.5 V,,,,,
lcd_RW,Output,PIN_138,8,B8_N0,PIN_138,2.5 V,,,,,
output_export[3],Output,PIN_84,5,B5_N0,PIN_51,,,,,,
output_export[2],Output,PIN_85,5,B5_N0,PIN_64,,,,,,
output_export[1],Output,PIN_86,5,B5_N0,PIN_58,,,,,,
output_export[0],Output,PIN_87,5,B5_N0,PIN_126,,,,,,
