{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663375542692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663375542699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 20:45:42 2022 " "Processing started: Fri Sep 16 20:45:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663375542699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663375542699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_subtract -c add_subtract " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_subtract -c add_subtract" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663375542699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663375543088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663375543088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Cout cout add_subtract.v(80) " "Verilog HDL Declaration information at add_subtract.v(80): object \"Cout\" differs only in case from object \"cout\" in the same scope" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1663375552258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_subtract.v 9 9 " "Found 9 design units, including 9 entities, in source file add_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_subtract " "Found entity 1: add_subtract" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "2 CSA_32bit " "Found entity 2: CSA_32bit" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "3 CSA_16bit " "Found entity 3: CSA_16bit" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "4 RCA_8bit " "Found entity 4: RCA_8bit" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Found entity 5: adder" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32bit " "Found entity 6: mux_32bit" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_16bit " "Found entity 7: mux_16bit" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_8bit " "Found entity 8: mux_8bit" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_1bit " "Found entity 9: mux_1bit" {  } { { "add_subtract.v" "" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663375552259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663375552259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_subtract " "Elaborating entity \"add_subtract\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663375552294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32bit mux_32bit:mux5 " "Elaborating entity \"mux_32bit\" for hierarchy \"mux_32bit:mux5\"" {  } { { "add_subtract.v" "mux5" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32bit CSA_32bit:csa_1 " "Elaborating entity \"CSA_32bit\" for hierarchy \"CSA_32bit:csa_1\"" {  } { { "add_subtract.v" "csa_1" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_16bit CSA_32bit:csa_1\|CSA_16bit:csa15_0 " "Elaborating entity \"CSA_16bit\" for hierarchy \"CSA_32bit:csa_1\|CSA_16bit:csa15_0\"" {  } { { "add_subtract.v" "csa15_0" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_8bit CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0 " "Elaborating entity \"RCA_8bit\" for hierarchy \"CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0\"" {  } { { "add_subtract.v" "rca7_0" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0\|adder:p0 " "Elaborating entity \"adder\" for hierarchy \"CSA_32bit:csa_1\|CSA_16bit:csa15_0\|RCA_8bit:rca7_0\|adder:p0\"" {  } { { "add_subtract.v" "p0" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit CSA_32bit:csa_1\|CSA_16bit:csa15_0\|mux_8bit:mux1 " "Elaborating entity \"mux_8bit\" for hierarchy \"CSA_32bit:csa_1\|CSA_16bit:csa15_0\|mux_8bit:mux1\"" {  } { { "add_subtract.v" "mux1" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1bit CSA_32bit:csa_1\|CSA_16bit:csa15_0\|mux_1bit:mux2 " "Elaborating entity \"mux_1bit\" for hierarchy \"CSA_32bit:csa_1\|CSA_16bit:csa15_0\|mux_1bit:mux2\"" {  } { { "add_subtract.v" "mux2" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit CSA_32bit:csa_1\|mux_16bit:mux3 " "Elaborating entity \"mux_16bit\" for hierarchy \"CSA_32bit:csa_1\|mux_16bit:mux3\"" {  } { { "add_subtract.v" "mux3" { Text "C:/Users/adolf/Desktop/master/550D/project/add_subtract/add_subtract.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375552364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663375552925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adolf/Desktop/master/550D/project/add_subtract/output_files/add_subtract.map.smsg " "Generated suppressed messages file C:/Users/adolf/Desktop/master/550D/project/add_subtract/output_files/add_subtract.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663375553242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663375553327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663375553327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663375553364 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663375553364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663375553364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663375553364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663375553377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 20:45:53 2022 " "Processing ended: Fri Sep 16 20:45:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663375553377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663375553377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663375553377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663375553377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663375559623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663375559630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 20:45:59 2022 " "Processing started: Fri Sep 16 20:45:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663375559630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1663375559630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp add_subtract -c add_subtract --netlist_type=sgate " "Command: quartus_npp add_subtract -c add_subtract --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1663375559630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1663375559842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663375559868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 20:45:59 2022 " "Processing ended: Fri Sep 16 20:45:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663375559868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663375559868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663375559868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1663375559868 ""}
