/* Generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */
module MachineModeCore(clock, reset, io_reset_rst_n, io_reset_boot_addr, io_instr_instr_req, io_instr_instr_gnt, io_instr_instr_addr, io_instr_instr_rdata, io_data_data_req, io_data_data_gnt, io_data_data_addr, io_data_data_be, io_data_data_we, io_data_data_wdata, io_data_data_rdata, io_rvfi_rvfi_valid, io_rvfi_rvfi_order, io_rvfi_rvfi_insn, io_rvfi_rvfi_trap, io_rvfi_rvfi_halt, io_rvfi_rvfi_intr
, io_rvfi_rvfi_mode, io_rvfi_rvfi_ixl, io_rvfi_rvfi_rs1_addr, io_rvfi_rvfi_rs2_addr, io_rvfi_rvfi_rs1_rdata, io_rvfi_rvfi_rs2_rdata, io_rvfi_rvfi_rd_addr, io_rvfi_rvfi_rd_wdata, io_rvfi_rvfi_pc_rdata, io_rvfi_rvfi_pc_wdata, io_rvfi_rvfi_mem_addr, io_rvfi_rvfi_mem_rmask, io_rvfi_rvfi_mem_wmask, io_rvfi_rvfi_mem_rdata, io_rvfi_rvfi_mem_wdata, csr_rvfi_0_2_rmask, csr_rvfi_0_2_wmask, csr_rvfi_0_2_rdata, csr_rvfi_0_2_wdata, csr_rvfi_1_2_rmask, csr_rvfi_1_2_wmask
, csr_rvfi_1_2_rdata, csr_rvfi_1_2_wdata, csr_rvfi_2_2_rmask, csr_rvfi_2_2_wmask, csr_rvfi_2_2_rdata, csr_rvfi_2_2_wdata, csr_rvfi_3_2_rmask, csr_rvfi_3_2_wmask, csr_rvfi_3_2_rdata, csr_rvfi_3_2_wdata, csr_rvfi_4_2_rmask, csr_rvfi_4_2_wmask, csr_rvfi_4_2_rdata, csr_rvfi_4_2_wdata, csr_rvfi_5_2_rmask, csr_rvfi_5_2_wmask, csr_rvfi_5_2_rdata, csr_rvfi_5_2_wdata, csr_rvfi_6_2_rmask, csr_rvfi_6_2_wmask, csr_rvfi_6_2_rdata
, csr_rvfi_6_2_wdata, csr_rvfi_7_2_rmask, csr_rvfi_7_2_wmask, csr_rvfi_7_2_rdata, csr_rvfi_7_2_wdata, csr_rvfi_8_2_rmask, csr_rvfi_8_2_wmask, csr_rvfi_8_2_rdata, csr_rvfi_8_2_wdata, csr_rvfi_9_2_rmask, csr_rvfi_9_2_wmask, csr_rvfi_9_2_rdata, csr_rvfi_9_2_wdata, csr_rvfi_10_2_rmask, csr_rvfi_10_2_wmask, csr_rvfi_10_2_rdata, csr_rvfi_10_2_wdata, csr_rvfi_11_2_rmask, csr_rvfi_11_2_wmask, csr_rvfi_11_2_rdata, csr_rvfi_11_2_wdata
, csr_rvfi_12_2_rmask, csr_rvfi_12_2_wmask, csr_rvfi_12_2_rdata, csr_rvfi_12_2_wdata, csr_rvfi_13_2_rmask, csr_rvfi_13_2_wmask, csr_rvfi_13_2_rdata, csr_rvfi_13_2_wdata, csr_rvfi_14_2_rmask, csr_rvfi_14_2_wmask, csr_rvfi_14_2_rdata, csr_rvfi_14_2_wdata, csr_rvfi_15_2_rmask, csr_rvfi_15_2_wmask, csr_rvfi_15_2_rdata, csr_rvfi_15_2_wdata, csr_rvfi_16_2_rmask, csr_rvfi_16_2_wmask, csr_rvfi_16_2_rdata, csr_rvfi_16_2_wdata, csr_rvfi_17_2_rmask
, csr_rvfi_17_2_wmask, csr_rvfi_17_2_rdata, csr_rvfi_17_2_wdata, csr_rvfi_18_2_rmask, csr_rvfi_18_2_wmask, csr_rvfi_18_2_rdata, csr_rvfi_18_2_wdata, csr_rvfi_19_2_rmask, csr_rvfi_19_2_wmask, csr_rvfi_19_2_rdata, csr_rvfi_19_2_wdata, csr_rvfi_20_2_rmask, csr_rvfi_20_2_wmask, csr_rvfi_20_2_rdata, csr_rvfi_20_2_wdata, csr_rvfi_21_2_rmask, csr_rvfi_21_2_wmask, csr_rvfi_21_2_rdata, csr_rvfi_21_2_wdata, csr_rvfi_22_2_rmask, csr_rvfi_22_2_wmask
, csr_rvfi_22_2_rdata, csr_rvfi_22_2_wdata, csr_rvfi_23_2_rmask, csr_rvfi_23_2_wmask, csr_rvfi_23_2_rdata, csr_rvfi_23_2_wdata, csr_rvfi_24_2_rmask, csr_rvfi_24_2_wmask, csr_rvfi_24_2_rdata, csr_rvfi_24_2_wdata, csr_rvfi_25_2_rmask, csr_rvfi_25_2_wmask, csr_rvfi_25_2_rdata, csr_rvfi_25_2_wdata, csr_rvfi_26_2_rmask, csr_rvfi_26_2_wmask, csr_rvfi_26_2_rdata, csr_rvfi_26_2_wdata, csr_rvfi_27_2_rmask, csr_rvfi_27_2_wmask, csr_rvfi_27_2_rdata
, csr_rvfi_27_2_wdata, csr_rvfi_28_2_rmask, csr_rvfi_28_2_wmask, csr_rvfi_28_2_rdata, csr_rvfi_28_2_wdata, csr_rvfi_29_2_rmask, csr_rvfi_29_2_wmask, csr_rvfi_29_2_rdata, csr_rvfi_29_2_wdata, csr_rvfi_30_2_rmask, csr_rvfi_30_2_wmask, csr_rvfi_30_2_rdata, csr_rvfi_30_2_wdata, csr_rvfi_31_2_rmask, csr_rvfi_31_2_wmask, csr_rvfi_31_2_rdata, csr_rvfi_31_2_wdata, io_interrupt_m_ext, io_interrupt_m_timer);
  wire [63:0] _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire [31:0] _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire [31:0] _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire [31:0] _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire [31:0] _0211_;
  wire [30:0] _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire [31:0] _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire [31:0] _0243_;
  wire [31:0] _0244_;
  wire [31:0] _0245_;
  wire [31:0] _0246_;
  wire [31:0] _0247_;
  wire [31:0] _0248_;
  wire [31:0] _0249_;
  wire [31:0] _0250_;
  wire [31:0] _0251_;
  wire [31:0] _0252_;
  wire [31:0] _0253_;
  wire [31:0] _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire [31:0] _0259_;
  wire [31:0] _0260_;
  wire [31:0] _0261_;
  wire [31:0] _0262_;
  wire [31:0] _0263_;
  wire [31:0] _0264_;
  wire [31:0] _0265_;
  wire [31:0] _0266_;
  wire [31:0] _0267_;
  wire [31:0] _0268_;
  wire [31:0] _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire [31:0] _0274_;
  wire [31:0] _0275_;
  wire [31:0] _0276_;
  wire [31:0] _0277_;
  wire [31:0] _0278_;
  wire [31:0] _0279_;
  wire [31:0] _0280_;
  wire [31:0] _0281_;
  wire [31:0] _0282_;
  wire [31:0] _0283_;
  wire [31:0] _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire [31:0] _0289_;
  wire [31:0] _0290_;
  wire [31:0] _0291_;
  wire [31:0] _0292_;
  wire [31:0] _0293_;
  wire [31:0] _0294_;
  wire [31:0] _0295_;
  wire [31:0] _0296_;
  wire [31:0] _0297_;
  wire [31:0] _0298_;
  wire [31:0] _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire [31:0] _0304_;
  wire [31:0] _0305_;
  wire [31:0] _0306_;
  wire [31:0] _0307_;
  wire [31:0] _0308_;
  wire [31:0] _0309_;
  wire [31:0] _0310_;
  wire [31:0] _0311_;
  wire [31:0] _0312_;
  wire [31:0] _0313_;
  wire [31:0] _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire [31:0] _0319_;
  wire [31:0] _0320_;
  wire [31:0] _0321_;
  wire [31:0] _0322_;
  wire [31:0] _0323_;
  wire [31:0] _0324_;
  wire [31:0] _0325_;
  wire [31:0] _0326_;
  wire [31:0] _0327_;
  wire [31:0] _0328_;
  wire [31:0] _0329_;
  wire _0330_;
  wire [31:0] _0331_;
  wire [31:0] _0332_;
  wire [31:0] _0333_;
  wire [31:0] _0334_;
  wire [31:0] _0335_;
  wire [31:0] _0336_;
  wire [31:0] _0337_;
  wire [31:0] _0338_;
  wire [31:0] _0339_;
  wire [31:0] _0340_;
  wire _0341_;
  wire _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire [31:0] _0345_;
  wire [31:0] _0346_;
  wire [31:0] _0347_;
  wire [31:0] _0348_;
  wire [31:0] _0349_;
  wire [31:0] _0350_;
  wire [31:0] _0351_;
  wire [31:0] _0352_;
  wire [31:0] _0353_;
  wire [31:0] _0354_;
  wire [31:0] _0355_;
  wire [31:0] _0356_;
  wire [31:0] _0357_;
  wire [31:0] _0358_;
  wire [31:0] _0359_;
  wire [31:0] _0360_;
  wire [31:0] _0361_;
  wire [31:0] _0362_;
  wire [31:0] _0363_;
  wire [31:0] _0364_;
  wire [31:0] _0365_;
  wire [31:0] _0366_;
  wire [31:0] _0367_;
  wire _0368_;
  wire [31:0] _0369_;
  wire [31:0] _0370_;
  wire [31:0] _0371_;
  wire [31:0] _0372_;
  wire [31:0] _0373_;
  wire _0374_;
  wire [31:0] _0375_;
  wire [31:0] _0376_;
  wire [31:0] _0377_;
  wire [31:0] _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire [31:0] _0383_;
  wire [31:0] _0384_;
  wire [31:0] _0385_;
  wire [31:0] _0386_;
  wire [31:0] _0387_;
  wire [31:0] _0388_;
  wire [31:0] _0389_;
  wire [31:0] _0390_;
  wire [31:0] _0391_;
  wire [31:0] _0392_;
  wire [31:0] _0393_;
  wire [31:0] _0394_;
  wire [31:0] _0395_;
  wire [31:0] _0396_;
  wire [1:0] _0397_;
  wire [1:0] _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire [31:0] _0404_;
  wire [31:0] _0405_;
  wire [31:0] _0406_;
  wire [31:0] _0407_;
  wire [31:0] _0408_;
  wire [31:0] _0409_;
  wire [31:0] _0410_;
  wire [31:0] _0411_;
  wire [31:0] _0412_;
  wire [31:0] _0413_;
  wire [31:0] _0414_;
  wire [31:0] _0415_;
  wire [31:0] _0416_;
  wire [31:0] _0417_;
  wire [31:0] _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire [31:0] _0423_;
  wire [31:0] _0424_;
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  wire [31:0] _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire [31:0] _0438_;
  wire [31:0] _0439_;
  wire [31:0] _0440_;
  wire [31:0] _0441_;
  wire [31:0] _0442_;
  wire [31:0] _0443_;
  wire [31:0] _0444_;
  wire [31:0] _0445_;
  wire [31:0] _0446_;
  wire [31:0] _0447_;
  wire [31:0] _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire [31:0] _0453_;
  wire [31:0] _0454_;
  wire [31:0] _0455_;
  wire [31:0] _0456_;
  wire [31:0] _0457_;
  wire [31:0] _0458_;
  wire [31:0] _0459_;
  wire [31:0] _0460_;
  wire [31:0] _0461_;
  wire [31:0] _0462_;
  wire [31:0] _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire [31:0] _0468_;
  wire [31:0] _0469_;
  wire [31:0] _0470_;
  wire [31:0] _0471_;
  wire [31:0] _0472_;
  wire [31:0] _0473_;
  wire [31:0] _0474_;
  wire [31:0] _0475_;
  wire [31:0] _0476_;
  wire [31:0] _0477_;
  wire [31:0] _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire [31:0] _0483_;
  wire [31:0] _0484_;
  wire [31:0] _0485_;
  wire [31:0] _0486_;
  wire [31:0] _0487_;
  wire [31:0] _0488_;
  wire [31:0] _0489_;
  wire [31:0] _0490_;
  wire [31:0] _0491_;
  wire [31:0] _0492_;
  wire [31:0] _0493_;
  wire [31:0] _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire [31:0] _0499_;
  wire [31:0] _0500_;
  wire [31:0] _0501_;
  wire [31:0] _0502_;
  wire [31:0] _0503_;
  wire [31:0] _0504_;
  wire [31:0] _0505_;
  wire [31:0] _0506_;
  wire [31:0] _0507_;
  wire [31:0] _0508_;
  wire [31:0] _0509_;
  wire [31:0] _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire [31:0] _0515_;
  wire [31:0] _0516_;
  wire [31:0] _0517_;
  wire [31:0] _0518_;
  wire [31:0] _0519_;
  wire [31:0] _0520_;
  wire [31:0] _0521_;
  wire [31:0] _0522_;
  wire [31:0] _0523_;
  wire [31:0] _0524_;
  wire [31:0] _0525_;
  wire [31:0] _0526_;
  wire [31:0] _0527_;
  wire [31:0] _0528_;
  wire [31:0] _0529_;
  wire _0530_;
  wire [31:0] _0531_;
  wire [31:0] _0532_;
  wire _0533_;
  wire _0534_;
  wire [31:0] _0535_;
  wire [31:0] _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire [18:0] _0547_;
  wire [31:0] _0548_;
  wire [31:0] _0549_;
  wire [31:0] _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire [2:0] _0555_;
  wire [31:0] _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire [4:0] _0561_;
  wire [31:0] _0562_;
  wire [31:0] _0563_;
  wire [31:0] _0564_;
  wire [31:0] _0565_;
  wire [31:0] _0566_;
  wire [31:0] _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire [11:0] _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire [28:0] _0791_;
  wire [28:0] _0792_;
  wire [28:0] _0793_;
  wire [31:0] _0794_;
  wire _0795_;
  wire [31:0] _0796_;
  wire [31:0] _0797_;
  wire [31:0] _0798_;
  wire [31:0] _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire [1:0] _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire [1:0] _0910_;
  wire [2:0] _0911_;
  wire [2:0] _0912_;
  wire [2:0] _0913_;
  wire [2:0] _0914_;
  wire [2:0] _0915_;
  wire [2:0] _0916_;
  wire [3:0] _0917_;
  wire [3:0] _0918_;
  wire [3:0] _0919_;
  wire [3:0] _0920_;
  wire [3:0] _0921_;
  wire [3:0] _0922_;
  wire [3:0] _0923_;
  wire [1:0] _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire [28:0] _1068_;
  wire [28:0] _1069_;
  wire [28:0] _1070_;
  wire [28:0] _1071_;
  wire [28:0] _1072_;
  wire [28:0] _1073_;
  wire [28:0] _1074_;
  wire [28:0] _1075_;
  wire [28:0] _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire [31:0] _1084_;
  wire [31:0] _1085_;
  wire [31:0] _1086_;
  wire [31:0] _1087_;
  wire [31:0] _1088_;
  wire [31:0] _1089_;
  wire [31:0] _1090_;
  wire [31:0] _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire [31:0] _1097_;
  wire _1098_;
  wire [31:0] _1099_;
  wire [31:0] _1100_;
  wire [31:0] _1101_;
  wire [31:0] _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire [31:0] _1106_;
  wire _1107_;
  wire [31:0] _1108_;
  wire [31:0] _1109_;
  wire [31:0] _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire [31:0] _1178_;
  wire [31:0] _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire [31:0] _1197_;
  wire [31:0] _1198_;
  wire [31:0] _1199_;
  wire [31:0] _1200_;
  wire [3:0] _1201_;
  wire [3:0] _1202_;
  wire [31:0] _1203_;
  wire [31:0] _1204_;
  wire [31:0] _1205_;
  wire [31:0] _1206_;
  wire _1207_;
  wire [1:0] _1208_;
  wire [4:0] _1209_;
  wire [4:0] _1210_;
  wire [4:0] _1211_;
  wire [4:0] _1212_;
  wire [4:0] _1213_;
  wire [4:0] _1214_;
  wire [4:0] _1215_;
  wire [4:0] _1216_;
  wire [4:0] _1217_;
  wire [31:0] _1218_;
  wire [31:0] _1219_;
  wire [31:0] _1220_;
  wire [31:0] _1221_;
  wire [31:0] _1222_;
  wire [31:0] _1223_;
  wire [31:0] _1224_;
  wire _1225_;
  wire _1226_;
  wire [31:0] _1227_;
  wire _GEN;
  wire _GEN_0;
  wire _GEN_1;
  wire [31:0] _GEN_2;
  wire _GEN_3;
  wire _GEN_4;
  wire _GEN_5;
  wire _executionUnits_0_io_has_interrupt;
  wire [31:0] _executionUnits_0_io_pc_pc_wdata;
  wire _executionUnits_0_io_pc_pc_we;
  wire [4:0] _executionUnits_0_io_reg_reg_rd;
  wire [4:0] _executionUnits_0_io_reg_reg_rs1;
  wire [4:0] _executionUnits_0_io_reg_reg_rs2;
  wire [31:0] _executionUnits_0_io_reg_reg_write_data;
  wire _executionUnits_0_io_reg_reg_write_en;
  wire [31:0] _executionUnits_0_io_trap_trap_reason;
  wire _executionUnits_0_io_trap_trap_valid;
  wire _executionUnits_0_io_valid;
  wire [31:0] _executionUnits_0_trap_pc;
  wire [31:0] _executionUnits_1_io_data_data_addr;
  wire [3:0] _executionUnits_1_io_data_data_be;
  wire _executionUnits_1_io_data_data_req;
  wire [31:0] _executionUnits_1_io_data_data_wdata;
  wire _executionUnits_1_io_data_data_we;
  wire [31:0] _executionUnits_1_io_pc_pc_wdata;
  wire _executionUnits_1_io_pc_pc_we;
  wire [4:0] _executionUnits_1_io_reg_reg_rd;
  wire [4:0] _executionUnits_1_io_reg_reg_rs1;
  wire [4:0] _executionUnits_1_io_reg_reg_rs2;
  wire [31:0] _executionUnits_1_io_reg_reg_write_data;
  wire _executionUnits_1_io_reg_reg_write_en;
  wire [1:0] _executionUnits_1_io_stall;
  wire _executionUnits_1_io_valid;
  wire [31:0] _executionUnits_2_io_pc_pc_wdata;
  wire [4:0] _executionUnits_2_io_reg_reg_rd;
  wire [4:0] _executionUnits_2_io_reg_reg_rs1;
  wire [4:0] _executionUnits_2_io_reg_reg_rs2;
  wire [31:0] _executionUnits_2_io_reg_reg_write_data;
  wire _executionUnits_2_io_valid;
  wire [31:0] _executionUnits_3_io_pc_pc_wdata;
  wire [4:0] _executionUnits_3_io_reg_reg_rd;
  wire [4:0] _executionUnits_3_io_reg_reg_rs1;
  wire [4:0] _executionUnits_3_io_reg_reg_rs2;
  wire [31:0] _executionUnits_3_io_reg_reg_write_data;
  wire _executionUnits_3_io_valid;
  wire [31:0] _pc_io_pc;
  wire [31:0] _register_file_io_reg_read_data1;
  wire [31:0] _register_file_io_reg_read_data2;
  input clock;
  wire clock;
  output [31:0] csr_rvfi_0_2_rdata;
  wire [31:0] csr_rvfi_0_2_rdata;
  output [31:0] csr_rvfi_0_2_rmask;
  wire [31:0] csr_rvfi_0_2_rmask;
  output [31:0] csr_rvfi_0_2_wdata;
  wire [31:0] csr_rvfi_0_2_wdata;
  output [31:0] csr_rvfi_0_2_wmask;
  wire [31:0] csr_rvfi_0_2_wmask;
  output [31:0] csr_rvfi_10_2_rdata;
  wire [31:0] csr_rvfi_10_2_rdata;
  output [31:0] csr_rvfi_10_2_rmask;
  wire [31:0] csr_rvfi_10_2_rmask;
  output [31:0] csr_rvfi_10_2_wdata;
  wire [31:0] csr_rvfi_10_2_wdata;
  output [31:0] csr_rvfi_10_2_wmask;
  wire [31:0] csr_rvfi_10_2_wmask;
  output [31:0] csr_rvfi_11_2_rdata;
  wire [31:0] csr_rvfi_11_2_rdata;
  output [31:0] csr_rvfi_11_2_rmask;
  wire [31:0] csr_rvfi_11_2_rmask;
  output [31:0] csr_rvfi_11_2_wdata;
  wire [31:0] csr_rvfi_11_2_wdata;
  output [31:0] csr_rvfi_11_2_wmask;
  wire [31:0] csr_rvfi_11_2_wmask;
  output [31:0] csr_rvfi_12_2_rdata;
  wire [31:0] csr_rvfi_12_2_rdata;
  output [31:0] csr_rvfi_12_2_rmask;
  wire [31:0] csr_rvfi_12_2_rmask;
  output [31:0] csr_rvfi_12_2_wdata;
  wire [31:0] csr_rvfi_12_2_wdata;
  output [31:0] csr_rvfi_12_2_wmask;
  wire [31:0] csr_rvfi_12_2_wmask;
  output [31:0] csr_rvfi_13_2_rdata;
  wire [31:0] csr_rvfi_13_2_rdata;
  output [31:0] csr_rvfi_13_2_rmask;
  wire [31:0] csr_rvfi_13_2_rmask;
  output [31:0] csr_rvfi_13_2_wdata;
  wire [31:0] csr_rvfi_13_2_wdata;
  output [31:0] csr_rvfi_13_2_wmask;
  wire [31:0] csr_rvfi_13_2_wmask;
  output [31:0] csr_rvfi_14_2_rdata;
  wire [31:0] csr_rvfi_14_2_rdata;
  output [31:0] csr_rvfi_14_2_rmask;
  wire [31:0] csr_rvfi_14_2_rmask;
  output [31:0] csr_rvfi_14_2_wdata;
  wire [31:0] csr_rvfi_14_2_wdata;
  output [31:0] csr_rvfi_14_2_wmask;
  wire [31:0] csr_rvfi_14_2_wmask;
  output [31:0] csr_rvfi_15_2_rdata;
  wire [31:0] csr_rvfi_15_2_rdata;
  output [31:0] csr_rvfi_15_2_rmask;
  wire [31:0] csr_rvfi_15_2_rmask;
  output [31:0] csr_rvfi_15_2_wdata;
  wire [31:0] csr_rvfi_15_2_wdata;
  output [31:0] csr_rvfi_15_2_wmask;
  wire [31:0] csr_rvfi_15_2_wmask;
  output [31:0] csr_rvfi_16_2_rdata;
  wire [31:0] csr_rvfi_16_2_rdata;
  output [31:0] csr_rvfi_16_2_rmask;
  wire [31:0] csr_rvfi_16_2_rmask;
  output [31:0] csr_rvfi_16_2_wdata;
  wire [31:0] csr_rvfi_16_2_wdata;
  output [31:0] csr_rvfi_16_2_wmask;
  wire [31:0] csr_rvfi_16_2_wmask;
  output [31:0] csr_rvfi_17_2_rdata;
  wire [31:0] csr_rvfi_17_2_rdata;
  output [31:0] csr_rvfi_17_2_rmask;
  wire [31:0] csr_rvfi_17_2_rmask;
  output [31:0] csr_rvfi_17_2_wdata;
  wire [31:0] csr_rvfi_17_2_wdata;
  output [31:0] csr_rvfi_17_2_wmask;
  wire [31:0] csr_rvfi_17_2_wmask;
  output [31:0] csr_rvfi_18_2_rdata;
  wire [31:0] csr_rvfi_18_2_rdata;
  output [31:0] csr_rvfi_18_2_rmask;
  wire [31:0] csr_rvfi_18_2_rmask;
  output [31:0] csr_rvfi_18_2_wdata;
  wire [31:0] csr_rvfi_18_2_wdata;
  output [31:0] csr_rvfi_18_2_wmask;
  wire [31:0] csr_rvfi_18_2_wmask;
  output [31:0] csr_rvfi_19_2_rdata;
  wire [31:0] csr_rvfi_19_2_rdata;
  output [31:0] csr_rvfi_19_2_rmask;
  wire [31:0] csr_rvfi_19_2_rmask;
  output [31:0] csr_rvfi_19_2_wdata;
  wire [31:0] csr_rvfi_19_2_wdata;
  output [31:0] csr_rvfi_19_2_wmask;
  wire [31:0] csr_rvfi_19_2_wmask;
  output [31:0] csr_rvfi_1_2_rdata;
  wire [31:0] csr_rvfi_1_2_rdata;
  output [31:0] csr_rvfi_1_2_rmask;
  wire [31:0] csr_rvfi_1_2_rmask;
  output [31:0] csr_rvfi_1_2_wdata;
  wire [31:0] csr_rvfi_1_2_wdata;
  output [31:0] csr_rvfi_1_2_wmask;
  wire [31:0] csr_rvfi_1_2_wmask;
  output [31:0] csr_rvfi_20_2_rdata;
  wire [31:0] csr_rvfi_20_2_rdata;
  output [31:0] csr_rvfi_20_2_rmask;
  wire [31:0] csr_rvfi_20_2_rmask;
  output [31:0] csr_rvfi_20_2_wdata;
  wire [31:0] csr_rvfi_20_2_wdata;
  output [31:0] csr_rvfi_20_2_wmask;
  wire [31:0] csr_rvfi_20_2_wmask;
  output [31:0] csr_rvfi_21_2_rdata;
  wire [31:0] csr_rvfi_21_2_rdata;
  output [31:0] csr_rvfi_21_2_rmask;
  wire [31:0] csr_rvfi_21_2_rmask;
  output [31:0] csr_rvfi_21_2_wdata;
  wire [31:0] csr_rvfi_21_2_wdata;
  output [31:0] csr_rvfi_21_2_wmask;
  wire [31:0] csr_rvfi_21_2_wmask;
  output [31:0] csr_rvfi_22_2_rdata;
  wire [31:0] csr_rvfi_22_2_rdata;
  output [31:0] csr_rvfi_22_2_rmask;
  wire [31:0] csr_rvfi_22_2_rmask;
  output [31:0] csr_rvfi_22_2_wdata;
  wire [31:0] csr_rvfi_22_2_wdata;
  output [31:0] csr_rvfi_22_2_wmask;
  wire [31:0] csr_rvfi_22_2_wmask;
  output [31:0] csr_rvfi_23_2_rdata;
  wire [31:0] csr_rvfi_23_2_rdata;
  output [31:0] csr_rvfi_23_2_rmask;
  wire [31:0] csr_rvfi_23_2_rmask;
  output [31:0] csr_rvfi_23_2_wdata;
  wire [31:0] csr_rvfi_23_2_wdata;
  output [31:0] csr_rvfi_23_2_wmask;
  wire [31:0] csr_rvfi_23_2_wmask;
  output [31:0] csr_rvfi_24_2_rdata;
  wire [31:0] csr_rvfi_24_2_rdata;
  output [31:0] csr_rvfi_24_2_rmask;
  wire [31:0] csr_rvfi_24_2_rmask;
  output [31:0] csr_rvfi_24_2_wdata;
  wire [31:0] csr_rvfi_24_2_wdata;
  output [31:0] csr_rvfi_24_2_wmask;
  wire [31:0] csr_rvfi_24_2_wmask;
  output [31:0] csr_rvfi_25_2_rdata;
  wire [31:0] csr_rvfi_25_2_rdata;
  output [31:0] csr_rvfi_25_2_rmask;
  wire [31:0] csr_rvfi_25_2_rmask;
  output [31:0] csr_rvfi_25_2_wdata;
  wire [31:0] csr_rvfi_25_2_wdata;
  output [31:0] csr_rvfi_25_2_wmask;
  wire [31:0] csr_rvfi_25_2_wmask;
  output [31:0] csr_rvfi_26_2_rdata;
  wire [31:0] csr_rvfi_26_2_rdata;
  output [31:0] csr_rvfi_26_2_rmask;
  wire [31:0] csr_rvfi_26_2_rmask;
  output [31:0] csr_rvfi_26_2_wdata;
  wire [31:0] csr_rvfi_26_2_wdata;
  output [31:0] csr_rvfi_26_2_wmask;
  wire [31:0] csr_rvfi_26_2_wmask;
  output [31:0] csr_rvfi_27_2_rdata;
  wire [31:0] csr_rvfi_27_2_rdata;
  output [31:0] csr_rvfi_27_2_rmask;
  wire [31:0] csr_rvfi_27_2_rmask;
  output [31:0] csr_rvfi_27_2_wdata;
  wire [31:0] csr_rvfi_27_2_wdata;
  output [31:0] csr_rvfi_27_2_wmask;
  wire [31:0] csr_rvfi_27_2_wmask;
  output [31:0] csr_rvfi_28_2_rdata;
  wire [31:0] csr_rvfi_28_2_rdata;
  output [31:0] csr_rvfi_28_2_rmask;
  wire [31:0] csr_rvfi_28_2_rmask;
  output [31:0] csr_rvfi_28_2_wdata;
  wire [31:0] csr_rvfi_28_2_wdata;
  output [31:0] csr_rvfi_28_2_wmask;
  wire [31:0] csr_rvfi_28_2_wmask;
  output [31:0] csr_rvfi_29_2_rdata;
  wire [31:0] csr_rvfi_29_2_rdata;
  output [31:0] csr_rvfi_29_2_rmask;
  wire [31:0] csr_rvfi_29_2_rmask;
  output [31:0] csr_rvfi_29_2_wdata;
  wire [31:0] csr_rvfi_29_2_wdata;
  output [31:0] csr_rvfi_29_2_wmask;
  wire [31:0] csr_rvfi_29_2_wmask;
  output [31:0] csr_rvfi_2_2_rdata;
  wire [31:0] csr_rvfi_2_2_rdata;
  output [31:0] csr_rvfi_2_2_rmask;
  wire [31:0] csr_rvfi_2_2_rmask;
  output [31:0] csr_rvfi_2_2_wdata;
  wire [31:0] csr_rvfi_2_2_wdata;
  output [31:0] csr_rvfi_2_2_wmask;
  wire [31:0] csr_rvfi_2_2_wmask;
  output [31:0] csr_rvfi_30_2_rdata;
  wire [31:0] csr_rvfi_30_2_rdata;
  output [31:0] csr_rvfi_30_2_rmask;
  wire [31:0] csr_rvfi_30_2_rmask;
  output [31:0] csr_rvfi_30_2_wdata;
  wire [31:0] csr_rvfi_30_2_wdata;
  output [31:0] csr_rvfi_30_2_wmask;
  wire [31:0] csr_rvfi_30_2_wmask;
  output [31:0] csr_rvfi_31_2_rdata;
  wire [31:0] csr_rvfi_31_2_rdata;
  output [31:0] csr_rvfi_31_2_rmask;
  wire [31:0] csr_rvfi_31_2_rmask;
  output [31:0] csr_rvfi_31_2_wdata;
  wire [31:0] csr_rvfi_31_2_wdata;
  output [31:0] csr_rvfi_31_2_wmask;
  wire [31:0] csr_rvfi_31_2_wmask;
  output [31:0] csr_rvfi_3_2_rdata;
  wire [31:0] csr_rvfi_3_2_rdata;
  output [31:0] csr_rvfi_3_2_rmask;
  wire [31:0] csr_rvfi_3_2_rmask;
  output [31:0] csr_rvfi_3_2_wdata;
  wire [31:0] csr_rvfi_3_2_wdata;
  output [31:0] csr_rvfi_3_2_wmask;
  wire [31:0] csr_rvfi_3_2_wmask;
  output [31:0] csr_rvfi_4_2_rdata;
  wire [31:0] csr_rvfi_4_2_rdata;
  output [31:0] csr_rvfi_4_2_rmask;
  wire [31:0] csr_rvfi_4_2_rmask;
  output [31:0] csr_rvfi_4_2_wdata;
  wire [31:0] csr_rvfi_4_2_wdata;
  output [31:0] csr_rvfi_4_2_wmask;
  wire [31:0] csr_rvfi_4_2_wmask;
  output [31:0] csr_rvfi_5_2_rdata;
  wire [31:0] csr_rvfi_5_2_rdata;
  output [31:0] csr_rvfi_5_2_rmask;
  wire [31:0] csr_rvfi_5_2_rmask;
  output [31:0] csr_rvfi_5_2_wdata;
  wire [31:0] csr_rvfi_5_2_wdata;
  output [31:0] csr_rvfi_5_2_wmask;
  wire [31:0] csr_rvfi_5_2_wmask;
  output [31:0] csr_rvfi_6_2_rdata;
  wire [31:0] csr_rvfi_6_2_rdata;
  output [31:0] csr_rvfi_6_2_rmask;
  wire [31:0] csr_rvfi_6_2_rmask;
  output [31:0] csr_rvfi_6_2_wdata;
  wire [31:0] csr_rvfi_6_2_wdata;
  output [31:0] csr_rvfi_6_2_wmask;
  wire [31:0] csr_rvfi_6_2_wmask;
  output [31:0] csr_rvfi_7_2_rdata;
  wire [31:0] csr_rvfi_7_2_rdata;
  output [31:0] csr_rvfi_7_2_rmask;
  wire [31:0] csr_rvfi_7_2_rmask;
  output [31:0] csr_rvfi_7_2_wdata;
  wire [31:0] csr_rvfi_7_2_wdata;
  output [31:0] csr_rvfi_7_2_wmask;
  wire [31:0] csr_rvfi_7_2_wmask;
  output [31:0] csr_rvfi_8_2_rdata;
  wire [31:0] csr_rvfi_8_2_rdata;
  output [31:0] csr_rvfi_8_2_rmask;
  wire [31:0] csr_rvfi_8_2_rmask;
  output [31:0] csr_rvfi_8_2_wdata;
  wire [31:0] csr_rvfi_8_2_wdata;
  output [31:0] csr_rvfi_8_2_wmask;
  wire [31:0] csr_rvfi_8_2_wmask;
  output [31:0] csr_rvfi_9_2_rdata;
  wire [31:0] csr_rvfi_9_2_rdata;
  output [31:0] csr_rvfi_9_2_rmask;
  wire [31:0] csr_rvfi_9_2_rmask;
  output [31:0] csr_rvfi_9_2_wdata;
  wire [31:0] csr_rvfi_9_2_wdata;
  output [31:0] csr_rvfi_9_2_wmask;
  wire [31:0] csr_rvfi_9_2_wmask;
  reg data_gnt;
  reg [31:0] data_rdata;
  wire [127:0] \executionUnits_0._GEN ;
  wire \executionUnits_0._GEN_0 ;
  wire \executionUnits_0._GEN_1 ;
  wire \executionUnits_0._GEN_10 ;
  wire \executionUnits_0._GEN_100 ;
  wire \executionUnits_0._GEN_101 ;
  wire \executionUnits_0._GEN_102 ;
  wire \executionUnits_0._GEN_103 ;
  wire \executionUnits_0._GEN_104 ;
  wire \executionUnits_0._GEN_105 ;
  wire \executionUnits_0._GEN_106 ;
  wire \executionUnits_0._GEN_107 ;
  wire \executionUnits_0._GEN_108 ;
  wire \executionUnits_0._GEN_109 ;
  wire \executionUnits_0._GEN_11 ;
  wire \executionUnits_0._GEN_110 ;
  wire \executionUnits_0._GEN_111 ;
  wire \executionUnits_0._GEN_112 ;
  wire \executionUnits_0._GEN_113 ;
  wire \executionUnits_0._GEN_114 ;
  wire [31:0] \executionUnits_0._GEN_115 ;
  wire \executionUnits_0._GEN_116 ;
  wire \executionUnits_0._GEN_117 ;
  wire [31:0] \executionUnits_0._GEN_118 ;
  wire \executionUnits_0._GEN_119 ;
  wire \executionUnits_0._GEN_12 ;
  wire \executionUnits_0._GEN_120 ;
  wire \executionUnits_0._GEN_121 ;
  wire \executionUnits_0._GEN_122 ;
  wire \executionUnits_0._GEN_123 ;
  wire \executionUnits_0._GEN_124 ;
  wire \executionUnits_0._GEN_125 ;
  wire [31:0] \executionUnits_0._GEN_126 ;
  wire [31:0] \executionUnits_0._GEN_127 ;
  wire [31:0] \executionUnits_0._GEN_128 ;
  wire \executionUnits_0._GEN_129 ;
  wire \executionUnits_0._GEN_13 ;
  wire \executionUnits_0._GEN_130 ;
  wire \executionUnits_0._GEN_131 ;
  wire \executionUnits_0._GEN_132 ;
  wire \executionUnits_0._GEN_133 ;
  wire \executionUnits_0._GEN_14 ;
  wire \executionUnits_0._GEN_15 ;
  wire \executionUnits_0._GEN_16 ;
  wire \executionUnits_0._GEN_17 ;
  wire \executionUnits_0._GEN_18 ;
  wire \executionUnits_0._GEN_19 ;
  wire \executionUnits_0._GEN_2 ;
  wire \executionUnits_0._GEN_20 ;
  wire \executionUnits_0._GEN_21 ;
  wire \executionUnits_0._GEN_22 ;
  wire \executionUnits_0._GEN_23 ;
  wire \executionUnits_0._GEN_24 ;
  wire \executionUnits_0._GEN_25 ;
  wire \executionUnits_0._GEN_26 ;
  wire \executionUnits_0._GEN_27 ;
  wire \executionUnits_0._GEN_28 ;
  wire \executionUnits_0._GEN_29 ;
  wire \executionUnits_0._GEN_3 ;
  wire \executionUnits_0._GEN_30 ;
  wire \executionUnits_0._GEN_31 ;
  wire \executionUnits_0._GEN_32 ;
  wire \executionUnits_0._GEN_33 ;
  wire \executionUnits_0._GEN_34 ;
  wire \executionUnits_0._GEN_35 ;
  wire \executionUnits_0._GEN_36 ;
  wire \executionUnits_0._GEN_37 ;
  wire \executionUnits_0._GEN_38 ;
  wire \executionUnits_0._GEN_39 ;
  wire \executionUnits_0._GEN_4 ;
  wire \executionUnits_0._GEN_40 ;
  wire \executionUnits_0._GEN_41 ;
  wire \executionUnits_0._GEN_42 ;
  wire \executionUnits_0._GEN_43 ;
  wire \executionUnits_0._GEN_44 ;
  wire \executionUnits_0._GEN_45 ;
  wire \executionUnits_0._GEN_46 ;
  wire \executionUnits_0._GEN_47 ;
  wire \executionUnits_0._GEN_48 ;
  wire \executionUnits_0._GEN_49 ;
  wire \executionUnits_0._GEN_5 ;
  wire \executionUnits_0._GEN_50 ;
  wire \executionUnits_0._GEN_51 ;
  wire \executionUnits_0._GEN_52 ;
  wire \executionUnits_0._GEN_53 ;
  wire \executionUnits_0._GEN_54 ;
  wire \executionUnits_0._GEN_55 ;
  wire \executionUnits_0._GEN_56 ;
  wire \executionUnits_0._GEN_57 ;
  wire \executionUnits_0._GEN_58 ;
  wire \executionUnits_0._GEN_59 ;
  wire \executionUnits_0._GEN_6 ;
  wire \executionUnits_0._GEN_60 ;
  wire \executionUnits_0._GEN_61 ;
  wire \executionUnits_0._GEN_62 ;
  wire \executionUnits_0._GEN_63 ;
  wire \executionUnits_0._GEN_64 ;
  wire \executionUnits_0._GEN_65 ;
  wire \executionUnits_0._GEN_66 ;
  wire \executionUnits_0._GEN_67 ;
  wire \executionUnits_0._GEN_68 ;
  wire \executionUnits_0._GEN_69 ;
  wire [31:0] \executionUnits_0._GEN_7 ;
  wire \executionUnits_0._GEN_70 ;
  wire \executionUnits_0._GEN_71 ;
  wire \executionUnits_0._GEN_72 ;
  wire \executionUnits_0._GEN_73 ;
  wire \executionUnits_0._GEN_74 ;
  wire \executionUnits_0._GEN_75 ;
  wire \executionUnits_0._GEN_76 ;
  wire \executionUnits_0._GEN_77 ;
  wire \executionUnits_0._GEN_78 ;
  wire \executionUnits_0._GEN_79 ;
  wire \executionUnits_0._GEN_8 ;
  wire \executionUnits_0._GEN_80 ;
  wire \executionUnits_0._GEN_81 ;
  wire \executionUnits_0._GEN_82 ;
  wire \executionUnits_0._GEN_83 ;
  wire \executionUnits_0._GEN_84 ;
  wire \executionUnits_0._GEN_85 ;
  wire \executionUnits_0._GEN_86 ;
  wire \executionUnits_0._GEN_87 ;
  wire \executionUnits_0._GEN_88 ;
  wire \executionUnits_0._GEN_89 ;
  wire \executionUnits_0._GEN_9 ;
  wire \executionUnits_0._GEN_90 ;
  wire \executionUnits_0._GEN_91 ;
  wire \executionUnits_0._GEN_92 ;
  wire \executionUnits_0._GEN_93 ;
  wire \executionUnits_0._GEN_94 ;
  wire \executionUnits_0._GEN_95 ;
  wire \executionUnits_0._GEN_96 ;
  wire \executionUnits_0._GEN_97 ;
  wire [31:0] \executionUnits_0._GEN_98 ;
  wire \executionUnits_0._GEN_99 ;
  wire [31:0] \executionUnits_0._csrs_0_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_10_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_11_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_13_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_14_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_15_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_16_2_io_r_data ;
  wire \executionUnits_0._csrs_16_2_overflow ;
  wire [31:0] \executionUnits_0._csrs_19_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_1_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_21_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_22_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_23_2_io_r_data ;
  wire \executionUnits_0._csrs_23_2_overflow ;
  wire [31:0] \executionUnits_0._csrs_2_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_7_2_io_r_data ;
  wire [31:0] \executionUnits_0._csrs_9_2_io_r_data ;
  wire [11:0] \executionUnits_0._decoder_io_csr_address ;
  wire [31:0] \executionUnits_0._decoder_io_imm ;
  wire [28:0] \executionUnits_0._decoder_io_instr_type ;
  wire [4:0] \executionUnits_0._decoder_io_rd ;
  wire [4:0] \executionUnits_0._decoder_io_rs1 ;
  wire [1:0] \executionUnits_0._priv_level_T_11 ;
  wire \executionUnits_0.clock ;
  wire [11:0] \executionUnits_0.csr_name ;
  wire [31:0] \executionUnits_0.csr_rvfi_0_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_0_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_10_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_10_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_11_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_11_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_12_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_12_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_13_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_13_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_14_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_14_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_15_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_15_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_16_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_16_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_17_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_17_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_18_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_18_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_19_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_19_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_4_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_4_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_5_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_5_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_7_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_7_2_wdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_9_2_rdata ;
  wire [31:0] \executionUnits_0.csr_rvfi_9_2_wdata ;
  wire \executionUnits_0.csrs_0_2._GEN ;
  wire \executionUnits_0.csrs_0_2.clock ;
  wire [31:0] \executionUnits_0.csrs_0_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_0_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_0_2.io_r_data ;
  wire \executionUnits_0.csrs_0_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_0_2.io_w_data ;
  wire \executionUnits_0.csrs_0_2.io_we ;
  wire \executionUnits_0.csrs_0_2.reset ;
  reg [31:0] \executionUnits_0.csrs_0_2.tval ;
  wire \executionUnits_0.csrs_10_2._GEN ;
  wire \executionUnits_0.csrs_10_2.clock ;
  wire [31:0] \executionUnits_0.csrs_10_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_10_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_10_2.io_r_data ;
  wire \executionUnits_0.csrs_10_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_10_2.io_w_data ;
  wire \executionUnits_0.csrs_10_2.io_we ;
  wire \executionUnits_0.csrs_10_2.reset ;
  reg [31:0] \executionUnits_0.csrs_10_2.tinst ;
  wire \executionUnits_0.csrs_11_2._GEN ;
  wire \executionUnits_0.csrs_11_2.clock ;
  wire [31:0] \executionUnits_0.csrs_11_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_11_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_11_2.io_r_data ;
  wire \executionUnits_0.csrs_11_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_11_2.io_w_data ;
  wire \executionUnits_0.csrs_11_2.io_we ;
  reg \executionUnits_0.csrs_11_2.mbe ;
  wire \executionUnits_0.csrs_11_2.reset ;
  wire \executionUnits_0.csrs_13_2._GEN ;
  reg [31:0] \executionUnits_0.csrs_13_2.cause ;
  wire \executionUnits_0.csrs_13_2.clock ;
  wire [31:0] \executionUnits_0.csrs_13_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_13_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_13_2.io_r_data ;
  wire \executionUnits_0.csrs_13_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_13_2.io_w_data ;
  wire \executionUnits_0.csrs_13_2.io_we ;
  wire \executionUnits_0.csrs_13_2.reset ;
  wire \executionUnits_0.csrs_14_2._GEN ;
  reg [29:0] \executionUnits_0.csrs_14_2.base ;
  wire \executionUnits_0.csrs_14_2.clock ;
  wire [31:0] \executionUnits_0.csrs_14_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_14_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_14_2.io_r_data ;
  wire [31:0] \executionUnits_0.csrs_14_2.io_r_data_0 ;
  wire \executionUnits_0.csrs_14_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_14_2.io_w_data ;
  wire \executionUnits_0.csrs_14_2.io_we ;
  wire [1:0] \executionUnits_0.csrs_14_2.mode ;
  wire \executionUnits_0.csrs_14_2.reset ;
  wire \executionUnits_0.csrs_15_2._GEN ;
  wire \executionUnits_0.csrs_15_2.clock ;
  wire [31:0] \executionUnits_0.csrs_15_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_15_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_15_2.io_r_data ;
  wire \executionUnits_0.csrs_15_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_15_2.io_w_data ;
  wire \executionUnits_0.csrs_15_2.io_we ;
  reg \executionUnits_0.csrs_15_2.mie ;
  reg \executionUnits_0.csrs_15_2.mpie ;
  reg [1:0] \executionUnits_0.csrs_15_2.mpp ;
  reg \executionUnits_0.csrs_15_2.mprv ;
  wire \executionUnits_0.csrs_15_2.reset ;
  reg \executionUnits_0.csrs_15_2.tw ;
  reg \executionUnits_0.csrs_15_2.ube ;
  wire \executionUnits_0.csrs_16_2._GEN ;
  wire \executionUnits_0.csrs_16_2._GEN_0 ;
  wire [31:0] \executionUnits_0.csrs_16_2._io_next_r_value_T ;
  wire \executionUnits_0.csrs_16_2.clock ;
  wire \executionUnits_0.csrs_16_2.enable ;
  reg [31:0] \executionUnits_0.csrs_16_2.instret ;
  wire [31:0] \executionUnits_0.csrs_16_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_16_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_16_2.io_r_data ;
  wire \executionUnits_0.csrs_16_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_16_2.io_w_data ;
  wire \executionUnits_0.csrs_16_2.io_we ;
  wire \executionUnits_0.csrs_16_2.overflow ;
  wire \executionUnits_0.csrs_16_2.reset ;
  wire \executionUnits_0.csrs_16_2.retire ;
  wire \executionUnits_0.csrs_19_2._GEN ;
  wire \executionUnits_0.csrs_19_2.clock ;
  wire [31:0] \executionUnits_0.csrs_19_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_19_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_19_2.io_r_data ;
  wire \executionUnits_0.csrs_19_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_19_2.io_w_data ;
  wire \executionUnits_0.csrs_19_2.io_we ;
  wire \executionUnits_0.csrs_19_2.reset ;
  reg [31:0] \executionUnits_0.csrs_19_2.scratch ;
  wire \executionUnits_0.csrs_1_2._GEN ;
  wire \executionUnits_0.csrs_1_2.clock ;
  reg \executionUnits_0.csrs_1_2.cycle ;
  reg \executionUnits_0.csrs_1_2.instret ;
  wire [31:0] \executionUnits_0.csrs_1_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_1_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_1_2.io_r_data ;
  wire \executionUnits_0.csrs_1_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_1_2.io_w_data ;
  wire \executionUnits_0.csrs_1_2.io_we ;
  wire \executionUnits_0.csrs_21_2._GEN ;
  wire \executionUnits_0.csrs_21_2.clock ;
  reg [31:0] \executionUnits_0.csrs_21_2.epc ;
  wire [31:0] \executionUnits_0.csrs_21_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_21_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_21_2.io_r_data ;
  wire \executionUnits_0.csrs_21_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_21_2.io_w_data ;
  wire \executionUnits_0.csrs_21_2.io_we ;
  wire \executionUnits_0.csrs_21_2.reset ;
  wire \executionUnits_0.csrs_22_2._GEN ;
  wire \executionUnits_0.csrs_22_2.clock ;
  wire [31:0] \executionUnits_0.csrs_22_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_22_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_22_2.io_r_data ;
  wire \executionUnits_0.csrs_22_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_22_2.io_w_data ;
  wire \executionUnits_0.csrs_22_2.io_we ;
  reg \executionUnits_0.csrs_22_2.meie ;
  reg \executionUnits_0.csrs_22_2.mtie ;
  wire \executionUnits_0.csrs_22_2.reset ;
  wire \executionUnits_0.csrs_23_2._GEN ;
  wire [31:0] \executionUnits_0.csrs_23_2._io_next_r_value_T ;
  wire \executionUnits_0.csrs_23_2.clock ;
  reg [31:0] \executionUnits_0.csrs_23_2.cycle ;
  wire \executionUnits_0.csrs_23_2.enable ;
  wire [31:0] \executionUnits_0.csrs_23_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_23_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_23_2.io_r_data ;
  wire \executionUnits_0.csrs_23_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_23_2.io_w_data ;
  wire \executionUnits_0.csrs_23_2.io_we ;
  wire \executionUnits_0.csrs_23_2.overflow ;
  wire \executionUnits_0.csrs_23_2.reset ;
  wire \executionUnits_0.csrs_2_2._GEN ;
  wire \executionUnits_0.csrs_2_2._GEN_0 ;
  wire [31:0] \executionUnits_0.csrs_2_2._io_next_r_value_T ;
  wire \executionUnits_0.csrs_2_2.clock ;
  wire \executionUnits_0.csrs_2_2.enable ;
  reg [31:0] \executionUnits_0.csrs_2_2.instreth ;
  wire [31:0] \executionUnits_0.csrs_2_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_2_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_2_2.io_r_data ;
  wire \executionUnits_0.csrs_2_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_2_2.io_w_data ;
  wire \executionUnits_0.csrs_2_2.io_we ;
  wire \executionUnits_0.csrs_2_2.overflow ;
  wire \executionUnits_0.csrs_2_2.reset ;
  wire \executionUnits_0.csrs_7_2._GEN ;
  wire \executionUnits_0.csrs_7_2._GEN_0 ;
  wire [31:0] \executionUnits_0.csrs_7_2._io_next_r_value_T ;
  wire \executionUnits_0.csrs_7_2.clock ;
  reg [31:0] \executionUnits_0.csrs_7_2.cycleh ;
  wire \executionUnits_0.csrs_7_2.enable ;
  wire [31:0] \executionUnits_0.csrs_7_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_7_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_7_2.io_r_data ;
  wire \executionUnits_0.csrs_7_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_7_2.io_w_data ;
  wire \executionUnits_0.csrs_7_2.io_we ;
  wire \executionUnits_0.csrs_7_2.overflow ;
  wire \executionUnits_0.csrs_7_2.reset ;
  wire \executionUnits_0.csrs_9_2._GEN ;
  wire \executionUnits_0.csrs_9_2.clock ;
  wire [31:0] \executionUnits_0.csrs_9_2.io_next_r_value ;
  wire [1:0] \executionUnits_0.csrs_9_2.io_priv_level ;
  wire [31:0] \executionUnits_0.csrs_9_2.io_r_data ;
  wire \executionUnits_0.csrs_9_2.io_reset_rst_n ;
  wire [31:0] \executionUnits_0.csrs_9_2.io_w_data ;
  wire \executionUnits_0.csrs_9_2.io_we ;
  reg \executionUnits_0.csrs_9_2.meip ;
  reg \executionUnits_0.csrs_9_2.mtip ;
  wire \executionUnits_0.csrs_9_2.reset ;
  wire [21:0] \executionUnits_0.decoder._GEN ;
  wire [9:0] \executionUnits_0.decoder._GEN_0 ;
  wire [11:0] \executionUnits_0.decoder.funct12 ;
  wire [11:0] \executionUnits_0.decoder.io_csr_address ;
  wire [31:0] \executionUnits_0.decoder.io_imm ;
  wire [28:0] \executionUnits_0.decoder.io_instr_type ;
  wire [31:0] \executionUnits_0.decoder.io_instruction ;
  wire [4:0] \executionUnits_0.decoder.io_rd ;
  wire [4:0] \executionUnits_0.decoder.io_rs1 ;
  wire [4:0] \executionUnits_0.decoder.io_rs2 ;
  wire [6:0] \executionUnits_0.decoder.opcode ;
  reg \executionUnits_0.external_interrupt ;
  wire \executionUnits_0.io_has_interrupt ;
  wire [31:0] \executionUnits_0.io_instr ;
  wire \executionUnits_0.io_interrupt_m_ext ;
  wire \executionUnits_0.io_interrupt_m_timer ;
  wire [31:0] \executionUnits_0.io_pc_pc ;
  wire [31:0] \executionUnits_0.io_pc_pc_wdata ;
  wire \executionUnits_0.io_pc_pc_we ;
  wire [1:0] \executionUnits_0.io_priv_level ;
  wire [4:0] \executionUnits_0.io_reg_reg_rd ;
  wire [31:0] \executionUnits_0.io_reg_reg_read_data1 ;
  wire [4:0] \executionUnits_0.io_reg_reg_rs1 ;
  wire [4:0] \executionUnits_0.io_reg_reg_rs2 ;
  wire [31:0] \executionUnits_0.io_reg_reg_write_data ;
  wire \executionUnits_0.io_reg_reg_write_en ;
  wire [31:0] \executionUnits_0.io_reset_boot_addr ;
  wire \executionUnits_0.io_reset_rst_n ;
  wire \executionUnits_0.io_retire ;
  wire [31:0] \executionUnits_0.io_trap_trap_reason ;
  wire \executionUnits_0.io_trap_trap_valid ;
  wire \executionUnits_0.io_valid ;
  reg [1:0] \executionUnits_0.old_priv_level ;
  wire [1:0] \executionUnits_0.priv_level ;
  wire \executionUnits_0.reset ;
  wire [31:0] \executionUnits_0.ret_6 ;
  reg \executionUnits_0.timer_interrupt ;
  wire [31:0] \executionUnits_0.trap_pc ;
  wire [31:0] \executionUnits_0.trap_trap_reason ;
  wire \executionUnits_0.trap_trap_valid ;
  wire [127:0] \executionUnits_1._GEN ;
  wire [255:0] \executionUnits_1._GEN_0 ;
  wire [31:0] \executionUnits_1._alu_io_alu_result ;
  wire \executionUnits_1._branch_unit_io_branch_branch_taken ;
  wire [3:0] \executionUnits_1._control_unit_io_ctrl_alu_control ;
  wire \executionUnits_1._control_unit_io_ctrl_alu_op_1_sel ;
  wire \executionUnits_1._control_unit_io_ctrl_alu_op_2_sel ;
  wire [3:0] \executionUnits_1._control_unit_io_ctrl_data_be ;
  wire \executionUnits_1._control_unit_io_ctrl_data_req ;
  wire [1:0] \executionUnits_1._control_unit_io_ctrl_next_pc_select ;
  wire [2:0] \executionUnits_1._control_unit_io_ctrl_reg_write_sel ;
  wire [1:0] \executionUnits_1._control_unit_io_ctrl_stall ;
  wire [31:0] \executionUnits_1._decoder_io_decoder_imm ;
  wire [28:0] \executionUnits_1._decoder_io_decoder_instr_type ;
  wire \executionUnits_1._read_data_sign_extended_T_10 ;
  wire \executionUnits_1._read_data_sign_extended_T_8 ;
  wire [511:0] \executionUnits_1.alu._GEN ;
  wire [62:0] \executionUnits_1.alu._io_alu_result_T_2 ;
  wire [3:0] \executionUnits_1.alu.io_alu_alu_op ;
  wire [31:0] \executionUnits_1.alu.io_alu_op1 ;
  wire [31:0] \executionUnits_1.alu.io_alu_op2 ;
  wire [31:0] \executionUnits_1.alu.io_alu_result ;
  wire [31:0] \executionUnits_1.branch_unit.io_branch_alu_out ;
  wire \executionUnits_1.branch_unit.io_branch_branch_taken ;
  wire [28:0] \executionUnits_1.branch_unit.io_branch_instr_type ;
  wire \executionUnits_1.clock ;
  wire \executionUnits_1.control_unit._GEN ;
  wire [6:0] \executionUnits_1.control_unit._GEN_0 ;
  wire \executionUnits_1.control_unit._GEN_1 ;
  wire \executionUnits_1.control_unit._GEN_10 ;
  wire \executionUnits_1.control_unit._GEN_11 ;
  wire \executionUnits_1.control_unit._GEN_12 ;
  wire \executionUnits_1.control_unit._GEN_13 ;
  wire \executionUnits_1.control_unit._GEN_14 ;
  wire \executionUnits_1.control_unit._GEN_15 ;
  wire \executionUnits_1.control_unit._GEN_16 ;
  wire \executionUnits_1.control_unit._GEN_2 ;
  wire \executionUnits_1.control_unit._GEN_3 ;
  wire \executionUnits_1.control_unit._GEN_4 ;
  wire \executionUnits_1.control_unit._GEN_5 ;
  wire \executionUnits_1.control_unit._GEN_6 ;
  wire \executionUnits_1.control_unit._GEN_7 ;
  wire \executionUnits_1.control_unit._GEN_8 ;
  wire [2:0] \executionUnits_1.control_unit._GEN_9 ;
  wire [3:0] \executionUnits_1.control_unit._io_ctrl_alu_control_T_23 ;
  wire [3:0] \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 ;
  wire \executionUnits_1.control_unit.clock ;
  wire [3:0] \executionUnits_1.control_unit.io_ctrl_alu_control ;
  wire \executionUnits_1.control_unit.io_ctrl_alu_op_1_sel ;
  wire \executionUnits_1.control_unit.io_ctrl_alu_op_2_sel ;
  wire [3:0] \executionUnits_1.control_unit.io_ctrl_data_be ;
  wire \executionUnits_1.control_unit.io_ctrl_data_gnt ;
  wire \executionUnits_1.control_unit.io_ctrl_data_req ;
  wire \executionUnits_1.control_unit.io_ctrl_data_we ;
  wire [28:0] \executionUnits_1.control_unit.io_ctrl_instr_type ;
  wire [1:0] \executionUnits_1.control_unit.io_ctrl_next_pc_select ;
  wire \executionUnits_1.control_unit.io_ctrl_reg_we ;
  wire [2:0] \executionUnits_1.control_unit.io_ctrl_reg_write_sel ;
  wire [1:0] \executionUnits_1.control_unit.io_ctrl_stall ;
  wire \executionUnits_1.control_unit.io_reset_rst_n ;
  wire \executionUnits_1.control_unit.reset ;
  reg [1:0] \executionUnits_1.control_unit.was_stalled ;
  wire \executionUnits_1.decoder._GEN ;
  wire [16:0] \executionUnits_1.decoder._GEN_0 ;
  wire \executionUnits_1.decoder._GEN_1 ;
  wire [28:0] \executionUnits_1.decoder._GEN_10 ;
  wire \executionUnits_1.decoder._GEN_11 ;
  wire [9:0] \executionUnits_1.decoder._GEN_2 ;
  wire \executionUnits_1.decoder._GEN_3 ;
  wire \executionUnits_1.decoder._GEN_4 ;
  wire \executionUnits_1.decoder._GEN_5 ;
  wire \executionUnits_1.decoder._GEN_6 ;
  wire \executionUnits_1.decoder._GEN_7 ;
  wire \executionUnits_1.decoder._GEN_8 ;
  wire \executionUnits_1.decoder._GEN_9 ;
  wire [6:0] \executionUnits_1.decoder.funct7 ;
  wire [31:0] \executionUnits_1.decoder.io_decoder_imm ;
  wire [31:0] \executionUnits_1.decoder.io_decoder_instr ;
  wire [28:0] \executionUnits_1.decoder.io_decoder_instr_type ;
  wire [28:0] \executionUnits_1.decoder.io_decoder_instr_type_0 ;
  wire [4:0] \executionUnits_1.decoder.io_decoder_rd ;
  wire [4:0] \executionUnits_1.decoder.io_decoder_rs1 ;
  wire [4:0] \executionUnits_1.decoder.io_decoder_rs2 ;
  wire \executionUnits_1.decoder.io_decoder_valid ;
  wire [6:0] \executionUnits_1.decoder.opcode ;
  wire [31:0] \executionUnits_1.io_data_data_addr ;
  wire [3:0] \executionUnits_1.io_data_data_be ;
  wire \executionUnits_1.io_data_data_gnt ;
  wire [31:0] \executionUnits_1.io_data_data_rdata ;
  wire \executionUnits_1.io_data_data_req ;
  wire [31:0] \executionUnits_1.io_data_data_wdata ;
  wire \executionUnits_1.io_data_data_we ;
  wire [31:0] \executionUnits_1.io_instr ;
  wire [31:0] \executionUnits_1.io_pc_pc ;
  wire [31:0] \executionUnits_1.io_pc_pc_wdata ;
  wire \executionUnits_1.io_pc_pc_we ;
  wire [4:0] \executionUnits_1.io_reg_reg_rd ;
  wire [31:0] \executionUnits_1.io_reg_reg_read_data1 ;
  wire [31:0] \executionUnits_1.io_reg_reg_read_data2 ;
  wire [4:0] \executionUnits_1.io_reg_reg_rs1 ;
  wire [4:0] \executionUnits_1.io_reg_reg_rs2 ;
  wire [31:0] \executionUnits_1.io_reg_reg_write_data ;
  wire \executionUnits_1.io_reg_reg_write_en ;
  wire [31:0] \executionUnits_1.io_reset_boot_addr ;
  wire \executionUnits_1.io_reset_rst_n ;
  wire [1:0] \executionUnits_1.io_stall ;
  wire \executionUnits_1.io_valid ;
  reg [3:0] \executionUnits_1.last_be ;
  wire \executionUnits_1.reset ;
  wire [63:0] \executionUnits_2._GEN ;
  wire [63:0] \executionUnits_2._GEN_0 ;
  wire [63:0] \executionUnits_2._io_reg_reg_write_data_T_10 ;
  wire [63:0] \executionUnits_2._io_reg_reg_write_data_T_14 ;
  wire [63:0] \executionUnits_2._io_reg_reg_write_data_T_6 ;
  wire [31:0] \executionUnits_2.io_instr ;
  wire [31:0] \executionUnits_2.io_pc_pc ;
  wire [31:0] \executionUnits_2.io_pc_pc_wdata ;
  wire [4:0] \executionUnits_2.io_reg_reg_rd ;
  wire [31:0] \executionUnits_2.io_reg_reg_read_data1 ;
  wire [31:0] \executionUnits_2.io_reg_reg_read_data2 ;
  wire [4:0] \executionUnits_2.io_reg_reg_rs1 ;
  wire [4:0] \executionUnits_2.io_reg_reg_rs2 ;
  wire [31:0] \executionUnits_2.io_reg_reg_write_data ;
  wire \executionUnits_2.io_valid ;
  wire [32:0] \executionUnits_3._io_reg_reg_write_data_T_2 ;
  wire [31:0] \executionUnits_3.io_instr ;
  wire [31:0] \executionUnits_3.io_pc_pc ;
  wire [31:0] \executionUnits_3.io_pc_pc_wdata ;
  wire [4:0] \executionUnits_3.io_reg_reg_rd ;
  wire [31:0] \executionUnits_3.io_reg_reg_read_data1 ;
  wire [31:0] \executionUnits_3.io_reg_reg_read_data2 ;
  wire [4:0] \executionUnits_3.io_reg_reg_rs1 ;
  wire [4:0] \executionUnits_3.io_reg_reg_rs2 ;
  wire [31:0] \executionUnits_3.io_reg_reg_write_data ;
  wire \executionUnits_3.io_valid ;
  reg had_mem_req;
  reg [31:0] instruction;
  output [31:0] io_data_data_addr;
  wire [31:0] io_data_data_addr;
  wire [31:0] io_data_data_addr_0;
  output [3:0] io_data_data_be;
  wire [3:0] io_data_data_be;
  wire [3:0] io_data_data_be_0;
  input io_data_data_gnt;
  wire io_data_data_gnt;
  input [31:0] io_data_data_rdata;
  wire [31:0] io_data_data_rdata;
  output io_data_data_req;
  wire io_data_data_req;
  wire io_data_data_req_0;
  output [31:0] io_data_data_wdata;
  wire [31:0] io_data_data_wdata;
  wire [31:0] io_data_data_wdata_0;
  output io_data_data_we;
  wire io_data_data_we;
  wire io_data_data_we_0;
  output [31:0] io_instr_instr_addr;
  wire [31:0] io_instr_instr_addr;
  wire [31:0] io_instr_instr_addr_0;
  input io_instr_instr_gnt;
  wire io_instr_instr_gnt;
  input [31:0] io_instr_instr_rdata;
  wire [31:0] io_instr_instr_rdata;
  output io_instr_instr_req;
  wire io_instr_instr_req;
  input io_interrupt_m_ext;
  wire io_interrupt_m_ext;
  input io_interrupt_m_timer;
  wire io_interrupt_m_timer;
  input [31:0] io_reset_boot_addr;
  wire [31:0] io_reset_boot_addr;
  input io_reset_rst_n;
  wire io_reset_rst_n;
  output io_rvfi_rvfi_halt;
  wire io_rvfi_rvfi_halt;
  output [31:0] io_rvfi_rvfi_insn;
  wire [31:0] io_rvfi_rvfi_insn;
  output io_rvfi_rvfi_intr;
  wire io_rvfi_rvfi_intr;
  output [1:0] io_rvfi_rvfi_ixl;
  wire [1:0] io_rvfi_rvfi_ixl;
  output [31:0] io_rvfi_rvfi_mem_addr;
  wire [31:0] io_rvfi_rvfi_mem_addr;
  output [31:0] io_rvfi_rvfi_mem_rdata;
  wire [31:0] io_rvfi_rvfi_mem_rdata;
  output [3:0] io_rvfi_rvfi_mem_rmask;
  wire [3:0] io_rvfi_rvfi_mem_rmask;
  output [31:0] io_rvfi_rvfi_mem_wdata;
  wire [31:0] io_rvfi_rvfi_mem_wdata;
  output [3:0] io_rvfi_rvfi_mem_wmask;
  wire [3:0] io_rvfi_rvfi_mem_wmask;
  output [1:0] io_rvfi_rvfi_mode;
  wire [1:0] io_rvfi_rvfi_mode;
  output [63:0] io_rvfi_rvfi_order;
  wire [63:0] io_rvfi_rvfi_order;
  output [31:0] io_rvfi_rvfi_pc_rdata;
  wire [31:0] io_rvfi_rvfi_pc_rdata;
  output [31:0] io_rvfi_rvfi_pc_wdata;
  wire [31:0] io_rvfi_rvfi_pc_wdata;
  output [4:0] io_rvfi_rvfi_rd_addr;
  wire [4:0] io_rvfi_rvfi_rd_addr;
  wire [4:0] io_rvfi_rvfi_rd_addr_0;
  output [31:0] io_rvfi_rvfi_rd_wdata;
  wire [31:0] io_rvfi_rvfi_rd_wdata;
  output [4:0] io_rvfi_rvfi_rs1_addr;
  wire [4:0] io_rvfi_rvfi_rs1_addr;
  wire [4:0] io_rvfi_rvfi_rs1_addr_0;
  output [31:0] io_rvfi_rvfi_rs1_rdata;
  wire [31:0] io_rvfi_rvfi_rs1_rdata;
  output [4:0] io_rvfi_rvfi_rs2_addr;
  wire [4:0] io_rvfi_rvfi_rs2_addr;
  wire [4:0] io_rvfi_rvfi_rs2_addr_0;
  output [31:0] io_rvfi_rvfi_rs2_rdata;
  wire [31:0] io_rvfi_rvfi_rs2_rdata;
  output io_rvfi_rvfi_trap;
  wire io_rvfi_rvfi_trap;
  output io_rvfi_rvfi_valid;
  wire io_rvfi_rvfi_valid;
  reg [31:0] mem_addr;
  reg [31:0] mem_rdata;
  reg [3:0] mem_rmask;
  reg [31:0] mem_wdata;
  reg [3:0] mem_wmask;
  reg [63:0] order;
  wire \pc.clock ;
  wire [31:0] \pc.io_pc ;
  wire [31:0] \pc.io_pc_wdata ;
  wire \pc.io_pc_we ;
  wire [31:0] \pc.io_reset_boot_addr ;
  wire \pc.io_reset_rst_n ;
  reg [31:0] \pc.pc ;
  wire \pc.reset ;
  wire [1023:0] \register_file._GEN ;
  wire \register_file.clock ;
  wire [4:0] \register_file.io_reg_rd ;
  wire [31:0] \register_file.io_reg_read_data1 ;
  wire [31:0] \register_file.io_reg_read_data2 ;
  wire [4:0] \register_file.io_reg_rs1 ;
  wire [4:0] \register_file.io_reg_rs2 ;
  wire [31:0] \register_file.io_reg_write_data ;
  wire \register_file.io_reg_write_en ;
  wire \register_file.io_reset_rst_n ;
  reg [31:0] \register_file.registers_0 ;
  reg [31:0] \register_file.registers_1 ;
  reg [31:0] \register_file.registers_10 ;
  reg [31:0] \register_file.registers_11 ;
  reg [31:0] \register_file.registers_12 ;
  reg [31:0] \register_file.registers_13 ;
  reg [31:0] \register_file.registers_14 ;
  reg [31:0] \register_file.registers_15 ;
  reg [31:0] \register_file.registers_16 ;
  reg [31:0] \register_file.registers_17 ;
  reg [31:0] \register_file.registers_18 ;
  reg [31:0] \register_file.registers_19 ;
  reg [31:0] \register_file.registers_2 ;
  reg [31:0] \register_file.registers_20 ;
  reg [31:0] \register_file.registers_21 ;
  reg [31:0] \register_file.registers_22 ;
  reg [31:0] \register_file.registers_23 ;
  reg [31:0] \register_file.registers_24 ;
  reg [31:0] \register_file.registers_25 ;
  reg [31:0] \register_file.registers_26 ;
  reg [31:0] \register_file.registers_27 ;
  reg [31:0] \register_file.registers_28 ;
  reg [31:0] \register_file.registers_29 ;
  reg [31:0] \register_file.registers_3 ;
  reg [31:0] \register_file.registers_30 ;
  reg [31:0] \register_file.registers_31 ;
  reg [31:0] \register_file.registers_4 ;
  reg [31:0] \register_file.registers_5 ;
  reg [31:0] \register_file.registers_6 ;
  reg [31:0] \register_file.registers_7 ;
  reg [31:0] \register_file.registers_8 ;
  reg [31:0] \register_file.registers_9 ;
  wire \register_file.reset ;
  input reset;
  wire reset;
  wire [1:0] stall;
  wire trap_valid;
  assign _0000_ = order +  64'h0000000000000001;
  assign _0001_ = _1182_ &  _executionUnits_1_io_valid;
  assign io_data_data_we_0 = _0001_ &  _executionUnits_1_io_data_data_we;
  assign _0002_ = _executionUnits_0_io_valid &  _executionUnits_0_io_pc_pc_we;
  assign _0003_ = _executionUnits_0_io_valid &  _executionUnits_0_io_reg_reg_write_en;
  assign \register_file.io_reg_write_en  = _1183_ &  _1191_;
  assign _0004_ = _1184_ &  _executionUnits_1_io_valid;
  assign io_data_data_req_0 = _0004_ &  _executionUnits_1_io_data_data_req;
  assign _0005_ = _1185_ &  _executionUnits_0_io_valid;
  assign _0006_ = _0005_ &  _executionUnits_0_io_trap_trap_valid;
  assign _0007_ = io_data_data_req_0 &  io_data_data_we_0;
  assign _0008_ = io_data_data_wdata_0 &  { io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3:2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2:1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1:0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0] };
  assign _0009_ = _1207_ &  had_mem_req;
  assign _0010_ = io_reset_rst_n &  _1193_;
  assign _0011_ = io_data_data_gnt &  _1186_;
  assign _0012_ = io_data_data_rdata &  { io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3], io_data_data_be_0[3:2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2], io_data_data_be_0[2:1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1], io_data_data_be_0[1:0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0], io_data_data_be_0[0] };
  assign _0013_ = _1207_ &  io_reset_rst_n;
  always @(posedge clock)
    if (_0019_) \register_file.registers_18  <= 32'd0;
    else if (_1129_) \register_file.registers_18  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_19  <= 32'd0;
    else if (_1130_) \register_file.registers_19  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_20  <= 32'd0;
    else if (_1131_) \register_file.registers_20  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_21  <= 32'd0;
    else if (_1132_) \register_file.registers_21  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_22  <= 32'd0;
    else if (_1133_) \register_file.registers_22  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_23  <= 32'd0;
    else if (_1134_) \register_file.registers_23  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_24  <= 32'd0;
    else if (_1135_) \register_file.registers_24  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_25  <= 32'd0;
    else if (_1136_) \register_file.registers_25  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_26  <= 32'd0;
    else if (_1137_) \register_file.registers_26  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_27  <= 32'd0;
    else if (_1138_) \register_file.registers_27  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_28  <= 32'd0;
    else if (_1139_) \register_file.registers_28  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_29  <= 32'd0;
    else if (_1140_) \register_file.registers_29  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_30  <= 32'd0;
    else if (_1141_) \register_file.registers_30  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_31  <= 32'd0;
    else if (_1142_) \register_file.registers_31  <= _GEN_2;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_10_2.tinst  <= 32'd0;
    else \executionUnits_0.csrs_10_2.tinst  <= csr_rvfi_15_2_wdata;
  always @(posedge clock)
    if (!io_reset_rst_n) instruction <= 32'd4294967295;
    else if (_0015_) instruction <= _1206_;
  always @(posedge clock)
    if (_0019_) order <= 64'h0000000000000000;
    else if (!_1207_) order <= _0000_;
  always @(posedge clock)
    if (reset) had_mem_req <= 1'h0;
    else had_mem_req <= _0010_;
  always @(posedge clock)
    if (_0019_) mem_addr <= 32'd0;
    else if (io_data_data_req_0) mem_addr <= io_data_data_addr;
  always @(posedge clock)
    if (_0020_) mem_rmask <= 4'h0;
    else if (io_data_data_req_0) mem_rmask <= io_data_data_be_0;
  always @(posedge clock)
    if (reset) mem_rdata <= 32'd0;
    else if (_0016_) mem_rdata <= _1204_;
  always @(posedge clock)
    if (_0019_) mem_wmask <= 4'h0;
    else if (_0017_) mem_wmask <= _1202_;
  always @(posedge clock)
    if (_0019_) mem_wdata <= 32'd0;
    else if (_0017_) mem_wdata <= _1200_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_21_2.epc  <= 32'd0;
    else \executionUnits_0.csrs_21_2.epc  <= csr_rvfi_11_2_wdata;
  always @(posedge clock)
    if (_0019_) \executionUnits_0.csrs_14_2.base  <= 30'h00000000;
    else if (\executionUnits_0.csrs_14_2._GEN ) \executionUnits_0.csrs_14_2.base  <= \executionUnits_0.csrs_14_2.io_w_data [31:2];
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_22_2.mtie  <= 1'h0;
    else \executionUnits_0.csrs_22_2.mtie  <= _0557_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_22_2.meie  <= 1'h0;
    else \executionUnits_0.csrs_22_2.meie  <= _0558_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_0_2.tval  <= 32'd0;
    else \executionUnits_0.csrs_0_2.tval  <= csr_rvfi_13_2_wdata;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_23_2.cycle  <= 32'd0;
    else \executionUnits_0.csrs_23_2.cycle  <= csr_rvfi_16_2_wdata;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_15_2.mie  <= 1'h0;
    else \executionUnits_0.csrs_15_2.mie  <= _0537_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_15_2.ube  <= 1'h0;
    else \executionUnits_0.csrs_15_2.ube  <= _0538_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_15_2.mpie  <= 1'h0;
    else \executionUnits_0.csrs_15_2.mpie  <= _0539_;
  always @(posedge clock)
    if (!io_reset_rst_n) \executionUnits_0.csrs_15_2.mpp  <= 2'h0;
    else if (\executionUnits_0.csrs_15_2._GEN ) \executionUnits_0.csrs_15_2.mpp  <= \executionUnits_0.csrs_15_2.io_w_data [12:11];
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_15_2.mprv  <= 1'h0;
    else \executionUnits_0.csrs_15_2.mprv  <= _0540_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_15_2.tw  <= 1'h0;
    else \executionUnits_0.csrs_15_2.tw  <= _0541_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_2_2.instreth  <= 32'd0;
    else \executionUnits_0.csrs_2_2.instreth  <= csr_rvfi_19_2_wdata;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_11_2.mbe  <= 1'h0;
    else \executionUnits_0.csrs_11_2.mbe  <= _0534_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_7_2.cycleh  <= 32'd0;
    else \executionUnits_0.csrs_7_2.cycleh  <= csr_rvfi_18_2_wdata;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_16_2.instret  <= 32'd0;
    else \executionUnits_0.csrs_16_2.instret  <= csr_rvfi_17_2_wdata;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_9_2.mtip  <= 1'h0;
    else \executionUnits_0.csrs_9_2.mtip  <= _0568_;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_9_2.meip  <= 1'h0;
    else \executionUnits_0.csrs_9_2.meip  <= _0569_;
  always @(posedge clock)
    if (_0019_) \executionUnits_1.last_be  <= 4'h0;
    else if (_executionUnits_1_io_data_data_req) \executionUnits_1.last_be  <= _executionUnits_1_io_data_data_be;
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_19_2.scratch  <= 32'd0;
    else \executionUnits_0.csrs_19_2.scratch  <= csr_rvfi_10_2_wdata;
  always @(posedge clock)
    if (reset) \executionUnits_1.control_unit.was_stalled [1] <= 1'h0;
    else \executionUnits_1.control_unit.was_stalled [1] <= _0849_;
  always @(posedge clock)
    \executionUnits_1.control_unit.was_stalled [0] <= _0814_[0];
  always @(posedge clock)
    if (reset) \executionUnits_0.csrs_13_2.cause  <= 32'd0;
    else \executionUnits_0.csrs_13_2.cause  <= csr_rvfi_12_2_wdata;
  always @(posedge clock)
    if (reset) \pc.pc  <= 32'd0;
    else if (_0018_) \pc.pc  <= _1198_;
  always @(posedge clock)
    if (_0019_) \register_file.registers_0  <= 32'd0;
    else if (_1111_) \register_file.registers_0  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_1  <= 32'd0;
    else if (_1112_) \register_file.registers_1  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_2  <= 32'd0;
    else if (_1113_) \register_file.registers_2  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_3  <= 32'd0;
    else if (_1114_) \register_file.registers_3  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_4  <= 32'd0;
    else if (_1115_) \register_file.registers_4  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_5  <= 32'd0;
    else if (_1116_) \register_file.registers_5  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_6  <= 32'd0;
    else if (_1117_) \register_file.registers_6  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_7  <= 32'd0;
    else if (_1118_) \register_file.registers_7  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_8  <= 32'd0;
    else if (_1119_) \register_file.registers_8  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_9  <= 32'd0;
    else if (_1120_) \register_file.registers_9  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_10  <= 32'd0;
    else if (_1121_) \register_file.registers_10  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_11  <= 32'd0;
    else if (_1122_) \register_file.registers_11  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_12  <= 32'd0;
    else if (_1123_) \register_file.registers_12  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_13  <= 32'd0;
    else if (_1124_) \register_file.registers_13  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_14  <= 32'd0;
    else if (_1125_) \register_file.registers_14  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_15  <= 32'd0;
    else if (_1126_) \register_file.registers_15  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_16  <= 32'd0;
    else if (_1127_) \register_file.registers_16  <= _GEN_2;
  always @(posedge clock)
    if (_0019_) \register_file.registers_17  <= 32'd0;
    else if (_1128_) \register_file.registers_17  <= _GEN_2;
  reg \executionUnits_0.csrs_14_2.mode_reg[0] ;
  always @(posedge clock)
    if (_0019_) \executionUnits_0.csrs_14_2.mode_reg[0]  <= 1'h0;
    else if (\executionUnits_0.csrs_14_2._GEN ) \executionUnits_0.csrs_14_2.mode_reg[0]  <= \executionUnits_0.csrs_14_2.io_w_data [0];
  assign \executionUnits_0.csrs_14_2.mode [0] = \executionUnits_0.csrs_14_2.mode_reg[0] ;
  assign _0015_ = { _0023_, _1192_ } != 2'h2;
  assign _0016_ = { _0013_, _0011_ } != 2'h2;
  assign _0017_ = | { _0007_, io_data_data_req_0 };
  assign _0018_ = { _GEN_0, io_reset_rst_n } != 2'h1;
  assign _0021_ = ~ io_reset_rst_n;
  assign _0019_ = | { _0021_, reset };
  assign _0020_ = | { _1194_, reset };
  assign _0023_ = stall ==  2'h2;
  assign _0022_ = stall ==  2'h1;
  assign _0024_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_51 ;
  assign _0025_ = _0081_ &  _0242_;
  assign _0026_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_54 ;
  assign \executionUnits_0.csrs_23_2.io_we  = _0081_ &  _0258_;
  assign _0027_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_57 ;
  assign \executionUnits_0.csrs_16_2.io_we  = _0081_ &  _0273_;
  assign _0028_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_60 ;
  assign \executionUnits_0.csrs_7_2.io_we  = _0081_ &  _0288_;
  assign _0029_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_63 ;
  assign \executionUnits_0.csrs_2_2.io_we  = _0081_ &  _0303_;
  assign _0030_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_66 ;
  assign \executionUnits_0.csrs_1_2.io_we  = _0081_ &  _0318_;
  assign _0031_ = _0090_ &  _0137_;
  assign _executionUnits_0_io_pc_pc_we = _0089_ &  _0330_;
  assign _executionUnits_0_io_reg_reg_write_en = _0081_ &  _0342_;
  assign _0032_ = \executionUnits_0._GEN_2  &  _0232_;
  assign \executionUnits_0._GEN_18  = _0093_ &  \executionUnits_0._GEN_15 ;
  assign \executionUnits_0._GEN_25  = _0094_ &  \executionUnits_0._GEN_22 ;
  assign \executionUnits_0._GEN_28  = _0095_ &  \executionUnits_0._GEN_26 ;
  assign \executionUnits_0._GEN_32  = _0096_ &  \executionUnits_0._GEN_30 ;
  assign \executionUnits_0._GEN_36  = _0097_ &  \executionUnits_0._GEN_34 ;
  assign \executionUnits_0._GEN_39  = _0098_ &  \executionUnits_0._GEN_37 ;
  assign \executionUnits_0._GEN_42  = _0099_ &  \executionUnits_0._GEN_40 ;
  assign \executionUnits_0._GEN_45  = _0100_ &  \executionUnits_0._GEN_43 ;
  assign \executionUnits_0._GEN_48  = _0101_ &  \executionUnits_0._GEN_46 ;
  assign \executionUnits_0._GEN_51  = _0102_ &  \executionUnits_0._GEN_49 ;
  assign \executionUnits_0._GEN_54  = _0103_ &  \executionUnits_0._GEN_52 ;
  assign \executionUnits_0._GEN_57  = _0104_ &  \executionUnits_0._GEN_55 ;
  assign \executionUnits_0._GEN_60  = _0105_ &  \executionUnits_0._GEN_58 ;
  assign \executionUnits_0._GEN_63  = _0106_ &  \executionUnits_0._GEN_61 ;
  assign \executionUnits_0._GEN_66  = _0107_ &  \executionUnits_0._GEN_64 ;
  assign \executionUnits_0._GEN_83  = _0237_ &  \executionUnits_0._GEN_18 ;
  assign \executionUnits_0._GEN_84  = _0237_ &  \executionUnits_0._GEN_25 ;
  assign \executionUnits_0._GEN_85  = _0237_ &  \executionUnits_0._GEN_28 ;
  assign \executionUnits_0._GEN_86  = _0237_ &  \executionUnits_0._GEN_32 ;
  assign \executionUnits_0._GEN_87  = _0237_ &  \executionUnits_0._GEN_36 ;
  assign \executionUnits_0._GEN_88  = _0237_ &  \executionUnits_0._GEN_39 ;
  assign \executionUnits_0._GEN_89  = _0237_ &  \executionUnits_0._GEN_42 ;
  assign \executionUnits_0._GEN_90  = _0237_ &  \executionUnits_0._GEN_45 ;
  assign \executionUnits_0._GEN_91  = _0237_ &  \executionUnits_0._GEN_48 ;
  assign \executionUnits_0._GEN_92  = _0237_ &  \executionUnits_0._GEN_51 ;
  assign \executionUnits_0._GEN_93  = _0237_ &  \executionUnits_0._GEN_54 ;
  assign \executionUnits_0._GEN_94  = _0237_ &  \executionUnits_0._GEN_57 ;
  assign \executionUnits_0._GEN_95  = _0237_ &  \executionUnits_0._GEN_60 ;
  assign \executionUnits_0._GEN_96  = _0237_ &  \executionUnits_0._GEN_63 ;
  assign \executionUnits_0._GEN_97  = _0237_ &  \executionUnits_0._GEN_66 ;
  assign \executionUnits_0._GEN_115  = \executionUnits_0.io_reg_reg_read_data1  &  _0118_;
  assign \executionUnits_0._GEN_121  = \executionUnits_0._GEN_119  &  _0237_;
  assign _0033_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_48 ;
  assign \executionUnits_0._GEN_125  = _0081_ &  _0382_;
  assign \executionUnits_0._GEN_126  = { 27'h0000000, instruction[19:15] } &  _0118_;
  assign \executionUnits_0._GEN_130  = \executionUnits_0._GEN_129  &  \executionUnits_0.csrs_22_2.mtie ;
  assign \executionUnits_0._GEN_131  = \executionUnits_0._GEN_129  &  \executionUnits_0.csrs_22_2.meie ;
  assign \executionUnits_0._GEN_132  = \executionUnits_0._GEN_130  &  \executionUnits_0.csrs_9_2.mtip ;
  assign \executionUnits_0._GEN_133  = \executionUnits_0._GEN_131  &  \executionUnits_0.csrs_9_2.meip ;
  assign _0034_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_18 ;
  assign _0035_ = _0119_ &  _0402_;
  assign _0036_ = _0089_ &  _0403_;
  assign _0037_ = _0235_ &  \executionUnits_0.csrs_15_2.mprv ;
  assign _0038_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_25 ;
  assign \executionUnits_0.csrs_22_2.io_we  = _0081_ &  _0422_;
  assign _0039_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_28 ;
  assign \executionUnits_0.csrs_14_2.io_we  = _0081_ &  _0437_;
  assign _0040_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_32 ;
  assign \executionUnits_0.csrs_11_2.io_we  = _0081_ &  _0452_;
  assign _0041_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_36 ;
  assign \executionUnits_0.csrs_19_2.io_we  = _0081_ &  _0467_;
  assign _0042_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_39 ;
  assign _0043_ = _0081_ &  _0482_;
  assign _0044_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_42 ;
  assign _0045_ = _0081_ &  _0498_;
  assign _0046_ = \executionUnits_0._GEN_121  &  \executionUnits_0._GEN_45 ;
  assign \executionUnits_0.csrs_0_2.io_we  = _0081_ &  _0514_;
  assign _0047_ = \executionUnits_0.external_interrupt  &  _0230_;
  assign _0048_ = instruction[31:20] ==  12'h300;
  assign _0049_ = instruction[31:20] ==  12'h301;
  assign _0050_ = instruction[31:20] ==  12'h302;
  assign _0051_ = instruction[31:20] ==  12'h303;
  assign _0052_ = instruction[31:20] ==  12'h304;
  assign _0053_ = instruction[31:20] ==  12'h305;
  assign _0054_ = instruction[31:20] ==  12'h306;
  assign _0055_ = instruction[31:20] ==  12'h310;
  assign _0056_ = instruction[31:20] ==  12'h312;
  assign _0057_ = instruction[31:20] ==  12'h320;
  assign _0058_ = instruction[31:20] ==  12'h340;
  assign _0059_ = instruction[31:20] ==  12'h341;
  assign _0060_ = instruction[31:20] ==  12'h342;
  assign _0061_ = instruction[31:20] ==  12'h343;
  assign _0062_ = instruction[31:20] ==  12'h344;
  assign _0063_ = instruction[31:20] ==  12'h34a;
  assign _0064_ = instruction[31:20] ==  12'hb00;
  assign _0065_ = instruction[31:20] ==  12'hb02;
  assign _0066_ = instruction[31:20] ==  12'hb80;
  assign _0067_ = instruction[31:20] ==  12'hb82;
  assign _0068_ = instruction[31:20] ==  12'hc00;
  assign _0069_ = instruction[31:20] ==  12'hc01;
  assign _0070_ = instruction[31:20] ==  12'hc02;
  assign _0071_ = instruction[31:20] ==  12'hc80;
  assign _0072_ = instruction[31:20] ==  12'hc81;
  assign _0073_ = instruction[31:20] ==  12'hc82;
  assign _0074_ = instruction[31:20] ==  12'hf11;
  assign _0075_ = instruction[31:20] ==  12'hf12;
  assign _0076_ = instruction[31:20] ==  12'hf13;
  assign _0077_ = instruction[31:20] ==  12'hf14;
  assign _0078_ = instruction[31:20] ==  12'hf15;
  assign \executionUnits_0._GEN_0  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cc00000;
  assign \executionUnits_0._GEN_1  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cc00001;
  assign \executionUnits_0._GEN_2  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cc00302;
  assign _0079_ = !  \executionUnits_0.csrs_15_2.mpp ;
  assign _0080_ = \executionUnits_0.csrs_15_2.mpp  ==  2'h1;
  assign \executionUnits_0._GEN_5  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cc00102;
  assign \executionUnits_0._GEN_8  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cc00105;
  assign \executionUnits_0._GEN_9  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cc80000;
  assign \executionUnits_0._GEN_10  = \executionUnits_0.csr_name  ==  12'hf11;
  assign \executionUnits_0._GEN_11  = \executionUnits_0.csr_name  ==  12'hf12;
  assign \executionUnits_0._GEN_12  = \executionUnits_0.csr_name  ==  12'hf13;
  assign \executionUnits_0._GEN_13  = \executionUnits_0.csr_name  ==  12'hf14;
  assign \executionUnits_0._GEN_14  = \executionUnits_0.csr_name  ==  12'hf15;
  assign \executionUnits_0._GEN_15  = \executionUnits_0.csr_name  ==  12'h300;
  assign \executionUnits_0._GEN_19  = \executionUnits_0.csr_name  ==  12'h301;
  assign \executionUnits_0._GEN_20  = \executionUnits_0.csr_name  ==  12'h302;
  assign \executionUnits_0._GEN_21  = \executionUnits_0.csr_name  ==  12'h303;
  assign \executionUnits_0._GEN_22  = \executionUnits_0.csr_name  ==  12'h304;
  assign \executionUnits_0._GEN_26  = \executionUnits_0.csr_name  ==  12'h305;
  assign \executionUnits_0._GEN_29  = \executionUnits_0.csr_name  ==  12'h306;
  assign \executionUnits_0._GEN_30  = \executionUnits_0.csr_name  ==  12'h310;
  assign \executionUnits_0._GEN_33  = \executionUnits_0.csr_name  ==  12'h312;
  assign \executionUnits_0._GEN_34  = \executionUnits_0.csr_name  ==  12'h340;
  assign \executionUnits_0._GEN_37  = \executionUnits_0.csr_name  ==  12'h341;
  assign \executionUnits_0._GEN_40  = \executionUnits_0.csr_name  ==  12'h342;
  assign \executionUnits_0._GEN_43  = \executionUnits_0.csr_name  ==  12'h343;
  assign \executionUnits_0._GEN_46  = \executionUnits_0.csr_name  ==  12'h344;
  assign \executionUnits_0._GEN_49  = \executionUnits_0.csr_name  ==  12'h34a;
  assign \executionUnits_0._GEN_52  = \executionUnits_0.csr_name  ==  12'hb00;
  assign \executionUnits_0._GEN_55  = \executionUnits_0.csr_name  ==  12'hb02;
  assign \executionUnits_0._GEN_58  = \executionUnits_0.csr_name  ==  12'hb80;
  assign \executionUnits_0._GEN_61  = \executionUnits_0.csr_name  ==  12'hb82;
  assign \executionUnits_0._GEN_64  = \executionUnits_0.csr_name  ==  12'h320;
  assign \executionUnits_0._GEN_82  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cd00000;
  assign \executionUnits_0._GEN_114  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cd80000;
  assign \executionUnits_0._GEN_116  = \executionUnits_0._decoder_io_instr_type  ==  29'h1ce80000;
  assign \executionUnits_0._GEN_117  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cf00000;
  assign \executionUnits_0._GEN_119  = \executionUnits_0._decoder_io_instr_type  ==  29'h1cf80000;
  assign \executionUnits_0.csrs_7_2.enable  = ~  \executionUnits_0.csrs_1_2.cycle ;
  assign \executionUnits_0.csrs_16_2.enable  = ~  \executionUnits_0.csrs_1_2.instret ;
  assign _0090_ = ~  \executionUnits_0._GEN_5 ;
  assign _0091_ = ~  _0032_;
  assign _0092_ = ~  _0232_;
  assign _0093_ = ~  \executionUnits_0._GEN_17 ;
  assign _0094_ = ~  \executionUnits_0._GEN_24 ;
  assign _0095_ = ~  \executionUnits_0._GEN_27 ;
  assign _0096_ = ~  \executionUnits_0._GEN_31 ;
  assign _0097_ = ~  \executionUnits_0._GEN_35 ;
  assign _0098_ = ~  \executionUnits_0._GEN_38 ;
  assign _0099_ = ~  \executionUnits_0._GEN_41 ;
  assign _0100_ = ~  \executionUnits_0._GEN_44 ;
  assign _0101_ = ~  \executionUnits_0._GEN_47 ;
  assign _0102_ = ~  \executionUnits_0._GEN_50 ;
  assign _0103_ = ~  \executionUnits_0._GEN_53 ;
  assign _0104_ = ~  \executionUnits_0._GEN_56 ;
  assign _0105_ = ~  \executionUnits_0._GEN_59 ;
  assign _0106_ = ~  \executionUnits_0._GEN_62 ;
  assign _0107_ = ~  \executionUnits_0._GEN_65 ;
  assign _0108_ = ~  \executionUnits_0._GEN_15 ;
  assign _0109_ = ~  \executionUnits_0._GEN_22 ;
  assign _0110_ = ~  \executionUnits_0._GEN_26 ;
  assign _0111_ = ~  \executionUnits_0._GEN_30 ;
  assign _0112_ = ~  \executionUnits_0._GEN_34 ;
  assign _0113_ = ~  \executionUnits_0._GEN_37 ;
  assign _0114_ = ~  \executionUnits_0._GEN_40 ;
  assign _0115_ = ~  \executionUnits_0._GEN_43 ;
  assign _0116_ = ~  \executionUnits_0._GEN_46 ;
  assign _0083_ = ~  \executionUnits_0._GEN_49 ;
  assign _0084_ = ~  \executionUnits_0._GEN_52 ;
  assign _0085_ = ~  \executionUnits_0._GEN_55 ;
  assign _0086_ = ~  \executionUnits_0._GEN_58 ;
  assign _0087_ = ~  \executionUnits_0._GEN_61 ;
  assign _0088_ = ~  \executionUnits_0._GEN_64 ;
  assign _0117_ = ~  _0237_;
  assign _0118_ = ~  \executionUnits_0.ret_6 ;
  assign _0081_ = ~  \executionUnits_0._GEN_124 ;
  assign _0082_ = ~  \executionUnits_0._GEN_121 ;
  assign _0089_ = ~  \executionUnits_0._GEN_3 ;
  assign _0119_ = ~  \executionUnits_0._GEN_123 ;
  assign _0120_ = ~  \executionUnits_0.csrs_9_2.mtip ;
  assign _0121_ = ~  \executionUnits_0.csrs_9_2.meip ;
  assign \executionUnits_0.csrs_10_2.io_we  = \executionUnits_0.trap_trap_valid  |  _0025_;
  assign _0122_ = _0082_ |  \executionUnits_0._GEN_50 ;
  assign _0123_ = _0122_ |  _0083_;
  assign _0124_ = _0082_ |  \executionUnits_0._GEN_53 ;
  assign _0125_ = _0124_ |  _0084_;
  assign _0126_ = _0082_ |  \executionUnits_0._GEN_56 ;
  assign _0127_ = _0126_ |  _0085_;
  assign _0128_ = _0082_ |  \executionUnits_0._GEN_59 ;
  assign _0129_ = _0128_ |  _0086_;
  assign _0130_ = _0082_ |  \executionUnits_0._GEN_62 ;
  assign _0131_ = _0130_ |  _0087_;
  assign _0132_ = _0082_ |  \executionUnits_0._GEN_65 ;
  assign _0133_ = _0132_ |  _0088_;
  assign _0135_ = _0134_ |  \executionUnits_0._GEN_5 ;
  assign _0136_ = _0135_ |  \executionUnits_0._GEN_120 ;
  assign _executionUnits_0_io_valid = _0136_ |  \executionUnits_0._GEN_119 ;
  assign _0137_ = \executionUnits_0._GEN_120  |  \executionUnits_0._GEN_119 ;
  assign _0138_ = \executionUnits_0._GEN_117  |  \executionUnits_0._GEN_119 ;
  assign _0139_ = \executionUnits_0._GEN_122  |  _0341_;
  assign _0140_ = \executionUnits_0._GEN_130  |  \executionUnits_0._GEN_3 ;
  assign _0141_ = _0140_ |  \executionUnits_0._GEN_6 ;
  assign _0142_ = \executionUnits_0._GEN_131  |  \executionUnits_0._GEN_3 ;
  assign _0143_ = _0142_ |  \executionUnits_0._GEN_6 ;
  assign _0144_ = \executionUnits_0._GEN_132  |  \executionUnits_0._GEN_133 ;
  assign _0145_ = _0144_ |  \executionUnits_0._GEN_3 ;
  assign _0146_ = _0145_ |  \executionUnits_0._GEN_6 ;
  assign _0147_ = _0048_ |  _0049_;
  assign _0148_ = _0147_ |  _0050_;
  assign _0149_ = _0148_ |  _0051_;
  assign _0150_ = _0149_ |  _0052_;
  assign _0151_ = _0150_ |  _0053_;
  assign _0152_ = _0151_ |  _0054_;
  assign _0153_ = _0152_ |  _0055_;
  assign _0154_ = _0153_ |  _0056_;
  assign _0155_ = _0154_ |  _0057_;
  assign _0156_ = _0155_ |  _0058_;
  assign _0157_ = _0156_ |  _0059_;
  assign _0158_ = _0157_ |  _0060_;
  assign _0159_ = _0158_ |  _0061_;
  assign _0160_ = _0159_ |  _0062_;
  assign _0161_ = _0160_ |  _0063_;
  assign _0162_ = _0161_ |  _0064_;
  assign _0163_ = _0162_ |  _0065_;
  assign _0164_ = _0163_ |  _0066_;
  assign _0165_ = _0164_ |  _0067_;
  assign _0166_ = _0165_ |  _0068_;
  assign _0167_ = _0166_ |  _0069_;
  assign _0168_ = _0167_ |  _0070_;
  assign _0169_ = _0168_ |  _0071_;
  assign _0170_ = _0169_ |  _0072_;
  assign _0171_ = _0170_ |  _0073_;
  assign _0172_ = _0171_ |  _0074_;
  assign _0173_ = _0172_ |  _0075_;
  assign _0174_ = _0173_ |  _0076_;
  assign _0175_ = _0174_ |  _0077_;
  assign _0176_ = _0175_ |  _0078_;
  assign _0177_ = _0176_ |  _0233_;
  assign _0178_ = _0079_ |  _0080_;
  assign _0179_ = _0178_ |  _0234_;
  assign \executionUnits_0._GEN_3  = \executionUnits_0._GEN_0  |  \executionUnits_0._GEN_1 ;
  assign \executionUnits_0._GEN_4  = \executionUnits_0._GEN_3  |  _0091_;
  assign \executionUnits_0._GEN_16  = \executionUnits_0._GEN_13  |  \executionUnits_0._GEN_14 ;
  assign _0180_ = \executionUnits_0._GEN_10  |  \executionUnits_0._GEN_11 ;
  assign _0181_ = _0180_ |  \executionUnits_0._GEN_12 ;
  assign \executionUnits_0._GEN_17  = _0181_ |  \executionUnits_0._GEN_16 ;
  assign \executionUnits_0._GEN_23  = \executionUnits_0._GEN_20  |  \executionUnits_0._GEN_21 ;
  assign _0182_ = _0181_ |  \executionUnits_0._GEN_13 ;
  assign _0183_ = _0182_ |  \executionUnits_0._GEN_14 ;
  assign _0184_ = _0183_ |  \executionUnits_0._GEN_15 ;
  assign _0185_ = _0184_ |  \executionUnits_0._GEN_19 ;
  assign \executionUnits_0._GEN_24  = _0185_ |  \executionUnits_0._GEN_23 ;
  assign _0186_ = _0185_ |  \executionUnits_0._GEN_20 ;
  assign _0187_ = _0186_ |  \executionUnits_0._GEN_21 ;
  assign \executionUnits_0._GEN_27  = _0187_ |  \executionUnits_0._GEN_22 ;
  assign _0188_ = \executionUnits_0._GEN_27  |  \executionUnits_0._GEN_26 ;
  assign \executionUnits_0._GEN_31  = _0188_ |  \executionUnits_0._GEN_29 ;
  assign _0189_ = \executionUnits_0._GEN_31  |  \executionUnits_0._GEN_30 ;
  assign \executionUnits_0._GEN_35  = _0189_ |  \executionUnits_0._GEN_33 ;
  assign \executionUnits_0._GEN_38  = \executionUnits_0._GEN_35  |  \executionUnits_0._GEN_34 ;
  assign \executionUnits_0._GEN_41  = \executionUnits_0._GEN_38  |  \executionUnits_0._GEN_37 ;
  assign \executionUnits_0._GEN_44  = \executionUnits_0._GEN_41  |  \executionUnits_0._GEN_40 ;
  assign \executionUnits_0._GEN_47  = \executionUnits_0._GEN_44  |  \executionUnits_0._GEN_43 ;
  assign \executionUnits_0._GEN_50  = \executionUnits_0._GEN_47  |  \executionUnits_0._GEN_46 ;
  assign \executionUnits_0._GEN_53  = \executionUnits_0._GEN_50  |  \executionUnits_0._GEN_49 ;
  assign \executionUnits_0._GEN_56  = \executionUnits_0._GEN_53  |  \executionUnits_0._GEN_52 ;
  assign \executionUnits_0._GEN_59  = \executionUnits_0._GEN_56  |  \executionUnits_0._GEN_55 ;
  assign \executionUnits_0._GEN_62  = \executionUnits_0._GEN_59  |  \executionUnits_0._GEN_58 ;
  assign \executionUnits_0._GEN_65  = \executionUnits_0._GEN_62  |  \executionUnits_0._GEN_61 ;
  assign \executionUnits_0._GEN_67  = \executionUnits_0._GEN_17  |  _0108_;
  assign \executionUnits_0._GEN_68  = \executionUnits_0._GEN_24  |  _0109_;
  assign \executionUnits_0._GEN_69  = \executionUnits_0._GEN_27  |  _0110_;
  assign \executionUnits_0._GEN_70  = \executionUnits_0._GEN_31  |  _0111_;
  assign \executionUnits_0._GEN_71  = \executionUnits_0._GEN_35  |  _0112_;
  assign \executionUnits_0._GEN_72  = \executionUnits_0._GEN_38  |  _0113_;
  assign \executionUnits_0._GEN_73  = \executionUnits_0._GEN_41  |  _0114_;
  assign \executionUnits_0._GEN_74  = \executionUnits_0._GEN_44  |  _0115_;
  assign \executionUnits_0._GEN_75  = \executionUnits_0._GEN_47  |  _0116_;
  assign \executionUnits_0._GEN_76  = \executionUnits_0._GEN_50  |  _0083_;
  assign \executionUnits_0._GEN_77  = \executionUnits_0._GEN_53  |  _0084_;
  assign \executionUnits_0._GEN_78  = \executionUnits_0._GEN_56  |  _0085_;
  assign \executionUnits_0._GEN_79  = \executionUnits_0._GEN_59  |  _0086_;
  assign \executionUnits_0._GEN_80  = \executionUnits_0._GEN_62  |  _0087_;
  assign \executionUnits_0._GEN_81  = \executionUnits_0._GEN_65  |  _0088_;
  assign \executionUnits_0._GEN_98  = \executionUnits_0.io_reg_reg_read_data1  |  \executionUnits_0.ret_6 ;
  assign _0190_ = _0117_ |  \executionUnits_0._GEN_17 ;
  assign \executionUnits_0._GEN_99  = _0190_ |  _0108_;
  assign _0191_ = _0117_ |  \executionUnits_0._GEN_24 ;
  assign \executionUnits_0._GEN_100  = _0191_ |  _0109_;
  assign _0192_ = _0117_ |  \executionUnits_0._GEN_27 ;
  assign \executionUnits_0._GEN_101  = _0192_ |  _0110_;
  assign _0193_ = _0117_ |  \executionUnits_0._GEN_31 ;
  assign \executionUnits_0._GEN_102  = _0193_ |  _0111_;
  assign _0194_ = _0117_ |  \executionUnits_0._GEN_35 ;
  assign \executionUnits_0._GEN_103  = _0194_ |  _0112_;
  assign _0195_ = _0117_ |  \executionUnits_0._GEN_38 ;
  assign \executionUnits_0._GEN_104  = _0195_ |  _0113_;
  assign _0196_ = _0117_ |  \executionUnits_0._GEN_41 ;
  assign \executionUnits_0._GEN_105  = _0196_ |  _0114_;
  assign _0197_ = _0117_ |  \executionUnits_0._GEN_44 ;
  assign \executionUnits_0._GEN_106  = _0197_ |  _0115_;
  assign _0198_ = _0117_ |  \executionUnits_0._GEN_47 ;
  assign \executionUnits_0._GEN_107  = _0198_ |  _0116_;
  assign _0199_ = _0117_ |  \executionUnits_0._GEN_50 ;
  assign \executionUnits_0._GEN_108  = _0199_ |  _0083_;
  assign _0200_ = _0117_ |  \executionUnits_0._GEN_53 ;
  assign \executionUnits_0._GEN_109  = _0200_ |  _0084_;
  assign _0201_ = _0117_ |  \executionUnits_0._GEN_56 ;
  assign \executionUnits_0._GEN_110  = _0201_ |  _0085_;
  assign _0202_ = _0117_ |  \executionUnits_0._GEN_59 ;
  assign \executionUnits_0._GEN_111  = _0202_ |  _0086_;
  assign _0203_ = _0117_ |  \executionUnits_0._GEN_62 ;
  assign \executionUnits_0._GEN_112  = _0203_ |  _0087_;
  assign _0204_ = _0117_ |  \executionUnits_0._GEN_65 ;
  assign \executionUnits_0._GEN_113  = _0204_ |  _0088_;
  assign \executionUnits_0._GEN_118  = { 27'h0000000, instruction[19:15] } |  \executionUnits_0.ret_6 ;
  assign _0205_ = \executionUnits_0._GEN_8  |  \executionUnits_0._GEN_9 ;
  assign _0206_ = _0205_ |  \executionUnits_0._GEN_82 ;
  assign _0207_ = _0206_ |  \executionUnits_0._GEN_114 ;
  assign _0208_ = _0207_ |  \executionUnits_0._GEN_116 ;
  assign \executionUnits_0._GEN_120  = _0208_ |  \executionUnits_0._GEN_117 ;
  assign \executionUnits_0._GEN_122  = \executionUnits_0._GEN_82  |  \executionUnits_0._GEN_114 ;
  assign \executionUnits_0._GEN_123  = \executionUnits_0._GEN_5  |  \executionUnits_0._GEN_8 ;
  assign _0134_ = \executionUnits_0._GEN_3  |  \executionUnits_0._GEN_2 ;
  assign \executionUnits_0._GEN_124  = _0134_ |  \executionUnits_0._GEN_123 ;
  assign _0209_ = _0082_ |  \executionUnits_0._GEN_47 ;
  assign _0210_ = _0209_ |  _0116_;
  assign \executionUnits_0._GEN_129  = _0092_ |  \executionUnits_0.csrs_15_2.mie ;
  assign \executionUnits_0.csrs_15_2.io_we  = \executionUnits_0.trap_trap_valid  |  _0036_;
  assign _0211_ = { 10'h000, \executionUnits_0.csrs_15_2.tw , 3'h0, \executionUnits_0.csrs_15_2.mprv , 10'h000, \executionUnits_0.csrs_15_2.ube , 6'h00 } |  { 19'h00000, \executionUnits_0.old_priv_level , 3'h0, \executionUnits_0.csrs_15_2.mie , 7'h00 };
  assign _0212_ = { 9'h000, \executionUnits_0.csrs_15_2.tw , 14'h0000, \executionUnits_0.csrs_15_2.ube , 6'h00 } |  { 14'h0000, _0037_, 12'h008, \executionUnits_0.csrs_15_2.mpie , 3'h0 };
  assign _0213_ = _0082_ |  \executionUnits_0._GEN_17 ;
  assign _0214_ = _0213_ |  _0108_;
  assign _0215_ = _0082_ |  \executionUnits_0._GEN_24 ;
  assign _0216_ = _0215_ |  _0109_;
  assign _0217_ = _0082_ |  \executionUnits_0._GEN_27 ;
  assign _0218_ = _0217_ |  _0110_;
  assign _0219_ = _0082_ |  \executionUnits_0._GEN_31 ;
  assign _0220_ = _0219_ |  _0111_;
  assign _0221_ = _0082_ |  \executionUnits_0._GEN_35 ;
  assign _0222_ = _0221_ |  _0112_;
  assign \executionUnits_0.csrs_21_2.io_we  = \executionUnits_0.trap_trap_valid  |  _0043_;
  assign _0223_ = _0082_ |  \executionUnits_0._GEN_38 ;
  assign _0224_ = _0223_ |  _0113_;
  assign \executionUnits_0.csrs_13_2.io_we  = \executionUnits_0.trap_trap_valid  |  _0045_;
  assign _0225_ = _0082_ |  \executionUnits_0._GEN_41 ;
  assign _0226_ = _0225_ |  _0114_;
  assign _0227_ = _0082_ |  \executionUnits_0._GEN_44 ;
  assign _0228_ = _0227_ |  _0115_;
  assign _0229_ = _0120_ |  \executionUnits_0._GEN_125 ;
  assign _0230_ = \executionUnits_0._GEN_131  |  _0121_;
  assign _0231_ = _0047_ |  \executionUnits_0._GEN_125 ;
  assign _0233_ = &  instruction[31:20];
  assign _0234_ = &  \executionUnits_0.csrs_15_2.mpp ;
  assign _0232_ = &  \executionUnits_0.old_priv_level ;
  assign _0235_ = &  \executionUnits_0._priv_level_T_11 ;
  assign _0237_ = |  instruction[19:15];
  assign _0236_ = |  instruction[11:7];
  wire [127:0] _2856_ = 128'h0000000b0000000b0000000900000008;
  assign _0238_ = _2856_[$signed({ 25'h0000000, \executionUnits_0.old_priv_level , 5'h00 }) +: 32];
  assign _0239_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_92  : _0024_;
  assign _0240_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_51  : _0239_;
  assign _0241_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_92  : _0240_;
  assign _0242_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_51  : _0241_;
  assign _0243_ = \executionUnits_0._GEN_76  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0244_ = \executionUnits_0._GEN_108  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0245_ = \executionUnits_0._GEN_108  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0246_ = \executionUnits_0._GEN_76  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0247_ = \executionUnits_0._GEN_108  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0248_ = _0123_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0249_ = \executionUnits_0._GEN_117  ?  _0247_ : _0248_;
  assign _0250_ = \executionUnits_0._GEN_116  ?  _0246_ : _0249_;
  assign _0251_ = \executionUnits_0._GEN_114  ?  _0245_ : _0250_;
  assign _0252_ = \executionUnits_0._GEN_82  ?  _0244_ : _0251_;
  assign _0253_ = \executionUnits_0._GEN_9  ?  _0243_ : _0252_;
  assign _0254_ = \executionUnits_0._GEN_124  ?  32'd0 : _0253_;
  assign \executionUnits_0.csrs_10_2.io_w_data  = \executionUnits_0.trap_trap_valid  ?  instruction : _0254_;
  assign _0255_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_93  : _0026_;
  assign _0256_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_54  : _0255_;
  assign _0257_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_93  : _0256_;
  assign _0258_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_54  : _0257_;
  assign _0259_ = \executionUnits_0._GEN_77  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0260_ = \executionUnits_0._GEN_109  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0261_ = \executionUnits_0._GEN_109  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0262_ = \executionUnits_0._GEN_77  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0263_ = \executionUnits_0._GEN_109  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0264_ = _0125_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0265_ = \executionUnits_0._GEN_117  ?  _0263_ : _0264_;
  assign _0266_ = \executionUnits_0._GEN_116  ?  _0262_ : _0265_;
  assign _0267_ = \executionUnits_0._GEN_114  ?  _0261_ : _0266_;
  assign _0268_ = \executionUnits_0._GEN_82  ?  _0260_ : _0267_;
  assign _0269_ = \executionUnits_0._GEN_9  ?  _0259_ : _0268_;
  assign \executionUnits_0.csrs_23_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0269_;
  assign _0270_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_94  : _0027_;
  assign _0271_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_57  : _0270_;
  assign _0272_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_94  : _0271_;
  assign _0273_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_57  : _0272_;
  assign _0274_ = \executionUnits_0._GEN_78  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0275_ = \executionUnits_0._GEN_110  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0276_ = \executionUnits_0._GEN_110  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0277_ = \executionUnits_0._GEN_78  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0278_ = \executionUnits_0._GEN_110  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0279_ = _0127_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0280_ = \executionUnits_0._GEN_117  ?  _0278_ : _0279_;
  assign _0281_ = \executionUnits_0._GEN_116  ?  _0277_ : _0280_;
  assign _0282_ = \executionUnits_0._GEN_114  ?  _0276_ : _0281_;
  assign _0283_ = \executionUnits_0._GEN_82  ?  _0275_ : _0282_;
  assign _0284_ = \executionUnits_0._GEN_9  ?  _0274_ : _0283_;
  assign \executionUnits_0.csrs_16_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0284_;
  assign _0285_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_95  : _0028_;
  assign _0286_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_60  : _0285_;
  assign _0287_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_95  : _0286_;
  assign _0288_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_60  : _0287_;
  assign _0289_ = \executionUnits_0._GEN_79  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0290_ = \executionUnits_0._GEN_111  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0291_ = \executionUnits_0._GEN_111  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0292_ = \executionUnits_0._GEN_79  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0293_ = \executionUnits_0._GEN_111  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0294_ = _0129_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0295_ = \executionUnits_0._GEN_117  ?  _0293_ : _0294_;
  assign _0296_ = \executionUnits_0._GEN_116  ?  _0292_ : _0295_;
  assign _0297_ = \executionUnits_0._GEN_114  ?  _0291_ : _0296_;
  assign _0298_ = \executionUnits_0._GEN_82  ?  _0290_ : _0297_;
  assign _0299_ = \executionUnits_0._GEN_9  ?  _0289_ : _0298_;
  assign \executionUnits_0.csrs_7_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0299_;
  assign _0300_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_96  : _0029_;
  assign _0301_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_63  : _0300_;
  assign _0302_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_96  : _0301_;
  assign _0303_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_63  : _0302_;
  assign _0304_ = \executionUnits_0._GEN_80  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0305_ = \executionUnits_0._GEN_112  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0306_ = \executionUnits_0._GEN_112  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0307_ = \executionUnits_0._GEN_80  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0308_ = \executionUnits_0._GEN_112  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0309_ = _0131_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0310_ = \executionUnits_0._GEN_117  ?  _0308_ : _0309_;
  assign _0311_ = \executionUnits_0._GEN_116  ?  _0307_ : _0310_;
  assign _0312_ = \executionUnits_0._GEN_114  ?  _0306_ : _0311_;
  assign _0313_ = \executionUnits_0._GEN_82  ?  _0305_ : _0312_;
  assign _0314_ = \executionUnits_0._GEN_9  ?  _0304_ : _0313_;
  assign \executionUnits_0.csrs_2_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0314_;
  assign _0315_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_97  : _0030_;
  assign _0316_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_66  : _0315_;
  assign _0317_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_97  : _0316_;
  assign _0318_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_66  : _0317_;
  assign _0319_ = \executionUnits_0._GEN_81  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0320_ = \executionUnits_0._GEN_113  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0321_ = \executionUnits_0._GEN_113  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0322_ = \executionUnits_0._GEN_81  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0323_ = \executionUnits_0._GEN_113  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0324_ = _0133_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0325_ = \executionUnits_0._GEN_117  ?  _0323_ : _0324_;
  assign _0326_ = \executionUnits_0._GEN_116  ?  _0322_ : _0325_;
  assign _0327_ = \executionUnits_0._GEN_114  ?  _0321_ : _0326_;
  assign _0328_ = \executionUnits_0._GEN_82  ?  _0320_ : _0327_;
  assign _0329_ = \executionUnits_0._GEN_9  ?  _0319_ : _0328_;
  assign \executionUnits_0.csrs_1_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0329_;
  assign _0330_ = \executionUnits_0._GEN_2  ?  _0232_ : _0031_;
  assign _0331_ = _0232_ ?  \executionUnits_0.csrs_21_2.epc  : 32'd0;
  assign _0332_ = \executionUnits_0._GEN_119  ?  _executionUnits_2_io_pc_pc_wdata : 32'd0;
  assign _0333_ = \executionUnits_0._GEN_117  ?  _executionUnits_2_io_pc_pc_wdata : _0332_;
  assign _0334_ = \executionUnits_0._GEN_116  ?  _executionUnits_2_io_pc_pc_wdata : _0333_;
  assign _0335_ = \executionUnits_0._GEN_114  ?  _executionUnits_2_io_pc_pc_wdata : _0334_;
  assign _0336_ = \executionUnits_0._GEN_82  ?  _executionUnits_2_io_pc_pc_wdata : _0335_;
  assign _0337_ = \executionUnits_0._GEN_9  ?  _executionUnits_2_io_pc_pc_wdata : _0336_;
  assign _0338_ = \executionUnits_0._GEN_8  ?  _executionUnits_2_io_pc_pc_wdata : _0337_;
  assign _0339_ = \executionUnits_0._GEN_5  ?  32'd0 : _0338_;
  assign _0340_ = \executionUnits_0._GEN_2  ?  _0331_ : _0339_;
  assign _executionUnits_0_io_pc_pc_wdata = \executionUnits_0._GEN_3  ?  32'd0 : _0340_;
  assign _0341_ = \executionUnits_0._GEN_116  ?  _0236_ : _0138_;
  assign _0342_ = \executionUnits_0._GEN_9  ?  _0236_ : _0139_;
  assign _0366_ = \executionUnits_0._GEN_82  ?  \executionUnits_0.ret_6  : \executionUnits_0._GEN_128 ;
  assign _0367_ = \executionUnits_0._GEN_9  ?  _0365_ : _0366_;
  assign _executionUnits_0_io_reg_reg_write_data = \executionUnits_0._GEN_124  ?  32'd0 : _0367_;
  assign _0368_ = \executionUnits_0.external_interrupt  ?  _0143_ : _0146_;
  assign _executionUnits_0_io_trap_trap_valid = \executionUnits_0.timer_interrupt  ?  _0141_ : _0368_;
  assign _0369_ = \executionUnits_0._GEN_130  ?  32'd2147483655 : \executionUnits_0._GEN_7 ;
  assign _0370_ = \executionUnits_0._GEN_131  ?  32'd2147483659 : \executionUnits_0._GEN_7 ;
  assign _0371_ = \executionUnits_0._GEN_133  ?  32'd2147483659 : \executionUnits_0._GEN_7 ;
  assign _0372_ = \executionUnits_0._GEN_132  ?  32'd2147483655 : _0371_;
  assign _0373_ = \executionUnits_0.external_interrupt  ?  _0370_ : _0372_;
  assign _executionUnits_0_io_trap_trap_reason = \executionUnits_0.timer_interrupt  ?  _0369_ : _0373_;
  assign _0374_ = \executionUnits_0.external_interrupt  ?  \executionUnits_0._GEN_131  : _0144_;
  assign _executionUnits_0_io_has_interrupt = \executionUnits_0.timer_interrupt  ?  \executionUnits_0._GEN_130  : _0374_;
  assign \executionUnits_0.csr_name  = _0177_ ?  instruction[31:20] : 12'hfff;
  assign \executionUnits_0._priv_level_T_11  = _0179_ ?  \executionUnits_0.csrs_15_2.mpp  : 2'h3;
  assign \executionUnits_0._GEN_6  = \executionUnits_0._GEN_2  ?  _0092_ : \executionUnits_0._GEN_5 ;
  assign _0375_ = _0232_ ?  32'd24 : 32'd2;
  assign _0376_ = \executionUnits_0._GEN_5  ?  32'd2 : 32'd24;
  assign _0377_ = \executionUnits_0._GEN_2  ?  _0375_ : _0376_;
  assign _0378_ = \executionUnits_0._GEN_1  ?  32'd3 : _0377_;
  assign \executionUnits_0._GEN_7  = \executionUnits_0._GEN_0  ?  _0238_ : _0378_;
  assign _0343_ = \executionUnits_0._GEN_64  ?  { 29'h00000000, \executionUnits_0.csrs_1_2.instret , 1'h0, \executionUnits_0.csrs_1_2.cycle  } : 32'd0;
  assign _0344_ = \executionUnits_0._GEN_61  ?  \executionUnits_0.csrs_2_2.instreth  : _0343_;
  assign _0345_ = \executionUnits_0._GEN_58  ?  \executionUnits_0.csrs_7_2.cycleh  : _0344_;
  assign _0346_ = \executionUnits_0._GEN_55  ?  \executionUnits_0.csrs_16_2.instret  : _0345_;
  assign _0347_ = \executionUnits_0._GEN_52  ?  \executionUnits_0.csrs_23_2.cycle  : _0346_;
  assign _0348_ = \executionUnits_0._GEN_49  ?  \executionUnits_0.csrs_10_2.tinst  : _0347_;
  assign _0349_ = \executionUnits_0._GEN_46  ?  { 20'h00000, \executionUnits_0.csrs_9_2.meip , 3'h0, \executionUnits_0.csrs_9_2.mtip , 7'h00 } : _0348_;
  assign _0350_ = \executionUnits_0._GEN_43  ?  \executionUnits_0.csrs_0_2.tval  : _0349_;
  assign _0351_ = \executionUnits_0._GEN_40  ?  \executionUnits_0.csrs_13_2.cause  : _0350_;
  assign _0352_ = \executionUnits_0._GEN_37  ?  \executionUnits_0.csrs_21_2.epc  : _0351_;
  assign _0353_ = \executionUnits_0._GEN_34  ?  \executionUnits_0.csrs_19_2.scratch  : _0352_;
  assign _0354_ = \executionUnits_0._GEN_33  ?  32'd0 : _0353_;
  assign _0355_ = \executionUnits_0._GEN_30  ?  { 26'h0000000, \executionUnits_0.csrs_11_2.mbe , 5'h00 } : _0354_;
  assign _0356_ = \executionUnits_0._GEN_29  ?  32'd0 : _0355_;
  assign _0357_ = \executionUnits_0._GEN_26  ?  { \executionUnits_0.csrs_14_2.base , 1'h0, \executionUnits_0.csrs_14_2.mode [0] } : _0356_;
  assign _0358_ = \executionUnits_0._GEN_22  ?  { 20'h00000, \executionUnits_0.csrs_22_2.meie , 3'h0, \executionUnits_0.csrs_22_2.mtie , 7'h00 } : _0357_;
  assign _0359_ = \executionUnits_0._GEN_23  ?  32'd0 : _0358_;
  assign _0360_ = \executionUnits_0._GEN_19  ?  32'd1074794752 : _0359_;
  assign _0361_ = \executionUnits_0._GEN_15  ?  { 10'h000, \executionUnits_0.csrs_15_2.tw , 3'h0, \executionUnits_0.csrs_15_2.mprv , 4'h0, \executionUnits_0.csrs_15_2.mpp , 3'h0, \executionUnits_0.csrs_15_2.mpie , \executionUnits_0.csrs_15_2.ube , 2'h0, \executionUnits_0.csrs_15_2.mie , 3'h0 } : _0360_;
  assign _0362_ = \executionUnits_0._GEN_16  ?  32'd0 : _0361_;
  assign _0363_ = \executionUnits_0._GEN_12  ?  32'd1 : _0362_;
  assign _0364_ = \executionUnits_0._GEN_11  ?  32'd5678 : _0363_;
  assign \executionUnits_0.ret_6  = \executionUnits_0._GEN_10  ?  32'd1234 : _0364_;
  assign _0379_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_91  : _0033_;
  assign _0380_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_48  : _0379_;
  assign _0381_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_91  : _0380_;
  assign _0382_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_48  : _0381_;
  assign _0383_ = \executionUnits_0._GEN_75  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0384_ = \executionUnits_0._GEN_107  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0385_ = \executionUnits_0._GEN_107  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0386_ = \executionUnits_0._GEN_75  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0387_ = \executionUnits_0._GEN_107  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0388_ = _0210_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0389_ = \executionUnits_0._GEN_117  ?  _0387_ : _0388_;
  assign _0390_ = \executionUnits_0._GEN_116  ?  _0386_ : _0389_;
  assign _0391_ = \executionUnits_0._GEN_114  ?  _0385_ : _0390_;
  assign _0392_ = \executionUnits_0._GEN_82  ?  _0384_ : _0391_;
  assign _0393_ = \executionUnits_0._GEN_9  ?  _0383_ : _0392_;
  assign \executionUnits_0._GEN_127  = \executionUnits_0._GEN_124  ?  32'd0 : _0393_;
  assign _0365_ = _0236_ ?  \executionUnits_0.ret_6  : 32'd0;
  assign _0394_ = \executionUnits_0._GEN_119  ?  \executionUnits_0.ret_6  : 32'd0;
  assign _0395_ = \executionUnits_0._GEN_117  ?  \executionUnits_0.ret_6  : _0394_;
  assign _0396_ = \executionUnits_0._GEN_116  ?  _0365_ : _0395_;
  assign \executionUnits_0._GEN_128  = \executionUnits_0._GEN_114  ?  \executionUnits_0.ret_6  : _0396_;
  assign _0399_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_83  : _0034_;
  assign _0400_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_18  : _0399_;
  assign _0401_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_83  : _0400_;
  assign _0402_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_18  : _0401_;
  assign _0403_ = \executionUnits_0._GEN_2  ?  _0232_ : _0035_;
  assign _0404_ = _0232_ ?  { 1'h0, _0212_ } : 32'd0;
  assign _0405_ = \executionUnits_0._GEN_67  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0406_ = \executionUnits_0._GEN_99  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0407_ = \executionUnits_0._GEN_99  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0408_ = \executionUnits_0._GEN_67  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0409_ = \executionUnits_0._GEN_99  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0410_ = _0214_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0411_ = \executionUnits_0._GEN_117  ?  _0409_ : _0410_;
  assign _0412_ = \executionUnits_0._GEN_116  ?  _0408_ : _0411_;
  assign _0413_ = \executionUnits_0._GEN_114  ?  _0407_ : _0412_;
  assign _0414_ = \executionUnits_0._GEN_82  ?  _0406_ : _0413_;
  assign _0415_ = \executionUnits_0._GEN_9  ?  _0405_ : _0414_;
  assign _0416_ = \executionUnits_0._GEN_123  ?  32'd0 : _0415_;
  assign _0417_ = \executionUnits_0._GEN_2  ?  _0404_ : _0416_;
  assign _0418_ = \executionUnits_0._GEN_3  ?  32'd0 : _0417_;
  assign \executionUnits_0.csrs_15_2.io_w_data  = \executionUnits_0.trap_trap_valid  ?  _0211_ : _0418_;
  assign _0419_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_84  : _0038_;
  assign _0420_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_25  : _0419_;
  assign _0421_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_84  : _0420_;
  assign _0422_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_25  : _0421_;
  assign _0423_ = \executionUnits_0._GEN_68  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0424_ = \executionUnits_0._GEN_100  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0425_ = \executionUnits_0._GEN_100  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0426_ = \executionUnits_0._GEN_68  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0427_ = \executionUnits_0._GEN_100  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0428_ = _0216_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0429_ = \executionUnits_0._GEN_117  ?  _0427_ : _0428_;
  assign _0430_ = \executionUnits_0._GEN_116  ?  _0426_ : _0429_;
  assign _0431_ = \executionUnits_0._GEN_114  ?  _0425_ : _0430_;
  assign _0432_ = \executionUnits_0._GEN_82  ?  _0424_ : _0431_;
  assign _0433_ = \executionUnits_0._GEN_9  ?  _0423_ : _0432_;
  assign \executionUnits_0.csrs_22_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0433_;
  assign _0434_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_85  : _0039_;
  assign _0435_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_28  : _0434_;
  assign _0436_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_85  : _0435_;
  assign _0437_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_28  : _0436_;
  assign _0438_ = \executionUnits_0._GEN_69  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0439_ = \executionUnits_0._GEN_101  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0440_ = \executionUnits_0._GEN_101  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0441_ = \executionUnits_0._GEN_69  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0442_ = \executionUnits_0._GEN_101  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0443_ = _0218_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0444_ = \executionUnits_0._GEN_117  ?  _0442_ : _0443_;
  assign _0445_ = \executionUnits_0._GEN_116  ?  _0441_ : _0444_;
  assign _0446_ = \executionUnits_0._GEN_114  ?  _0440_ : _0445_;
  assign _0447_ = \executionUnits_0._GEN_82  ?  _0439_ : _0446_;
  assign _0448_ = \executionUnits_0._GEN_9  ?  _0438_ : _0447_;
  assign \executionUnits_0.csrs_14_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0448_;
  assign _0449_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_86  : _0040_;
  assign _0450_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_32  : _0449_;
  assign _0451_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_86  : _0450_;
  assign _0452_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_32  : _0451_;
  assign _0453_ = \executionUnits_0._GEN_70  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0454_ = \executionUnits_0._GEN_102  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0455_ = \executionUnits_0._GEN_102  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0456_ = \executionUnits_0._GEN_70  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0457_ = \executionUnits_0._GEN_102  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0458_ = _0220_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0459_ = \executionUnits_0._GEN_117  ?  _0457_ : _0458_;
  assign _0460_ = \executionUnits_0._GEN_116  ?  _0456_ : _0459_;
  assign _0461_ = \executionUnits_0._GEN_114  ?  _0455_ : _0460_;
  assign _0462_ = \executionUnits_0._GEN_82  ?  _0454_ : _0461_;
  assign _0463_ = \executionUnits_0._GEN_9  ?  _0453_ : _0462_;
  assign \executionUnits_0.csrs_11_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0463_;
  assign _0464_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_87  : _0041_;
  assign _0465_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_36  : _0464_;
  assign _0466_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_87  : _0465_;
  assign _0467_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_36  : _0466_;
  assign _0468_ = \executionUnits_0._GEN_71  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0469_ = \executionUnits_0._GEN_103  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0470_ = \executionUnits_0._GEN_103  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0471_ = \executionUnits_0._GEN_71  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0472_ = \executionUnits_0._GEN_103  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0473_ = _0222_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0474_ = \executionUnits_0._GEN_117  ?  _0472_ : _0473_;
  assign _0475_ = \executionUnits_0._GEN_116  ?  _0471_ : _0474_;
  assign _0476_ = \executionUnits_0._GEN_114  ?  _0470_ : _0475_;
  assign _0477_ = \executionUnits_0._GEN_82  ?  _0469_ : _0476_;
  assign _0478_ = \executionUnits_0._GEN_9  ?  _0468_ : _0477_;
  assign \executionUnits_0.csrs_19_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0478_;
  assign _0479_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_88  : _0042_;
  assign _0480_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_39  : _0479_;
  assign _0481_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_88  : _0480_;
  assign _0482_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_39  : _0481_;
  assign _0483_ = \executionUnits_0._GEN_72  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0484_ = \executionUnits_0._GEN_104  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0485_ = \executionUnits_0._GEN_104  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0486_ = \executionUnits_0._GEN_72  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0487_ = \executionUnits_0._GEN_104  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0488_ = _0224_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0489_ = \executionUnits_0._GEN_117  ?  _0487_ : _0488_;
  assign _0490_ = \executionUnits_0._GEN_116  ?  _0486_ : _0489_;
  assign _0491_ = \executionUnits_0._GEN_114  ?  _0485_ : _0490_;
  assign _0492_ = \executionUnits_0._GEN_82  ?  _0484_ : _0491_;
  assign _0493_ = \executionUnits_0._GEN_9  ?  _0483_ : _0492_;
  assign _0494_ = \executionUnits_0._GEN_124  ?  32'd0 : _0493_;
  assign \executionUnits_0.csrs_21_2.io_w_data  = \executionUnits_0.trap_trap_valid  ?  \pc.pc  : _0494_;
  assign _0495_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_89  : _0044_;
  assign _0496_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_42  : _0495_;
  assign _0497_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_89  : _0496_;
  assign _0498_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_42  : _0497_;
  assign _0499_ = \executionUnits_0._GEN_73  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0500_ = \executionUnits_0._GEN_105  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0501_ = \executionUnits_0._GEN_105  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0502_ = \executionUnits_0._GEN_73  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0503_ = \executionUnits_0._GEN_105  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0504_ = _0226_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0505_ = \executionUnits_0._GEN_117  ?  _0503_ : _0504_;
  assign _0506_ = \executionUnits_0._GEN_116  ?  _0502_ : _0505_;
  assign _0507_ = \executionUnits_0._GEN_114  ?  _0501_ : _0506_;
  assign _0508_ = \executionUnits_0._GEN_82  ?  _0500_ : _0507_;
  assign _0509_ = \executionUnits_0._GEN_9  ?  _0499_ : _0508_;
  assign _0510_ = \executionUnits_0._GEN_124  ?  32'd0 : _0509_;
  assign \executionUnits_0.csrs_13_2.io_w_data  = \executionUnits_0.trap_trap_valid  ?  \executionUnits_0.trap_trap_reason  : _0510_;
  assign _0511_ = \executionUnits_0._GEN_117  ?  \executionUnits_0._GEN_90  : _0046_;
  assign _0512_ = \executionUnits_0._GEN_116  ?  \executionUnits_0._GEN_45  : _0511_;
  assign _0513_ = \executionUnits_0._GEN_122  ?  \executionUnits_0._GEN_90  : _0512_;
  assign _0514_ = \executionUnits_0._GEN_9  ?  \executionUnits_0._GEN_45  : _0513_;
  assign _0515_ = \executionUnits_0._GEN_74  ?  32'd0 : \executionUnits_0.io_reg_reg_read_data1 ;
  assign _0516_ = \executionUnits_0._GEN_106  ?  32'd0 : \executionUnits_0._GEN_98 ;
  assign _0517_ = \executionUnits_0._GEN_106  ?  32'd0 : \executionUnits_0._GEN_115 ;
  assign _0518_ = \executionUnits_0._GEN_74  ?  32'd0 : { 27'h0000000, instruction[19:15] };
  assign _0519_ = \executionUnits_0._GEN_106  ?  32'd0 : \executionUnits_0._GEN_118 ;
  assign _0520_ = _0228_ ?  32'd0 : \executionUnits_0._GEN_126 ;
  assign _0521_ = \executionUnits_0._GEN_117  ?  _0519_ : _0520_;
  assign _0522_ = \executionUnits_0._GEN_116  ?  _0518_ : _0521_;
  assign _0523_ = \executionUnits_0._GEN_114  ?  _0517_ : _0522_;
  assign _0524_ = \executionUnits_0._GEN_82  ?  _0516_ : _0523_;
  assign _0525_ = \executionUnits_0._GEN_9  ?  _0515_ : _0524_;
  assign \executionUnits_0.csrs_0_2.io_w_data  = \executionUnits_0._GEN_124  ?  32'd0 : _0525_;
  assign \executionUnits_0.csrs_9_2.io_we  = \executionUnits_0.timer_interrupt  ?  _0229_ : _0231_;
  assign _0526_ = \executionUnits_0.csrs_9_2.mtip  ?  \executionUnits_0._GEN_127  : { 20'h00000, \executionUnits_0.csrs_9_2.meip , 11'h080 };
  assign _0527_ = \executionUnits_0.csrs_9_2.meip  ?  \executionUnits_0._GEN_127  : { 24'h000008, \executionUnits_0.csrs_9_2.mtip , 7'h00 };
  assign _0528_ = \executionUnits_0._GEN_131  ?  { 24'h000008, \executionUnits_0.csrs_9_2.mtip , 7'h00 } : _0527_;
  assign _0529_ = \executionUnits_0.external_interrupt  ?  _0528_ : \executionUnits_0._GEN_127 ;
  assign \executionUnits_0.csrs_9_2.io_w_data  = \executionUnits_0.timer_interrupt  ?  _0526_ : _0529_;
  assign \executionUnits_0.csrs_0_2._GEN  = \executionUnits_0.csrs_0_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_10_2._GEN  = \executionUnits_0.csrs_10_2.io_we  &  _0530_;
  assign _0533_ = \executionUnits_0.csrs_11_2.io_we  &  _0530_;
  assign _0534_ = io_reset_rst_n &  \executionUnits_0.csrs_11_2._GEN ;
  assign \executionUnits_0.csrs_11_2._GEN  = _0533_ ?  \executionUnits_0.csrs_11_2.io_w_data [5] : \executionUnits_0.csrs_11_2.mbe ;
  assign csr_rvfi_7_2_wdata = io_reset_rst_n ?  { 26'h0000000, \executionUnits_0.csrs_11_2._GEN , 5'h00 } : 32'd0;
  assign \executionUnits_0.csrs_13_2._GEN  = \executionUnits_0.csrs_13_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_14_2._GEN  = \executionUnits_0.csrs_14_2.io_we  &  _0530_;
  assign _0536_ = \executionUnits_0.csrs_14_2._GEN  ?  { \executionUnits_0.csrs_14_2.io_w_data [31:2], 1'h0, \executionUnits_0.csrs_14_2.io_w_data [0] } : { \executionUnits_0.csrs_14_2.base , 1'h0, \executionUnits_0.csrs_14_2.mode [0] };
  assign csr_rvfi_5_2_wdata = io_reset_rst_n ?  _0536_ : 32'd0;
  assign \executionUnits_0.csrs_15_2._GEN  = \executionUnits_0.csrs_15_2.io_we  &  _0530_;
  assign _0537_ = io_reset_rst_n &  _0542_;
  assign _0538_ = io_reset_rst_n &  _0543_;
  assign _0539_ = io_reset_rst_n &  _0544_;
  assign _0540_ = io_reset_rst_n &  _0545_;
  assign _0541_ = io_reset_rst_n &  _0546_;
  assign _0530_ = &  io_rvfi_rvfi_mode;
  assign _0542_ = \executionUnits_0.csrs_15_2._GEN  ?  \executionUnits_0.csrs_15_2.io_w_data [3] : \executionUnits_0.csrs_15_2.mie ;
  assign _0543_ = \executionUnits_0.csrs_15_2._GEN  ?  \executionUnits_0.csrs_15_2.io_w_data [6] : \executionUnits_0.csrs_15_2.ube ;
  assign _0544_ = \executionUnits_0.csrs_15_2._GEN  ?  \executionUnits_0.csrs_15_2.io_w_data [7] : \executionUnits_0.csrs_15_2.mpie ;
  assign _0545_ = \executionUnits_0.csrs_15_2._GEN  ?  \executionUnits_0.csrs_15_2.io_w_data [17] : \executionUnits_0.csrs_15_2.mprv ;
  assign _0546_ = \executionUnits_0.csrs_15_2._GEN  ?  \executionUnits_0.csrs_15_2.io_w_data [21] : \executionUnits_0.csrs_15_2.tw ;
  assign _0547_ = \executionUnits_0.csrs_15_2._GEN  ?  { \executionUnits_0.csrs_15_2.io_w_data [21], 3'h0, \executionUnits_0.csrs_15_2.io_w_data [17], 4'h0, \executionUnits_0.csrs_15_2.io_w_data [12:11], 3'h0, \executionUnits_0.csrs_15_2.io_w_data [7:6], 2'h0, \executionUnits_0.csrs_15_2.io_w_data [3] } : { \executionUnits_0.csrs_15_2.tw , 3'h0, \executionUnits_0.csrs_15_2.mprv , 4'h0, \executionUnits_0.csrs_15_2.mpp , 3'h0, \executionUnits_0.csrs_15_2.mpie , \executionUnits_0.csrs_15_2.ube , 2'h0, \executionUnits_0.csrs_15_2.mie  };
  assign csr_rvfi_0_2_wdata = io_reset_rst_n ?  { 10'h000, _0547_, 3'h0 } : 32'd0;
  assign \executionUnits_0.csrs_16_2._io_next_r_value_T  = \executionUnits_0.csrs_16_2.instret  +  32'd1;
  assign \executionUnits_0.csrs_16_2._GEN  = \executionUnits_0.csrs_16_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_16_2._GEN_0  = \executionUnits_0.csrs_16_2.enable  &  \executionUnits_0.csrs_16_2.retire ;
  assign \executionUnits_0.csrs_2_2.overflow  = &  \executionUnits_0.csrs_16_2.instret ;
  assign \executionUnits_0.csrs_19_2._GEN  = \executionUnits_0.csrs_19_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_1_2._GEN  = \executionUnits_0.csrs_1_2.io_we  &  _0530_;
  assign _0551_ = io_reset_rst_n &  _0553_;
  assign _0552_ = io_reset_rst_n &  _0554_;
  assign _0553_ = \executionUnits_0.csrs_1_2._GEN  ?  \executionUnits_0.csrs_1_2.io_w_data [0] : \executionUnits_0.csrs_1_2.cycle ;
  assign _0554_ = \executionUnits_0.csrs_1_2._GEN  ?  \executionUnits_0.csrs_1_2.io_w_data [2] : \executionUnits_0.csrs_1_2.instret ;
  assign _0555_ = \executionUnits_0.csrs_1_2._GEN  ?  { \executionUnits_0.csrs_1_2.io_w_data [2], 1'h0, \executionUnits_0.csrs_1_2.io_w_data [0] } : { \executionUnits_0.csrs_1_2.instret , 1'h0, \executionUnits_0.csrs_1_2.cycle  };
  assign csr_rvfi_9_2_wdata = io_reset_rst_n ?  { 29'h00000000, _0555_ } : 32'd0;
  assign \executionUnits_0.csrs_21_2._GEN  = \executionUnits_0.csrs_21_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_22_2._GEN  = \executionUnits_0.csrs_22_2.io_we  &  _0530_;
  assign _0557_ = io_reset_rst_n &  _0559_;
  assign _0558_ = io_reset_rst_n &  _0560_;
  assign _0559_ = \executionUnits_0.csrs_22_2._GEN  ?  \executionUnits_0.csrs_22_2.io_w_data [7] : \executionUnits_0.csrs_22_2.mtie ;
  assign _0560_ = \executionUnits_0.csrs_22_2._GEN  ?  \executionUnits_0.csrs_22_2.io_w_data [11] : \executionUnits_0.csrs_22_2.meie ;
  assign _0561_ = \executionUnits_0.csrs_22_2._GEN  ?  { \executionUnits_0.csrs_22_2.io_w_data [11], 3'h0, \executionUnits_0.csrs_22_2.io_w_data [7] } : { \executionUnits_0.csrs_22_2.meie , 3'h0, \executionUnits_0.csrs_22_2.mtie  };
  assign csr_rvfi_4_2_wdata = io_reset_rst_n ?  { 20'h00000, _0561_, 7'h00 } : 32'd0;
  assign \executionUnits_0.csrs_23_2._io_next_r_value_T  = \executionUnits_0.csrs_23_2.cycle  +  32'd1;
  assign \executionUnits_0.csrs_23_2._GEN  = \executionUnits_0.csrs_23_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_7_2.overflow  = &  \executionUnits_0.csrs_23_2.cycle ;
  assign \executionUnits_0.csrs_2_2._io_next_r_value_T  = \executionUnits_0.csrs_2_2.instreth  +  32'd1;
  assign \executionUnits_0.csrs_2_2._GEN  = \executionUnits_0.csrs_2_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_2_2._GEN_0  = \executionUnits_0.csrs_16_2.enable  &  \executionUnits_0.csrs_2_2.overflow ;
  assign \executionUnits_0.csrs_7_2._io_next_r_value_T  = \executionUnits_0.csrs_7_2.cycleh  +  32'd1;
  assign \executionUnits_0.csrs_7_2._GEN  = \executionUnits_0.csrs_7_2.io_we  &  _0530_;
  assign \executionUnits_0.csrs_7_2._GEN_0  = \executionUnits_0.csrs_7_2.enable  &  \executionUnits_0.csrs_7_2.overflow ;
  assign \executionUnits_0.csrs_9_2._GEN  = \executionUnits_0.csrs_9_2.io_we  &  _0530_;
  assign _0568_ = io_reset_rst_n &  _0570_;
  assign _0569_ = io_reset_rst_n &  _0571_;
  assign _0570_ = \executionUnits_0.csrs_9_2._GEN  ?  \executionUnits_0.csrs_9_2.io_w_data [7] : \executionUnits_0.csrs_9_2.mtip ;
  assign _0571_ = \executionUnits_0.csrs_9_2._GEN  ?  \executionUnits_0.csrs_9_2.io_w_data [11] : \executionUnits_0.csrs_9_2.meip ;
  assign _0572_ = \executionUnits_0.csrs_9_2._GEN  ?  { \executionUnits_0.csrs_9_2.io_w_data [11], 3'h0, \executionUnits_0.csrs_9_2.io_w_data [7], 7'h0 } : { \executionUnits_0.csrs_9_2.meip , 3'h0, \executionUnits_0.csrs_9_2.mtip , 7'h00 };
  assign csr_rvfi_14_2_wdata = io_reset_rst_n ?  { 20'h00000, _0572_ } : 32'd0;
  assign _0584_ = !  instruction[31:20];
  assign _0585_ = instruction[31:20] ==  12'h001;
  assign _0586_ = instruction[31:20] ==  12'h010;
  assign _0587_ = instruction[31:20] ==  12'h102;
  assign _0588_ = instruction[31:20] ==  12'h105;
  assign _0589_ = instruction[31:20] ==  12'h833;
  assign _0590_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h318000;
  assign _0591_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h319000;
  assign _0592_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h31c000;
  assign _0593_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h31d000;
  assign _0594_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h31e000;
  assign _0595_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h31f000;
  assign _0596_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h338000;
  assign _0597_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h378000;
  assign _0598_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h398000;
  assign _0599_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h398001;
  assign _0600_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h398102;
  assign _0601_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h398105;
  assign _0602_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h398302;
  assign _0603_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h399000;
  assign _0604_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h39a000;
  assign _0605_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h39b000;
  assign _0606_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h39d000;
  assign _0607_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h39e000;
  assign _0608_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h39f000;
  assign _0653_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h018000;
  assign _0654_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h019000;
  assign _0655_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h01a000;
  assign _0656_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h01c000;
  assign _0657_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h01d000;
  assign _0658_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h078000;
  assign _0659_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h078010;
  assign _0660_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h078833;
  assign _0661_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h098000;
  assign _0662_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h099000;
  assign _0663_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h09a000;
  assign _0664_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h09b000;
  assign _0665_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h09c000;
  assign _0666_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h09d000;
  assign _0667_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h09e000;
  assign _0668_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h09f000;
  assign _0669_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h0b8000;
  assign _0670_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h118000;
  assign _0671_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h119000;
  assign _0672_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h11a000;
  assign _0673_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h198000;
  assign _0674_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h199000;
  assign _0675_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h19a000;
  assign _0676_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h19b000;
  assign _0677_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h19c000;
  assign _0678_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h19d000;
  assign _0679_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h19e000;
  assign _0680_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h19f000;
  assign _0681_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  } ==  22'h1b8000;
  assign _0693_ = _0584_ |  _0585_;
  assign _0694_ = _0693_ |  _0586_;
  assign _0695_ = _0694_ |  _0587_;
  assign _0696_ = _0695_ |  _0588_;
  assign _0697_ = _0696_ |  _0050_;
  assign _0698_ = _0697_ |  _0589_;
  assign _0699_ = _0698_ |  _0233_;
  assign _0700_ = _0788_ |  _0590_;
  assign _0701_ = _0700_ |  _0591_;
  assign _0702_ = _0701_ |  _0592_;
  assign _0703_ = _0702_ |  _0593_;
  assign _0704_ = _0703_ |  _0594_;
  assign _0705_ = _0704_ |  _0595_;
  assign _0706_ = _0705_ |  _0596_;
  assign _0707_ = _0706_ |  _0597_;
  assign _0708_ = _0707_ |  _0598_;
  assign _0709_ = _0708_ |  _0599_;
  assign _0710_ = _0709_ |  _0600_;
  assign _0711_ = _0710_ |  _0601_;
  assign _0712_ = _0711_ |  _0602_;
  assign _0713_ = _0712_ |  _0603_;
  assign _0714_ = _0713_ |  _0604_;
  assign _0715_ = _0714_ |  _0605_;
  assign _0716_ = _0715_ |  _0606_;
  assign _0717_ = _0716_ |  _0607_;
  assign _0718_ = _0717_ |  _0608_;
  assign _0719_ = _0718_ |  _0790_;
  assign _0723_ = _0722_ |  _0613_;
  assign _0727_ = _0726_ |  _0617_;
  assign _0730_ = _0729_ |  _0620_;
  assign _0732_ = _0731_ |  _0622_;
  assign _0733_ = _0732_ |  _0623_;
  assign _0736_ = _0735_ |  _0626_;
  assign _0741_ = _0740_ |  _0631_;
  assign _0743_ = _0742_ |  _0633_;
  assign _0748_ = _0747_ |  _0638_;
  assign _0750_ = _0749_ |  _0640_;
  assign _0761_ = _0653_ |  _0654_;
  assign _0762_ = _0761_ |  _0655_;
  assign _0763_ = _0762_ |  _0656_;
  assign _0764_ = _0763_ |  _0657_;
  assign _0765_ = _0764_ |  _0658_;
  assign _0766_ = _0765_ |  _0659_;
  assign _0767_ = _0766_ |  _0660_;
  assign _0768_ = _0767_ |  _0661_;
  assign _0769_ = _0768_ |  _0662_;
  assign _0770_ = _0769_ |  _0663_;
  assign _0771_ = _0770_ |  _0664_;
  assign _0772_ = _0771_ |  _0665_;
  assign _0773_ = _0772_ |  _0666_;
  assign _0774_ = _0773_ |  _0667_;
  assign _0775_ = _0774_ |  _0668_;
  assign _0776_ = _0775_ |  _0669_;
  assign _0777_ = _0776_ |  _0670_;
  assign _0778_ = _0777_ |  _0671_;
  assign _0779_ = _0778_ |  _0672_;
  assign _0780_ = _0779_ |  _0673_;
  assign _0781_ = _0780_ |  _0674_;
  assign _0782_ = _0781_ |  _0675_;
  assign _0783_ = _0782_ |  _0676_;
  assign _0784_ = _0783_ |  _0677_;
  assign _0785_ = _0784_ |  _0678_;
  assign _0786_ = _0785_ |  _0679_;
  assign _0787_ = _0786_ |  _0680_;
  assign _0788_ = _0787_ |  _0681_;
  assign _0790_ = &  { \executionUnits_0.decoder.funct12 , \executionUnits_0.decoder.opcode , instruction[14:12] };
  assign \executionUnits_0.decoder.funct12  = _0699_ ?  instruction[31:20] : 12'hfff;
  assign _0791_ = _0719_ ?  { \executionUnits_0.decoder.opcode , instruction[14:12], 7'h00, \executionUnits_0.decoder.funct12  } : 29'h1ff80fff;
  assign _0792_ = _0760_ ?  { \executionUnits_0.decoder.opcode , instruction[14:12], 19'h00000 } : 29'h1ff80fff;
  assign _0793_ = _0652_ ?  _0791_ : _0792_;
  assign \executionUnits_0._decoder_io_instr_type  = _0651_ ?  _0793_ : 29'h1ff80fff;
  assign _0794_ = \pc.pc  +  \executionUnits_1._decoder_io_decoder_imm ;
  assign \executionUnits_1._read_data_sign_extended_T_8  = \executionUnits_1.last_be  ==  4'h1;
  assign \executionUnits_1._read_data_sign_extended_T_10  = \executionUnits_1.last_be  ==  4'h3;
  assign _executionUnits_1_io_pc_pc_we = !  _executionUnits_1_io_stall;
  assign _0795_ = &  \executionUnits_1.last_be ;
  wire [127:0] _2857_ = { \executionUnits_1._GEN [127:96], io_reset_boot_addr, _executionUnits_1_io_data_data_addr[31:1], 1'h0, _executionUnits_2_io_pc_pc_wdata };
  assign _executionUnits_1_io_pc_pc_wdata = _2857_[$signed({ 25'h0000000, \executionUnits_1._control_unit_io_ctrl_next_pc_select , 5'h00 }) +: 32];
  wire [255:0] _2858_ = { 64'h0000000000000000, _executionUnits_2_io_pc_pc_wdata, \executionUnits_1._decoder_io_decoder_imm , 32'h00000000, \executionUnits_1._GEN_0 [95:32], _executionUnits_1_io_data_data_addr };
  assign _executionUnits_1_io_reg_reg_write_data = _2858_[$signed({ 24'h000000, \executionUnits_1._control_unit_io_ctrl_reg_write_sel , 5'h00 }) +: 32];
  assign \executionUnits_1._GEN [127:96] = \executionUnits_1._branch_unit_io_branch_branch_taken  ?  _0794_ : _executionUnits_2_io_pc_pc_wdata;
  assign _0796_ = \executionUnits_1._read_data_sign_extended_T_8  ?  { 24'h000000, data_rdata[7:0] } : 32'd0;
  assign _0797_ = \executionUnits_1._read_data_sign_extended_T_10  ?  { 16'h0000, data_rdata[15:0] } : _0796_;
  assign \executionUnits_1._GEN_0 [63:32] = _0795_ ?  data_rdata : _0797_;
  assign _0798_ = \executionUnits_1._read_data_sign_extended_T_8  ?  { data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7], data_rdata[7:0] } : 32'd0;
  assign _0799_ = \executionUnits_1._read_data_sign_extended_T_10  ?  { data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15], data_rdata[15:0] } : _0798_;
  assign \executionUnits_1._GEN_0 [95:64] = _0795_ ?  data_rdata : _0799_;
  assign \executionUnits_1.alu.io_alu_op1  = \executionUnits_1._control_unit_io_ctrl_alu_op_1_sel  ?  \pc.pc  : \executionUnits_0.io_reg_reg_read_data1 ;
  assign \executionUnits_1.alu.io_alu_op2  = \executionUnits_1._control_unit_io_ctrl_alu_op_2_sel  ?  \executionUnits_1._decoder_io_decoder_imm  : _executionUnits_1_io_data_data_wdata;
  assign \executionUnits_1.alu._GEN [31:0] = \executionUnits_1.alu.io_alu_op1  +  \executionUnits_1.alu.io_alu_op2 ;
  assign \executionUnits_1.alu._GEN [255:224] = \executionUnits_1.alu.io_alu_op1  &  \executionUnits_1.alu.io_alu_op2 ;
  assign \executionUnits_1.alu._GEN [64] = $signed(\executionUnits_1.alu.io_alu_op1 ) <  $signed(\executionUnits_1.alu.io_alu_op2 );
  assign \executionUnits_1.alu._GEN [96] = \executionUnits_1.alu.io_alu_op1  <  \executionUnits_1.alu.io_alu_op2 ;
  assign \executionUnits_1.alu._GEN [223:192] = \executionUnits_1.alu.io_alu_op1  |  \executionUnits_1.alu.io_alu_op2 ;
  wire [511:0] _2859_ = { 64'h0000000000000000, \executionUnits_1.alu._GEN [447:416], 128'h00000000000000000000000000000000, \executionUnits_1.alu._GEN [287:128], 31'h00000000, \executionUnits_1.alu._GEN [96], 31'h00000000, \executionUnits_1.alu._GEN [64], \executionUnits_1.alu._io_alu_result_T_2 [31:0], \executionUnits_1.alu._GEN [31:0] };
  assign _executionUnits_1_io_data_data_addr = _2859_[$signed({ 23'h000000, \executionUnits_1._control_unit_io_ctrl_alu_control , 5'h00 }) +: 32];
  assign \executionUnits_1.alu._io_alu_result_T_2  = { 31'h00000000, \executionUnits_1.alu.io_alu_op1  } <<  \executionUnits_1.alu.io_alu_op2 [4:0];
  assign \executionUnits_1.alu._GEN [191:160] = \executionUnits_1.alu.io_alu_op1  >>  \executionUnits_1.alu.io_alu_op2 [4:0];
  assign \executionUnits_1.alu._GEN [447:416] = $signed(\executionUnits_1.alu.io_alu_op1 ) >>>  \executionUnits_1.alu.io_alu_op2 [4:0];
  assign \executionUnits_1.alu._GEN [287:256] = \executionUnits_1.alu.io_alu_op1  -  \executionUnits_1.alu.io_alu_op2 ;
  assign \executionUnits_1.alu._GEN [159:128] = \executionUnits_1.alu.io_alu_op1  ^  \executionUnits_1.alu.io_alu_op2 ;
  assign _0800_ = _0807_ &  _0808_;
  assign _0801_ = \executionUnits_1.branch_unit.io_branch_instr_type  ==  29'h18c00000;
  assign _0802_ = \executionUnits_1.branch_unit.io_branch_instr_type  ==  29'h18c80000;
  assign _0803_ = \executionUnits_1.branch_unit.io_branch_instr_type  ==  29'h18e00000;
  assign _0805_ = \executionUnits_1.branch_unit.io_branch_instr_type  ==  29'h18e80000;
  assign _0806_ = \executionUnits_1.branch_unit.io_branch_instr_type  ==  29'h18f00000;
  assign _0804_ = _executionUnits_1_io_data_data_addr ==  32'd1;
  assign _0807_ = \executionUnits_1.branch_unit.io_branch_instr_type  ==  29'h18f80000;
  assign _0808_ = ~  _0809_;
  assign _0809_ = |  _executionUnits_1_io_data_data_addr;
  assign _0810_ = _0806_ ?  _0804_ : _0800_;
  assign _0811_ = _0805_ ?  _0808_ : _0810_;
  assign _0812_ = _0803_ ?  _0804_ : _0811_;
  assign _0813_ = _0802_ ?  _0809_ : _0812_;
  assign \executionUnits_1._branch_unit_io_branch_branch_taken  = _0801_ ?  _0808_ : _0813_;
  assign _0815_ = data_gnt &  \executionUnits_1.control_unit._GEN_1 ;
  assign \executionUnits_1._control_unit_io_ctrl_alu_op_1_sel  = _0852_ &  _0902_;
  assign _0816_ = _0851_ &  \executionUnits_1.control_unit._GEN_12 ;
  assign _0817_ = _0854_ &  _0903_;
  assign \executionUnits_1._control_unit_io_ctrl_alu_op_2_sel  = _0853_ &  _0904_;
  assign _executionUnits_1_io_data_data_req = _0855_ &  \executionUnits_1.control_unit._GEN_12 ;
  assign _executionUnits_1_io_data_data_we = _0856_ &  \executionUnits_1.control_unit._GEN_11 ;
  assign \executionUnits_1.control_unit._GEN  = \executionUnits_1.control_unit.was_stalled  ==  2'h2;
  assign _0818_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h03;
  assign _0819_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h0f;
  assign _0820_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h13;
  assign _0821_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h17;
  assign _0822_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h23;
  assign _0823_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h33;
  assign _0824_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h37;
  assign _0825_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h63;
  assign _0826_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h67;
  assign _0827_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h6f;
  assign _0828_ = \executionUnits_1.branch_unit.io_branch_instr_type [28:22] ==  7'h73;
  assign \executionUnits_1.control_unit._GEN_1  = \executionUnits_1.control_unit._GEN_0  ==  7'h03;
  assign \executionUnits_1.control_unit._GEN_2  = \executionUnits_1.control_unit._GEN_0  ==  7'h13;
  assign \executionUnits_1.control_unit._GEN_3  = \executionUnits_1.control_unit._GEN_0  ==  7'h33;
  assign _0829_ = !  \executionUnits_1.branch_unit.io_branch_instr_type [18:12];
  assign _0830_ = \executionUnits_1.branch_unit.io_branch_instr_type [18:12] ==  7'h01;
  assign _0831_ = \executionUnits_1.branch_unit.io_branch_instr_type [18:12] ==  7'h20;
  assign \executionUnits_1.control_unit._GEN_4  = \executionUnits_1.control_unit._GEN_0  ==  7'h37;
  assign \executionUnits_1.control_unit._GEN_5  = \executionUnits_1.control_unit._GEN_0  ==  7'h17;
  assign \executionUnits_1.control_unit._GEN_6  = \executionUnits_1.control_unit._GEN_0  ==  7'h6f;
  assign \executionUnits_1.control_unit._GEN_7  = \executionUnits_1.control_unit._GEN_0  ==  7'h67;
  assign \executionUnits_1.control_unit._GEN_8  = \executionUnits_1.control_unit._GEN_0  ==  7'h63;
  assign \executionUnits_1.control_unit._GEN_11  = \executionUnits_1.control_unit._GEN_0  ==  7'h23;
  assign _0832_ = !  { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] };
  assign _0833_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h1;
  assign _0834_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h2;
  assign _0835_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h3;
  assign _0836_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h4;
  assign _0837_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h5;
  assign _0838_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h6;
  assign _0839_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h7;
  assign _0840_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'h8;
  assign _0841_ = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } ==  4'hd;
  assign _0842_ = !  { \executionUnits_1.control_unit._GEN_9 [2], \executionUnits_1.branch_unit.io_branch_instr_type [21:20] };
  assign _0843_ = { \executionUnits_1.control_unit._GEN_9 [2], \executionUnits_1.branch_unit.io_branch_instr_type [21:20] } ==  3'h1;
  assign _0844_ = { \executionUnits_1.control_unit._GEN_9 [2], \executionUnits_1.branch_unit.io_branch_instr_type [21:20] } ==  3'h2;
  assign _0845_ = { \executionUnits_1.control_unit._GEN_9 [2], \executionUnits_1.branch_unit.io_branch_instr_type [21:20] } ==  3'h3;
  assign _0846_ = { \executionUnits_1.control_unit._GEN_9 [2], \executionUnits_1.branch_unit.io_branch_instr_type [21:20] } ==  3'h4;
  assign _0847_ = ~  _0870_;
  assign _0848_ = ~  \executionUnits_1.control_unit._GEN_12 ;
  assign _0849_ = ~  _0878_;
  assign _0850_ = ~  \executionUnits_1.control_unit._GEN_1 ;
  assign \executionUnits_1.control_unit._GEN_9 [2] = ~  \executionUnits_1.branch_unit.io_branch_instr_type [21];
  assign _0852_ = ~  _0901_;
  assign _0853_ = ~  \executionUnits_1.control_unit._GEN ;
  assign _0854_ = ~  \executionUnits_1.control_unit._GEN_15 ;
  assign _0851_ = ~  \executionUnits_1.control_unit._GEN_8 ;
  assign _0855_ = ~  \executionUnits_1.control_unit._GEN_13 ;
  assign _0856_ = ~  _0905_;
  assign _0857_ = _0818_ |  _0819_;
  assign _0858_ = _0857_ |  _0820_;
  assign _0859_ = _0858_ |  _0821_;
  assign _0860_ = _0859_ |  _0822_;
  assign _0861_ = _0860_ |  _0823_;
  assign _0862_ = _0861_ |  _0824_;
  assign _0863_ = _0862_ |  _0825_;
  assign _0864_ = _0863_ |  _0826_;
  assign _0865_ = _0864_ |  _0827_;
  assign _0866_ = _0865_ |  _0828_;
  assign _0867_ = _0866_ |  _0906_;
  assign _0868_ = _0829_ |  _0830_;
  assign _0869_ = _0868_ |  _0831_;
  assign _0870_ = _0869_ |  _0907_;
  assign \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3] = _0847_ |  \executionUnits_1.branch_unit.io_branch_instr_type [17];
  assign \executionUnits_1.control_unit._GEN_10  = \executionUnits_1.control_unit._GEN_6  |  \executionUnits_1.control_unit._GEN_7 ;
  assign \executionUnits_1.control_unit._GEN_14  = \executionUnits_1.control_unit._GEN_5  |  \executionUnits_1.control_unit._GEN_10 ;
  assign \executionUnits_1.control_unit._GEN_15  = \executionUnits_1.control_unit._GEN_3  |  \executionUnits_1.control_unit._GEN_4 ;
  assign \executionUnits_1.control_unit._GEN_12  = \executionUnits_1.control_unit._GEN_1  |  \executionUnits_1.control_unit._GEN_11 ;
  assign _0877_ = _0021_ |  \executionUnits_1.control_unit._GEN_13 ;
  assign _0878_ = _0877_ |  _0848_;
  assign _0880_ = _0879_ |  \executionUnits_1.control_unit._GEN_4 ;
  assign _0881_ = _0880_ |  \executionUnits_1.control_unit._GEN_5 ;
  assign _0882_ = _0881_ |  \executionUnits_1.control_unit._GEN_6 ;
  assign _0883_ = _0882_ |  \executionUnits_1.control_unit._GEN_7 ;
  assign _0879_ = \executionUnits_1.control_unit._GEN_2  |  \executionUnits_1.control_unit._GEN_3 ;
  assign _0884_ = \executionUnits_1.control_unit._GEN_8  |  _0850_;
  assign _0885_ = _0832_ |  _0833_;
  assign _0886_ = _0885_ |  _0834_;
  assign _0887_ = _0886_ |  _0835_;
  assign _0888_ = _0887_ |  _0836_;
  assign _0889_ = _0888_ |  _0837_;
  assign _0890_ = _0889_ |  _0838_;
  assign _0891_ = _0890_ |  _0839_;
  assign _0892_ = _0891_ |  _0840_;
  assign _0893_ = _0892_ |  _0841_;
  assign _0894_ = _0893_ |  _0908_;
  assign _0895_ = \executionUnits_1.control_unit._GEN_4  |  \executionUnits_1.control_unit._GEN_14 ;
  assign _0896_ = _0895_ |  _0851_;
  assign _0897_ = _0842_ |  _0843_;
  assign _0898_ = _0897_ |  _0844_;
  assign _0899_ = _0898_ |  _0845_;
  assign _0900_ = _0899_ |  _0846_;
  assign _0901_ = _0871_ |  \executionUnits_1.control_unit._GEN_15 ;
  assign _0902_ = \executionUnits_1.control_unit._GEN_5  |  \executionUnits_1.control_unit._GEN_6 ;
  assign _0903_ = \executionUnits_1.control_unit._GEN_14  |  _0816_;
  assign _0904_ = \executionUnits_1.control_unit._GEN_2  |  _0817_;
  assign _0875_ = _0874_ |  \executionUnits_1.control_unit._GEN_6 ;
  assign _0876_ = _0875_ |  \executionUnits_1.control_unit._GEN_7 ;
  assign \executionUnits_1.control_unit._GEN_13  = _0876_ |  \executionUnits_1.control_unit._GEN_8 ;
  assign _0905_ = \executionUnits_1.control_unit._GEN_13  |  \executionUnits_1.control_unit._GEN_1 ;
  assign _0871_ = \executionUnits_1.control_unit._GEN  |  \executionUnits_1.control_unit._GEN_2 ;
  assign _0872_ = _0871_ |  \executionUnits_1.control_unit._GEN_3 ;
  assign _0873_ = _0872_ |  \executionUnits_1.control_unit._GEN_4 ;
  assign _0874_ = _0873_ |  \executionUnits_1.control_unit._GEN_5 ;
  assign _0906_ = &  \executionUnits_1.branch_unit.io_branch_instr_type [28:22];
  assign _0907_ = &  \executionUnits_1.branch_unit.io_branch_instr_type [18:12];
  assign _0908_ = &  { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] };
  assign _0909_ = |  \executionUnits_1.branch_unit.io_branch_instr_type [20:19];
  assign \executionUnits_1.control_unit._GEN_0  = _0867_ ?  \executionUnits_1.branch_unit.io_branch_instr_type [28:22] : 7'h7f;
  assign _executionUnits_1_io_stall = \executionUnits_1.control_unit._GEN_13  ?  2'h0 : { \executionUnits_1.control_unit._GEN_12 , 1'h0 };
  assign _executionUnits_1_io_reg_reg_write_en = \executionUnits_1.control_unit._GEN  ?  _0815_ : _0883_;
  assign _0911_ = _0815_ ?  { 1'h0, _0910_ } : 3'h0;
  assign _0910_ = \executionUnits_1.branch_unit.io_branch_instr_type [21] ?  2'h1 : 2'h2;
  assign _0912_ = _0884_ ?  3'h0 : { 1'h0, _0910_ };
  assign _0913_ = \executionUnits_1.control_unit._GEN_10  ?  3'h5 : _0912_;
  assign _0914_ = \executionUnits_1.control_unit._GEN_5  ?  3'h0 : _0913_;
  assign _0915_ = \executionUnits_1.control_unit._GEN_4  ?  3'h4 : _0914_;
  assign _0916_ = _0879_ ?  3'h0 : _0915_;
  assign \executionUnits_1._control_unit_io_ctrl_reg_write_sel  = \executionUnits_1.control_unit._GEN  ?  _0911_ : _0916_;
  assign _0917_ = _0894_ ?  { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] } : 4'hf;
  assign _0918_ = _0900_ ?  { \executionUnits_1.control_unit._GEN_9 [2], 1'h0, \executionUnits_1.branch_unit.io_branch_instr_type [21:20] } : 4'hf;
  assign _0919_ = _0896_ ?  4'h0 : _0918_;
  assign _0920_ = \executionUnits_1.control_unit._GEN_3  ?  _0917_ : _0919_;
  assign _0921_ = \executionUnits_1.control_unit._GEN_2  ?  _0917_ : _0920_;
  assign \executionUnits_1._control_unit_io_ctrl_alu_control  = \executionUnits_1.control_unit._GEN  ?  4'h0 : _0921_;
  assign _0922_ = \executionUnits_1.control_unit._GEN_11  ?  { \executionUnits_1.branch_unit.io_branch_instr_type [20], \executionUnits_1.branch_unit.io_branch_instr_type [20], _0909_, 1'h1 } : 4'h0;
  assign _0923_ = \executionUnits_1.control_unit._GEN_1  ?  { \executionUnits_1.branch_unit.io_branch_instr_type [20], \executionUnits_1.branch_unit.io_branch_instr_type [20], _0909_, 1'h1 } : _0922_;
  assign _executionUnits_1_io_data_data_be = \executionUnits_1.control_unit._GEN_13  ?  4'h0 : _0923_;
  assign _0924_ = \executionUnits_1.control_unit._GEN_10  ?  2'h1 : { \executionUnits_1.control_unit._GEN_8 , \executionUnits_1.control_unit._GEN_8  };
  assign \executionUnits_1._control_unit_io_ctrl_next_pc_select  = _0874_ ?  2'h0 : _0924_;
  assign _0925_ = _0982_ &  _0980_;
  assign _0926_ = _0925_ &  _0981_;
  assign _0928_ = _0927_ &  _0652_;
  assign _0927_ = _0982_ &  _0981_;
  assign _0929_ = \executionUnits_1.decoder._GEN_9  &  _0982_;
  assign _0930_ = _0929_ &  _0981_;
  assign _0934_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h00c00;
  assign _0935_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h00c80;
  assign _0936_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h00d00;
  assign _0937_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h00e00;
  assign _0938_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h00e80;
  assign _0939_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h03c00;
  assign _0940_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04c00;
  assign _0941_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04c80;
  assign _0942_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04d00;
  assign _0943_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04d80;
  assign _0944_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04e00;
  assign _0945_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04e80;
  assign _0946_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04ea0;
  assign _0947_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04f00;
  assign _0948_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h04f80;
  assign _0949_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h05c00;
  assign _0950_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h08c00;
  assign _0951_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h08c80;
  assign _0952_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h08d00;
  assign _0953_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cc00;
  assign _0954_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cc20;
  assign _0955_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cc80;
  assign _0956_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cd00;
  assign _0957_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cd80;
  assign _0958_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0ce00;
  assign _0959_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0ce80;
  assign _0960_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cea0;
  assign _0961_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cf00;
  assign _0962_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0cf80;
  assign _0963_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h0dc00;
  assign _0964_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h18c00;
  assign _0965_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h18c80;
  assign _0966_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h18e00;
  assign _0967_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h18e80;
  assign _0968_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h18f00;
  assign _0969_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h18f80;
  assign _0970_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h19c00;
  assign _0971_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1bc00;
  assign _0972_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1cc00;
  assign _0973_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1cc80;
  assign _0974_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1cd00;
  assign _0975_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1cd80;
  assign _0976_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1ce80;
  assign _0977_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1cf00;
  assign _0978_ = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  } ==  17'h1cf80;
  assign _0609_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h018;
  assign _0610_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h019;
  assign _0611_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h01a;
  assign _0612_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h01c;
  assign _0613_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h01d;
  assign _0614_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h078;
  assign _0615_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h098;
  assign _0616_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h099;
  assign _0617_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h09a;
  assign _0618_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h09b;
  assign _0619_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h09c;
  assign _0620_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h09d;
  assign _0621_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h09e;
  assign _0622_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h09f;
  assign _0623_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h0b8;
  assign _0624_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h118;
  assign _0625_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h119;
  assign _0626_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h11a;
  assign _0627_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h198;
  assign _0628_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h199;
  assign _0629_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h19a;
  assign _0630_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h19b;
  assign _0631_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h19c;
  assign _0632_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h19d;
  assign _0633_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h19e;
  assign _0634_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h19f;
  assign _0635_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h1b8;
  assign _0636_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h318;
  assign _0637_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h319;
  assign _0638_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h31c;
  assign _0639_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h31d;
  assign _0640_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h31e;
  assign _0641_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h31f;
  assign _0642_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h338;
  assign _0643_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h378;
  assign _0644_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h398;
  assign _0645_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h399;
  assign _0646_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h39a;
  assign _0647_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h39b;
  assign _0648_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h39d;
  assign _0649_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h39e;
  assign _0650_ = { \executionUnits_0.decoder.opcode , instruction[14:12] } ==  10'h39f;
  assign \executionUnits_1.decoder._GEN_8  = \executionUnits_0.decoder.opcode  ==  7'h03;
  assign _0979_ = \executionUnits_0.decoder.opcode  ==  7'h0f;
  assign \executionUnits_1.decoder._GEN_1  = \executionUnits_0.decoder.opcode  ==  7'h13;
  assign \executionUnits_1.decoder._GEN_4  = \executionUnits_0.decoder.opcode  ==  7'h17;
  assign \executionUnits_1.decoder._GEN_9  = \executionUnits_0.decoder.opcode  ==  7'h23;
  assign \executionUnits_1.decoder._GEN  = \executionUnits_0.decoder.opcode  ==  7'h33;
  assign \executionUnits_1.decoder._GEN_3  = \executionUnits_0.decoder.opcode  ==  7'h37;
  assign \executionUnits_1.decoder._GEN_7  = \executionUnits_0.decoder.opcode  ==  7'h63;
  assign \executionUnits_1.decoder._GEN_6  = \executionUnits_0.decoder.opcode  ==  7'h67;
  assign \executionUnits_1.decoder._GEN_5  = \executionUnits_0.decoder.opcode  ==  7'h6f;
  assign _0651_ = \executionUnits_0.decoder.opcode  ==  7'h73;
  assign _0980_ = \executionUnits_1.decoder.funct7  !=  7'h7f;
  assign _0981_ = \executionUnits_1.branch_unit.io_branch_instr_type  !=  29'h1ff80fff;
  assign _0982_ = ~  _1067_;
  assign _0983_ = ~  _1056_;
  assign _0984_ = ~  _1057_;
  assign _0985_ = ~  \executionUnits_1.decoder._GEN_9 ;
  assign _0986_ = ~  _1059_;
  assign _0987_ = ~  _1060_;
  assign _0988_ = ~  _1061_;
  assign _0989_ = ~  \executionUnits_1.decoder._GEN_8 ;
  assign _0990_ = ~  _1064_;
  assign _0689_ = _0578_ |  _0580_;
  assign _0690_ = _0689_ |  _0581_;
  assign _0691_ = _0690_ |  _0582_;
  assign _0692_ = _0691_ |  _0583_;
  assign _0682_ = _0692_ |  _0573_;
  assign _0683_ = _0682_ |  _0574_;
  assign _0684_ = _0683_ |  _0575_;
  assign _0685_ = _0684_ |  _0576_;
  assign _0686_ = _0685_ |  _0577_;
  assign _0687_ = _0686_ |  _0579_;
  assign _0688_ = _0687_ |  _0789_;
  assign _0991_ = _0931_ |  _0932_;
  assign _0992_ = _0991_ |  _0933_;
  assign _0993_ = _0992_ |  _1066_;
  assign _0728_ = _0727_ |  _0618_;
  assign _0729_ = _0728_ |  _0619_;
  assign _0731_ = _0730_ |  _0621_;
  assign _0734_ = _0733_ |  _0624_;
  assign _0735_ = _0734_ |  _0625_;
  assign _0737_ = _0736_ |  _0627_;
  assign _0739_ = _0738_ |  _0629_;
  assign _0744_ = _0743_ |  _0634_;
  assign _0746_ = _0745_ |  _0636_;
  assign _0747_ = _0746_ |  _0637_;
  assign _0752_ = _0751_ |  _0642_;
  assign _0758_ = _0757_ |  _0648_;
  assign _0759_ = _0758_ |  _0649_;
  assign _0760_ = _0759_ |  _0650_;
  assign _0721_ = _0720_ |  _0611_;
  assign _0722_ = _0721_ |  _0612_;
  assign _0724_ = _0723_ |  _0614_;
  assign _0725_ = _0724_ |  _0615_;
  assign _0726_ = _0725_ |  _0616_;
  assign _0738_ = _0737_ |  _0628_;
  assign _0740_ = _0739_ |  _0630_;
  assign _0742_ = _0741_ |  _0632_;
  assign _0745_ = _0744_ |  _0635_;
  assign _0749_ = _0748_ |  _0639_;
  assign _0753_ = _0752_ |  _0643_;
  assign _0754_ = _0753_ |  _0644_;
  assign _0755_ = _0754_ |  _0645_;
  assign _0756_ = _0755_ |  _0646_;
  assign _0757_ = _0756_ |  _0647_;
  assign _0720_ = _0609_ |  _0610_;
  assign _0994_ = _0934_ |  _0935_;
  assign _0995_ = _0994_ |  _0936_;
  assign _0996_ = _0995_ |  _0937_;
  assign _0997_ = _0996_ |  _0938_;
  assign _0998_ = _0997_ |  _0939_;
  assign _0999_ = _0998_ |  _0940_;
  assign _1000_ = _0999_ |  _0941_;
  assign _1001_ = _1000_ |  _0942_;
  assign _1002_ = _1001_ |  _0943_;
  assign _1003_ = _1002_ |  _0944_;
  assign _1004_ = _1003_ |  _0945_;
  assign _1005_ = _1004_ |  _0946_;
  assign _1006_ = _1005_ |  _0947_;
  assign _1007_ = _1006_ |  _0948_;
  assign _1008_ = _1007_ |  _0949_;
  assign _1009_ = _1008_ |  _0950_;
  assign _1010_ = _1009_ |  _0951_;
  assign _1011_ = _1010_ |  _0952_;
  assign _1012_ = _1011_ |  _0953_;
  assign _1013_ = _1012_ |  _0954_;
  assign _1014_ = _1013_ |  _0955_;
  assign _1015_ = _1014_ |  _0956_;
  assign _1016_ = _1015_ |  _0957_;
  assign _1017_ = _1016_ |  _0958_;
  assign _1018_ = _1017_ |  _0959_;
  assign _1019_ = _1018_ |  _0960_;
  assign _1020_ = _1019_ |  _0961_;
  assign _1021_ = _1020_ |  _0962_;
  assign _1022_ = _1021_ |  _0963_;
  assign _1023_ = _1022_ |  _0964_;
  assign _1024_ = _1023_ |  _0965_;
  assign _1025_ = _1024_ |  _0966_;
  assign _1026_ = _1025_ |  _0967_;
  assign _1027_ = _1026_ |  _0968_;
  assign _1028_ = _1027_ |  _0969_;
  assign _1029_ = _1028_ |  _0970_;
  assign _1030_ = _1029_ |  _0971_;
  assign _1031_ = _1030_ |  _0972_;
  assign _1032_ = _1031_ |  _0973_;
  assign _1033_ = _1032_ |  _0974_;
  assign _1034_ = _1033_ |  _0975_;
  assign _1035_ = _1034_ |  _0976_;
  assign _1036_ = _1035_ |  _0977_;
  assign _1037_ = _1036_ |  _0978_;
  assign _0751_ = _0750_ |  _0641_;
  assign _1038_ = \executionUnits_1.decoder._GEN_8  |  _0979_;
  assign _1039_ = _1038_ |  \executionUnits_1.decoder._GEN_1 ;
  assign _1040_ = _1039_ |  \executionUnits_1.decoder._GEN_4 ;
  assign _1041_ = _1040_ |  \executionUnits_1.decoder._GEN_9 ;
  assign _1042_ = _1041_ |  \executionUnits_1.decoder._GEN ;
  assign _1043_ = _1042_ |  \executionUnits_1.decoder._GEN_3 ;
  assign _1044_ = _1043_ |  \executionUnits_1.decoder._GEN_7 ;
  assign _1045_ = _1044_ |  \executionUnits_1.decoder._GEN_6 ;
  assign _1046_ = _1045_ |  \executionUnits_1.decoder._GEN_5 ;
  assign _1047_ = _1046_ |  _0651_;
  assign _1048_ = \executionUnits_1.decoder._GEN_1  |  \executionUnits_1.decoder._GEN_3 ;
  assign _1049_ = _1048_ |  \executionUnits_1.decoder._GEN_4 ;
  assign _1050_ = _1049_ |  \executionUnits_1.decoder._GEN_5 ;
  assign \executionUnits_1.decoder._GEN_11  = _1050_ |  \executionUnits_1.decoder._GEN_6 ;
  assign _1051_ = \executionUnits_1.decoder._GEN  |  \executionUnits_1.decoder._GEN_1 ;
  assign _1052_ = \executionUnits_1.decoder._GEN_3  |  \executionUnits_1.decoder._GEN_4 ;
  assign _1053_ = _1052_ |  \executionUnits_1.decoder._GEN_5 ;
  assign _1054_ = \executionUnits_1.decoder._GEN_6  |  \executionUnits_1.decoder._GEN_7 ;
  assign _1055_ = _1054_ |  \executionUnits_1.decoder._GEN_8 ;
  assign _1056_ = _1055_ |  \executionUnits_1.decoder._GEN_9 ;
  assign _1057_ = _1053_ |  _0983_;
  assign _1058_ = _1051_ |  _0984_;
  assign _1059_ = \executionUnits_1.decoder._GEN_8  |  _0985_;
  assign _1060_ = \executionUnits_1.decoder._GEN_7  |  _0986_;
  assign _1061_ = \executionUnits_1.decoder._GEN_11  |  _0987_;
  assign _1062_ = \executionUnits_1.decoder._GEN  |  _0988_;
  assign _1063_ = \executionUnits_1.decoder._GEN  |  \executionUnits_1.decoder._GEN_11 ;
  assign _1064_ = \executionUnits_1.decoder._GEN_7  |  _0989_;
  assign _1065_ = _1063_ |  _0990_;
  assign _1067_ = &  \executionUnits_0.decoder.opcode ;
  assign _1068_ = \executionUnits_1.decoder._GEN_9  ?  _0792_ : 29'h04c00000;
  assign _1069_ = \executionUnits_1.decoder._GEN_8  ?  _0792_ : _1068_;
  assign \executionUnits_1.decoder._GEN_10  = \executionUnits_1.decoder._GEN_7  ?  _0792_ : _1069_;
  assign _1070_ = _1037_ ?  { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7 , 12'h000 } : 29'h1ff80fff;
  assign _1071_ = _1047_ ?  { \executionUnits_0.decoder.opcode , 22'h000000 } : 29'h1ff80fff;
  assign _1072_ = \executionUnits_1.decoder._GEN_6  ?  _1071_ : \executionUnits_1.decoder._GEN_10 ;
  assign _1073_ = \executionUnits_1.decoder._GEN_5  ?  _1071_ : _1072_;
  assign _1074_ = \executionUnits_1.decoder._GEN_4  ?  _1071_ : _1073_;
  assign _1075_ = \executionUnits_1.decoder._GEN_3  ?  _1071_ : _1074_;
  assign _1076_ = \executionUnits_1.decoder._GEN_1  ?  _0792_ : _1075_;
  assign \executionUnits_1.branch_unit.io_branch_instr_type  = \executionUnits_1.decoder._GEN  ?  _1070_ : _1076_;
  assign _1077_ = \executionUnits_1.decoder._GEN_8  ?  _0927_ : _0930_;
  assign _1078_ = \executionUnits_1.decoder._GEN_7  ?  _0927_ : _1077_;
  assign _1079_ = \executionUnits_1.decoder._GEN_6  ?  _0928_ : _1078_;
  assign _1080_ = \executionUnits_1.decoder._GEN_5  ?  _0927_ : _1079_;
  assign _1081_ = \executionUnits_1.decoder._GEN_4  ?  _0927_ : _1080_;
  assign _1082_ = \executionUnits_1.decoder._GEN_3  ?  _0927_ : _1081_;
  assign _1083_ = \executionUnits_1.decoder._GEN_1  ?  _0927_ : _1082_;
  assign _executionUnits_1_io_valid = \executionUnits_1.decoder._GEN  ?  _0926_ : _1083_;
  assign _executionUnits_1_io_reg_reg_rs1 = _1058_ ?  instruction[19:15] : 5'h00;
  assign _executionUnits_1_io_reg_reg_rs2 = _1062_ ?  instruction[24:20] : 5'h00;
  assign _executionUnits_1_io_reg_reg_rd = _1065_ ?  instruction[11:7] : 5'h00;
  assign _1084_ = \executionUnits_1.decoder._GEN_9  ?  { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31:25], instruction[11:7] } : 32'd0;
  assign _1085_ = \executionUnits_1.decoder._GEN_8  ?  { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31:20] } : _1084_;
  assign _1086_ = \executionUnits_1.decoder._GEN_7  ?  { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[7], instruction[30:25], instruction[11:8], 1'h0 } : _1085_;
  assign _1087_ = \executionUnits_1.decoder._GEN_6  ?  { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31:20] } : _1086_;
  assign _1088_ = \executionUnits_1.decoder._GEN_5  ?  { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[19:12], instruction[20], instruction[30:21], 1'h0 } : _1087_;
  assign _1089_ = \executionUnits_1.decoder._GEN_4  ?  { instruction[31:12], 12'h000 } : _1088_;
  assign _1090_ = \executionUnits_1.decoder._GEN_3  ?  { instruction[31:12], 12'h000 } : _1089_;
  assign _1091_ = \executionUnits_1.decoder._GEN_1  ?  { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31:20] } : _1090_;
  assign \executionUnits_1._decoder_io_decoder_imm  = \executionUnits_1.decoder._GEN  ?  32'd0 : _1091_;
  assign _executionUnits_2_io_valid = _1092_ &  _1098_;
  assign _1093_ = \executionUnits_1.decoder.funct7  ==  7'h01;
  assign _0652_ = !  instruction[14:12];
  assign _1094_ = instruction[14:12] ==  3'h1;
  assign _1095_ = instruction[14:12] ==  3'h2;
  assign _1096_ = instruction[14:12] ==  3'h3;
  assign \executionUnits_2._io_reg_reg_write_data_T_6  = { \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1  } *  { _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata };
  assign \executionUnits_2._io_reg_reg_write_data_T_10  = { \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1  } *  { 32'h00000000, _executionUnits_1_io_data_data_wdata };
  assign \executionUnits_2._io_reg_reg_write_data_T_14  = { 32'h00000000, \executionUnits_0.io_reg_reg_read_data1  } *  { 32'h00000000, _executionUnits_1_io_data_data_wdata };
  assign _1097_ = \executionUnits_0.io_reg_reg_read_data1  *  _executionUnits_1_io_data_data_wdata;
  assign _1098_ = ~  instruction[14];
  assign \executionUnits_1.decoder.funct7  = _0993_ ?  instruction[31:25] : 7'h7f;
  assign _1099_ = _1096_ ?  \executionUnits_2._io_reg_reg_write_data_T_14 [63:32] : 32'd0;
  assign _1100_ = _1095_ ?  \executionUnits_2._io_reg_reg_write_data_T_10 [63:32] : _1099_;
  assign _1101_ = _1094_ ?  \executionUnits_2._io_reg_reg_write_data_T_6 [63:32] : _1100_;
  assign _executionUnits_2_io_reg_reg_write_data = _0652_ ?  _1097_ : _1101_;
  assign _executionUnits_2_io_pc_pc_wdata = \pc.pc  +  32'd4;
  assign _1092_ = \executionUnits_1.decoder._GEN  &  _1093_;
  assign _executionUnits_3_io_valid = _1092_ &  instruction[14];
  assign \executionUnits_3._io_reg_reg_write_data_T_2  = $signed({ \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1  }) /  $signed({ _executionUnits_1_io_data_data_wdata[31], _executionUnits_1_io_data_data_wdata });
  assign _1102_ = \executionUnits_0.io_reg_reg_read_data1  /  _executionUnits_1_io_data_data_wdata;
  assign _0578_ = instruction[6:0] ==  7'h03;
  assign _0580_ = instruction[6:0] ==  7'h0f;
  assign _0581_ = instruction[6:0] ==  7'h13;
  assign _0582_ = instruction[6:0] ==  7'h17;
  assign _0583_ = instruction[6:0] ==  7'h23;
  assign _0573_ = instruction[6:0] ==  7'h33;
  assign _0574_ = instruction[6:0] ==  7'h37;
  assign _0575_ = instruction[6:0] ==  7'h63;
  assign _0576_ = instruction[6:0] ==  7'h67;
  assign _0577_ = instruction[6:0] ==  7'h6f;
  assign _0579_ = instruction[6:0] ==  7'h73;
  assign _0931_ = !  instruction[31:25];
  assign _0932_ = instruction[31:25] ==  7'h01;
  assign _0933_ = instruction[31:25] ==  7'h20;
  assign _1103_ = instruction[14:12] ==  3'h4;
  assign _1104_ = instruction[14:12] ==  3'h5;
  assign _1105_ = instruction[14:12] ==  3'h6;
  assign _1106_ = \executionUnits_0.io_reg_reg_read_data1  %  _executionUnits_1_io_data_data_wdata;
  assign _0789_ = &  instruction[6:0];
  assign _1066_ = &  instruction[31:25];
  assign _1107_ = &  instruction[14:12];
  assign \executionUnits_0.decoder.opcode  = _0688_ ?  instruction[6:0] : 7'h7f;
  assign _1108_ = _1107_ ?  _1106_ : 32'd0;
  assign _1109_ = _1105_ ?  _1106_ : _1108_;
  assign _1110_ = _1104_ ?  _1102_ : _1109_;
  assign _executionUnits_3_io_reg_reg_write_data = _1103_ ?  \executionUnits_3._io_reg_reg_write_data_T_2 [31:0] : _1110_;
  assign _0014_ = \register_file.io_reg_write_en  &  _1175_;
  assign _1111_ = _0014_ &  _1173_;
  assign _1112_ = _0014_ &  _1143_;
  assign _1113_ = _0014_ &  _1144_;
  assign _1114_ = _0014_ &  _1145_;
  assign _1115_ = _0014_ &  _1146_;
  assign _1116_ = _0014_ &  _1147_;
  assign _1117_ = _0014_ &  _1148_;
  assign _1118_ = _0014_ &  _1149_;
  assign _1119_ = _0014_ &  _1150_;
  assign _1120_ = _0014_ &  _1151_;
  assign _1121_ = _0014_ &  _1152_;
  assign _1122_ = _0014_ &  _1153_;
  assign _1123_ = _0014_ &  _1154_;
  assign _1124_ = _0014_ &  _1155_;
  assign _1125_ = _0014_ &  _1156_;
  assign _1126_ = _0014_ &  _1157_;
  assign _1127_ = _0014_ &  _1158_;
  assign _1128_ = _0014_ &  _1159_;
  assign _1129_ = _0014_ &  _1160_;
  assign _1130_ = _0014_ &  _1161_;
  assign _1131_ = _0014_ &  _1162_;
  assign _1132_ = _0014_ &  _1163_;
  assign _1133_ = _0014_ &  _1164_;
  assign _1134_ = _0014_ &  _1165_;
  assign _1135_ = _0014_ &  _1166_;
  assign _1136_ = _0014_ &  _1167_;
  assign _1137_ = _0014_ &  _1168_;
  assign _1138_ = _0014_ &  _1169_;
  assign _1139_ = _0014_ &  _1170_;
  assign _1140_ = _0014_ &  _1171_;
  assign _1141_ = _0014_ &  _1172_;
  assign _1142_ = _0014_ &  _1174_;
  assign _1143_ = \register_file.io_reg_rd  ==  5'h01;
  assign _1144_ = \register_file.io_reg_rd  ==  5'h02;
  assign _1145_ = \register_file.io_reg_rd  ==  5'h03;
  assign _1146_ = \register_file.io_reg_rd  ==  5'h04;
  assign _1147_ = \register_file.io_reg_rd  ==  5'h05;
  assign _1148_ = \register_file.io_reg_rd  ==  5'h06;
  assign _1149_ = \register_file.io_reg_rd  ==  5'h07;
  assign _1150_ = \register_file.io_reg_rd  ==  5'h08;
  assign _1151_ = \register_file.io_reg_rd  ==  5'h09;
  assign _1152_ = \register_file.io_reg_rd  ==  5'h0a;
  assign _1153_ = \register_file.io_reg_rd  ==  5'h0b;
  assign _1154_ = \register_file.io_reg_rd  ==  5'h0c;
  assign _1155_ = \register_file.io_reg_rd  ==  5'h0d;
  assign _1156_ = \register_file.io_reg_rd  ==  5'h0e;
  assign _1157_ = \register_file.io_reg_rd  ==  5'h0f;
  assign _1158_ = \register_file.io_reg_rd  ==  5'h10;
  assign _1159_ = \register_file.io_reg_rd  ==  5'h11;
  assign _1160_ = \register_file.io_reg_rd  ==  5'h12;
  assign _1161_ = \register_file.io_reg_rd  ==  5'h13;
  assign _1162_ = \register_file.io_reg_rd  ==  5'h14;
  assign _1163_ = \register_file.io_reg_rd  ==  5'h15;
  assign _1164_ = \register_file.io_reg_rd  ==  5'h16;
  assign _1165_ = \register_file.io_reg_rd  ==  5'h17;
  assign _1166_ = \register_file.io_reg_rd  ==  5'h18;
  assign _1167_ = \register_file.io_reg_rd  ==  5'h19;
  assign _1168_ = \register_file.io_reg_rd  ==  5'h1a;
  assign _1169_ = \register_file.io_reg_rd  ==  5'h1b;
  assign _1170_ = \register_file.io_reg_rd  ==  5'h1c;
  assign _1171_ = \register_file.io_reg_rd  ==  5'h1d;
  assign _1172_ = \register_file.io_reg_rd  ==  5'h1e;
  assign _1173_ = ~  _1175_;
  assign _1174_ = &  \register_file.io_reg_rd ;
  assign _1175_ = |  \register_file.io_reg_rd ;
  assign _1176_ = |  io_rvfi_rvfi_rs1_addr;
  assign _1177_ = |  io_rvfi_rvfi_rs2_addr;
  wire [1023:0] _2860_ = { \register_file.registers_31 , \register_file.registers_30 , \register_file.registers_29 , \register_file.registers_28 , \register_file.registers_27 , \register_file.registers_26 , \register_file.registers_25 , \register_file.registers_24 , \register_file.registers_23 , \register_file.registers_22 , \register_file.registers_21 , \register_file.registers_20 , \register_file.registers_19 , \register_file.registers_18 , \register_file.registers_17 , \register_file.registers_16 , \register_file.registers_15 , \register_file.registers_14 , \register_file.registers_13 , \register_file.registers_12 , \register_file.registers_11 , \register_file.registers_10 , \register_file.registers_9 , \register_file.registers_8 , \register_file.registers_7 , \register_file.registers_6 , \register_file.registers_5 , \register_file.registers_4 , \register_file.registers_3 , \register_file.registers_2 , \register_file.registers_1 , \register_file.registers_0  };
  assign _1178_ = _2860_[$signed({ 22'h000000, io_rvfi_rvfi_rs1_addr, 5'h00 }) +: 32];
  wire [1023:0] _2861_ = { \register_file.registers_31 , \register_file.registers_30 , \register_file.registers_29 , \register_file.registers_28 , \register_file.registers_27 , \register_file.registers_26 , \register_file.registers_25 , \register_file.registers_24 , \register_file.registers_23 , \register_file.registers_22 , \register_file.registers_21 , \register_file.registers_20 , \register_file.registers_19 , \register_file.registers_18 , \register_file.registers_17 , \register_file.registers_16 , \register_file.registers_15 , \register_file.registers_14 , \register_file.registers_13 , \register_file.registers_12 , \register_file.registers_11 , \register_file.registers_10 , \register_file.registers_9 , \register_file.registers_8 , \register_file.registers_7 , \register_file.registers_6 , \register_file.registers_5 , \register_file.registers_4 , \register_file.registers_3 , \register_file.registers_2 , \register_file.registers_1 , \register_file.registers_0  };
  assign _1179_ = _2861_[$signed({ 22'h000000, io_rvfi_rvfi_rs2_addr, 5'h00 }) +: 32];
  assign \executionUnits_0.io_reg_reg_read_data1  = _1176_ ?  _1178_ : 32'd0;
  assign _executionUnits_1_io_data_data_wdata = _1177_ ?  _1179_ : 32'd0;
  assign _1180_ = ~  _1189_;
  assign _1181_ = ~  _executionUnits_1_io_valid;
  assign _1182_ = ~  _GEN_1;
  assign _1183_ = ~  \executionUnits_0.trap_trap_valid ;
  assign _1184_ = ~  _GEN_5;
  assign _1185_ = ~  _GEN_4;
  assign _1186_ = ~  io_data_data_we_0;
  assign _1187_ = ~  _executionUnits_0_io_valid;
  assign _1188_ = ~  _1195_;
  assign \executionUnits_0.csrs_16_2.retire  = ~  _1207_;
  assign _1189_ = _executionUnits_0_io_valid |  io_instr_instr_gnt;
  assign _GEN_3 = _GEN_1 |  _1181_;
  assign _GEN_1 = _executionUnits_3_io_valid |  _executionUnits_2_io_valid;
  assign _GEN_4 = _GEN_1 |  _executionUnits_1_io_valid;
  assign _1190_ = \executionUnits_0.trap_trap_valid  |  _executionUnits_3_io_valid;
  assign _GEN_5 = _1190_ |  _executionUnits_2_io_valid;
  assign _GEN_0 = _GEN_5 |  _1225_;
  assign _1191_ = _GEN_1 |  _1226_;
  assign \executionUnits_0.trap_trap_valid  = _executionUnits_0_io_has_interrupt |  _0006_;
  assign _1192_ = \executionUnits_0.csrs_16_2.retire  |  _0022_;
  assign _1193_ = io_data_data_req_0 |  _0009_;
  assign _1194_ = _0021_ |  _0007_;
  assign _1195_ = _GEN_4 |  _1187_;
  assign _1196_ = _executionUnits_0_io_has_interrupt |  _1188_;
  assign io_instr_instr_req = _GEN_0 |  _0022_;
  always @(posedge clock)
    \executionUnits_0.old_priv_level  <= io_rvfi_rvfi_mode;
  always @(posedge clock)
    \executionUnits_0.timer_interrupt  <= io_interrupt_m_timer;
  always @(posedge clock)
    \executionUnits_0.external_interrupt  <= io_interrupt_m_ext;
  always @(posedge clock)
    \executionUnits_0.csrs_1_2.cycle  <= _0551_;
  always @(posedge clock)
    \executionUnits_0.csrs_1_2.instret  <= _0552_;
  always @(posedge clock)
    data_gnt <= io_data_data_gnt;
  always @(posedge clock)
    data_rdata <= io_data_data_rdata;
  assign _0556_ = \executionUnits_0.csrs_21_2._GEN  ?  \executionUnits_0.csrs_21_2.io_w_data  : \executionUnits_0.csrs_21_2.epc ;
  assign csr_rvfi_11_2_wdata = io_reset_rst_n ?  _0556_ : 32'd0;
  assign _0531_ = \executionUnits_0.csrs_0_2._GEN  ?  \executionUnits_0.csrs_0_2.io_w_data  : \executionUnits_0.csrs_0_2.tval ;
  assign csr_rvfi_13_2_wdata = io_reset_rst_n ?  _0531_ : 32'd0;
  assign _0562_ = \executionUnits_0.csrs_1_2.cycle  ?  \executionUnits_0.csrs_23_2.cycle  : \executionUnits_0.csrs_23_2._io_next_r_value_T ;
  assign _0563_ = \executionUnits_0.csrs_23_2._GEN  ?  \executionUnits_0.csrs_23_2.io_w_data  : _0562_;
  assign csr_rvfi_16_2_wdata = io_reset_rst_n ?  _0563_ : 32'd0;
  assign _0564_ = \executionUnits_0.csrs_2_2._GEN_0  ?  \executionUnits_0.csrs_2_2._io_next_r_value_T  : \executionUnits_0.csrs_2_2.instreth ;
  assign _0565_ = \executionUnits_0.csrs_2_2._GEN  ?  \executionUnits_0.csrs_2_2.io_w_data  : _0564_;
  assign csr_rvfi_19_2_wdata = io_reset_rst_n ?  _0565_ : 32'd0;
  assign _0566_ = \executionUnits_0.csrs_7_2._GEN_0  ?  \executionUnits_0.csrs_7_2._io_next_r_value_T  : \executionUnits_0.csrs_7_2.cycleh ;
  assign _0567_ = \executionUnits_0.csrs_7_2._GEN  ?  \executionUnits_0.csrs_7_2.io_w_data  : _0566_;
  assign csr_rvfi_18_2_wdata = io_reset_rst_n ?  _0567_ : 32'd0;
  assign _0548_ = \executionUnits_0.csrs_16_2._GEN_0  ?  \executionUnits_0.csrs_16_2._io_next_r_value_T  : \executionUnits_0.csrs_16_2.instret ;
  assign _0549_ = \executionUnits_0.csrs_16_2._GEN  ?  \executionUnits_0.csrs_16_2.io_w_data  : _0548_;
  assign csr_rvfi_17_2_wdata = io_reset_rst_n ?  _0549_ : 32'd0;
  assign _0397_ = io_reset_rst_n ?  \executionUnits_0.old_priv_level  : 2'h3;
  assign _0398_ = \executionUnits_0._GEN_4  ?  _0397_ : \executionUnits_0._priv_level_T_11 ;
  assign io_rvfi_rvfi_mode = \executionUnits_0.trap_trap_valid  ?  2'h3 : _0398_;
  assign _0550_ = \executionUnits_0.csrs_19_2._GEN  ?  \executionUnits_0.csrs_19_2.io_w_data  : \executionUnits_0.csrs_19_2.scratch ;
  assign csr_rvfi_10_2_wdata = io_reset_rst_n ?  _0550_ : 32'd0;
  assign _0814_ = reset ?  2'h0 : { _0849_, 1'h0 };
  assign _0535_ = \executionUnits_0.csrs_13_2._GEN  ?  \executionUnits_0.csrs_13_2.io_w_data  : \executionUnits_0.csrs_13_2.cause ;
  assign csr_rvfi_12_2_wdata = io_reset_rst_n ?  _0535_ : 32'd0;
  assign _1197_ = _GEN_0 ?  io_instr_instr_addr : 32'hxxxxxxxx;
  assign _1198_ = io_reset_rst_n ?  _1197_ : io_reset_boot_addr;
  assign _0532_ = \executionUnits_0.csrs_10_2._GEN  ?  \executionUnits_0.csrs_10_2.io_w_data  : \executionUnits_0.csrs_10_2.tinst ;
  assign csr_rvfi_15_2_wdata = io_reset_rst_n ?  _0532_ : 32'd0;
  assign _1199_ = io_data_data_req_0 ?  32'd0 : 32'hxxxxxxxx;
  assign _1200_ = _0007_ ?  _0008_ : _1199_;
  assign _1201_ = io_data_data_req_0 ?  4'h0 : 4'hx;
  assign _1202_ = _0007_ ?  io_data_data_be_0 : _1201_;
  assign _1203_ = _0013_ ?  32'hxxxxxxxx : 32'd0;
  assign _1204_ = _0011_ ?  _0012_ : _1203_;
  assign _1205_ = _0023_ ?  32'hxxxxxxxx : io_instr_instr_rdata;
  assign _1206_ = _1192_ ?  _1227_ : _1205_;
  assign _1207_ = |  stall;
  assign io_rvfi_rvfi_order = order -  64'h0000000000000001;
  assign _1208_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_stall : { 1'h0, _1180_ };
  assign stall = _GEN_1 ?  2'h0 : _1208_;
  assign _1209_ = _executionUnits_0_io_valid ?  instruction[19:15] : 5'h00;
  assign _1210_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_reg_reg_rs1 : _1209_;
  assign _1211_ = _executionUnits_2_io_valid ?  instruction[19:15] : _1210_;
  assign io_rvfi_rvfi_rs1_addr = _executionUnits_3_io_valid ?  instruction[19:15] : _1211_;
  assign _1212_ = _executionUnits_0_io_valid ?  instruction[24:20] : 5'h00;
  assign _1213_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_reg_reg_rs2 : _1212_;
  assign _1214_ = _executionUnits_2_io_valid ?  instruction[24:20] : _1213_;
  assign io_rvfi_rvfi_rs2_addr = _executionUnits_3_io_valid ?  instruction[24:20] : _1214_;
  assign _1215_ = _executionUnits_0_io_valid ?  instruction[11:7] : 5'h00;
  assign _1216_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_reg_reg_rd : _1215_;
  assign _1217_ = _executionUnits_2_io_valid ?  instruction[11:7] : _1216_;
  assign \register_file.io_reg_rd  = _executionUnits_3_io_valid ?  instruction[11:7] : _1217_;
  assign _1218_ = _executionUnits_0_io_valid ?  _executionUnits_0_io_reg_reg_write_data : 32'd0;
  assign _1219_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_reg_reg_write_data : _1218_;
  assign _1220_ = _executionUnits_2_io_valid ?  _executionUnits_2_io_reg_reg_write_data : _1219_;
  assign _GEN_2 = _executionUnits_3_io_valid ?  _executionUnits_3_io_reg_reg_write_data : _1220_;
  assign io_data_data_addr = _GEN_3 ?  32'd0 : _executionUnits_1_io_data_data_addr;
  assign io_data_data_be_0 = _GEN_3 ?  4'h0 : _executionUnits_1_io_data_data_be;
  assign io_data_data_wdata_0 = _GEN_3 ?  32'd0 : _executionUnits_1_io_data_data_wdata;
  assign _1221_ = _executionUnits_0_io_valid ?  _executionUnits_0_io_pc_pc_wdata : io_reset_boot_addr;
  assign _1222_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_pc_pc_wdata : _1221_;
  assign _1223_ = _executionUnits_2_io_valid ?  _executionUnits_2_io_pc_pc_wdata : _1222_;
  assign _1224_ = _executionUnits_3_io_valid ?  _executionUnits_2_io_pc_pc_wdata : _1223_;
  assign io_instr_instr_addr = \executionUnits_0.trap_trap_valid  ?  { \executionUnits_0.csrs_14_2.base , 2'h0 } : _1224_;
  assign _1225_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_pc_pc_we : _0002_;
  assign _1226_ = _executionUnits_1_io_valid ?  _executionUnits_1_io_reg_reg_write_en : _0003_;
  assign _1227_ = io_instr_instr_gnt ?  io_instr_instr_rdata : 32'd4294967295;
  assign \executionUnits_0.trap_trap_reason  = _1196_ ?  _executionUnits_0_io_trap_trap_reason : 32'd24;
  assign io_rvfi_rvfi_rd_wdata = _0014_ ?  _GEN_2 : 32'd0;
  assign io_rvfi_rvfi_mem_addr = had_mem_req ?  mem_addr : 32'd0;
  assign io_rvfi_rvfi_mem_rmask = had_mem_req ?  mem_rmask : 4'h0;
  assign io_rvfi_rvfi_mem_wmask = had_mem_req ?  mem_wmask : 4'h0;
  assign io_rvfi_rvfi_mem_rdata = had_mem_req ?  mem_rdata : 32'd0;
  assign io_rvfi_rvfi_mem_wdata = had_mem_req ?  mem_wdata : 32'd0;
  assign _GEN = \register_file.io_reg_write_en ;
  assign _executionUnits_0_io_reg_reg_rd = instruction[11:7];
  assign _executionUnits_0_io_reg_reg_rs1 = instruction[19:15];
  assign _executionUnits_0_io_reg_reg_rs2 = instruction[24:20];
  assign _executionUnits_0_trap_pc = { \executionUnits_0.csrs_14_2.base , 2'h0 };
  assign _executionUnits_2_io_reg_reg_rd = instruction[11:7];
  assign _executionUnits_2_io_reg_reg_rs1 = instruction[19:15];
  assign _executionUnits_2_io_reg_reg_rs2 = instruction[24:20];
  assign _executionUnits_3_io_pc_pc_wdata = _executionUnits_2_io_pc_pc_wdata;
  assign _executionUnits_3_io_reg_reg_rd = instruction[11:7];
  assign _executionUnits_3_io_reg_reg_rs1 = instruction[19:15];
  assign _executionUnits_3_io_reg_reg_rs2 = instruction[24:20];
  assign _pc_io_pc = \pc.pc ;
  assign _register_file_io_reg_read_data1 = \executionUnits_0.io_reg_reg_read_data1 ;
  assign _register_file_io_reg_read_data2 = _executionUnits_1_io_data_data_wdata;
  assign csr_rvfi_0_2_rdata = { 10'h000, \executionUnits_0.csrs_15_2.tw , 3'h0, \executionUnits_0.csrs_15_2.mprv , 4'h0, \executionUnits_0.csrs_15_2.mpp , 3'h0, \executionUnits_0.csrs_15_2.mpie , \executionUnits_0.csrs_15_2.ube , 2'h0, \executionUnits_0.csrs_15_2.mie , 3'h0 };
  assign csr_rvfi_0_2_rmask = 32'd4294967295;
  assign csr_rvfi_0_2_wmask = 32'd4294967295;
  assign csr_rvfi_10_2_rdata = \executionUnits_0.csrs_19_2.scratch ;
  assign csr_rvfi_10_2_rmask = 32'd4294967295;
  assign csr_rvfi_10_2_wmask = 32'd4294967295;
  assign csr_rvfi_11_2_rdata = \executionUnits_0.csrs_21_2.epc ;
  assign csr_rvfi_11_2_rmask = 32'd4294967295;
  assign csr_rvfi_11_2_wmask = 32'd4294967295;
  assign csr_rvfi_12_2_rdata = \executionUnits_0.csrs_13_2.cause ;
  assign csr_rvfi_12_2_rmask = 32'd4294967295;
  assign csr_rvfi_12_2_wmask = 32'd4294967295;
  assign csr_rvfi_13_2_rdata = \executionUnits_0.csrs_0_2.tval ;
  assign csr_rvfi_13_2_rmask = 32'd4294967295;
  assign csr_rvfi_13_2_wmask = 32'd4294967295;
  assign csr_rvfi_14_2_rdata = { 20'h00000, \executionUnits_0.csrs_9_2.meip , 3'h0, \executionUnits_0.csrs_9_2.mtip , 7'h00 };
  assign csr_rvfi_14_2_rmask = 32'd4294967295;
  assign csr_rvfi_14_2_wmask = 32'd4294967295;
  assign csr_rvfi_15_2_rdata = \executionUnits_0.csrs_10_2.tinst ;
  assign csr_rvfi_15_2_rmask = 32'd4294967295;
  assign csr_rvfi_15_2_wmask = 32'd4294967295;
  assign csr_rvfi_16_2_rdata = \executionUnits_0.csrs_23_2.cycle ;
  assign csr_rvfi_16_2_rmask = 32'd4294967295;
  assign csr_rvfi_16_2_wmask = 32'd4294967295;
  assign csr_rvfi_17_2_rdata = \executionUnits_0.csrs_16_2.instret ;
  assign csr_rvfi_17_2_rmask = 32'd4294967295;
  assign csr_rvfi_17_2_wmask = 32'd4294967295;
  assign csr_rvfi_18_2_rdata = \executionUnits_0.csrs_7_2.cycleh ;
  assign csr_rvfi_18_2_rmask = 32'd4294967295;
  assign csr_rvfi_18_2_wmask = 32'd4294967295;
  assign csr_rvfi_19_2_rdata = \executionUnits_0.csrs_2_2.instreth ;
  assign csr_rvfi_19_2_rmask = 32'd4294967295;
  assign csr_rvfi_19_2_wmask = 32'd4294967295;
  assign csr_rvfi_1_2_rdata = 32'd1074794752;
  assign csr_rvfi_1_2_rmask = 32'd4294967295;
  assign csr_rvfi_1_2_wdata = 32'd1074794752;
  assign csr_rvfi_1_2_wmask = 32'd4294967295;
  assign csr_rvfi_20_2_rdata = 32'd0;
  assign csr_rvfi_20_2_rmask = 32'd0;
  assign csr_rvfi_20_2_wdata = 32'd0;
  assign csr_rvfi_20_2_wmask = 32'd0;
  assign csr_rvfi_21_2_rdata = 32'd0;
  assign csr_rvfi_21_2_rmask = 32'd0;
  assign csr_rvfi_21_2_wdata = 32'd0;
  assign csr_rvfi_21_2_wmask = 32'd0;
  assign csr_rvfi_22_2_rdata = 32'd0;
  assign csr_rvfi_22_2_rmask = 32'd0;
  assign csr_rvfi_22_2_wdata = 32'd0;
  assign csr_rvfi_22_2_wmask = 32'd0;
  assign csr_rvfi_23_2_rdata = 32'd0;
  assign csr_rvfi_23_2_rmask = 32'd0;
  assign csr_rvfi_23_2_wdata = 32'd0;
  assign csr_rvfi_23_2_wmask = 32'd0;
  assign csr_rvfi_24_2_rdata = 32'd0;
  assign csr_rvfi_24_2_rmask = 32'd0;
  assign csr_rvfi_24_2_wdata = 32'd0;
  assign csr_rvfi_24_2_wmask = 32'd0;
  assign csr_rvfi_25_2_rdata = 32'd0;
  assign csr_rvfi_25_2_rmask = 32'd0;
  assign csr_rvfi_25_2_wdata = 32'd0;
  assign csr_rvfi_25_2_wmask = 32'd0;
  assign csr_rvfi_26_2_rdata = 32'd1234;
  assign csr_rvfi_26_2_rmask = 32'd4294967295;
  assign csr_rvfi_26_2_wdata = 32'd1234;
  assign csr_rvfi_26_2_wmask = 32'd4294967295;
  assign csr_rvfi_27_2_rdata = 32'd5678;
  assign csr_rvfi_27_2_rmask = 32'd4294967295;
  assign csr_rvfi_27_2_wdata = 32'd5678;
  assign csr_rvfi_27_2_wmask = 32'd4294967295;
  assign csr_rvfi_28_2_rdata = 32'd1;
  assign csr_rvfi_28_2_rmask = 32'd4294967295;
  assign csr_rvfi_28_2_wdata = 32'd1;
  assign csr_rvfi_28_2_wmask = 32'd4294967295;
  assign csr_rvfi_29_2_rdata = 32'd0;
  assign csr_rvfi_29_2_rmask = 32'd4294967295;
  assign csr_rvfi_29_2_wdata = 32'd0;
  assign csr_rvfi_29_2_wmask = 32'd4294967295;
  assign csr_rvfi_2_2_rdata = 32'd0;
  assign csr_rvfi_2_2_rmask = 32'd4294967295;
  assign csr_rvfi_2_2_wdata = 32'd0;
  assign csr_rvfi_2_2_wmask = 32'd4294967295;
  assign csr_rvfi_30_2_rdata = 32'd0;
  assign csr_rvfi_30_2_rmask = 32'd4294967295;
  assign csr_rvfi_30_2_wdata = 32'd0;
  assign csr_rvfi_30_2_wmask = 32'd4294967295;
  assign csr_rvfi_31_2_rdata = 32'd0;
  assign csr_rvfi_31_2_rmask = 32'd0;
  assign csr_rvfi_31_2_wdata = 32'd0;
  assign csr_rvfi_31_2_wmask = 32'd0;
  assign csr_rvfi_3_2_rdata = 32'd0;
  assign csr_rvfi_3_2_rmask = 32'd4294967295;
  assign csr_rvfi_3_2_wdata = 32'd0;
  assign csr_rvfi_3_2_wmask = 32'd4294967295;
  assign csr_rvfi_4_2_rdata = { 20'h00000, \executionUnits_0.csrs_22_2.meie , 3'h0, \executionUnits_0.csrs_22_2.mtie , 7'h00 };
  assign csr_rvfi_4_2_rmask = 32'd4294967295;
  assign csr_rvfi_4_2_wmask = 32'd4294967295;
  assign csr_rvfi_5_2_rdata = { \executionUnits_0.csrs_14_2.base , 1'h0, \executionUnits_0.csrs_14_2.mode [0] };
  assign csr_rvfi_5_2_rmask = 32'd4294967295;
  assign csr_rvfi_5_2_wmask = 32'd4294967295;
  assign csr_rvfi_6_2_rdata = 32'd0;
  assign csr_rvfi_6_2_rmask = 32'd4294967295;
  assign csr_rvfi_6_2_wdata = 32'd0;
  assign csr_rvfi_6_2_wmask = 32'd4294967295;
  assign csr_rvfi_7_2_rdata = { 26'h0000000, \executionUnits_0.csrs_11_2.mbe , 5'h00 };
  assign csr_rvfi_7_2_rmask = 32'd4294967295;
  assign csr_rvfi_7_2_wmask = 32'd4294967295;
  assign csr_rvfi_8_2_rdata = 32'd0;
  assign csr_rvfi_8_2_rmask = 32'd4294967295;
  assign csr_rvfi_8_2_wdata = 32'd0;
  assign csr_rvfi_8_2_wmask = 32'd4294967295;
  assign csr_rvfi_9_2_rdata = { 29'h00000000, \executionUnits_0.csrs_1_2.instret , 1'h0, \executionUnits_0.csrs_1_2.cycle  };
  assign csr_rvfi_9_2_rmask = 32'd4294967295;
  assign csr_rvfi_9_2_wmask = 32'd4294967295;
  assign \executionUnits_0._GEN  = 128'h0000000b0000000b0000000900000008;
  assign \executionUnits_0._csrs_0_2_io_r_data  = \executionUnits_0.csrs_0_2.tval ;
  assign \executionUnits_0._csrs_10_2_io_r_data  = \executionUnits_0.csrs_10_2.tinst ;
  assign \executionUnits_0._csrs_11_2_io_r_data  = { 26'h0000000, \executionUnits_0.csrs_11_2.mbe , 5'h00 };
  assign \executionUnits_0._csrs_13_2_io_r_data  = \executionUnits_0.csrs_13_2.cause ;
  assign \executionUnits_0._csrs_14_2_io_r_data  = { \executionUnits_0.csrs_14_2.base , 1'h0, \executionUnits_0.csrs_14_2.mode [0] };
  assign \executionUnits_0._csrs_15_2_io_r_data  = { 10'h000, \executionUnits_0.csrs_15_2.tw , 3'h0, \executionUnits_0.csrs_15_2.mprv , 4'h0, \executionUnits_0.csrs_15_2.mpp , 3'h0, \executionUnits_0.csrs_15_2.mpie , \executionUnits_0.csrs_15_2.ube , 2'h0, \executionUnits_0.csrs_15_2.mie , 3'h0 };
  assign \executionUnits_0._csrs_16_2_io_r_data  = \executionUnits_0.csrs_16_2.instret ;
  assign \executionUnits_0._csrs_16_2_overflow  = \executionUnits_0.csrs_2_2.overflow ;
  assign \executionUnits_0._csrs_19_2_io_r_data  = \executionUnits_0.csrs_19_2.scratch ;
  assign \executionUnits_0._csrs_1_2_io_r_data  = { 29'h00000000, \executionUnits_0.csrs_1_2.instret , 1'h0, \executionUnits_0.csrs_1_2.cycle  };
  assign \executionUnits_0._csrs_21_2_io_r_data  = \executionUnits_0.csrs_21_2.epc ;
  assign \executionUnits_0._csrs_22_2_io_r_data  = { 20'h00000, \executionUnits_0.csrs_22_2.meie , 3'h0, \executionUnits_0.csrs_22_2.mtie , 7'h00 };
  assign \executionUnits_0._csrs_23_2_io_r_data  = \executionUnits_0.csrs_23_2.cycle ;
  assign \executionUnits_0._csrs_23_2_overflow  = \executionUnits_0.csrs_7_2.overflow ;
  assign \executionUnits_0._csrs_2_2_io_r_data  = \executionUnits_0.csrs_2_2.instreth ;
  assign \executionUnits_0._csrs_7_2_io_r_data  = \executionUnits_0.csrs_7_2.cycleh ;
  assign \executionUnits_0._csrs_9_2_io_r_data  = { 20'h00000, \executionUnits_0.csrs_9_2.meip , 3'h0, \executionUnits_0.csrs_9_2.mtip , 7'h00 };
  assign \executionUnits_0._decoder_io_csr_address  = instruction[31:20];
  assign \executionUnits_0._decoder_io_imm  = { 27'h0000000, instruction[19:15] };
  assign \executionUnits_0._decoder_io_rd  = instruction[11:7];
  assign \executionUnits_0._decoder_io_rs1  = instruction[19:15];
  assign \executionUnits_0.clock  = clock;
  assign \executionUnits_0.csr_rvfi_0_2_rdata  = { 10'h000, \executionUnits_0.csrs_15_2.tw , 3'h0, \executionUnits_0.csrs_15_2.mprv , 4'h0, \executionUnits_0.csrs_15_2.mpp , 3'h0, \executionUnits_0.csrs_15_2.mpie , \executionUnits_0.csrs_15_2.ube , 2'h0, \executionUnits_0.csrs_15_2.mie , 3'h0 };
  assign \executionUnits_0.csr_rvfi_0_2_wdata  = csr_rvfi_0_2_wdata;
  assign \executionUnits_0.csr_rvfi_10_2_rdata  = \executionUnits_0.csrs_19_2.scratch ;
  assign \executionUnits_0.csr_rvfi_10_2_wdata  = csr_rvfi_10_2_wdata;
  assign \executionUnits_0.csr_rvfi_11_2_rdata  = \executionUnits_0.csrs_21_2.epc ;
  assign \executionUnits_0.csr_rvfi_11_2_wdata  = csr_rvfi_11_2_wdata;
  assign \executionUnits_0.csr_rvfi_12_2_rdata  = \executionUnits_0.csrs_13_2.cause ;
  assign \executionUnits_0.csr_rvfi_12_2_wdata  = csr_rvfi_12_2_wdata;
  assign \executionUnits_0.csr_rvfi_13_2_rdata  = \executionUnits_0.csrs_0_2.tval ;
  assign \executionUnits_0.csr_rvfi_13_2_wdata  = csr_rvfi_13_2_wdata;
  assign \executionUnits_0.csr_rvfi_14_2_rdata  = { 20'h00000, \executionUnits_0.csrs_9_2.meip , 3'h0, \executionUnits_0.csrs_9_2.mtip , 7'h00 };
  assign \executionUnits_0.csr_rvfi_14_2_wdata  = csr_rvfi_14_2_wdata;
  assign \executionUnits_0.csr_rvfi_15_2_rdata  = \executionUnits_0.csrs_10_2.tinst ;
  assign \executionUnits_0.csr_rvfi_15_2_wdata  = csr_rvfi_15_2_wdata;
  assign \executionUnits_0.csr_rvfi_16_2_rdata  = \executionUnits_0.csrs_23_2.cycle ;
  assign \executionUnits_0.csr_rvfi_16_2_wdata  = csr_rvfi_16_2_wdata;
  assign \executionUnits_0.csr_rvfi_17_2_rdata  = \executionUnits_0.csrs_16_2.instret ;
  assign \executionUnits_0.csr_rvfi_17_2_wdata  = csr_rvfi_17_2_wdata;
  assign \executionUnits_0.csr_rvfi_18_2_rdata  = \executionUnits_0.csrs_7_2.cycleh ;
  assign \executionUnits_0.csr_rvfi_18_2_wdata  = csr_rvfi_18_2_wdata;
  assign \executionUnits_0.csr_rvfi_19_2_rdata  = \executionUnits_0.csrs_2_2.instreth ;
  assign \executionUnits_0.csr_rvfi_19_2_wdata  = csr_rvfi_19_2_wdata;
  assign \executionUnits_0.csr_rvfi_4_2_rdata  = { 20'h00000, \executionUnits_0.csrs_22_2.meie , 3'h0, \executionUnits_0.csrs_22_2.mtie , 7'h00 };
  assign \executionUnits_0.csr_rvfi_4_2_wdata  = csr_rvfi_4_2_wdata;
  assign \executionUnits_0.csr_rvfi_5_2_rdata  = { \executionUnits_0.csrs_14_2.base , 1'h0, \executionUnits_0.csrs_14_2.mode [0] };
  assign \executionUnits_0.csr_rvfi_5_2_wdata  = csr_rvfi_5_2_wdata;
  assign \executionUnits_0.csr_rvfi_7_2_rdata  = { 26'h0000000, \executionUnits_0.csrs_11_2.mbe , 5'h00 };
  assign \executionUnits_0.csr_rvfi_7_2_wdata  = csr_rvfi_7_2_wdata;
  assign \executionUnits_0.csr_rvfi_9_2_rdata  = { 29'h00000000, \executionUnits_0.csrs_1_2.instret , 1'h0, \executionUnits_0.csrs_1_2.cycle  };
  assign \executionUnits_0.csr_rvfi_9_2_wdata  = csr_rvfi_9_2_wdata;
  assign \executionUnits_0.csrs_0_2.clock  = clock;
  assign \executionUnits_0.csrs_0_2.io_next_r_value  = csr_rvfi_13_2_wdata;
  assign \executionUnits_0.csrs_0_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_0_2.io_r_data  = \executionUnits_0.csrs_0_2.tval ;
  assign \executionUnits_0.csrs_0_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_0_2.reset  = reset;
  assign \executionUnits_0.csrs_10_2.clock  = clock;
  assign \executionUnits_0.csrs_10_2.io_next_r_value  = csr_rvfi_15_2_wdata;
  assign \executionUnits_0.csrs_10_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_10_2.io_r_data  = \executionUnits_0.csrs_10_2.tinst ;
  assign \executionUnits_0.csrs_10_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_10_2.reset  = reset;
  assign \executionUnits_0.csrs_11_2.clock  = clock;
  assign \executionUnits_0.csrs_11_2.io_next_r_value  = csr_rvfi_7_2_wdata;
  assign \executionUnits_0.csrs_11_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_11_2.io_r_data  = { 26'h0000000, \executionUnits_0.csrs_11_2.mbe , 5'h00 };
  assign \executionUnits_0.csrs_11_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_11_2.reset  = reset;
  assign \executionUnits_0.csrs_13_2.clock  = clock;
  assign \executionUnits_0.csrs_13_2.io_next_r_value  = csr_rvfi_12_2_wdata;
  assign \executionUnits_0.csrs_13_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_13_2.io_r_data  = \executionUnits_0.csrs_13_2.cause ;
  assign \executionUnits_0.csrs_13_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_13_2.reset  = reset;
  assign \executionUnits_0.csrs_14_2.clock  = clock;
  assign \executionUnits_0.csrs_14_2.io_next_r_value  = csr_rvfi_5_2_wdata;
  assign \executionUnits_0.csrs_14_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_14_2.io_r_data  = { \executionUnits_0.csrs_14_2.base , 1'h0, \executionUnits_0.csrs_14_2.mode [0] };
  assign \executionUnits_0.csrs_14_2.io_r_data_0  = { \executionUnits_0.csrs_14_2.base , 1'h0, \executionUnits_0.csrs_14_2.mode [0] };
  assign \executionUnits_0.csrs_14_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_14_2.mode [1] = 1'h0;
  assign \executionUnits_0.csrs_14_2.reset  = reset;
  assign \executionUnits_0.csrs_15_2.clock  = clock;
  assign \executionUnits_0.csrs_15_2.io_next_r_value  = csr_rvfi_0_2_wdata;
  assign \executionUnits_0.csrs_15_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_15_2.io_r_data  = { 10'h000, \executionUnits_0.csrs_15_2.tw , 3'h0, \executionUnits_0.csrs_15_2.mprv , 4'h0, \executionUnits_0.csrs_15_2.mpp , 3'h0, \executionUnits_0.csrs_15_2.mpie , \executionUnits_0.csrs_15_2.ube , 2'h0, \executionUnits_0.csrs_15_2.mie , 3'h0 };
  assign \executionUnits_0.csrs_15_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_15_2.reset  = reset;
  assign \executionUnits_0.csrs_16_2.clock  = clock;
  assign \executionUnits_0.csrs_16_2.io_next_r_value  = csr_rvfi_17_2_wdata;
  assign \executionUnits_0.csrs_16_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_16_2.io_r_data  = \executionUnits_0.csrs_16_2.instret ;
  assign \executionUnits_0.csrs_16_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_16_2.overflow  = \executionUnits_0.csrs_2_2.overflow ;
  assign \executionUnits_0.csrs_16_2.reset  = reset;
  assign \executionUnits_0.csrs_19_2.clock  = clock;
  assign \executionUnits_0.csrs_19_2.io_next_r_value  = csr_rvfi_10_2_wdata;
  assign \executionUnits_0.csrs_19_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_19_2.io_r_data  = \executionUnits_0.csrs_19_2.scratch ;
  assign \executionUnits_0.csrs_19_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_19_2.reset  = reset;
  assign \executionUnits_0.csrs_1_2.clock  = clock;
  assign \executionUnits_0.csrs_1_2.io_next_r_value  = csr_rvfi_9_2_wdata;
  assign \executionUnits_0.csrs_1_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_1_2.io_r_data  = { 29'h00000000, \executionUnits_0.csrs_1_2.instret , 1'h0, \executionUnits_0.csrs_1_2.cycle  };
  assign \executionUnits_0.csrs_1_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_21_2.clock  = clock;
  assign \executionUnits_0.csrs_21_2.io_next_r_value  = csr_rvfi_11_2_wdata;
  assign \executionUnits_0.csrs_21_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_21_2.io_r_data  = \executionUnits_0.csrs_21_2.epc ;
  assign \executionUnits_0.csrs_21_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_21_2.reset  = reset;
  assign \executionUnits_0.csrs_22_2.clock  = clock;
  assign \executionUnits_0.csrs_22_2.io_next_r_value  = csr_rvfi_4_2_wdata;
  assign \executionUnits_0.csrs_22_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_22_2.io_r_data  = { 20'h00000, \executionUnits_0.csrs_22_2.meie , 3'h0, \executionUnits_0.csrs_22_2.mtie , 7'h00 };
  assign \executionUnits_0.csrs_22_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_22_2.reset  = reset;
  assign \executionUnits_0.csrs_23_2.clock  = clock;
  assign \executionUnits_0.csrs_23_2.enable  = \executionUnits_0.csrs_7_2.enable ;
  assign \executionUnits_0.csrs_23_2.io_next_r_value  = csr_rvfi_16_2_wdata;
  assign \executionUnits_0.csrs_23_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_23_2.io_r_data  = \executionUnits_0.csrs_23_2.cycle ;
  assign \executionUnits_0.csrs_23_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_23_2.overflow  = \executionUnits_0.csrs_7_2.overflow ;
  assign \executionUnits_0.csrs_23_2.reset  = reset;
  assign \executionUnits_0.csrs_2_2.clock  = clock;
  assign \executionUnits_0.csrs_2_2.enable  = \executionUnits_0.csrs_16_2.enable ;
  assign \executionUnits_0.csrs_2_2.io_next_r_value  = csr_rvfi_19_2_wdata;
  assign \executionUnits_0.csrs_2_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_2_2.io_r_data  = \executionUnits_0.csrs_2_2.instreth ;
  assign \executionUnits_0.csrs_2_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_2_2.reset  = reset;
  assign \executionUnits_0.csrs_7_2.clock  = clock;
  assign \executionUnits_0.csrs_7_2.io_next_r_value  = csr_rvfi_18_2_wdata;
  assign \executionUnits_0.csrs_7_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_7_2.io_r_data  = \executionUnits_0.csrs_7_2.cycleh ;
  assign \executionUnits_0.csrs_7_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_7_2.reset  = reset;
  assign \executionUnits_0.csrs_9_2.clock  = clock;
  assign \executionUnits_0.csrs_9_2.io_next_r_value  = csr_rvfi_14_2_wdata;
  assign \executionUnits_0.csrs_9_2.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.csrs_9_2.io_r_data  = { 20'h00000, \executionUnits_0.csrs_9_2.meip , 3'h0, \executionUnits_0.csrs_9_2.mtip , 7'h00 };
  assign \executionUnits_0.csrs_9_2.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.csrs_9_2.reset  = reset;
  assign \executionUnits_0.decoder._GEN  = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_0.decoder.funct12  };
  assign \executionUnits_0.decoder._GEN_0  = { \executionUnits_0.decoder.opcode , instruction[14:12] };
  assign \executionUnits_0.decoder.io_csr_address  = instruction[31:20];
  assign \executionUnits_0.decoder.io_imm  = { 27'h0000000, instruction[19:15] };
  assign \executionUnits_0.decoder.io_instr_type  = \executionUnits_0._decoder_io_instr_type ;
  assign \executionUnits_0.decoder.io_instruction  = instruction;
  assign \executionUnits_0.decoder.io_rd  = instruction[11:7];
  assign \executionUnits_0.decoder.io_rs1  = instruction[19:15];
  assign \executionUnits_0.decoder.io_rs2  = instruction[24:20];
  assign \executionUnits_0.io_has_interrupt  = _executionUnits_0_io_has_interrupt;
  assign \executionUnits_0.io_instr  = instruction;
  assign \executionUnits_0.io_interrupt_m_ext  = io_interrupt_m_ext;
  assign \executionUnits_0.io_interrupt_m_timer  = io_interrupt_m_timer;
  assign \executionUnits_0.io_pc_pc  = \pc.pc ;
  assign \executionUnits_0.io_pc_pc_wdata  = _executionUnits_0_io_pc_pc_wdata;
  assign \executionUnits_0.io_pc_pc_we  = _executionUnits_0_io_pc_pc_we;
  assign \executionUnits_0.io_priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.io_reg_reg_rd  = instruction[11:7];
  assign \executionUnits_0.io_reg_reg_rs1  = instruction[19:15];
  assign \executionUnits_0.io_reg_reg_rs2  = instruction[24:20];
  assign \executionUnits_0.io_reg_reg_write_data  = _executionUnits_0_io_reg_reg_write_data;
  assign \executionUnits_0.io_reg_reg_write_en  = _executionUnits_0_io_reg_reg_write_en;
  assign \executionUnits_0.io_reset_boot_addr  = io_reset_boot_addr;
  assign \executionUnits_0.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_0.io_retire  = \executionUnits_0.csrs_16_2.retire ;
  assign \executionUnits_0.io_trap_trap_reason  = _executionUnits_0_io_trap_trap_reason;
  assign \executionUnits_0.io_trap_trap_valid  = _executionUnits_0_io_trap_trap_valid;
  assign \executionUnits_0.io_valid  = _executionUnits_0_io_valid;
  assign \executionUnits_0.priv_level  = io_rvfi_rvfi_mode;
  assign \executionUnits_0.reset  = reset;
  assign \executionUnits_0.trap_pc  = { \executionUnits_0.csrs_14_2.base , 2'h0 };
  assign \executionUnits_1._GEN [95:0] = { io_reset_boot_addr, _executionUnits_1_io_data_data_addr[31:1], 1'h0, _executionUnits_2_io_pc_pc_wdata };
  assign { \executionUnits_1._GEN_0 [255:96], \executionUnits_1._GEN_0 [31:0] } = { 64'h0000000000000000, _executionUnits_2_io_pc_pc_wdata, \executionUnits_1._decoder_io_decoder_imm , 32'h00000000, _executionUnits_1_io_data_data_addr };
  assign \executionUnits_1._alu_io_alu_result  = _executionUnits_1_io_data_data_addr;
  assign \executionUnits_1._control_unit_io_ctrl_data_be  = _executionUnits_1_io_data_data_be;
  assign \executionUnits_1._control_unit_io_ctrl_data_req  = _executionUnits_1_io_data_data_req;
  assign \executionUnits_1._control_unit_io_ctrl_stall  = _executionUnits_1_io_stall;
  assign \executionUnits_1._decoder_io_decoder_instr_type  = \executionUnits_1.branch_unit.io_branch_instr_type ;
  assign { \executionUnits_1.alu._GEN [511:448], \executionUnits_1.alu._GEN [415:288], \executionUnits_1.alu._GEN [127:97], \executionUnits_1.alu._GEN [95:65], \executionUnits_1.alu._GEN [63:32] } = { 254'h0000000000000000000000000000000000000000000000000000000000000000, \executionUnits_1.alu._io_alu_result_T_2 [31:0] };
  assign \executionUnits_1.alu.io_alu_alu_op  = \executionUnits_1._control_unit_io_ctrl_alu_control ;
  assign \executionUnits_1.alu.io_alu_result  = _executionUnits_1_io_data_data_addr;
  assign \executionUnits_1.branch_unit.io_branch_alu_out  = _executionUnits_1_io_data_data_addr;
  assign \executionUnits_1.branch_unit.io_branch_branch_taken  = \executionUnits_1._branch_unit_io_branch_branch_taken ;
  assign \executionUnits_1.clock  = clock;
  assign \executionUnits_1.control_unit._GEN_16  = \executionUnits_1.control_unit._GEN_12 ;
  assign \executionUnits_1.control_unit._GEN_9 [1:0] = \executionUnits_1.branch_unit.io_branch_instr_type [21:20];
  assign \executionUnits_1.control_unit._io_ctrl_alu_control_T_23  = { \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [3], \executionUnits_1.branch_unit.io_branch_instr_type [21:19] };
  assign \executionUnits_1.control_unit._io_ctrl_alu_control_T_90 [2:0] = \executionUnits_1.branch_unit.io_branch_instr_type [21:19];
  assign \executionUnits_1.control_unit.clock  = clock;
  assign \executionUnits_1.control_unit.io_ctrl_alu_control  = \executionUnits_1._control_unit_io_ctrl_alu_control ;
  assign \executionUnits_1.control_unit.io_ctrl_alu_op_1_sel  = \executionUnits_1._control_unit_io_ctrl_alu_op_1_sel ;
  assign \executionUnits_1.control_unit.io_ctrl_alu_op_2_sel  = \executionUnits_1._control_unit_io_ctrl_alu_op_2_sel ;
  assign \executionUnits_1.control_unit.io_ctrl_data_be  = _executionUnits_1_io_data_data_be;
  assign \executionUnits_1.control_unit.io_ctrl_data_gnt  = data_gnt;
  assign \executionUnits_1.control_unit.io_ctrl_data_req  = _executionUnits_1_io_data_data_req;
  assign \executionUnits_1.control_unit.io_ctrl_data_we  = _executionUnits_1_io_data_data_we;
  assign \executionUnits_1.control_unit.io_ctrl_instr_type  = \executionUnits_1.branch_unit.io_branch_instr_type ;
  assign \executionUnits_1.control_unit.io_ctrl_next_pc_select  = \executionUnits_1._control_unit_io_ctrl_next_pc_select ;
  assign \executionUnits_1.control_unit.io_ctrl_reg_we  = _executionUnits_1_io_reg_reg_write_en;
  assign \executionUnits_1.control_unit.io_ctrl_reg_write_sel  = \executionUnits_1._control_unit_io_ctrl_reg_write_sel ;
  assign \executionUnits_1.control_unit.io_ctrl_stall  = _executionUnits_1_io_stall;
  assign \executionUnits_1.control_unit.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_1.control_unit.reset  = reset;
  assign \executionUnits_1.decoder._GEN_0  = { \executionUnits_0.decoder.opcode , instruction[14:12], \executionUnits_1.decoder.funct7  };
  assign \executionUnits_1.decoder._GEN_2  = { \executionUnits_0.decoder.opcode , instruction[14:12] };
  assign \executionUnits_1.decoder.io_decoder_imm  = \executionUnits_1._decoder_io_decoder_imm ;
  assign \executionUnits_1.decoder.io_decoder_instr  = instruction;
  assign \executionUnits_1.decoder.io_decoder_instr_type  = \executionUnits_1.branch_unit.io_branch_instr_type ;
  assign \executionUnits_1.decoder.io_decoder_instr_type_0  = \executionUnits_1.branch_unit.io_branch_instr_type ;
  assign \executionUnits_1.decoder.io_decoder_rd  = _executionUnits_1_io_reg_reg_rd;
  assign \executionUnits_1.decoder.io_decoder_rs1  = _executionUnits_1_io_reg_reg_rs1;
  assign \executionUnits_1.decoder.io_decoder_rs2  = _executionUnits_1_io_reg_reg_rs2;
  assign \executionUnits_1.decoder.io_decoder_valid  = _executionUnits_1_io_valid;
  assign \executionUnits_1.decoder.opcode  = \executionUnits_0.decoder.opcode ;
  assign \executionUnits_1.io_data_data_addr  = _executionUnits_1_io_data_data_addr;
  assign \executionUnits_1.io_data_data_be  = _executionUnits_1_io_data_data_be;
  assign \executionUnits_1.io_data_data_gnt  = data_gnt;
  assign \executionUnits_1.io_data_data_rdata  = data_rdata;
  assign \executionUnits_1.io_data_data_req  = _executionUnits_1_io_data_data_req;
  assign \executionUnits_1.io_data_data_wdata  = _executionUnits_1_io_data_data_wdata;
  assign \executionUnits_1.io_data_data_we  = _executionUnits_1_io_data_data_we;
  assign \executionUnits_1.io_instr  = instruction;
  assign \executionUnits_1.io_pc_pc  = \pc.pc ;
  assign \executionUnits_1.io_pc_pc_wdata  = _executionUnits_1_io_pc_pc_wdata;
  assign \executionUnits_1.io_pc_pc_we  = _executionUnits_1_io_pc_pc_we;
  assign \executionUnits_1.io_reg_reg_rd  = _executionUnits_1_io_reg_reg_rd;
  assign \executionUnits_1.io_reg_reg_read_data1  = \executionUnits_0.io_reg_reg_read_data1 ;
  assign \executionUnits_1.io_reg_reg_read_data2  = _executionUnits_1_io_data_data_wdata;
  assign \executionUnits_1.io_reg_reg_rs1  = _executionUnits_1_io_reg_reg_rs1;
  assign \executionUnits_1.io_reg_reg_rs2  = _executionUnits_1_io_reg_reg_rs2;
  assign \executionUnits_1.io_reg_reg_write_data  = _executionUnits_1_io_reg_reg_write_data;
  assign \executionUnits_1.io_reg_reg_write_en  = _executionUnits_1_io_reg_reg_write_en;
  assign \executionUnits_1.io_reset_boot_addr  = io_reset_boot_addr;
  assign \executionUnits_1.io_reset_rst_n  = io_reset_rst_n;
  assign \executionUnits_1.io_stall  = _executionUnits_1_io_stall;
  assign \executionUnits_1.io_valid  = _executionUnits_1_io_valid;
  assign \executionUnits_1.reset  = reset;
  assign \executionUnits_2._GEN  = { \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1 [31], \executionUnits_0.io_reg_reg_read_data1  };
  assign \executionUnits_2._GEN_0  = { 32'h00000000, _executionUnits_1_io_data_data_wdata };
  assign \executionUnits_2.io_instr  = instruction;
  assign \executionUnits_2.io_pc_pc  = \pc.pc ;
  assign \executionUnits_2.io_pc_pc_wdata  = _executionUnits_2_io_pc_pc_wdata;
  assign \executionUnits_2.io_reg_reg_rd  = instruction[11:7];
  assign \executionUnits_2.io_reg_reg_read_data1  = \executionUnits_0.io_reg_reg_read_data1 ;
  assign \executionUnits_2.io_reg_reg_read_data2  = _executionUnits_1_io_data_data_wdata;
  assign \executionUnits_2.io_reg_reg_rs1  = instruction[19:15];
  assign \executionUnits_2.io_reg_reg_rs2  = instruction[24:20];
  assign \executionUnits_2.io_reg_reg_write_data  = _executionUnits_2_io_reg_reg_write_data;
  assign \executionUnits_2.io_valid  = _executionUnits_2_io_valid;
  assign \executionUnits_3.io_instr  = instruction;
  assign \executionUnits_3.io_pc_pc  = \pc.pc ;
  assign \executionUnits_3.io_pc_pc_wdata  = _executionUnits_2_io_pc_pc_wdata;
  assign \executionUnits_3.io_reg_reg_rd  = instruction[11:7];
  assign \executionUnits_3.io_reg_reg_read_data1  = \executionUnits_0.io_reg_reg_read_data1 ;
  assign \executionUnits_3.io_reg_reg_read_data2  = _executionUnits_1_io_data_data_wdata;
  assign \executionUnits_3.io_reg_reg_rs1  = instruction[19:15];
  assign \executionUnits_3.io_reg_reg_rs2  = instruction[24:20];
  assign \executionUnits_3.io_reg_reg_write_data  = _executionUnits_3_io_reg_reg_write_data;
  assign \executionUnits_3.io_valid  = _executionUnits_3_io_valid;
  assign io_data_data_addr_0 = io_data_data_addr;
  assign io_data_data_be = io_data_data_be_0;
  assign io_data_data_req = io_data_data_req_0;
  assign io_data_data_wdata = io_data_data_wdata_0;
  assign io_data_data_we = io_data_data_we_0;
  assign io_instr_instr_addr_0 = io_instr_instr_addr;
  assign io_rvfi_rvfi_halt = 1'h0;
  assign io_rvfi_rvfi_insn = instruction;
  assign io_rvfi_rvfi_intr = _executionUnits_0_io_has_interrupt;
  assign io_rvfi_rvfi_ixl = 2'h0;
  assign io_rvfi_rvfi_pc_rdata = \pc.pc ;
  assign io_rvfi_rvfi_pc_wdata = io_instr_instr_addr;
  assign io_rvfi_rvfi_rd_addr = \register_file.io_reg_write_en ? \register_file.io_reg_rd : 5'h0;
  assign io_rvfi_rvfi_rd_addr_0 = \register_file.io_reg_rd ;
  assign io_rvfi_rvfi_rs1_addr_0 = io_rvfi_rvfi_rs1_addr;
  assign io_rvfi_rvfi_rs1_rdata = \executionUnits_0.io_reg_reg_read_data1 ;
  assign io_rvfi_rvfi_rs2_addr_0 = io_rvfi_rvfi_rs2_addr;
  assign io_rvfi_rvfi_rs2_rdata = _executionUnits_1_io_data_data_wdata;
  assign io_rvfi_rvfi_trap = \executionUnits_0.trap_trap_valid ;
  assign io_rvfi_rvfi_valid = \executionUnits_0.csrs_16_2.retire ;
  assign \pc.clock  = clock;
  assign \pc.io_pc  = \pc.pc ;
  assign \pc.io_pc_wdata  = io_instr_instr_addr;
  assign \pc.io_pc_we  = _GEN_0;
  assign \pc.io_reset_boot_addr  = io_reset_boot_addr;
  assign \pc.io_reset_rst_n  = io_reset_rst_n;
  assign \pc.reset  = reset;
  assign \register_file._GEN  = { \register_file.registers_31 , \register_file.registers_30 , \register_file.registers_29 , \register_file.registers_28 , \register_file.registers_27 , \register_file.registers_26 , \register_file.registers_25 , \register_file.registers_24 , \register_file.registers_23 , \register_file.registers_22 , \register_file.registers_21 , \register_file.registers_20 , \register_file.registers_19 , \register_file.registers_18 , \register_file.registers_17 , \register_file.registers_16 , \register_file.registers_15 , \register_file.registers_14 , \register_file.registers_13 , \register_file.registers_12 , \register_file.registers_11 , \register_file.registers_10 , \register_file.registers_9 , \register_file.registers_8 , \register_file.registers_7 , \register_file.registers_6 , \register_file.registers_5 , \register_file.registers_4 , \register_file.registers_3 , \register_file.registers_2 , \register_file.registers_1 , \register_file.registers_0  };
  assign \register_file.clock  = clock;
  assign \register_file.io_reg_read_data1  = \executionUnits_0.io_reg_reg_read_data1 ;
  assign \register_file.io_reg_read_data2  = _executionUnits_1_io_data_data_wdata;
  assign \register_file.io_reg_rs1  = io_rvfi_rvfi_rs1_addr;
  assign \register_file.io_reg_rs2  = io_rvfi_rvfi_rs2_addr;
  assign \register_file.io_reg_write_data  = _GEN_2;
  assign \register_file.io_reset_rst_n  = io_reset_rst_n;
  assign \register_file.reset  = reset;
  assign trap_valid = \executionUnits_0.trap_trap_valid ;
endmodule
