Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 15 01:09:53 2019
| Host         : DESKTOP-UMDKHO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1192 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.552        0.000                      0                 2413        0.054        0.000                      0                 2413        3.000        0.000                       0                  1198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_i                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_o_ClkGen    {0.000 4.632}        9.263           107.955         
  clkfbout_ClkGen        {0.000 5.000}        10.000          100.000         
sys_clk_pin              {0.000 5.000}        10.000          100.000         
  clk_100MHz_o_ClkGen_1  {0.000 4.632}        9.263           107.955         
  clkfbout_ClkGen_1      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_o_ClkGen          1.552        0.000                      0                 2413        0.122        0.000                      0                 2413        3.652        0.000                       0                  1194  
  clkfbout_ClkGen                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_100MHz_o_ClkGen_1        1.552        0.000                      0                 2413        0.122        0.000                      0                 2413        3.652        0.000                       0                  1194  
  clkfbout_ClkGen_1                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_o_ClkGen_1  clk_100MHz_o_ClkGen          1.552        0.000                      0                 2413        0.054        0.000                      0                 2413  
clk_100MHz_o_ClkGen    clk_100MHz_o_ClkGen_1        1.552        0.000                      0                 2413        0.054        0.000                      0                 2413  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  clk_100MHz_o_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.262ns (16.742%)  route 6.276ns (83.258%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           1.088     6.695    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.081     8.247    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 1.262ns (17.173%)  route 6.087ns (82.827%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.899     6.506    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.067     8.261    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.262ns (17.260%)  route 6.050ns (82.740%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.862     6.469    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.081     8.250    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.262ns (17.251%)  route 6.053ns (82.749%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.865     6.472    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.061     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.288ns (18.132%)  route 5.816ns (81.868%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.627     6.260    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.262ns (17.330%)  route 6.020ns (82.670%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.832     6.439    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.061     8.267    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 1.288ns (18.235%)  route 5.775ns (81.765%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     6.220    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.262ns (17.415%)  route 5.985ns (82.585%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.797     6.403    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.058     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 1.262ns (17.545%)  route 5.931ns (82.455%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.743     6.350    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.067     8.264    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 1.262ns (17.779%)  route 5.836ns (82.221%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.648     6.255    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)       -0.067     8.260    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[122]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R135_in[122]
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.489    Inst_VGA/snake_body_x_reg[129]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[144]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R123_in[144]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.075    -0.489    Inst_VGA/snake_body_x_reg[151]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[208]/Q
                         net (fo=2, routed)           0.056    -0.368    Inst_VGA/R85_in[208]
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.075    -0.490    Inst_VGA/snake_body_y_reg[215]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[311]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[311]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[311]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R25_in[311]
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.075    -0.497    Inst_VGA/snake_body_y_reg[318]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[332]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R13_in[332]
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X83Y130        FDRE (Hold_fdre_C_D)         0.075    -0.497    Inst_VGA/snake_body_y_reg[339]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[106]/Q
                         net (fo=2, routed)           0.058    -0.366    Inst_VGA/R141_in[106]
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.071    -0.494    Inst_VGA/snake_body_y_reg[113]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.598    -0.566    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Inst_VGA/snake_body_y_reg[216]/Q
                         net (fo=2, routed)           0.068    -0.357    Inst_VGA/R81_in[216]
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.870    -0.803    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.075    -0.491    Inst_VGA/snake_body_y_reg[223]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.601    -0.563    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Inst_VGA/snake_body_x_reg[160]/Q
                         net (fo=2, routed)           0.070    -0.352    Inst_VGA/R115_in[160]
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.872    -0.800    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.076    -0.487    Inst_VGA/snake_body_x_reg[167]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_y_reg[116]/Q
                         net (fo=2, routed)           0.071    -0.352    Inst_VGA/R137_in[116]
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.076    -0.488    Inst_VGA/snake_body_y_reg[123]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[145]/Q
                         net (fo=2, routed)           0.067    -0.356    Inst_VGA/R123_in[145]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.071    -0.493    Inst_VGA/snake_body_x_reg[152]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_o_ClkGen
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y16   Inst_ClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X74Y129    Inst_AccelerometerConv/acl_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X73Y128    Inst_AccelerometerConv/acl_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X74Y129    Inst_AccelerometerConv/acl_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X74Y129    Inst_AccelerometerConv/acl_x_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_ClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen_1
  To Clock:  clk_100MHz_o_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.262ns (16.742%)  route 6.276ns (83.258%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           1.088     6.695    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.081     8.247    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 1.262ns (17.173%)  route 6.087ns (82.827%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.899     6.506    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.067     8.261    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.262ns (17.260%)  route 6.050ns (82.740%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.862     6.469    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.081     8.250    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.262ns (17.251%)  route 6.053ns (82.749%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.865     6.472    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.061     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.288ns (18.132%)  route 5.816ns (81.868%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.627     6.260    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.262ns (17.330%)  route 6.020ns (82.670%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.832     6.439    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.061     8.267    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 1.288ns (18.235%)  route 5.775ns (81.765%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     6.220    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.262ns (17.415%)  route 5.985ns (82.585%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.797     6.403    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.058     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 1.262ns (17.545%)  route 5.931ns (82.455%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.743     6.350    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.067     8.264    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 1.262ns (17.779%)  route 5.836ns (82.221%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.648     6.255    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)       -0.067     8.260    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[122]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R135_in[122]
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.489    Inst_VGA/snake_body_x_reg[129]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[144]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R123_in[144]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.075    -0.489    Inst_VGA/snake_body_x_reg[151]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[208]/Q
                         net (fo=2, routed)           0.056    -0.368    Inst_VGA/R85_in[208]
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.075    -0.490    Inst_VGA/snake_body_y_reg[215]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[311]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[311]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[311]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R25_in[311]
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.075    -0.497    Inst_VGA/snake_body_y_reg[318]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[332]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R13_in[332]
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X83Y130        FDRE (Hold_fdre_C_D)         0.075    -0.497    Inst_VGA/snake_body_y_reg[339]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[106]/Q
                         net (fo=2, routed)           0.058    -0.366    Inst_VGA/R141_in[106]
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.071    -0.494    Inst_VGA/snake_body_y_reg[113]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.598    -0.566    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Inst_VGA/snake_body_y_reg[216]/Q
                         net (fo=2, routed)           0.068    -0.357    Inst_VGA/R81_in[216]
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.870    -0.803    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.075    -0.491    Inst_VGA/snake_body_y_reg[223]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.601    -0.563    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Inst_VGA/snake_body_x_reg[160]/Q
                         net (fo=2, routed)           0.070    -0.352    Inst_VGA/R115_in[160]
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.872    -0.800    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.076    -0.487    Inst_VGA/snake_body_x_reg[167]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_y_reg[116]/Q
                         net (fo=2, routed)           0.071    -0.352    Inst_VGA/R137_in[116]
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.076    -0.488    Inst_VGA/snake_body_y_reg[123]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[145]/Q
                         net (fo=2, routed)           0.067    -0.356    Inst_VGA/R123_in[145]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.071    -0.493    Inst_VGA/snake_body_x_reg[152]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_o_ClkGen_1
Waveform(ns):       { 0.000 4.632 }
Period(ns):         9.263
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.263       7.108      BUFGCTRL_X0Y16   Inst_ClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.263       8.014      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X76Y128    Inst_AccelerometerConv/acl_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X74Y129    Inst_AccelerometerConv/acl_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X73Y128    Inst_AccelerometerConv/acl_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X74Y129    Inst_AccelerometerConv/acl_x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.263       8.263      SLICE_X74Y129    Inst_AccelerometerConv/acl_x_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.263       204.097    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.632       3.652      SLICE_X74Y123    Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_ClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_ClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen_1
  To Clock:  clk_100MHz_o_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.262ns (16.742%)  route 6.276ns (83.258%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           1.088     6.695    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.081     8.247    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 1.262ns (17.173%)  route 6.087ns (82.827%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.899     6.506    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.067     8.261    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.262ns (17.260%)  route 6.050ns (82.740%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.862     6.469    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.081     8.250    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.262ns (17.251%)  route 6.053ns (82.749%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.865     6.472    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.061     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.288ns (18.132%)  route 5.816ns (81.868%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.627     6.260    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.262ns (17.330%)  route 6.020ns (82.670%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.832     6.439    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.061     8.267    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 1.288ns (18.235%)  route 5.775ns (81.765%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     6.220    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.262ns (17.415%)  route 5.985ns (82.585%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.797     6.403    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.058     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 1.262ns (17.545%)  route 5.931ns (82.455%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.743     6.350    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.067     8.264    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen rise@9.263ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 1.262ns (17.779%)  route 5.836ns (82.221%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.648     6.255    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)       -0.067     8.260    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[122]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R135_in[122]
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.422    Inst_VGA/snake_body_x_reg[129]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[144]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R123_in[144]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.075    -0.422    Inst_VGA/snake_body_x_reg[151]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[208]/Q
                         net (fo=2, routed)           0.056    -0.368    Inst_VGA/R85_in[208]
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.067    -0.498    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.075    -0.423    Inst_VGA/snake_body_y_reg[215]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[311]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[311]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[311]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R25_in[311]
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.067    -0.505    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.075    -0.430    Inst_VGA/snake_body_y_reg[318]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[332]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R13_in[332]
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.067    -0.505    
    SLICE_X83Y130        FDRE (Hold_fdre_C_D)         0.075    -0.430    Inst_VGA/snake_body_y_reg[339]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[106]/Q
                         net (fo=2, routed)           0.058    -0.366    Inst_VGA/R141_in[106]
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.067    -0.498    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.071    -0.427    Inst_VGA/snake_body_y_reg[113]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.598    -0.566    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Inst_VGA/snake_body_y_reg[216]/Q
                         net (fo=2, routed)           0.068    -0.357    Inst_VGA/R81_in[216]
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.870    -0.803    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/C
                         clock pessimism              0.237    -0.566    
                         clock uncertainty            0.067    -0.499    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.075    -0.424    Inst_VGA/snake_body_y_reg[223]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.601    -0.563    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Inst_VGA/snake_body_x_reg[160]/Q
                         net (fo=2, routed)           0.070    -0.352    Inst_VGA/R115_in[160]
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.872    -0.800    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.076    -0.420    Inst_VGA/snake_body_x_reg[167]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_y_reg[116]/Q
                         net (fo=2, routed)           0.071    -0.352    Inst_VGA/R137_in[116]
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.076    -0.421    Inst_VGA/snake_body_y_reg[123]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen rise@0.000ns - clk_100MHz_o_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[145]/Q
                         net (fo=2, routed)           0.067    -0.356    Inst_VGA/R123_in[145]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.071    -0.426    Inst_VGA/snake_body_x_reg[152]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.070    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_o_ClkGen
  To Clock:  clk_100MHz_o_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.262ns (16.742%)  route 6.276ns (83.258%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           1.088     6.695    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.081     8.247    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 1.262ns (17.173%)  route 6.087ns (82.827%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.899     6.506    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.067     8.261    Inst_VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 1.262ns (17.260%)  route 6.050ns (82.740%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.862     6.469    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.081     8.250    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.262ns (17.251%)  route 6.053ns (82.749%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.865     6.472    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.061     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.104ns  (logic 1.288ns (18.132%)  route 5.816ns (81.868%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.627     6.260    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.262ns (17.330%)  route 6.020ns (82.670%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.832     6.439    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.061     8.267    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 1.288ns (18.235%)  route 5.775ns (81.765%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.831 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.150     5.633 r  Inst_VGA/vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.587     6.220    Inst_VGA/vga_red_cmb[3]
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.589     7.831    Inst_VGA/clk_100MHz_o
    SLICE_X84Y136        FDRE                                         r  Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.560     8.391    
                         clock uncertainty           -0.067     8.324    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)       -0.244     8.080    Inst_VGA/vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.262ns (17.415%)  route 5.985ns (82.585%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 7.835 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.797     6.403    Inst_VGA/vga_blue_cmb[3]
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.593     7.835    Inst_VGA/clk_100MHz_o
    SLICE_X85Y141        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.560     8.395    
                         clock uncertainty           -0.067     8.328    
    SLICE_X85Y141        FDRE (Setup_fdre_C_D)       -0.058     8.270    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 1.262ns (17.545%)  route 5.931ns (82.455%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 7.838 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.743     6.350    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.596     7.838    Inst_VGA/clk_100MHz_o
    SLICE_X86Y144        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.560     8.398    
                         clock uncertainty           -0.067     8.331    
    SLICE_X86Y144        FDRE (Setup_fdre_C_D)       -0.067     8.264    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 Inst_VGA/h_cntr_reg_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.263ns  (clk_100MHz_o_ClkGen_1 rise@9.263ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 1.262ns (17.779%)  route 5.836ns (82.221%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 7.834 - 9.263 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.697    -0.843    Inst_VGA/clk_100MHz_o
    SLICE_X80Y131        FDRE                                         r  Inst_VGA/h_cntr_reg_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.518    -0.325 r  Inst_VGA/h_cntr_reg_dly_reg[6]/Q
                         net (fo=52, routed)          1.884     1.559    Inst_VGA/L7_in[6]
    SLICE_X84Y146        LUT6 (Prop_lut6_I2_O)        0.124     1.683 f  Inst_VGA/vga_red_reg[3]_i_283/O
                         net (fo=1, routed)           0.670     2.353    Inst_VGA/vga_red_reg[3]_i_283_n_0
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.477 f  Inst_VGA/vga_red_reg[3]_i_145/O
                         net (fo=1, routed)           0.554     3.031    Inst_VGA/eqOp132_out
    SLICE_X85Y144        LUT6 (Prop_lut6_I3_O)        0.124     3.155 f  Inst_VGA/vga_red_reg[3]_i_59/O
                         net (fo=1, routed)           0.987     4.142    Inst_VGA/vga_red_reg[3]_i_59_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     4.266 f  Inst_VGA/vga_red_reg[3]_i_25/O
                         net (fo=1, routed)           0.641     4.907    Inst_VGA/vga_red_reg[3]_i_25_n_0
    SLICE_X84Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.031 f  Inst_VGA/vga_red_reg[3]_i_6/O
                         net (fo=2, routed)           0.452     5.483    Inst_VGA/vga_red_reg[3]_i_6_n_0
    SLICE_X84Y136        LUT5 (Prop_lut5_I4_O)        0.124     5.607 r  Inst_VGA/vga_blue_reg[3]_i_1/O
                         net (fo=8, routed)           0.648     6.255    Inst_VGA/vga_blue_cmb[3]
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      9.263     9.263 r  
    E3                                                0.000     9.263 r  clk_i (IN)
                         net (fo=0)                   0.000     9.263    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.674 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.836    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.512 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.152    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.243 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        1.592     7.834    Inst_VGA/clk_100MHz_o
    SLICE_X86Y137        FDRE                                         r  Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.560     8.394    
                         clock uncertainty           -0.067     8.327    
    SLICE_X86Y137        FDRE (Setup_fdre_C_D)       -0.067     8.260    Inst_VGA/vga_blue_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[122]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R135_in[122]
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X83Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[129]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.422    Inst_VGA/snake_body_x_reg[129]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[144]/Q
                         net (fo=2, routed)           0.056    -0.367    Inst_VGA/R123_in[144]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[151]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.075    -0.422    Inst_VGA/snake_body_x_reg[151]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[208]/Q
                         net (fo=2, routed)           0.056    -0.368    Inst_VGA/R85_in[208]
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X85Y140        FDRE                                         r  Inst_VGA/snake_body_y_reg[215]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.067    -0.498    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.075    -0.423    Inst_VGA/snake_body_y_reg[215]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[311]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[311]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[311]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R25_in[311]
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X85Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[318]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.067    -0.505    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.075    -0.430    Inst_VGA/snake_body_y_reg[318]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[332]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.592    -0.572    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  Inst_VGA/snake_body_y_reg[332]/Q
                         net (fo=2, routed)           0.056    -0.375    Inst_VGA/R13_in[332]
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.861    -0.811    Inst_VGA/clk_100MHz_o
    SLICE_X83Y130        FDRE                                         r  Inst_VGA/snake_body_y_reg[339]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.067    -0.505    
    SLICE_X83Y130        FDRE (Hold_fdre_C_D)         0.075    -0.430    Inst_VGA/snake_body_y_reg[339]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.599    -0.565    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  Inst_VGA/snake_body_y_reg[106]/Q
                         net (fo=2, routed)           0.058    -0.366    Inst_VGA/R141_in[106]
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.802    Inst_VGA/clk_100MHz_o
    SLICE_X82Y142        FDRE                                         r  Inst_VGA/snake_body_y_reg[113]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.067    -0.498    
    SLICE_X82Y142        FDRE (Hold_fdre_C_D)         0.071    -0.427    Inst_VGA/snake_body_y_reg[113]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[216]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.598    -0.566    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[216]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  Inst_VGA/snake_body_y_reg[216]/Q
                         net (fo=2, routed)           0.068    -0.357    Inst_VGA/R81_in[216]
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.870    -0.803    Inst_VGA/clk_100MHz_o
    SLICE_X85Y139        FDRE                                         r  Inst_VGA/snake_body_y_reg[223]/C
                         clock pessimism              0.237    -0.566    
                         clock uncertainty            0.067    -0.499    
    SLICE_X85Y139        FDRE (Hold_fdre_C_D)         0.075    -0.424    Inst_VGA/snake_body_y_reg[223]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.871%)  route 0.070ns (33.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.601    -0.563    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  Inst_VGA/snake_body_x_reg[160]/Q
                         net (fo=2, routed)           0.070    -0.352    Inst_VGA/R115_in[160]
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.872    -0.800    Inst_VGA/clk_100MHz_o
    SLICE_X86Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[167]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.067    -0.496    
    SLICE_X86Y146        FDRE (Hold_fdre_C_D)         0.076    -0.420    Inst_VGA/snake_body_x_reg[167]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_y_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_y_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_y_reg[116]/Q
                         net (fo=2, routed)           0.071    -0.352    Inst_VGA/R137_in[116]
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X82Y143        FDRE                                         r  Inst_VGA/snake_body_y_reg[123]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.076    -0.421    Inst_VGA/snake_body_y_reg[123]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Inst_VGA/snake_body_x_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen  {rise@0.000ns fall@4.632ns period=9.263ns})
  Destination:            Inst_VGA/snake_body_x_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_o_ClkGen_1  {rise@0.000ns fall@4.632ns period=9.263ns})
  Path Group:             clk_100MHz_o_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_o_ClkGen_1 rise@0.000ns - clk_100MHz_o_ClkGen rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_o_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.600    -0.564    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  Inst_VGA/snake_body_x_reg[145]/Q
                         net (fo=2, routed)           0.067    -0.356    Inst_VGA/R123_in[145]
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_o_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    Inst_ClkGen/inst/clk_100MHz_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_ClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_ClkGen/inst/clk_100MHz_i_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_ClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_ClkGen/inst/clk_100MHz_o_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_ClkGen/inst/clkout1_buf/O
                         net (fo=1192, routed)        0.871    -0.801    Inst_VGA/clk_100MHz_o
    SLICE_X85Y146        FDRE                                         r  Inst_VGA/snake_body_x_reg[152]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.067    -0.497    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.071    -0.426    Inst_VGA/snake_body_x_reg[152]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.070    





