{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541870701387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541870701394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 10 18:25:01 2018 " "Processing started: Sat Nov 10 18:25:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541870701394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541870701394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Next186_SoC -c Next186_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Next186_SoC -c Next186_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541870701394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC_8_1200mv_85c_slow.vo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC_8_1200mv_85c_slow.vo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870707217 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC_8_1200mv_0c_slow.vo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC_8_1200mv_0c_slow.vo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870710114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC_min_1200mv_0c_fast.vo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC_min_1200mv_0c_fast.vo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870713395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC.vo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC.vo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870716357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC_8_1200mv_85c_v_slow.sdo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC_8_1200mv_85c_v_slow.sdo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870718997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC_8_1200mv_0c_v_slow.sdo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC_8_1200mv_0c_v_slow.sdo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870721635 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC_min_1200mv_0c_v_fast.sdo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC_min_1200mv_0c_v_fast.sdo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870724410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Next186_SoC_v.sdo E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/ simulation " "Generated file Next186_SoC_v.sdo in folder \"E:/G/Electronica/AmiFPGA/Repowc/trunk/Cores/Next186/Next186_SoC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541870726994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541870727510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 10 18:25:27 2018 " "Processing ended: Sat Nov 10 18:25:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541870727510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541870727510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541870727510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1541870727510 ""}
