
==============================================================================
XRT Build Version: 2.8.0 (Vitis)
       Build Date: 2020-11-04 13:51:01
          Hash ID: 70b0d7e5db97d08503f97ca713c33ecb01ddca64
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.0
   Kernels:                Filter_HW
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          ca461a84-2822-4d33-a29b-ec1f0bff62b8
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 avnet.com
   Board:                  u96v2_sbc_base
   Name:                   u96v2_sbc_base
   Version:                1.0
   Generated Version:      Vivado 2020.2.2 (SW Build: 3118627)
   Created:                Tue Apr 27 11:13:08 2021
   FPGA Device:            xczu3eg
   Board Vendor:           avnet.com
   Board Name:             avnet.com:ultra96v2:1.2
   Board Part:             avnet.com:ultra96v2:part0:1.2
   Platform VBNV:          avnet.com_u96v2_sbc_base_u96v2_sbc_base_1_0
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         HPC0
   Index:        0
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HPC1
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP0
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         HP1
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP2
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP3
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: Filter_HW

Definition
----------
   Signature: Filter_HW (void* Input, void* Output)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Filter_HW_1
   Base Address: 0xb0000000

   Argument:          Input
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HP0 (MEM_DRAM)

   Argument:          Output
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HP0 (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config ./u96_v2.cfg --debug --input_files Filter_HW.xo --link --optimize 0 --output Filter_HW.xclbin --platform u96v2_sbc_base --report_level 0 --save-temps --target hw 
   Options:       --config ./u96_v2.cfg
                  --debug
                  --input_files Filter_HW.xo
                  --link
                  --optimize 0
                  --output Filter_HW.xclbin
                  --platform u96v2_sbc_base
                  --report_level 0
                  --save-temps
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
