****************************************
Report : qor
Design : i2c_master_top
Version: V-2023.12
Date   : Fri May 10 18:31:09 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:Routing.design'. (TIM-125)
Information: Design Routing has 799 nets, 0 global routed, 797 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'i2c_master_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: Routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 797 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 797, routed nets = 797, across physical hierarchy nets = 0, parasitics cached nets = 797, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'default'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:              1.35
Critical Path Slack:               3.31
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              1.84
Critical Path Slack:               2.80
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.18
Critical Path Slack:               3.59
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:            168
Leaf Cell Count:                    730
Buf/Inv Cell Count:                 237
Buf Cell Count:                     183
Inv Cell Count:                      54
Combinational Cell Count:           577
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              153
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       153
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             6253.98
Noncombinational Area:          4869.73
Buf/Inv Area:                   2920.55
Total Buffer Area:              2621.95
Total Inverter Area:             298.60
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   12689.81
Net YLength:                   14049.68
----------------------------------------
Cell Area (netlist):                          11123.71
Cell Area (netlist and physical only):        14094.03
Net Length:                    26739.50


Design Rules
----------------------------------------
Total Number of Nets:               802
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
