# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab3_Task1.srcs/sources_1/new/7-segment.sv" \
"../../../../Lab3_Task1.srcs/sim_1/new/7-segment_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
