<!-- Hero Section -->
<section class="px-0 sm:px-[6.3%] pb-8 lg:pb-12 3xl:pb-16">
  <div
    class="flex items-center lg:gap-10 3xl:gap-[61px] bg-dark-gray1 sm:rounded-xl 3xl:rounded-2xl"
  >
    <div
      class="w-full lg:w-[47%] text-white px-4 py-8 sm:py-12 sm:px-8 lg:py-12 3xl:py-16 lg:px-0 lg:pl-12 3xl:pl-16"
    >
      <p
        class="text-xs 3xl:text-base leading-[15px] 3xl:leading-[19.2px] mb-2 3xl:mb-[10px]"
      >
        May 29, 2024
      </p>
      <div class="flex items-center gap-2 flex-wrap mb-4 3xl:mb-6">
        <div *ngFor="let tag of tags">
          <app-blog-tag
            text="{{ tag }}"
            textColor="text-light-gray1"
            borderColor="border-light-gray1"
            borderRadius="rounded-[3px] 3xl:rounded-[4px]"
          ></app-blog-tag>
        </div>
      </div>
      <h1
        class="text-3xl lg:text-4xl 2xl:text-[44px] 3xl:text-[56px] lg:leading-[45px] 2xl:leading-[55px] 3xl:leading-[67.2px] font-semibold 3xl:font-bold mb-6 3xl:mb-8 w-full sm:w-[53%] lg:w-[94%] 2xl:w-[95%]"
      >
        Whizz Systems' Guide to PCIe-6
      </h1>
      <p
        class="text-base lg:text-sm 2xl:text-base 3xl:text-xl font-extralight lg:leading-[20px] 3xl:leading-[24px] mb-6 3xl:mb-8 sm:w-[70%] lg:w-full"
      >
        A comprehensive 101 from our engineering team
      </p>
      <div class="flex items-center gap-3 3xl:gap-4 mt-6 3xl:mt-8">
        <a routerLink="/" class="cursor-pointer">
          <img
            height="48"
            width="48"
            class="h-auto w-full"
            loading="lazy"
            src="assets/news/whizzicon.svg"
            alt="img"
          />
        </a>
        <a routerLink="/" class="cursor-pointer">
          <img
            height="16"
            width="109"
            class="h-auto w-full"
            loading="lazy"
            src="assets/news/whizz.svg"
            alt="img"
          />
        </a>
        <a
          href="https://www.linkedin.com/company/whizz-systems/?viewAsMember=true"
          target="_blank"
          class="cursor-pointer"
        >
          <img
            height="24"
            width="24"
            class="h-auto w-full"
            loading="lazy"
            src="assets/news/linkedin.svg"
            alt="img"
          />
        </a>
        <a
          href="https://www.youtube.com/@WhizzSystemsCA"
          target="_blank"
          class="cursor-pointer"
        >
          <img
            height="24"
            width="24"
            class="h-auto w-full"
            loading="lazy"
            src="assets/news/youtube.svg"
            alt="img"
          />
        </a>
      </div>
    </div>
    <div class="hidden lg:block lg:w-[53%]">
      <img
        height="587"
        width="682"
        loading="lazy"
        class="h-auto w-full object-cover"
        src="assets/news/blogs/pcle6/hero.png"
        alt="img"
      />
    </div>
  </div>
</section>

<section class="px-[4%] sm:pr-0 sm:pl-[6.3%] py-6 3xl:py-8">
  <div class="w-full flex justify-between gap-1 sm:gap-12">
    <!-- left div -->
    <div class="hidden lg:block lg:w-[23%] 2xl:w-[19%] 3xl:w-[22%] mt-12">
      <div
        class="p-6 3xl:p-8 border border-light-gray1 rounded-md 3xl:rounded-lg bg-card-gray lg:sticky lg:top-28"
      >
        <h3
          class="text-teal1 text-xl 3xl:text-2xl font-medium leading-[24px] 3xl:leading-[28.8px] mb-6 3xl:mb-8"
        >
          In This Article
        </h3>
        <ul>
          <li
            class="text-dark-gray2 text-xs 3xl:text-base font-medium leading-[20px] 3xl:leading-[28px] mb-3 3xl:mb-4 cursor-pointer"
          >
            <a
              (click)="scrollToCategory('section1')"
              [ngClass]="isActive('section1') ? 'text-teal1' : ''"
              >Signal Integrity</a
            >
          </li>
          <li
            class="text-dark-gray2 text-xs 3xl:text-base font-medium leading-[20px] 3xl:leading-[28px] mb-3 3xl:mb-4 cursor-pointer"
          >
            <a
              (click)="scrollToCategory('section2')"
              [ngClass]="isActive('section2') ? 'text-teal1' : ''"
              >Power</a
            >
          </li>
          <li
            class="text-dark-gray2 text-xs 3xl:text-base font-medium leading-[20px] 3xl:leading-[28px] mb-3 3xl:mb-4 cursor-pointer"
          >
            <a
              (click)="scrollToCategory('section3')"
              [ngClass]="isActive('section3') ? 'text-teal1' : ''"
              >Layout Design</a
            >
          </li>
          <li
            class="text-dark-gray2 text-xs 3xl:text-base font-medium leading-[20px] 3xl:leading-[28px] mb-3 3xl:mb-4 cursor-pointer"
          >
            <a
              (click)="scrollToCategory('section4')"
              [ngClass]="isActive('section4') ? 'text-teal1' : ''"
              >Manufacturing</a
            >
          </li>
          <li
            class="text-dark-gray2 text-xs 3xl:text-base font-medium leading-[20px] 3xl:leading-[28px] mb-3 3xl:mb-4 cursor-pointer"
          >
            <a
              (click)="scrollToCategory('section5')"
              [ngClass]="isActive('section5') ? 'text-teal1' : ''"
              >Thermal Management</a
            >
          </li>
          <li
            class="text-dark-gray2 text-xs 3xl:text-base font-medium leading-[20px] 3xl:leading-[28px] mb-3 3xl:mb-4 cursor-pointer"
          >
            <a
              (click)="scrollToCategory('section6')"
              [ngClass]="isActive('section6') ? 'text-teal1' : ''"
              >Mechanical Design</a
            >
          </li>
        </ul>
      </div>
    </div>
    <!-- cener div -->
    <div class="flex flex-col sm:w-4/5 lg:w-[55%] 2xl:w-[53%] 3xl:w-[47%]">
      <section>
        <div class="py-8 lg:py-12 3xl:py-16">
          <p
            class="text-dark-gray2 text-xl 3xl:text-2xl leading-[30px] 3xl:leading-[38px] font-light mb-3 3xl:mb-4"
          >
            5G radio networks provide increased bandwidth at the expense of
            reduced range. To address this, cost-effective radio units are
            critical for expanding coverage. Whizz Systems, in collaboration
            with Intel, Analog Devices, Comcores, and Radisys, developed the 5G
            Open Radio Unit (ORU) white box solution to meet this growing market
            need.
          </p>
          <p
            class="text-dark-gray2 text-xl 3xl:text-2xl leading-[30px] 3xl:leading-[38px] font-light"
          >
            This white paper provides an overview of the design and development
            process for the hardware components that make up the 5G ORU white
            box. Whizz Systems is responsible for the electrical, thermal,
            mechanical engineering, and manufacturing aspects, as well as system
            validation and bring-up of the turnkey white box ORU solution.
          </p>
        </div>
      </section>
      <!-- Signal Integrity -->
      <section id="section1" class="py-6 3xl:py-8">
        <h2
          class="text-teal1 text-2xl 3xl:text-[32px] 3xl:leading-[38.4px] font-medium 3xl:font-bold mb-3 3xl:mb-4"
        >
          Signal Integrity
        </h2>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What are the key factors affecting signal integrity in PCIe Gen 6, and
          how are they mitigated?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          In PCIe Gen 6, several key factors impact signal integrity, and
          addressing these challenges is crucial for maintaining reliable
          high-speed data transmission. One significant factor is transmission
          line effects, where impedance mismatches, reflections, and distortion
          can occur. To mitigate this, meticulous PCB design practices are
          employed, including controlled impedance traces and proper termination
          techniques. Channel loss and attenuation are other factors that demand
          attention. Advanced equalization techniques, such as decision feedback
          equalization (DFE) and continuous time linear equalization (CTLE), are
          implemented to compensate for signal loss during transmission through
          PCB traces and connectors.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.1.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 1
          </figcaption>
        </figure>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Crosstalk, the interference between adjacent traces, is a persistent
          challenge. Design strategies involve maintaining proper spacing
          between traces, using shielded connectors, and leveraging signal
          integrity simulations to minimize crosstalk effects. Jitter, or timing
          variations in signals, is also a concern. To address this, PCIe Gen 6
          incorporates high-quality clocking mechanisms, low-jitter oscillators,
          and advanced clock data recovery (CDR) circuits to reduce timing
          uncertainties.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.2.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 2
          </figcaption>
        </figure>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Power integrity plays a crucial role in signal integrity, as power
          fluctuations and noise can impact the overall system. Power
          distribution networks, decoupling capacitors, and power management
          techniques are implemented to mitigate this. Connector and
          interconnect quality are essential, and utilizing high-quality
          connectors, impedance-matched interconnects, and thorough testing
          helps ensure reliable signal transmission.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Furthermore, advanced equalization techniques and forward error
          correction (FEC) are integrated into PCIe Gen 6 to address the
          challenges associated with higher data rates. These technologies
          enhance the reliability of data transmission by compensating for
          signal distortions and detecting/correcting errors in real time. The
          choice of advanced materials with low dielectric constant and low loss
          tangent in PCB construction is also considered to minimize signal
          distortion.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Additionally, advanced packaging techniques, such as micro bumping and
          Chip-on-Wafer-on-Substrate (CoWoS), reduce parasitic effects and
          enhance signal integrity. Collectively, these strategies underscore
          the comprehensive approach taken in PCIe Gen 6 to ensure robust signal
          integrity in the face of increasing data rates and performance
          requirements. For the most accurate and detailed information, consult
          the official documentation provided by the PCI-SIG.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.3.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 3
          </figcaption>
        </figure>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          How do you calculate and manage signal loss and jitter in a PCIe Gen 6
          system?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          In a PCIe Gen 6 system, managing signal loss and jitter involves a
          multifaceted approach. Signal loss is addressed through careful
          transmission line analysis, ensuring controlled impedance traces, and
          establishing an insertion loss budget that considers losses in
          connectors, cables, and PCB traces. Advanced equalization techniques
          like decision feedback equalization (DFE) and continuous time linear
          equalization (CTLE) are implemented in receivers to compensate for
          signal loss and distortion.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          On the other hand, jitter management requires using high-quality clock
          sources with low jitter, advanced clock data recovery (CDR) circuits,
          and implementing adaptive CDR techniques. Designers establish a jitter
          budget, employ simulation tools for analysis, and apply filtering and
          conditioning methods such as phase-locked loops (PLLs) to reduce
          unwanted jitter components. Real-time monitoring tools are utilized to
          continuously assess and adjust for system variations.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Additionally, compliance testing, bit error rate (BER) testing, and
          eye diagram analysis play crucial roles in validating signal integrity
          and ensuring the system meets PCIe Gen 6 specifications. This
          comprehensive approach, coupled with real-world testing, contributes
          to robust and reliable high-speed data transmission in PCIe Gen 6
          systems. Designers should refer to the PCI-SIG's official PCIe Gen 6
          specifications for accurate guidelines and requirements.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.4.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 4
          </figcaption>
        </figure>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What is the role of eye diagrams and bit error rate testing in PCIe
          Gen 6 signal integrity validation?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          In PCIe Gen 6 signal integrity validation, eye diagrams and Bit Error
          Rate (BER) testing are indispensable tools. Eye diagrams illustrate
          signal quality, portraying characteristics like jitter, noise, and
          timing margins. This visualization is crucial for assessing the
          openness of the eye within defined voltage and timing thresholds,
          ensuring reliable signal reception. In parallel, BER testing involves
          comparing transmitted and received bit sequences, quantifying the
          accuracy of data transmission. Low BER values indicate a high level of
          signal integrity and system reliability.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          These tools are integrated, with information from eye diagrams guiding
          the understanding of factors contributing to observed bit errors
          during BER testing. Together, they provide a comprehensive evaluation
          of signal quality and aid in the optimization of PCIe Gen 6 systems
          for high-speed data transmission, meeting stringent performance
          requirements. Regular testing and analysis using these tools
          contribute to the development of robust and reliable PCIe Gen 6
          communication links.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.5.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 5
          </figcaption>
        </figure>
      </section>

      <!-- Power -->
      <section id="section2" class="py-6 3xl:py-8">
        <h2
          class="text-teal1 text-2xl 3xl:text-[32px] 3xl:leading-[38.4px] font-medium 3xl:font-bold mb-3 3xl:mb-4"
        >
          Power
        </h2>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What challenges arise in managing power distribution in PCIe Gen 6
          compared to earlier versions?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Managing power distribution in PCIe Gen 6 presents several challenges
          compared to earlier versions. One notable challenge is the potential
          increase in power demands as a consequence of higher data rates and
          enhanced performance capabilities inherent in PCIe Gen 6 components
          like advanced processors and accelerators. This necessitates careful
          consideration of power management strategies to ensure optimal system
          stability and performance. Dynamic power delivery becomes crucial to
          accommodate varying workloads efficiently, and staying within reduced
          power budgets due to thermal constraints and energy efficiency
          considerations poses another challenge.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Additionally, with the higher frequencies associated with PCIe Gen 6,
          maintaining power integrity becomes more complex, requiring robust
          power distribution networks to handle increased frequencies without
          introducing noise or voltage fluctuations. Voltage regulation and
          noise control mechanisms must be advanced to address the performance
          demands while minimizing voltage variations. Electromagnetic
          interference (EMI) becomes more pronounced at higher data rates,
          emphasizing the need for effective EMI mitigation strategies to comply
          with electromagnetic compatibility (EMC) standards. Achieving high
          power efficiency remains a constant challenge, requiring innovations
          in power delivery architectures, voltage regulation, and component
          efficiency.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Moreover, the adoption of advanced packaging techniques, like
          Chip-on-Wafer-on-Substrate (CoWoS) or 2.5D/3D integration, introduces
          new complexities in power distribution, necessitating innovative
          solutions. Designers must stay informed about official specifications
          and guidelines provided by the PCI-SIG for PCIe Gen 6 to address these
          challenges effectively and ensure optimal power distribution in
          high-speed serial communication systems.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What techniques can be employed to minimize voltage droops and ensure
          stable power delivery in PCIe Gen 6 systems?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Ensuring stable power delivery in PCIe Gen 6 systems requires a
          multifaceted approach, employing various techniques to minimize
          voltage droops. Dynamic Voltage and Frequency Scaling (DVFS) allows
          for adaptive adjustments to voltage and frequency based on workload
          demands, optimizing power consumption and mitigating voltage droops
          during varying workloads. Advanced voltage regulators with fast
          response times and tight voltage regulation characteristics are
          instrumental in swiftly adjusting output voltage to minimize droops.
          Strategic placement of decoupling capacitors across the PCB acts as a
          buffer, absorbing transient currents and stabilizing voltage levels.
          Power gating techniques selectively disable power to inactive
          components, reducing overall power consumption and minimizing droops.
          Active power management involves real-time monitoring and control of
          power consumption, making dynamic adjustments to voltage levels.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Predictive voltage scaling algorithms anticipate workload changes,
          proactively adjusting the voltage to prevent droops. Transient voltage
          suppressors and low-ESR capacitors protect against spikes and enhance
          the system's ability to maintain stable voltage levels. Optimizing
          power plane design on the PCB reduces impedance and inductance,
          enhancing the power distribution network's responsiveness.
          Fast-response voltage regulators and thorough simulation and analysis
          using dedicated tools help identify and address potential droop issues
          in the power delivery network. Implementing these techniques
          collectively ensures a stable power supply, meeting the demanding
          requirements of PCIe Gen 6 systems and contributing to reliable
          high-speed data transmission. Designers should refer to the PCI-SIG's
          official PCIe Gen 6 specifications for precise guidelines and
          considerations.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.6.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 6
          </figcaption>
        </figure>
      </section>

      <!-- Layout Design -->
      <section id="section3" class="py-6 3xl:py-8">
        <h2
          class="text-teal1 text-2xl 3xl:text-[32px] 3xl:leading-[38.4px] font-medium 3xl:font-bold mb-3 3xl:mb-4"
        >
          Layout Design
        </h2>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What considerations should be taken into account when designing the
          PCB layout for PCIe Gen 6?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Designing the PCB layout for PCIe Gen 6 demands meticulous attention
          to various critical considerations to guarantee optimal signal
          integrity and high-speed communication. Controlled impedance is
          paramount, necessitating precise impedance matching for high-speed
          differential pairs to minimize signal reflections. Following
          recommended routing guidelines is crucial, encompassing considerations
          like avoiding sharp bends, maintaining consistent trace lengths, and
          minimizing crosstalk. Establishing an efficient power distribution
          network with low impedance paths, including solid ground planes for a
          low-impedance return path, contributes to reducing electromagnetic
          interference. Careful placement of vias, adherence to PCIe Gen 6
          specifications for connector positioning, and the incorporation of
          decoupling capacitors near high-speed components are essential for
          mitigating signal integrity issues.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Ensuring equalized channel lengths for SerDes lanes and addressing
          thermal considerations, including proper spacing and thermal
          management techniques, are vital aspects of the layout. Designers
          should also focus on electromagnetic compatibility (EMC) and
          electromagnetic interference (EMI) compliance, implementing shielding
          techniques and simulation tools to model signal integrity.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Conducting compliance testing verifies adherence to PCIe Gen 6
          specifications, providing assurance that the PCB layout meets the
          necessary electrical and mechanical requirements for reliable
          high-speed data transmission. Regular reference to the official PCIe
          Gen 6 specifications provided by the PCI-SIG is essential to align the
          design with industry standards and best practices.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What is the main difference between PCIe 5 and 6 from a design point
          of view?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          The primary differences between PCIe Gen 5 and PCIe Gen 6 are expected
          to involve improvements in data transfer rates, bandwidth, and overall
          performance. PCIe Gen 5 uses PAM4 (Pulse Amplitude Modulation with 4
          levels) for encoding, while PCIe Gen 6 is expected to continue using
          PAM4. PAM4 is a modulation scheme that encodes multiple bits per
          symbol, allowing for higher data transfer rates compared to
          traditional binary encoding (which encodes one bit per symbol).
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.7.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 7
          </figcaption>
        </figure>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          The primary differences between PCIe Gen 5 and PCIe Gen 6 are expected
          to involve improvements in data transfer rates, bandwidth, and overall
          performance. PCIe Gen 5 uses PAM4 (Pulse Amplitude Modulation with 4
          levels) for encoding, while PCIe Gen 6 is expected to continue using
          PAM4. PAM4 is a modulation scheme that encodes multiple bits per
          symbol, allowing for higher data transfer rates compared to
          traditional binary encoding (which encodes one bit per symbol).
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.8.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 8
          </figcaption>
        </figure>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          It's important to note that specifications and details may evolve, and
          the most accurate and up-to-date information can be obtained from the
          PCI-SIG (PCI Special Interest Group), which oversees the development
          of the PCIe standard.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Here are some general expectations based on the trends seen in
          previous PCIe generations:
        </p>
        <h3
          class="text-dark-gray2 3xl:text-xl font-medium leading-[30px] 3xl:leading-[36px] my-4 3xl:my-4"
        >
          Bandwidth
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          PCIe Gen 5: Provides higher bandwidth compared to previous
          generations, allowing for increased data throughput between the CPU
          and connected devices.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          PCIe Gen 6: Anticipated to offer even greater bandwidth, enabling
          faster communication between components and supporting the increasing
          demands of modern applications and workloads.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.9.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 9
          </figcaption>
        </figure>
        <h3
          class="text-dark-gray2 font-medium 3xl:text-xl leading-[30px] 3xl:leading-[36px] my-4 3xl:my-4"
        >
          Clocking Considerations
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Clocking becomes more challenging at higher data rates. Designers must
          pay attention to clock distribution, jitter, and skew to ensure that
          devices can synchronize properly.
        </p>
        <h3
          class="text-dark-gray2 font-medium 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 my-4 3xl:my-4"
        >
          Backward Compatibility
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Designers should consider backward compatibility with previous PCIe
          generations. Systems might include a mix of PCIe Gen 5 and Gen 6
          devices, and the design should account for seamless interoperability.
        </p>
        <h3
          class="text-dark-gray2 3xl:text-xl font-medium lg:leading-[20px] 3xl:leading-[28px] mt-6 3xl:mt-8 my-4 3xl:my-4"
        >
          Component Selection
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Careful selection of components, including transceivers, switches, and
          connectors, is vital to ensure compatibility with PCIe Gen 6 and to
          maximize performance.
    </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What considerations should be taken into account when designing the
          PCB Library footprints for PCIe Gen 6?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Designing the PCB (Printed Circuit Board) library footprints for PCIe
          Gen 6 involves careful consideration of the electrical, mechanical,
          and manufacturing requirements to ensure proper functionality and
          compatibility. Ensure that the footprints have the correct dimensions
          and comply with PCIe Gen 6 electrical and mechanical requirements.
          Respect the keep-out zones specified in the PCIe Gen 6 standards to
          maintain signal integrity.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          Do we need to add the cut-out under AC caps for Gen6 signals?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Based on our previous experience, we need to add the cut-out
          underneath AC caps to reduce the capacitance (created by the component
          pads) and minimize the impedance discontinuity. The cut-out is also
          helpful in increasing the inductance.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What would be the GSSG via structure and antipad geometries for PCIE
          Gen6?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          GSSG via pattern and anti pad geometries for PCIe Gen6 are designed to
          align with signal integrity principles and minimize electromagnetic
          interference. Using a GSSG via pattern with an antipad is a
          recommended practice. The antipad plays a crucial role in maintaining
          isolation between the signal via and the surrounding ground plane for
          reducing the risk of crosstalk and signal distortion.
        </p>
        <figure class="py-6 3xl:py-8 px-12 3xl:px-16">
          <img
            height="598"
            width="252"
            loading="lazy"
            class="h-auto w-full object-cover"
            src="assets/news/blogs/pcle6/fig.10.png"
            alt="img"
          />
          <figcaption
            class="text-teal2 text-[13px] 3xl:text-base font-medium 3xl:font-bold mt-3 3xl:mt-4"
          >
            Figure 10
          </figcaption>
        </figure>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          GSSG via pattern and anti pad geometries for PCIe Gen6 are designed to
          align with signal integrity principles and minimize electromagnetic
          interference. Using a GSSG via pattern with an antipad is a
          recommended practice. The antipad plays a crucial role in maintaining
          isolation between the signal via and the surrounding ground plane for
          reducing the risk of crosstalk and signal distortion.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What are the dimensions of the via pad stack to be used for PCIE Gen6
          signals?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          As per our experience in the Gen4 and 5 layouts, an 8-mils drill with
          an 18-mils pad can be suitable for most designs. However, pre-layout
          simulation can drive this calculation, and post-layout simulation can
          only be used for confirmation.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What are the trace spacing rules for the PCIE Gen6 signals within and
          outside the group?
        </h3>
        <p
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          Around 30 mil spacing is recommended for PCIE Gen6 signals.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What are the length-matching rules for Gen6 PCB boards?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Because the speed and delays have not changed, we can follow the
          matching rule of PCIE gen5, e.g., phase tuning in 1 mil.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What are Ground plane recommendations under PCIE Gen6 edge finger?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          To support the high-speed signals in PCIE gen5 and 6 for an Add-in
          Card, inner ground plane layers must be under the PCIE signals for GND
          reference.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          These GND plane recommendations provided good ground Plane shielding
          for TX and RX pins.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          GND plane cut is recommended under the pin area for the edge finger to
          avoid crosstalk in the Z axis due to the TX and RX pins on the Top and
          Bottom sides. In addition, at least 2 full deepest inner Ground planes
          are recommended from the middle of the stackup. For example, the GND
          metal of layers 5 and 6 should be under the finger pins out of a
          10-layer stackup. In the case of a high-layer count board, multiple
          deep planes may lie within this region.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What is Fingertip Ground Vias, and how is it implemented in PCIE Gen6
          PCB board layout?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          It is a row of plated vias to be connected to the inner layer ground
          plane along the bottom of the edge-fingers in the high-speed region
          comprising pins A12/B12 and beyond. A ground strip must be implemented
          to join all the Fingertip South Vias on the first inner layer on each
          side of the board.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What is the recommended Routing Layer for PCIe Gen6 traces?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Well, routing layer preference depends on variant factors like pin
          assignment, coating material surrounding circuits, etc… It would be
          recommended to use microstrip traces with adequate spacing from noisy
          circuits as they don’t introduce any signal loss inserted due to VIAs.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What would be the recommended Routing pattern for PCIE Gen6 Traces?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          It is expected to have a higher maximum theoretical data transfer rate
          per lane, likely doubling the speed of PCIe Gen 5. At this speed,
          Curves are preferred over sharp bends in the traces to overcome signal
          integrity issues. These high frequencies can lead to signal
          distortions, reflections, and crosstalk in sharply bent traces,
          affecting overall performance and reliability. Routing with gentle
          curves helps maintain signal integrity by reducing impedance
          mismatches and minimizing signal distortions.
        </p>
      </section>

      <!-- Manufacturing -->
      <section id="section4" class="py-6 3xl:py-8">
        <h2
          class="text-teal1 text-2xl 3xl:text-[32px] 3xl:leading-[38.4px] font-medium 3xl:font-bold mb-3 3xl:mb-4"
        >
          Manufacturing
        </h2>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          Why do we need a dielectric material with low Dk and Df?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          High-frequency and high-speed PCBs must have dielectric materials that
          allow for low and stable dielectric constants (DK) and dielectric loss
          factors (Df).
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Fiberglass and epoxy are frequently chosen as base materials. However,
          we cannot always find options that meet our DK and Df requirements. In
          such cases, we evaluate whether their application concerns the
          transmission of high-speed signals. If so, we shall prioritize low Df
          over low DK. However, the reverse is true for high-frequency signals.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          As for the PCIe 5.0, we must consider the typical operating conditions
          for the PCIe 6.0 builds too as DK and Df rise with temperature
          increases. They’ll also rise when the base materials experience
          moisture. Thus, we must select ones with low absorption factors
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          Why low-profile (HVLP) copper?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Although this may compromise the bond strength of multilayers with
          each other high-frequency signaling makes us go for the LP (Low
          Profile), VLP (Very Low Profile), and HVLP (Hyper Very Low Profile)
          copper types to cater to the losses caused by the skin effect which
          increases manufacturing cost.
        </p>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          Are there any manufacturing considerations?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Fabricators opt for hard gold plating as a surface finish treatment on
          PCIe fingers. Usually, surface finishes are applied after the
          application of LPI solder mask coating, but for a design like PCIe 5.0
          and 6.0, fabricators have to customize their plating process, which
          increases the design complications and sometimes the manufacturing
          cost as well.
        </p>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          For older PCIe Generations, the method of tie & bus bars was used to
          electroplate hard gold which had no process customization but for a
          design like Gen 5.0 and 6.0, fabricators have to electroplate hard
          gold even before etching process which increases the height of the
          base copper weight of outer layers and drives the need of larger
          copper feature spacing on outer layers for better etching yield.
        </p>
      </section>

      <section class="py-6 3xl:py-8">
        <div
          class="p-8 lg:p-10 2xl:p-12 3xl:p-16 bg-card-gray rounded-md 3xl:rounded-lg border border-light-gray1"
        >
          <div class="flex items-center justify-between">
            <div>
              <h3
                class="text-dark-gray1 text-xl lg:text-2xl 3xl:text-3xl font-semibold 3xl:font-bold my-3 3xl:my-4"
              >
                Subscribe to our newsletter!
              </h3>
              <p
                class="text-dark-gray2 text-[13px] 3xl:text-base font-light leading-[15px] 3xl:leading-[19.2px]"
              >
                Get updates on the latest news & insights
              </p>
            </div>
            <a
              href="https://webforms.pipedrive.com/f/6UT1JKLeb6G1xtMMTPA4HRcQsTZefgpvRq9cSzG1TincmHlD6Wvfh3YCmSXUO7VklB"
              target="_blank"
              ><app-animated-button
                heading="Subscribe"
                size="medium"
                [icon]="false"
                bg="white"
              ></app-animated-button
            ></a>
          </div>
        </div>
      </section>

      <!-- Thermal Management -->
      <section id="section5" class="py-6 3xl:py-8">
        <h2
          class="text-teal1 text-2xl 3xl:text-[32px] 3xl:leading-[38.4px] font-medium 3xl:font-bold mb-3 3xl:mb-4"
        >
          Thermal Management
        </h2>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What challenges may arise in thermal management in PCIe Gen 6 compared
          to earlier versions, and how can different techniques mitigate them?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          PCIe Gen 6 supports higher data transfer rates than its predecessors
          and can lead to increased heat generation. The choice of cooling
          solutions and their design plays a significant role in managing heat
          generated by PCIe Gen 6 devices. So, enhanced cooling solutions,
          including advanced heatsinks, heat spreaders, fans, or liquid cooling,
          can help dissipate heat efficiently.
        </p>
      </section>

      <!-- Mechanical Design -->
      <section id="section6" class="py-6 3xl:py-8">
        <h2
          class="text-teal1 text-2xl 3xl:text-[32px] 3xl:leading-[38.4px] font-medium 3xl:font-bold mb-3 3xl:mb-4"
        >
          Mechanical Design
        </h2>
        <h3
          class="text-dark-gray2 text-xl 3xl:text-2xl font-medium 3xl:font-bold lg:leading-[20px] 3xl:leading-[24px] mb-3 3xl:mb-4 mt-7 3xl:mt-8"
        >
          What considerations should be taken into account when designing the
          mechanical design for PCIe Gen 6?
        </h3>
        <p
          class="text-dark-gray2 3xl:text-xl leading-[30px] 3xl:leading-[36px] mb-3 3xl:mb-4"
        >
          Ensure that the mechanical design aligns with PCIe Gen 6 form factor
          specifications. Consider whether it's a standard form factor like ATX,
          or if it needs to fit within a specific enclosure or system design.
          Similarly, the layout should be designed to facilitate optimal
          airflow, ensuring that PCIe Gen 6 components receive sufficient
          cooling and have access to cooling solutions. In addition, developing
          accurate 3D models of electrical and mechanical components to assist
          with mechanical design and ensure compatibility with CAD software used
          in the overall product design.
        </p>
      </section>
    </div>

    <!-- right div -->
    <section class="sm:ml-auto mb-56 mt-96">
      <div
        class="flex flex-col justify-center items-center space-y-3 3xl:space-y-4 sticky top-96"
      >
        <p
          class="text-light-gray2 text-[10px] 3xl:text-xs font-semibold 3xl:font-bold"
        >
          SHARE
        </p>
        <a (click)="shareOnFacebook()" class="cursor-pointer"
          ><svg
            height="20"
            width="20"
            xmlns="http://www.w3.org/2000/svg"
            viewBox="0 0 512 512"
          >
            <path
              d="M512 256C512 114.6 397.4 0 256 0S0 114.6 0 256C0 376 82.7 476.8 194.2 504.5V334.2H141.4V256h52.8V222.3c0-87.1 39.4-127.5 125-127.5c16.2 0 44.2 3.2 55.7 6.4V172c-6-.6-16.5-1-29.6-1c-42 0-58.2 15.9-58.2 57.2V256h83.6l-14.4 78.2H287V510.1C413.8 494.8 512 386.9 512 256h0z"
            /></svg
        ></a>
        <a (click)="shareOnLinkedIn()" class="cursor-pointer"
          ><svg
            height="20"
            width="20"
            xmlns="http://www.w3.org/2000/svg"
            viewBox="0 0 448 512"
          >
            <path
              d="M100.3 448H7.4V148.9h92.9zM53.8 108.1C24.1 108.1 0 83.5 0 53.8a53.8 53.8 0 0 1 107.6 0c0 29.7-24.1 54.3-53.8 54.3zM447.9 448h-92.7V302.4c0-34.7-.7-79.2-48.3-79.2-48.3 0-55.7 37.7-55.7 76.7V448h-92.8V148.9h89.1v40.8h1.3c12.4-23.5 42.7-48.3 87.9-48.3 94 0 111.3 61.9 111.3 142.3V448z"
            /></svg
        ></a>
        <a (click)="shareOnTwitter()" class="cursor-pointer"
          ><svg
            height="20"
            width="20"
            xmlns="http://www.w3.org/2000/svg"
            viewBox="0 0 512 512"
          >
            <path
              d="M389.2 48h70.6L305.6 224.2 487 464H345L233.7 318.6 106.5 464H35.8L200.7 275.5 26.8 48H172.4L272.9 180.9 389.2 48zM364.4 421.8h39.1L151.1 88h-42L364.4 421.8z"
            /></svg
        ></a>
      </div>
    </section>
  </div>
</section>

<!-- CTA -->
<section class="px-0 sm:px-[9.3%] py-8 lg:py-12 3xl:py-16">
  <div
    class="relative p-6 sm:p-10 lg:p-[52px] 3xl:p-16 sm:rounded-md 3xl:rounded-lg"
  >
    <video
      class="absolute inset-0 w-full h-full object-cover z-0 rounded-md 3xl:rounded-lg"
      loop
      muted
      autoplay
      oncanplay="this.play()"
      onloadedmetadata="this.muted = true"
    >
      <source src="assets/hero/waves2.mp4" type="video/mp4" />
    </video>
    <div
      class="absolute inset-0 bg-video-overlay opacity-80 z-[5] sm:rounded-md 3xl:rounded-lg"
    ></div>
    <div class="relative z-10 ] text-white">
      <h2
        class="text-3xl sm:text-4xl lg:text-5xl 2xl:text-[52px] 3xl:text-[64px] 2xl:leading-[60px] 3xl:leading-[76.8px] font-bold mb-3 3xl:mb-4 sm:w-[93%] lg:w-[79%] 2xl:w-[73%] 3xl:w-[68%]"
      >
        Ready to Accelerate Your Medical Device Development?
      </h2>
      <p
        class="sm:text-xl lg:text-2xl 2xl:text-[26px] 3xl:text-[32px] 2xl:leading-[36px] 3xl:leading-[48px] mb-8 lg:mb-10 3xl:mb-12 sm:w-[95%] lg:w-[73%] 2xl:w-[65%] 3xl:w-[63%]"
      >
        Partner with Whizz Systems for complete product development support. Our
        expertise in design, engineering, supply chain management, and
        manufacturing ensures that your medical device not only meets but
        exceeds industry standards—delivering faster time-to-market and
        unmatched reliability.
      </p>
      <a
        href="https://webforms.pipedrive.com/f/6iCHNNECUuqORf9rWJgygfwg3GR0OuWejL9ZkdXTDfW1Z5Gu2Kc2odVMCTOHP8Ub4L"
        target="_blank"
        ><app-button
          heading="Contact Our Experts Today"
          size="large"
          icon="assets/shared/webform.svg"
        ></app-button
      ></a>
    </div>
  </div>
</section>

<!-- Latest News & Insights -->
<app-cnews [blogs]="blogs"></app-cnews>
