-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_Rayleigh is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (63 downto 0);
    H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    H_rvd_ce0 : OUT STD_LOGIC;
    H_rvd_we0 : OUT STD_LOGIC;
    H_rvd_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    H_rvd_ce1 : OUT STD_LOGIC;
    H_rvd_we1 : OUT STD_LOGIC;
    H_rvd_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    H_rvd_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    H_mul_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    H_mul_x_ce0 : OUT STD_LOGIC;
    H_mul_x_we0 : OUT STD_LOGIC;
    H_mul_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1089_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1089_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1089_p_ce : OUT STD_LOGIC;
    grp_fu_1093_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1093_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1093_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1093_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1093_p_ce : OUT STD_LOGIC;
    grp_fu_1097_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1097_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1097_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1097_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1097_p_ce : OUT STD_LOGIC;
    grp_fu_1101_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1101_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1101_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1101_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1101_p_ce : OUT STD_LOGIC;
    grp_fu_1105_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1105_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1105_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1105_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1105_p_ce : OUT STD_LOGIC;
    grp_fu_1109_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1109_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1109_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1109_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1109_p_ce : OUT STD_LOGIC;
    grp_fu_1113_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1113_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1113_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1113_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1113_p_ce : OUT STD_LOGIC;
    grp_fu_1117_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1117_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1117_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1117_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1117_p_ce : OUT STD_LOGIC;
    grp_fu_1121_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1121_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1121_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1121_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1121_p_ce : OUT STD_LOGIC;
    grp_fu_1125_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1125_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1125_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1125_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1125_p_ce : OUT STD_LOGIC;
    grp_fu_1129_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1129_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1129_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1129_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1129_p_ce : OUT STD_LOGIC;
    grp_fu_1133_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1133_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1133_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1133_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1133_p_ce : OUT STD_LOGIC;
    grp_fu_1137_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1137_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1137_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1137_p_ce : OUT STD_LOGIC;
    grp_fu_1141_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1141_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1141_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1141_p_ce : OUT STD_LOGIC;
    grp_fu_1145_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1145_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1145_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1145_p_ce : OUT STD_LOGIC;
    grp_fu_1149_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1149_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1149_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1149_p_ce : OUT STD_LOGIC;
    grp_fu_1153_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1153_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1153_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1153_p_ce : OUT STD_LOGIC;
    grp_fu_1157_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1157_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1157_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1157_p_ce : OUT STD_LOGIC;
    grp_fu_1161_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1161_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1161_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1161_p_ce : OUT STD_LOGIC;
    grp_fu_1165_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1165_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1165_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1165_p_ce : OUT STD_LOGIC;
    grp_fu_1169_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1169_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1169_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1169_p_ce : OUT STD_LOGIC;
    grp_fu_1173_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1173_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1173_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1173_p_ce : OUT STD_LOGIC;
    grp_fu_1177_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1177_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1177_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1177_p_ce : OUT STD_LOGIC;
    grp_fu_1181_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1181_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1181_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1181_p_ce : OUT STD_LOGIC;
    grp_fu_1185_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1185_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1185_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1185_p_ce : OUT STD_LOGIC;
    grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1081_p_ce : OUT STD_LOGIC;
    grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1085_p_ce : OUT STD_LOGIC;
    grp_fu_1189_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1189_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1189_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1189_p_ce : OUT STD_LOGIC;
    grp_fu_1193_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1193_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1193_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1193_p_ce : OUT STD_LOGIC;
    grp_fu_1197_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1197_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1197_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1197_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1197_p_ce : OUT STD_LOGIC );
end;


architecture behav of TOP_Rayleigh is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_329 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal x_rvd_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_rvd_load_reg_359 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal x_rvd_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_rvd_load_1_reg_364 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_rvd_load_2_reg_379 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal x_rvd_load_3_reg_384 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_rvd_load_4_reg_399 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal x_rvd_load_5_reg_404 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_rvd_load_6_reg_419 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal x_rvd_load_7_reg_424 : STD_LOGIC_VECTOR (63 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Hr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Hr_ce0 : STD_LOGIC;
    signal Hr_we0 : STD_LOGIC;
    signal Hr_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal Hi_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Hi_ce0 : STD_LOGIC;
    signal Hi_we0 : STD_LOGIC;
    signal Hi_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_rvd_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_rvd_ce0 : STD_LOGIC;
    signal x_rvd_we0 : STD_LOGIC;
    signal x_rvd_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_rvd_ce1 : STD_LOGIC;
    signal x_rvd_we1 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_ap_start : STD_LOGIC;
    signal grp_seedInitialization_fu_199_ap_done : STD_LOGIC;
    signal grp_seedInitialization_fu_199_ap_idle : STD_LOGIC;
    signal grp_seedInitialization_fu_199_ap_ready : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_odd_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_odd_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_odd_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_odd_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_odd_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_odd_0_ce1 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_odd_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_odd_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_odd_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_odd_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_even_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_even_0_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_even_0_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_even_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_even_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seedInitialization_fu_199_this_mt_even_1_ce0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_even_1_we0 : STD_LOGIC;
    signal grp_seedInitialization_fu_199_this_mt_even_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_199_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_199_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_199_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seedInitialization_fu_199_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_done : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_ce : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce1 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_ce0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_we0 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_ce : STD_LOGIC;
    signal grp_seedInitialization_fu_199_ap_start_reg : STD_LOGIC := '0';
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start_reg : STD_LOGIC := '0';
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start_reg : STD_LOGIC := '0';
    signal grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_429_ce : STD_LOGIC;
    signal grp_fu_433_ce : STD_LOGIC;
    signal grp_fu_437_ce : STD_LOGIC;
    signal grp_fu_441_ce : STD_LOGIC;
    signal grp_fu_445_ce : STD_LOGIC;
    signal grp_fu_449_ce : STD_LOGIC;
    signal grp_fu_453_ce : STD_LOGIC;
    signal grp_fu_457_ce : STD_LOGIC;
    signal grp_fu_461_ce : STD_LOGIC;
    signal grp_fu_465_ce : STD_LOGIC;
    signal grp_fu_469_ce : STD_LOGIC;
    signal grp_fu_473_ce : STD_LOGIC;
    signal grp_fu_477_ce : STD_LOGIC;
    signal grp_fu_481_ce : STD_LOGIC;
    signal grp_fu_485_ce : STD_LOGIC;
    signal grp_fu_489_ce : STD_LOGIC;
    signal grp_fu_493_ce : STD_LOGIC;
    signal grp_fu_497_ce : STD_LOGIC;
    signal grp_fu_501_ce : STD_LOGIC;
    signal grp_fu_505_ce : STD_LOGIC;
    signal grp_fu_509_ce : STD_LOGIC;
    signal grp_fu_513_ce : STD_LOGIC;
    signal grp_fu_517_ce : STD_LOGIC;
    signal grp_fu_521_ce : STD_LOGIC;
    signal grp_fu_525_ce : STD_LOGIC;
    signal grp_fu_529_ce : STD_LOGIC;
    signal grp_fu_533_ce : STD_LOGIC;
    signal grp_fu_537_ce : STD_LOGIC;
    signal grp_fu_541_ce : STD_LOGIC;
    signal grp_fu_545_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_seedInitialization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_mt_odd_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce0 : OUT STD_LOGIC;
        this_mt_odd_0_we0 : OUT STD_LOGIC;
        this_mt_odd_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_0_ce1 : OUT STD_LOGIC;
        this_mt_odd_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_odd_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_odd_1_ce0 : OUT STD_LOGIC;
        this_mt_odd_1_we0 : OUT STD_LOGIC;
        this_mt_odd_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_0_ce0 : OUT STD_LOGIC;
        this_mt_even_0_we0 : OUT STD_LOGIC;
        this_mt_even_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_mt_even_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        this_mt_even_1_ce0 : OUT STD_LOGIC;
        this_mt_even_1_we0 : OUT STD_LOGIC;
        this_mt_even_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        seed : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Rayleigh_Pipeline_VITIS_LOOP_60_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_rvd_ce0 : OUT STD_LOGIC;
        x_rvd_we0 : OUT STD_LOGIC;
        x_rvd_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        x_rvd_ce1 : OUT STD_LOGIC;
        x_rvd_we1 : OUT STD_LOGIC;
        x_rvd_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_x_k_p_0_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_1_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_m_V : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_x_k_p_2_V : IN STD_LOGIC_VECTOR (31 downto 0);
        Hr_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hr_ce0 : OUT STD_LOGIC;
        Hr_we0 : OUT STD_LOGIC;
        Hr_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        Hi_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hi_ce0 : OUT STD_LOGIC;
        Hi_we0 : OUT STD_LOGIC;
        Hi_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 : OUT STD_LOGIC;
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_429_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_429_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_429_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_429_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_429_p_ce : OUT STD_LOGIC;
        grp_fu_433_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_433_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_433_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_433_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_433_p_ce : OUT STD_LOGIC;
        grp_fu_437_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_437_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_437_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_437_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_437_p_ce : OUT STD_LOGIC;
        grp_fu_441_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_441_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_441_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_441_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_441_p_ce : OUT STD_LOGIC;
        grp_fu_445_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_445_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_445_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_445_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_445_p_ce : OUT STD_LOGIC;
        grp_fu_449_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_449_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_449_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_449_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_449_p_ce : OUT STD_LOGIC;
        grp_fu_453_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_453_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_453_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_453_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_453_p_ce : OUT STD_LOGIC;
        grp_fu_457_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_457_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_457_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_457_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_457_p_ce : OUT STD_LOGIC;
        grp_fu_461_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_461_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_461_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_461_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_461_p_ce : OUT STD_LOGIC;
        grp_fu_465_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_465_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_465_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_465_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_465_p_ce : OUT STD_LOGIC;
        grp_fu_469_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_469_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_469_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_469_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_469_p_ce : OUT STD_LOGIC;
        grp_fu_473_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_473_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_473_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_473_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_473_p_ce : OUT STD_LOGIC;
        grp_fu_477_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_477_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_477_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_477_p_ce : OUT STD_LOGIC;
        grp_fu_481_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_481_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_481_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_481_p_ce : OUT STD_LOGIC;
        grp_fu_485_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_485_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_485_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_485_p_ce : OUT STD_LOGIC;
        grp_fu_489_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_489_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_489_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_489_p_ce : OUT STD_LOGIC;
        grp_fu_493_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_493_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_493_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_493_p_ce : OUT STD_LOGIC;
        grp_fu_497_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_497_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_497_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_497_p_ce : OUT STD_LOGIC;
        grp_fu_501_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_501_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_501_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_501_p_ce : OUT STD_LOGIC;
        grp_fu_505_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_505_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_505_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_505_p_ce : OUT STD_LOGIC;
        grp_fu_509_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_509_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_509_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_509_p_ce : OUT STD_LOGIC;
        grp_fu_513_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_513_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_513_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_513_p_ce : OUT STD_LOGIC;
        grp_fu_517_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_517_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_517_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_517_p_ce : OUT STD_LOGIC;
        grp_fu_521_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_521_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_521_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_521_p_ce : OUT STD_LOGIC;
        grp_fu_525_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_525_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_525_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_525_p_ce : OUT STD_LOGIC;
        grp_fu_529_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_529_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_529_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_529_p_ce : OUT STD_LOGIC;
        grp_fu_533_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_533_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_533_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_533_p_ce : OUT STD_LOGIC;
        grp_fu_537_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_537_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_537_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_537_p_ce : OUT STD_LOGIC;
        grp_fu_541_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_541_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_541_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_541_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Hr_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hr_ce0 : OUT STD_LOGIC;
        Hr_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        Hi_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Hi_ce0 : OUT STD_LOGIC;
        Hi_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_we0 : OUT STD_LOGIC;
        H_rvd_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce1 : OUT STD_LOGIC;
        H_rvd_we1 : OUT STD_LOGIC;
        H_rvd_d1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Rayleigh_Pipeline_VITIS_LOOP_69_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_rvd_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce0 : OUT STD_LOGIC;
        H_rvd_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_rvd_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        H_rvd_ce1 : OUT STD_LOGIC;
        H_rvd_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        H_mul_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        H_mul_x_ce0 : OUT STD_LOGIC;
        H_mul_x_we0 : OUT STD_LOGIC;
        H_mul_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load_2 : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load_3 : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load_4 : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load_5 : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load_6 : IN STD_LOGIC_VECTOR (63 downto 0);
        x_rvd_load_7 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_545_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_545_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_545_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_545_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_545_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dmul_64ns_64ns_64_2_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_ddiv_64ns_64ns_64_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dsqrt_64ns_64ns_64_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dlog_64ns_64ns_64_4_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component TOP_Rayleigh_Hr_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Rayleigh_x_rvd_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    rngMT19937ICN_uniformRNG_mt_odd_0_V_U : component TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        address1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1);

    rngMT19937ICN_1_U : component TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_199_this_mt_odd_1_address0,
        ce0 => grp_seedInitialization_fu_199_this_mt_odd_1_ce0,
        we0 => grp_seedInitialization_fu_199_this_mt_odd_1_we0,
        d0 => grp_seedInitialization_fu_199_this_mt_odd_1_d0);

    rngMT19937ICN_uniformRNG_mt_even_0_V_U : component TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        ce0 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        we0 => rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        d0 => rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        ce1 => rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1);

    rngMT19937ICN_3_U : component TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_seedInitialization_fu_199_this_mt_even_1_address0,
        ce0 => grp_seedInitialization_fu_199_this_mt_even_1_ce0,
        we0 => grp_seedInitialization_fu_199_this_mt_even_1_we0,
        d0 => grp_seedInitialization_fu_199_this_mt_even_1_d0);

    Hr_U : component TOP_Rayleigh_Hr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hr_address0,
        ce0 => Hr_ce0,
        we0 => Hr_we0,
        d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_d0,
        q0 => Hr_q0);

    Hi_U : component TOP_Rayleigh_Hr_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Hi_address0,
        ce0 => Hi_ce0,
        we0 => Hi_we0,
        d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_d0,
        q0 => Hi_q0);

    x_rvd_U : component TOP_Rayleigh_x_rvd_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => x_rvd_address0,
        ce0 => x_rvd_ce0,
        we0 => x_rvd_we0,
        d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_d0,
        q0 => x_rvd_q0,
        address1 => x_rvd_address1,
        ce1 => x_rvd_ce1,
        we1 => x_rvd_we1,
        d1 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_d1,
        q1 => x_rvd_q1);

    grp_seedInitialization_fu_199 : component TOP_seedInitialization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seedInitialization_fu_199_ap_start,
        ap_done => grp_seedInitialization_fu_199_ap_done,
        ap_idle => grp_seedInitialization_fu_199_ap_idle,
        ap_ready => grp_seedInitialization_fu_199_ap_ready,
        this_mt_odd_0_address0 => grp_seedInitialization_fu_199_this_mt_odd_0_address0,
        this_mt_odd_0_ce0 => grp_seedInitialization_fu_199_this_mt_odd_0_ce0,
        this_mt_odd_0_we0 => grp_seedInitialization_fu_199_this_mt_odd_0_we0,
        this_mt_odd_0_d0 => grp_seedInitialization_fu_199_this_mt_odd_0_d0,
        this_mt_odd_0_q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        this_mt_odd_0_address1 => grp_seedInitialization_fu_199_this_mt_odd_0_address1,
        this_mt_odd_0_ce1 => grp_seedInitialization_fu_199_this_mt_odd_0_ce1,
        this_mt_odd_0_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        this_mt_odd_1_address0 => grp_seedInitialization_fu_199_this_mt_odd_1_address0,
        this_mt_odd_1_ce0 => grp_seedInitialization_fu_199_this_mt_odd_1_ce0,
        this_mt_odd_1_we0 => grp_seedInitialization_fu_199_this_mt_odd_1_we0,
        this_mt_odd_1_d0 => grp_seedInitialization_fu_199_this_mt_odd_1_d0,
        this_mt_even_0_address0 => grp_seedInitialization_fu_199_this_mt_even_0_address0,
        this_mt_even_0_ce0 => grp_seedInitialization_fu_199_this_mt_even_0_ce0,
        this_mt_even_0_we0 => grp_seedInitialization_fu_199_this_mt_even_0_we0,
        this_mt_even_0_d0 => grp_seedInitialization_fu_199_this_mt_even_0_d0,
        this_mt_even_0_q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        this_mt_even_1_address0 => grp_seedInitialization_fu_199_this_mt_even_1_address0,
        this_mt_even_1_ce0 => grp_seedInitialization_fu_199_this_mt_even_1_ce0,
        this_mt_even_1_we0 => grp_seedInitialization_fu_199_this_mt_even_1_we0,
        this_mt_even_1_d0 => grp_seedInitialization_fu_199_this_mt_even_1_d0,
        seed => ap_const_lv5_A,
        ap_return_0 => grp_seedInitialization_fu_199_ap_return_0,
        ap_return_1 => grp_seedInitialization_fu_199_ap_return_1,
        ap_return_2 => grp_seedInitialization_fu_199_ap_return_2,
        ap_return_3 => grp_seedInitialization_fu_199_ap_return_3);

    grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213 : component TOP_Rayleigh_Pipeline_VITIS_LOOP_60_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start,
        ap_done => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_done,
        ap_idle => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_idle,
        ap_ready => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        x_rvd_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address0,
        x_rvd_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce0,
        x_rvd_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we0,
        x_rvd_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_d0,
        x_rvd_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address1,
        x_rvd_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce1,
        x_rvd_we1 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we1,
        x_rvd_d1 => grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_d1,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7);

    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235 : component TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start,
        ap_done => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done,
        ap_idle => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_idle,
        ap_ready => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_ready,
        rngMT19937ICN_uniformRNG_x_k_p_0_V => rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_329,
        rngMT19937ICN_uniformRNG_x_k_p_1_V => rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_334,
        rngMT19937ICN_uniformRNG_x_k_p_m_V => rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_344,
        rngMT19937ICN_uniformRNG_x_k_p_2_V => rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_339,
        Hr_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_address0,
        Hr_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_ce0,
        Hr_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_we0,
        Hr_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_d0,
        Hi_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_address0,
        Hi_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_ce0,
        Hi_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_we0,
        Hi_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q0 => rngMT19937ICN_uniformRNG_mt_even_0_V_q0,
        rngMT19937ICN_uniformRNG_mt_even_0_V_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_even_0_V_q1 => rngMT19937ICN_uniformRNG_mt_even_0_V_q1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q0 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q0,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1,
        rngMT19937ICN_uniformRNG_mt_odd_0_V_q1 => rngMT19937ICN_uniformRNG_mt_odd_0_V_q1,
        grp_fu_429_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_din0,
        grp_fu_429_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_din1,
        grp_fu_429_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_opcode,
        grp_fu_429_p_dout0 => grp_fu_1089_p_dout0,
        grp_fu_429_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_ce,
        grp_fu_433_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_din0,
        grp_fu_433_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_din1,
        grp_fu_433_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_opcode,
        grp_fu_433_p_dout0 => grp_fu_1093_p_dout0,
        grp_fu_433_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_ce,
        grp_fu_437_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_din0,
        grp_fu_437_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_din1,
        grp_fu_437_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_opcode,
        grp_fu_437_p_dout0 => grp_fu_1097_p_dout0,
        grp_fu_437_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_ce,
        grp_fu_441_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_din0,
        grp_fu_441_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_din1,
        grp_fu_441_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_opcode,
        grp_fu_441_p_dout0 => grp_fu_1101_p_dout0,
        grp_fu_441_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_ce,
        grp_fu_445_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_din0,
        grp_fu_445_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_din1,
        grp_fu_445_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_opcode,
        grp_fu_445_p_dout0 => grp_fu_1105_p_dout0,
        grp_fu_445_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_ce,
        grp_fu_449_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_din0,
        grp_fu_449_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_din1,
        grp_fu_449_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_opcode,
        grp_fu_449_p_dout0 => grp_fu_1109_p_dout0,
        grp_fu_449_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_ce,
        grp_fu_453_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_din0,
        grp_fu_453_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_din1,
        grp_fu_453_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_opcode,
        grp_fu_453_p_dout0 => grp_fu_1113_p_dout0,
        grp_fu_453_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_ce,
        grp_fu_457_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_din0,
        grp_fu_457_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_din1,
        grp_fu_457_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_opcode,
        grp_fu_457_p_dout0 => grp_fu_1117_p_dout0,
        grp_fu_457_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_ce,
        grp_fu_461_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_din0,
        grp_fu_461_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_din1,
        grp_fu_461_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_opcode,
        grp_fu_461_p_dout0 => grp_fu_1121_p_dout0,
        grp_fu_461_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_ce,
        grp_fu_465_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_din0,
        grp_fu_465_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_din1,
        grp_fu_465_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_opcode,
        grp_fu_465_p_dout0 => grp_fu_1125_p_dout0,
        grp_fu_465_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_ce,
        grp_fu_469_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_din0,
        grp_fu_469_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_din1,
        grp_fu_469_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_opcode,
        grp_fu_469_p_dout0 => grp_fu_1129_p_dout0,
        grp_fu_469_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_ce,
        grp_fu_473_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_din0,
        grp_fu_473_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_din1,
        grp_fu_473_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_opcode,
        grp_fu_473_p_dout0 => grp_fu_1133_p_dout0,
        grp_fu_473_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_ce,
        grp_fu_477_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_din0,
        grp_fu_477_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_din1,
        grp_fu_477_p_dout0 => grp_fu_1137_p_dout0,
        grp_fu_477_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_ce,
        grp_fu_481_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_din0,
        grp_fu_481_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_din1,
        grp_fu_481_p_dout0 => grp_fu_1141_p_dout0,
        grp_fu_481_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_ce,
        grp_fu_485_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_din0,
        grp_fu_485_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_din1,
        grp_fu_485_p_dout0 => grp_fu_1145_p_dout0,
        grp_fu_485_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_ce,
        grp_fu_489_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_din0,
        grp_fu_489_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_din1,
        grp_fu_489_p_dout0 => grp_fu_1149_p_dout0,
        grp_fu_489_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_ce,
        grp_fu_493_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_din0,
        grp_fu_493_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_din1,
        grp_fu_493_p_dout0 => grp_fu_1153_p_dout0,
        grp_fu_493_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_ce,
        grp_fu_497_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_din0,
        grp_fu_497_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_din1,
        grp_fu_497_p_dout0 => grp_fu_1157_p_dout0,
        grp_fu_497_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_ce,
        grp_fu_501_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_din0,
        grp_fu_501_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_din1,
        grp_fu_501_p_dout0 => grp_fu_1161_p_dout0,
        grp_fu_501_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_ce,
        grp_fu_505_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_din0,
        grp_fu_505_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_din1,
        grp_fu_505_p_dout0 => grp_fu_1165_p_dout0,
        grp_fu_505_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_ce,
        grp_fu_509_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_din0,
        grp_fu_509_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_din1,
        grp_fu_509_p_dout0 => grp_fu_1169_p_dout0,
        grp_fu_509_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_ce,
        grp_fu_513_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_din0,
        grp_fu_513_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_din1,
        grp_fu_513_p_dout0 => grp_fu_1173_p_dout0,
        grp_fu_513_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_ce,
        grp_fu_517_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_din0,
        grp_fu_517_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_din1,
        grp_fu_517_p_dout0 => grp_fu_1177_p_dout0,
        grp_fu_517_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_ce,
        grp_fu_521_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_din0,
        grp_fu_521_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_din1,
        grp_fu_521_p_dout0 => grp_fu_1181_p_dout0,
        grp_fu_521_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_ce,
        grp_fu_525_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_din0,
        grp_fu_525_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_din1,
        grp_fu_525_p_dout0 => grp_fu_1185_p_dout0,
        grp_fu_525_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_ce,
        grp_fu_529_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_din0,
        grp_fu_529_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_din1,
        grp_fu_529_p_dout0 => grp_fu_1081_p_dout0,
        grp_fu_529_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_ce,
        grp_fu_533_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_din0,
        grp_fu_533_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_din1,
        grp_fu_533_p_dout0 => grp_fu_1085_p_dout0,
        grp_fu_533_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_ce,
        grp_fu_537_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_din0,
        grp_fu_537_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_din1,
        grp_fu_537_p_dout0 => grp_fu_1189_p_dout0,
        grp_fu_537_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_ce,
        grp_fu_541_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_din0,
        grp_fu_541_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_din1,
        grp_fu_541_p_dout0 => grp_fu_1193_p_dout0,
        grp_fu_541_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_ce);

    grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247 : component TOP_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start,
        ap_done => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done,
        ap_idle => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_idle,
        ap_ready => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_ready,
        Hr_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_address0,
        Hr_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_ce0,
        Hr_q0 => Hr_q0,
        Hi_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_address0,
        Hi_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_ce0,
        Hi_q0 => Hi_q0,
        H_rvd_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address0,
        H_rvd_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce0,
        H_rvd_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we0,
        H_rvd_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_d0,
        H_rvd_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address1,
        H_rvd_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce1,
        H_rvd_we1 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we1,
        H_rvd_d1 => grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_d1);

    grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255 : component TOP_Rayleigh_Pipeline_VITIS_LOOP_69_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start,
        ap_done => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done,
        ap_idle => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_idle,
        ap_ready => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_ready,
        H_rvd_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address0,
        H_rvd_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce0,
        H_rvd_q0 => H_rvd_q0,
        H_rvd_address1 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address1,
        H_rvd_ce1 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce1,
        H_rvd_q1 => H_rvd_q1,
        H_mul_x_address0 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_address0,
        H_mul_x_ce0 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_ce0,
        H_mul_x_we0 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_we0,
        H_mul_x_d0 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_d0,
        x_rvd_load => x_rvd_load_reg_359,
        x_rvd_load_1 => x_rvd_load_1_reg_364,
        x_rvd_load_2 => x_rvd_load_2_reg_379,
        x_rvd_load_3 => x_rvd_load_3_reg_384,
        x_rvd_load_4 => x_rvd_load_4_reg_399,
        x_rvd_load_5 => x_rvd_load_5_reg_404,
        x_rvd_load_6 => x_rvd_load_6_reg_419,
        x_rvd_load_7 => x_rvd_load_7_reg_424,
        grp_fu_545_p_din0 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_din0,
        grp_fu_545_p_din1 => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_din1,
        grp_fu_545_p_opcode => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_opcode,
        grp_fu_545_p_dout0 => grp_fu_1197_p_dout0,
        grp_fu_545_p_ce => grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = ap_NS_fsm_state3))) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seedInitialization_fu_199_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seedInitialization_fu_199_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seedInitialization_fu_199_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seedInitialization_fu_199_ap_ready = ap_const_logic_1)) then 
                    grp_seedInitialization_fu_199_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_329 <= grp_seedInitialization_fu_199_ap_return_0;
                rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_334 <= grp_seedInitialization_fu_199_ap_return_1;
                rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_339 <= grp_seedInitialization_fu_199_ap_return_2;
                rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_344 <= grp_seedInitialization_fu_199_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                x_rvd_load_1_reg_364 <= x_rvd_q0;
                x_rvd_load_reg_359 <= x_rvd_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                x_rvd_load_2_reg_379 <= x_rvd_q1;
                x_rvd_load_3_reg_384 <= x_rvd_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                x_rvd_load_4_reg_399 <= x_rvd_q1;
                x_rvd_load_5_reg_404 <= x_rvd_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                x_rvd_load_6_reg_419 <= x_rvd_q1;
                x_rvd_load_7_reg_424 <= x_rvd_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done, ap_CS_fsm_state8, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    H_mul_x_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_address0;
    H_mul_x_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_ce0;
    H_mul_x_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_d0;
    H_mul_x_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_mul_x_we0;

    H_rvd_address0_assign_proc : process(ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address0;
        else 
            H_rvd_address0 <= "XXXXXX";
        end if; 
    end process;


    H_rvd_address1_assign_proc : process(ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address1, grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_address1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_address1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_address1;
        else 
            H_rvd_address1 <= "XXXXXX";
        end if; 
    end process;


    H_rvd_ce0_assign_proc : process(ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce0;
        else 
            H_rvd_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_ce1_assign_proc : process(ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce1, grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            H_rvd_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_H_rvd_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_ce1;
        else 
            H_rvd_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    H_rvd_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_d0;
    H_rvd_d1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_d1;

    H_rvd_we0_assign_proc : process(ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we0;
        else 
            H_rvd_we0 <= ap_const_logic_0;
        end if; 
    end process;


    H_rvd_we1_assign_proc : process(ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            H_rvd_we1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_H_rvd_we1;
        else 
            H_rvd_we1 <= ap_const_logic_0;
        end if; 
    end process;


    Hi_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hi_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hi_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_address0;
        else 
            Hi_address0 <= "XXXX";
        end if; 
    end process;


    Hi_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hi_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hi_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hi_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_ce0;
        else 
            Hi_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hi_we0_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hi_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hi_we0;
        else 
            Hi_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Hr_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hr_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hr_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_address0;
        else 
            Hr_address0 <= "XXXX";
        end if; 
    end process;


    Hr_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            Hr_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_Hr_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hr_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_ce0;
        else 
            Hr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Hr_we0_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            Hr_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_Hr_we0;
        else 
            Hr_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done)
    begin
        if ((grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done)
    begin
        if ((grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done)
    begin
        if ((grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_seedInitialization_fu_199_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_done = ap_const_logic_0) or (grp_seedInitialization_fu_199_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done, ap_CS_fsm_state8)
    begin
        if ((((grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_start_reg;
    grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start <= grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_start_reg;
    grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start <= grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_ap_start_reg;
    grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_ap_start_reg;
    grp_fu_1081_p_ce <= grp_fu_529_ce;
    grp_fu_1081_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_din0;
    grp_fu_1081_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_din1;
    grp_fu_1085_p_ce <= grp_fu_533_ce;
    grp_fu_1085_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_din0;
    grp_fu_1085_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_din1;
    grp_fu_1089_p_ce <= grp_fu_429_ce;
    grp_fu_1089_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_din0;
    grp_fu_1089_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_din1;
    grp_fu_1089_p_opcode <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_opcode;
    grp_fu_1093_p_ce <= grp_fu_433_ce;
    grp_fu_1093_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_din0;
    grp_fu_1093_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_din1;
    grp_fu_1093_p_opcode <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_opcode;
    grp_fu_1097_p_ce <= grp_fu_437_ce;
    grp_fu_1097_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_din0;
    grp_fu_1097_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_din1;
    grp_fu_1097_p_opcode <= ap_const_lv2_0;
    grp_fu_1101_p_ce <= grp_fu_441_ce;
    grp_fu_1101_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_din0;
    grp_fu_1101_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_din1;
    grp_fu_1101_p_opcode <= ap_const_lv2_0;
    grp_fu_1105_p_ce <= grp_fu_445_ce;
    grp_fu_1105_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_din0;
    grp_fu_1105_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_din1;
    grp_fu_1105_p_opcode <= ap_const_lv2_0;
    grp_fu_1109_p_ce <= grp_fu_449_ce;
    grp_fu_1109_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_din0;
    grp_fu_1109_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_din1;
    grp_fu_1109_p_opcode <= ap_const_lv2_0;
    grp_fu_1113_p_ce <= grp_fu_453_ce;
    grp_fu_1113_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_din0;
    grp_fu_1113_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_din1;
    grp_fu_1113_p_opcode <= ap_const_lv2_0;
    grp_fu_1117_p_ce <= grp_fu_457_ce;
    grp_fu_1117_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_din0;
    grp_fu_1117_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_din1;
    grp_fu_1117_p_opcode <= ap_const_lv2_0;
    grp_fu_1121_p_ce <= grp_fu_461_ce;
    grp_fu_1121_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_din0;
    grp_fu_1121_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_din1;
    grp_fu_1121_p_opcode <= ap_const_lv2_0;
    grp_fu_1125_p_ce <= grp_fu_465_ce;
    grp_fu_1125_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_din0;
    grp_fu_1125_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_din1;
    grp_fu_1125_p_opcode <= ap_const_lv2_0;
    grp_fu_1129_p_ce <= grp_fu_469_ce;
    grp_fu_1129_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_din0;
    grp_fu_1129_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_din1;
    grp_fu_1129_p_opcode <= ap_const_lv2_0;
    grp_fu_1133_p_ce <= grp_fu_473_ce;
    grp_fu_1133_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_din0;
    grp_fu_1133_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_din1;
    grp_fu_1133_p_opcode <= ap_const_lv2_0;
    grp_fu_1137_p_ce <= grp_fu_477_ce;
    grp_fu_1137_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_din0;
    grp_fu_1137_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_din1;
    grp_fu_1141_p_ce <= grp_fu_481_ce;
    grp_fu_1141_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_din0;
    grp_fu_1141_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_din1;
    grp_fu_1145_p_ce <= grp_fu_485_ce;
    grp_fu_1145_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_din0;
    grp_fu_1145_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_din1;
    grp_fu_1149_p_ce <= grp_fu_489_ce;
    grp_fu_1149_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_din0;
    grp_fu_1149_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_din1;
    grp_fu_1153_p_ce <= grp_fu_493_ce;
    grp_fu_1153_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_din0;
    grp_fu_1153_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_din1;
    grp_fu_1157_p_ce <= grp_fu_497_ce;
    grp_fu_1157_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_din0;
    grp_fu_1157_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_din1;
    grp_fu_1161_p_ce <= grp_fu_501_ce;
    grp_fu_1161_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_din0;
    grp_fu_1161_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_din1;
    grp_fu_1165_p_ce <= grp_fu_505_ce;
    grp_fu_1165_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_din0;
    grp_fu_1165_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_din1;
    grp_fu_1169_p_ce <= grp_fu_509_ce;
    grp_fu_1169_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_din0;
    grp_fu_1169_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_din1;
    grp_fu_1173_p_ce <= grp_fu_513_ce;
    grp_fu_1173_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_din0;
    grp_fu_1173_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_din1;
    grp_fu_1177_p_ce <= grp_fu_517_ce;
    grp_fu_1177_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_din0;
    grp_fu_1177_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_din1;
    grp_fu_1181_p_ce <= grp_fu_521_ce;
    grp_fu_1181_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_din0;
    grp_fu_1181_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_din1;
    grp_fu_1185_p_ce <= grp_fu_525_ce;
    grp_fu_1185_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_din0;
    grp_fu_1185_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_din1;
    grp_fu_1189_p_ce <= grp_fu_537_ce;
    grp_fu_1189_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_din0;
    grp_fu_1189_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_din1;
    grp_fu_1193_p_ce <= grp_fu_541_ce;
    grp_fu_1193_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_din0;
    grp_fu_1193_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_din1;
    grp_fu_1197_p_ce <= grp_fu_545_ce;
    grp_fu_1197_p_din0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_din0;
    grp_fu_1197_p_din1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_din1;
    grp_fu_1197_p_opcode <= ap_const_lv2_0;

    grp_fu_429_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_429_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_429_p_ce;
        else 
            grp_fu_429_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_433_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_433_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_433_p_ce;
        else 
            grp_fu_433_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_437_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_437_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_437_p_ce;
        else 
            grp_fu_437_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_441_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_441_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_441_p_ce;
        else 
            grp_fu_441_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_445_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_445_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_445_p_ce;
        else 
            grp_fu_445_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_449_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_449_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_449_p_ce;
        else 
            grp_fu_449_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_453_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_453_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_453_p_ce;
        else 
            grp_fu_453_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_457_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_457_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_457_p_ce;
        else 
            grp_fu_457_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_461_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_461_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_461_p_ce;
        else 
            grp_fu_461_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_465_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_465_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_465_p_ce;
        else 
            grp_fu_465_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_469_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_469_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_469_p_ce;
        else 
            grp_fu_469_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_473_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_473_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_473_p_ce;
        else 
            grp_fu_473_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_477_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_477_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_477_p_ce;
        else 
            grp_fu_477_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_481_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_481_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_481_p_ce;
        else 
            grp_fu_481_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_485_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_485_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_485_p_ce;
        else 
            grp_fu_485_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_489_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_489_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_489_p_ce;
        else 
            grp_fu_489_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_493_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_493_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_493_p_ce;
        else 
            grp_fu_493_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_497_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_497_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_497_p_ce;
        else 
            grp_fu_497_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_501_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_501_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_501_p_ce;
        else 
            grp_fu_501_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_505_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_505_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_505_p_ce;
        else 
            grp_fu_505_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_509_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_509_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_509_p_ce;
        else 
            grp_fu_509_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_513_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_513_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_513_p_ce;
        else 
            grp_fu_513_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_517_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_517_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_517_p_ce;
        else 
            grp_fu_517_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_521_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_521_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_521_p_ce;
        else 
            grp_fu_521_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_525_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_525_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_525_p_ce;
        else 
            grp_fu_525_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_529_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_529_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_529_p_ce;
        else 
            grp_fu_529_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_533_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_533_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_533_p_ce;
        else 
            grp_fu_533_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_537_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_537_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_537_p_ce;
        else 
            grp_fu_537_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_541_ce_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_541_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_grp_fu_541_p_ce;
        else 
            grp_fu_541_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_545_ce_assign_proc : process(grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_ce, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_545_ce <= grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_255_grp_fu_545_p_ce;
        else 
            grp_fu_545_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_seedInitialization_fu_199_ap_start <= grp_seedInitialization_fu_199_ap_start_reg;

    rngMT19937ICN_uniformRNG_mt_even_0_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_even_0_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= grp_seedInitialization_fu_199_this_mt_even_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_even_0_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= grp_seedInitialization_fu_199_this_mt_even_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_ce1_assign_proc : process(ap_CS_fsm_state4, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_even_0_d0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= grp_seedInitialization_fu_199_this_mt_even_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_even_0_V_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_even_0_we0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= grp_seedInitialization_fu_199_this_mt_even_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_even_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_odd_0_address0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= grp_seedInitialization_fu_199_this_mt_odd_0_address0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_odd_0_address1, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= grp_seedInitialization_fu_199_this_mt_odd_0_address1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_odd_0_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= grp_seedInitialization_fu_199_this_mt_odd_0_ce0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_odd_0_ce1, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= grp_seedInitialization_fu_199_this_mt_odd_0_ce1;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_odd_0_d0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= grp_seedInitialization_fu_199_this_mt_odd_0_d0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rngMT19937ICN_uniformRNG_mt_odd_0_V_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, grp_seedInitialization_fu_199_this_mt_odd_0_we0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= grp_seedInitialization_fu_199_this_mt_odd_0_we0;
        else 
            rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_rvd_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            x_rvd_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            x_rvd_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_rvd_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_rvd_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_rvd_address0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address0;
        else 
            x_rvd_address0 <= "XXX";
        end if; 
    end process;


    x_rvd_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            x_rvd_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            x_rvd_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            x_rvd_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_rvd_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_rvd_address1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_address1;
        else 
            x_rvd_address1 <= "XXX";
        end if; 
    end process;


    x_rvd_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce0, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            x_rvd_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_rvd_ce0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce0;
        else 
            x_rvd_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_rvd_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce1, grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done, grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((grp_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_235_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            x_rvd_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_rvd_ce1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_ce1;
        else 
            x_rvd_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_rvd_we0_assign_proc : process(ap_CS_fsm_state2, grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_rvd_we0 <= grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we0;
        else 
            x_rvd_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_rvd_we1_assign_proc : process(ap_CS_fsm_state2, grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_rvd_we1 <= grp_Rayleigh_Pipeline_VITIS_LOOP_60_5_fu_213_x_rvd_we1;
        else 
            x_rvd_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
