
1_uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000234  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003f8  08000400  00010400  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003f8  080003f8  00010400  2**0
                  CONTENTS
  4 .ARM          00000000  080003f8  080003f8  00010400  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003f8  08000400  00010400  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003f8  080003f8  000103f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003fc  080003fc  000103fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010400  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000400  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000400  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010400  2**0
                  CONTENTS, READONLY
 12 .debug_info   000004d7  00000000  00000000  00010430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000174  00000000  00000000  00010907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  00010a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00010ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001898e  00000000  00000000  00010b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005ce  00000000  00000000  000294c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a6b3  00000000  00000000  00029a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b4147  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000ec  00000000  00000000  000b4198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080003e0 	.word	0x080003e0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	080003e0 	.word	0x080003e0

08000204 <main>:
void uart2_tx_init(void);
void uart2_write(int ch);

////////////////////////////Programa general
int main (void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
	uart2_tx_init();
 800020a:	f000 f811 	bl	8000230 <uart2_tx_init>
	while(1)
	{
		uart2_write('A');
 800020e:	2041      	movs	r0, #65	; 0x41
 8000210:	f000 f85a 	bl	80002c8 <uart2_write>
		for (int var = 0; var < 100000; ++var)
 8000214:	2300      	movs	r3, #0
 8000216:	607b      	str	r3, [r7, #4]
 8000218:	e002      	b.n	8000220 <main+0x1c>
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	3301      	adds	r3, #1
 800021e:	607b      	str	r3, [r7, #4]
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	4a02      	ldr	r2, [pc, #8]	; (800022c <main+0x28>)
 8000224:	4293      	cmp	r3, r2
 8000226:	ddf8      	ble.n	800021a <main+0x16>
		uart2_write('A');
 8000228:	e7f1      	b.n	800020e <main+0xa>
 800022a:	bf00      	nop
 800022c:	0001869f 	.word	0x0001869f

08000230 <uart2_tx_init>:
	}
}
///////////////////////////////

void uart2_tx_init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
	//clock to gpioa
	RCC->AHB1ENR |= GPIOAEN; //6.3.10 RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)
 8000234:	4b20      	ldr	r3, [pc, #128]	; (80002b8 <uart2_tx_init+0x88>)
 8000236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000238:	4a1f      	ldr	r2, [pc, #124]	; (80002b8 <uart2_tx_init+0x88>)
 800023a:	f043 0301 	orr.w	r3, r3, #1
 800023e:	6313      	str	r3, [r2, #48]	; 0x30

	//SET PA2 to alternate function mode
	//7.4.1 GPIO port mode register (GPIOx_MODER) (x = A..H)
	//10: Alternate function mode
	GPIOA->MODER &= ~(1U<<4); // set to 0
 8000240:	4b1e      	ldr	r3, [pc, #120]	; (80002bc <uart2_tx_init+0x8c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a1d      	ldr	r2, [pc, #116]	; (80002bc <uart2_tx_init+0x8c>)
 8000246:	f023 0310 	bic.w	r3, r3, #16
 800024a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (1U<<5); // set to 1
 800024c:	4b1b      	ldr	r3, [pc, #108]	; (80002bc <uart2_tx_init+0x8c>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a1a      	ldr	r2, [pc, #104]	; (80002bc <uart2_tx_init+0x8c>)
 8000252:	f043 0320 	orr.w	r3, r3, #32
 8000256:	6013      	str	r3, [r2, #0]

	//PA2 Alternate function Uart tx AF07
	//7.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A..H)
	//0111: AF7
	GPIOA->AFR[0] |= (1U<<8);
 8000258:	4b18      	ldr	r3, [pc, #96]	; (80002bc <uart2_tx_init+0x8c>)
 800025a:	6a1b      	ldr	r3, [r3, #32]
 800025c:	4a17      	ldr	r2, [pc, #92]	; (80002bc <uart2_tx_init+0x8c>)
 800025e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000262:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 8000264:	4b15      	ldr	r3, [pc, #84]	; (80002bc <uart2_tx_init+0x8c>)
 8000266:	6a1b      	ldr	r3, [r3, #32]
 8000268:	4a14      	ldr	r2, [pc, #80]	; (80002bc <uart2_tx_init+0x8c>)
 800026a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800026e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 8000270:	4b12      	ldr	r3, [pc, #72]	; (80002bc <uart2_tx_init+0x8c>)
 8000272:	6a1b      	ldr	r3, [r3, #32]
 8000274:	4a11      	ldr	r2, [pc, #68]	; (80002bc <uart2_tx_init+0x8c>)
 8000276:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800027a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 800027c:	4b0f      	ldr	r3, [pc, #60]	; (80002bc <uart2_tx_init+0x8c>)
 800027e:	6a1b      	ldr	r3, [r3, #32]
 8000280:	4a0e      	ldr	r2, [pc, #56]	; (80002bc <uart2_tx_init+0x8c>)
 8000282:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000286:	6213      	str	r3, [r2, #32]

	//clock to uart2
	RCC->APB1ENR |= UART2EN;	//6.3.13 RCC APB1 peripheral clock enable register (RCC_APB1ENR)
 8000288:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <uart2_tx_init+0x88>)
 800028a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800028c:	4a0a      	ldr	r2, [pc, #40]	; (80002b8 <uart2_tx_init+0x88>)
 800028e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000292:	6413      	str	r3, [r2, #64]	; 0x40
								//Bit 17 USART2EN: USART2 clock enable
								//1: USART2 clock enabled

	//Configura 8audrate
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 8000294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000298:	4909      	ldr	r1, [pc, #36]	; (80002c0 <uart2_tx_init+0x90>)
 800029a:	480a      	ldr	r0, [pc, #40]	; (80002c4 <uart2_tx_init+0x94>)
 800029c:	f000 f82c 	bl	80002f8 <uart_set_baudrate>

	//Configure de transfer direction.
	USART2->CR1 = CR1_TE;
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <uart2_tx_init+0x94>)
 80002a2:	2208      	movs	r2, #8
 80002a4:	60da      	str	r2, [r3, #12]


	//Enable UART module.
	USART2->CR1 |= CR1_UE;
 80002a6:	4b07      	ldr	r3, [pc, #28]	; (80002c4 <uart2_tx_init+0x94>)
 80002a8:	68db      	ldr	r3, [r3, #12]
 80002aa:	4a06      	ldr	r2, [pc, #24]	; (80002c4 <uart2_tx_init+0x94>)
 80002ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002b0:	60d3      	str	r3, [r2, #12]

}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40023800 	.word	0x40023800
 80002bc:	40020000 	.word	0x40020000
 80002c0:	00f42400 	.word	0x00f42400
 80002c4:	40004400 	.word	0x40004400

080002c8 <uart2_write>:

void uart2_write(int ch)
{
 80002c8:	b480      	push	{r7}
 80002ca:	b083      	sub	sp, #12
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
	// Asegure que tx data este vigente
	while(!(USART2->SR & SR_TXE)){}
 80002d0:	bf00      	nop
 80002d2:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <uart2_write+0x2c>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d0f9      	beq.n	80002d2 <uart2_write+0xa>
	//Write to transmit data register
	USART2->DR = (ch & 0XFF);
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4a04      	ldr	r2, [pc, #16]	; (80002f4 <uart2_write+0x2c>)
 80002e2:	b2db      	uxtb	r3, r3
 80002e4:	6053      	str	r3, [r2, #4]
}
 80002e6:	bf00      	nop
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	40004400 	.word	0x40004400

080002f8 <uart_set_baudrate>:



static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t Baudrate)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b084      	sub	sp, #16
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,Baudrate);
 8000304:	6879      	ldr	r1, [r7, #4]
 8000306:	68b8      	ldr	r0, [r7, #8]
 8000308:	f000 f808 	bl	800031c <compute_uart_bd>
 800030c:	4603      	mov	r3, r0
 800030e:	461a      	mov	r2, r3
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	609a      	str	r2, [r3, #8]
}
 8000314:	bf00      	nop
 8000316:	3710      	adds	r7, #16
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <compute_uart_bd>:
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t Baudrate)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	6039      	str	r1, [r7, #0]
	return((PeriphClk + (Baudrate/2U))/Baudrate);
 8000326:	683b      	ldr	r3, [r7, #0]
 8000328:	085a      	lsrs	r2, r3, #1
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	441a      	add	r2, r3
 800032e:	683b      	ldr	r3, [r7, #0]
 8000330:	fbb2 f3f3 	udiv	r3, r2, r3
 8000334:	b29b      	uxth	r3, r3
}
 8000336:	4618      	mov	r0, r3
 8000338:	370c      	adds	r7, #12
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
	...

08000344 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000344:	480d      	ldr	r0, [pc, #52]	; (800037c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000346:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000348:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800034c:	480c      	ldr	r0, [pc, #48]	; (8000380 <LoopForever+0x6>)
  ldr r1, =_edata
 800034e:	490d      	ldr	r1, [pc, #52]	; (8000384 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000350:	4a0d      	ldr	r2, [pc, #52]	; (8000388 <LoopForever+0xe>)
  movs r3, #0
 8000352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000354:	e002      	b.n	800035c <LoopCopyDataInit>

08000356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800035a:	3304      	adds	r3, #4

0800035c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800035c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800035e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000360:	d3f9      	bcc.n	8000356 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000362:	4a0a      	ldr	r2, [pc, #40]	; (800038c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000364:	4c0a      	ldr	r4, [pc, #40]	; (8000390 <LoopForever+0x16>)
  movs r3, #0
 8000366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000368:	e001      	b.n	800036e <LoopFillZerobss>

0800036a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800036a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800036c:	3204      	adds	r2, #4

0800036e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800036e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000370:	d3fb      	bcc.n	800036a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000372:	f000 f811 	bl	8000398 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000376:	f7ff ff45 	bl	8000204 <main>

0800037a <LoopForever>:

LoopForever:
  b LoopForever
 800037a:	e7fe      	b.n	800037a <LoopForever>
  ldr   r0, =_estack
 800037c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000384:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000388:	08000400 	.word	0x08000400
  ldr r2, =_sbss
 800038c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000390:	2000001c 	.word	0x2000001c

08000394 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000394:	e7fe      	b.n	8000394 <ADC_IRQHandler>
	...

08000398 <__libc_init_array>:
 8000398:	b570      	push	{r4, r5, r6, lr}
 800039a:	4d0d      	ldr	r5, [pc, #52]	; (80003d0 <__libc_init_array+0x38>)
 800039c:	4c0d      	ldr	r4, [pc, #52]	; (80003d4 <__libc_init_array+0x3c>)
 800039e:	1b64      	subs	r4, r4, r5
 80003a0:	10a4      	asrs	r4, r4, #2
 80003a2:	2600      	movs	r6, #0
 80003a4:	42a6      	cmp	r6, r4
 80003a6:	d109      	bne.n	80003bc <__libc_init_array+0x24>
 80003a8:	4d0b      	ldr	r5, [pc, #44]	; (80003d8 <__libc_init_array+0x40>)
 80003aa:	4c0c      	ldr	r4, [pc, #48]	; (80003dc <__libc_init_array+0x44>)
 80003ac:	f000 f818 	bl	80003e0 <_init>
 80003b0:	1b64      	subs	r4, r4, r5
 80003b2:	10a4      	asrs	r4, r4, #2
 80003b4:	2600      	movs	r6, #0
 80003b6:	42a6      	cmp	r6, r4
 80003b8:	d105      	bne.n	80003c6 <__libc_init_array+0x2e>
 80003ba:	bd70      	pop	{r4, r5, r6, pc}
 80003bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80003c0:	4798      	blx	r3
 80003c2:	3601      	adds	r6, #1
 80003c4:	e7ee      	b.n	80003a4 <__libc_init_array+0xc>
 80003c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ca:	4798      	blx	r3
 80003cc:	3601      	adds	r6, #1
 80003ce:	e7f2      	b.n	80003b6 <__libc_init_array+0x1e>
 80003d0:	080003f8 	.word	0x080003f8
 80003d4:	080003f8 	.word	0x080003f8
 80003d8:	080003f8 	.word	0x080003f8
 80003dc:	080003fc 	.word	0x080003fc

080003e0 <_init>:
 80003e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003e2:	bf00      	nop
 80003e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003e6:	bc08      	pop	{r3}
 80003e8:	469e      	mov	lr, r3
 80003ea:	4770      	bx	lr

080003ec <_fini>:
 80003ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ee:	bf00      	nop
 80003f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003f2:	bc08      	pop	{r3}
 80003f4:	469e      	mov	lr, r3
 80003f6:	4770      	bx	lr
