{
  "module_name": "gpmi-regs.h",
  "hash_id": "d317831b4b3a08405712650809699d148be45b150feb30e54b55572b3bcf5771",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mtd/nand/raw/gpmi-nand/gpmi-regs.h",
  "human_readable_source": " \n \n#ifndef __GPMI_NAND_GPMI_REGS_H\n#define __GPMI_NAND_GPMI_REGS_H\n\n#define HW_GPMI_CTRL0\t\t\t\t\t0x00000000\n#define HW_GPMI_CTRL0_SET\t\t\t\t0x00000004\n#define HW_GPMI_CTRL0_CLR\t\t\t\t0x00000008\n#define HW_GPMI_CTRL0_TOG\t\t\t\t0x0000000c\n\n#define BP_GPMI_CTRL0_COMMAND_MODE\t\t\t24\n#define BM_GPMI_CTRL0_COMMAND_MODE\t(3 << BP_GPMI_CTRL0_COMMAND_MODE)\n#define BF_GPMI_CTRL0_COMMAND_MODE(v)\t\\\n\t(((v) << BP_GPMI_CTRL0_COMMAND_MODE) & BM_GPMI_CTRL0_COMMAND_MODE)\n#define BV_GPMI_CTRL0_COMMAND_MODE__WRITE\t\t0x0\n#define BV_GPMI_CTRL0_COMMAND_MODE__READ\t\t0x1\n#define BV_GPMI_CTRL0_COMMAND_MODE__READ_AND_COMPARE\t0x2\n#define BV_GPMI_CTRL0_COMMAND_MODE__WAIT_FOR_READY\t0x3\n\n#define BM_GPMI_CTRL0_WORD_LENGTH\t\t\t(1 << 23)\n#define BV_GPMI_CTRL0_WORD_LENGTH__16_BIT\t\t0x0\n#define BV_GPMI_CTRL0_WORD_LENGTH__8_BIT\t\t0x1\n\n \n#define MX23_BP_GPMI_CTRL0_LOCK_CS\t\t\t22\n#define MX28_BP_GPMI_CTRL0_LOCK_CS\t\t\t27\n#define LOCK_CS_ENABLE\t\t\t\t\t0x1\n#define BF_GPMI_CTRL0_LOCK_CS(v, x)\t\t\t0x0\n\n \n#define BP_GPMI_CTRL0_CS\t\t\t\t20\n#define MX23_BM_GPMI_CTRL0_CS\t\t(3 << BP_GPMI_CTRL0_CS)\n#define MX28_BM_GPMI_CTRL0_CS\t\t(7 << BP_GPMI_CTRL0_CS)\n#define BF_GPMI_CTRL0_CS(v, x)\t\t(((v) << BP_GPMI_CTRL0_CS) & \\\n\t\t\t\t\t\t(GPMI_IS_MX23((x)) \\\n\t\t\t\t\t\t? MX23_BM_GPMI_CTRL0_CS\t\\\n\t\t\t\t\t\t: MX28_BM_GPMI_CTRL0_CS))\n\n#define BP_GPMI_CTRL0_ADDRESS\t\t\t\t17\n#define BM_GPMI_CTRL0_ADDRESS\t\t(3 << BP_GPMI_CTRL0_ADDRESS)\n#define BF_GPMI_CTRL0_ADDRESS(v)\t\\\n\t\t(((v) << BP_GPMI_CTRL0_ADDRESS) & BM_GPMI_CTRL0_ADDRESS)\n#define BV_GPMI_CTRL0_ADDRESS__NAND_DATA\t\t0x0\n#define BV_GPMI_CTRL0_ADDRESS__NAND_CLE\t\t\t0x1\n#define BV_GPMI_CTRL0_ADDRESS__NAND_ALE\t\t\t0x2\n\n#define BM_GPMI_CTRL0_ADDRESS_INCREMENT\t\t\t(1 << 16)\n#define BV_GPMI_CTRL0_ADDRESS_INCREMENT__DISABLED\t0x0\n#define BV_GPMI_CTRL0_ADDRESS_INCREMENT__ENABLED\t0x1\n\n#define BP_GPMI_CTRL0_XFER_COUNT\t\t\t0\n#define BM_GPMI_CTRL0_XFER_COUNT\t(0xffff << BP_GPMI_CTRL0_XFER_COUNT)\n#define BF_GPMI_CTRL0_XFER_COUNT(v)\t\\\n\t\t(((v) << BP_GPMI_CTRL0_XFER_COUNT) & BM_GPMI_CTRL0_XFER_COUNT)\n\n#define HW_GPMI_COMPARE\t\t\t\t\t0x00000010\n\n#define HW_GPMI_ECCCTRL\t\t\t\t\t0x00000020\n#define HW_GPMI_ECCCTRL_SET\t\t\t\t0x00000024\n#define HW_GPMI_ECCCTRL_CLR\t\t\t\t0x00000028\n#define HW_GPMI_ECCCTRL_TOG\t\t\t\t0x0000002c\n\n#define BP_GPMI_ECCCTRL_ECC_CMD\t\t\t\t13\n#define BM_GPMI_ECCCTRL_ECC_CMD\t\t(3 << BP_GPMI_ECCCTRL_ECC_CMD)\n#define BF_GPMI_ECCCTRL_ECC_CMD(v)\t\\\n\t\t(((v) << BP_GPMI_ECCCTRL_ECC_CMD) & BM_GPMI_ECCCTRL_ECC_CMD)\n#define BV_GPMI_ECCCTRL_ECC_CMD__BCH_DECODE\t\t0x0\n#define BV_GPMI_ECCCTRL_ECC_CMD__BCH_ENCODE\t\t0x1\n\n#define BM_GPMI_ECCCTRL_ENABLE_ECC\t\t\t(1 << 12)\n#define BV_GPMI_ECCCTRL_ENABLE_ECC__ENABLE\t\t0x1\n#define BV_GPMI_ECCCTRL_ENABLE_ECC__DISABLE\t\t0x0\n\n#define BP_GPMI_ECCCTRL_BUFFER_MASK\t\t\t0\n#define BM_GPMI_ECCCTRL_BUFFER_MASK\t(0x1ff << BP_GPMI_ECCCTRL_BUFFER_MASK)\n#define BF_GPMI_ECCCTRL_BUFFER_MASK(v)\t\\\n\t(((v) << BP_GPMI_ECCCTRL_BUFFER_MASK) & BM_GPMI_ECCCTRL_BUFFER_MASK)\n#define BV_GPMI_ECCCTRL_BUFFER_MASK__BCH_AUXONLY\t0x100\n#define BV_GPMI_ECCCTRL_BUFFER_MASK__BCH_PAGE\t\t0x1FF\n\n#define HW_GPMI_ECCCOUNT\t\t\t\t0x00000030\n#define HW_GPMI_PAYLOAD\t\t\t\t\t0x00000040\n#define HW_GPMI_AUXILIARY\t\t\t\t0x00000050\n#define HW_GPMI_CTRL1\t\t\t\t\t0x00000060\n#define HW_GPMI_CTRL1_SET\t\t\t\t0x00000064\n#define HW_GPMI_CTRL1_CLR\t\t\t\t0x00000068\n#define HW_GPMI_CTRL1_TOG\t\t\t\t0x0000006c\n\n#define BP_GPMI_CTRL1_DECOUPLE_CS\t\t\t24\n#define BM_GPMI_CTRL1_DECOUPLE_CS\t(1 << BP_GPMI_CTRL1_DECOUPLE_CS)\n\n#define BP_GPMI_CTRL1_WRN_DLY_SEL\t\t\t22\n#define BM_GPMI_CTRL1_WRN_DLY_SEL\t(0x3 << BP_GPMI_CTRL1_WRN_DLY_SEL)\n#define BF_GPMI_CTRL1_WRN_DLY_SEL(v)  \\\n\t(((v) << BP_GPMI_CTRL1_WRN_DLY_SEL) & BM_GPMI_CTRL1_WRN_DLY_SEL)\n#define BV_GPMI_CTRL1_WRN_DLY_SEL_4_TO_8NS\t\t0x0\n#define BV_GPMI_CTRL1_WRN_DLY_SEL_6_TO_10NS\t\t0x1\n#define BV_GPMI_CTRL1_WRN_DLY_SEL_7_TO_12NS\t\t0x2\n#define BV_GPMI_CTRL1_WRN_DLY_SEL_NO_DELAY\t\t0x3\n\n#define BM_GPMI_CTRL1_GANGED_RDYBUSY\t\t\t(1 << 19)\n#define BM_GPMI_CTRL1_BCH_MODE\t\t\t\t(1 << 18)\n\n#define BP_GPMI_CTRL1_DLL_ENABLE\t\t\t17\n#define BM_GPMI_CTRL1_DLL_ENABLE\t(1 << BP_GPMI_CTRL1_DLL_ENABLE)\n\n#define BP_GPMI_CTRL1_HALF_PERIOD\t\t\t16\n#define BM_GPMI_CTRL1_HALF_PERIOD\t(1 << BP_GPMI_CTRL1_HALF_PERIOD)\n\n#define BP_GPMI_CTRL1_RDN_DELAY\t\t\t\t12\n#define BM_GPMI_CTRL1_RDN_DELAY\t\t(0xf << BP_GPMI_CTRL1_RDN_DELAY)\n#define BF_GPMI_CTRL1_RDN_DELAY(v)\t\\\n\t\t(((v) << BP_GPMI_CTRL1_RDN_DELAY) & BM_GPMI_CTRL1_RDN_DELAY)\n\n#define BM_GPMI_CTRL1_DEV_RESET\t\t\t\t(1 << 3)\n#define BV_GPMI_CTRL1_DEV_RESET__ENABLED\t\t0x0\n#define BV_GPMI_CTRL1_DEV_RESET__DISABLED\t\t0x1\n\n#define BM_GPMI_CTRL1_ATA_IRQRDY_POLARITY\t\t(1 << 2)\n#define BV_GPMI_CTRL1_ATA_IRQRDY_POLARITY__ACTIVELOW\t0x0\n#define BV_GPMI_CTRL1_ATA_IRQRDY_POLARITY__ACTIVEHIGH\t0x1\n\n#define BM_GPMI_CTRL1_CAMERA_MODE\t\t\t(1 << 1)\n#define BV_GPMI_CTRL1_GPMI_MODE__NAND\t\t\t0x0\n#define BV_GPMI_CTRL1_GPMI_MODE__ATA\t\t\t0x1\n\n#define BM_GPMI_CTRL1_GPMI_MODE\t\t\t\t(1 << 0)\n\n#define BM_GPMI_CTRL1_CLEAR_MASK (BM_GPMI_CTRL1_WRN_DLY_SEL | \\\n\t\t\t\t  BM_GPMI_CTRL1_DLL_ENABLE |  \\\n\t\t\t\t  BM_GPMI_CTRL1_RDN_DELAY |   \\\n\t\t\t\t  BM_GPMI_CTRL1_HALF_PERIOD)\n\n#define HW_GPMI_TIMING0\t\t\t\t\t0x00000070\n\n#define BP_GPMI_TIMING0_ADDRESS_SETUP\t\t\t16\n#define BM_GPMI_TIMING0_ADDRESS_SETUP\t(0xff << BP_GPMI_TIMING0_ADDRESS_SETUP)\n#define BF_GPMI_TIMING0_ADDRESS_SETUP(v)\t\\\n\t(((v) << BP_GPMI_TIMING0_ADDRESS_SETUP) & BM_GPMI_TIMING0_ADDRESS_SETUP)\n\n#define BP_GPMI_TIMING0_DATA_HOLD\t\t\t8\n#define BM_GPMI_TIMING0_DATA_HOLD\t(0xff << BP_GPMI_TIMING0_DATA_HOLD)\n#define BF_GPMI_TIMING0_DATA_HOLD(v)\t\t\\\n\t(((v) << BP_GPMI_TIMING0_DATA_HOLD) & BM_GPMI_TIMING0_DATA_HOLD)\n\n#define BP_GPMI_TIMING0_DATA_SETUP\t\t\t0\n#define BM_GPMI_TIMING0_DATA_SETUP\t(0xff << BP_GPMI_TIMING0_DATA_SETUP)\n#define BF_GPMI_TIMING0_DATA_SETUP(v)\t\t\\\n\t(((v) << BP_GPMI_TIMING0_DATA_SETUP) & BM_GPMI_TIMING0_DATA_SETUP)\n\n#define HW_GPMI_TIMING1\t\t\t\t\t0x00000080\n#define BP_GPMI_TIMING1_BUSY_TIMEOUT\t\t\t16\n#define BM_GPMI_TIMING1_BUSY_TIMEOUT\t(0xffff << BP_GPMI_TIMING1_BUSY_TIMEOUT)\n#define BF_GPMI_TIMING1_BUSY_TIMEOUT(v)\t\t\\\n\t(((v) << BP_GPMI_TIMING1_BUSY_TIMEOUT) & BM_GPMI_TIMING1_BUSY_TIMEOUT)\n\n#define HW_GPMI_TIMING2\t\t\t\t\t0x00000090\n#define HW_GPMI_DATA\t\t\t\t\t0x000000a0\n\n \n#define HW_GPMI_STAT\t\t\t\t\t0x000000b0\n#define MX28_BP_GPMI_STAT_READY_BUSY\t\t\t24\n#define MX28_BM_GPMI_STAT_READY_BUSY\t(0xff << MX28_BP_GPMI_STAT_READY_BUSY)\n#define MX28_BF_GPMI_STAT_READY_BUSY(v)\t\t\\\n\t(((v) << MX28_BP_GPMI_STAT_READY_BUSY) & MX28_BM_GPMI_STAT_READY_BUSY)\n\n \n#define HW_GPMI_DEBUG\t\t\t\t\t0x000000c0\n#define MX23_BP_GPMI_DEBUG_READY0\t\t\t28\n#define MX23_BM_GPMI_DEBUG_READY0\t(1 << MX23_BP_GPMI_DEBUG_READY0)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}