<!doctype html>
<html>
<head>
<title>AXICTL (ETR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___etr.html")>ETR Module</a> &gt; AXICTL (ETR) Register</p><h1>AXICTL (ETR) Register</h1>
<h2>AXICTL (ETR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>AXICTL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000110</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FE970110 (CORESIGHT_SOC_ETR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>This register controls TMC accesses to system memory through the AXI interface.The TMC performs only Data accesses, so ARPROTM[2] and AWPROTM[2] outputs are LOW for all AXI accesses. Writing to this register when the TMCReady bit (STS Register, 0x00C) is clear or the Trace Capture Enable bit (CTL Register, 0x020) is set will result in Unpredictable behavior.In most cases, you can set bits [5:0] of this register to b111111.</td></tr>
</table>
<p></p>
<h2>AXICTL (ETR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>WrBurstLen</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This field indicates the maximum number of data transfers that can occur within each burst initiated by the TMC on the AXI interface. The Write burst initiated on the AXI can be of lesser length that the programmed value in the case when the formatter has stopped due to a stop condition having occurred. Programming this field to a burst length value greater than the write buffer depth will result in a burst length that is equal to the write buffer depth.The burst length programmed must be compatible with the trace buffer size and the AXI data width such that the total number of bytes of data transferred in a burst is not greater than the trace buffer size or, if Scatter_Gather mode is enabled, is not greater than 4K bytes. Programming an incompatible burst length will result in Unpredictable behavior. It is recommended that this value be set to no more than one half the write buffer depth. Also, it is recommended that this value be set to enable an AXI burst of atleast one frame of trace data. 0x0 - 1 data transfer per burst. 0x1 - Maximum of 2 data transfers per burst..0xF - Maximum of 16 data transfers per burst.Default - 0x0.</td></tr>
<tr valign=top><td>ScatterGatherMode</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit indicates whether trace memory is accessed as a single buffer in system memory or as a linked-list based scatter-gather memory. This is ignored when the TMC is in Disabled state (TraceCaptEn=0 and TMCReady=1).</td></tr>
<tr valign=top><td>CacheCtrlBit3</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit controls the value driven on the ARCACHEM[3]/AWCACHEM[3] signal on the AXI interface when performing AXI transfers. If CacheCtrlBit1 is 0, then this bit must also be 0 to comply with AXI protocol. Setting this bit to 1 when the CacheCtrlBit1 is 0 will result in Unpredictable behavior.</td></tr>
<tr valign=top><td>CacheCtrlBit2</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit controls the value driven on the ARCACHEM[2]/AWCACHEM[2] signal on the AXI interface when performing AXI transfers. If CacheCtrlBit1 is 0, then this bit must also be 0 to comply with AXI protocol. Setting this bit to 1 when the CacheCtrlBit1 is 0 will result in Unpredictable behavior.</td></tr>
<tr valign=top><td>CacheCtrlBit1</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit controls the value driven on the ARCACHEM[1]/AWCACHEM[1] signal on the AXI interface when performing AXI transfers.</td></tr>
<tr valign=top><td>CacheCtrlBit0</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit controls the value driven on the ARCACHEM[0]/AWCACHEM[0] signal on the AXI interface when performing AXI transfers.</td></tr>
<tr valign=top><td>ProtCtrlBit1</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit controls the value driven on ARPROTM[1]/AWPROTM[1] on the AXI interface when performing AXI transfers.</td></tr>
<tr valign=top><td>ProtCtrlBit0</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit controls the value driven on ARPROTM[0]/AWPROTM[0] on the AXI interface when performing AXI transfers.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>