==============================================================
File generated on Tue Aug 18 11:17:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Aug 18 11:30:58 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Aug 18 11:32:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Aug 18 11:34:15 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Aug 18 11:35:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Aug 18 11:40:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mSURF.cpp:1:
mSURF.cpp:180:12: error: out-of-line definition of 'calcLayerDetAndTrace' does not match any declaration in 'my::SURF'
void SURF::calcLayerDetAndTrace(
           ^~~~~~~~~~~~~~~~~~~~
mSURF.cpp:379:12: error: out-of-line definition of 'findCharacteristicPoint' does not match any declaration in 'my::SURF'
void SURF::findCharacteristicPoint(
           ^~~~~~~~~~~~~~~~~~~~~~~
2 errors generated.
==============================================================
File generated on Tue Aug 18 11:41:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 104.961 ; gain = 21.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 104.961 ; gain = 21.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:37 ; elapsed = 00:09:13 . Memory (MB): peak = 10303.398 ; gain = 10220.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:19:25 ; elapsed = 00:20:14 . Memory (MB): peak = 12062.582 ; gain = 11979.488
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:538) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace69'
	 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'surfDetector', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:30:14 ; elapsed = 00:31:17 . Memory (MB): peak = 12186.063 ; gain = 12102.969
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint70' to 'findCharacteristicPo' (mSURF.cpp:399:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace69' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:535)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:30:16 ; elapsed = 00:31:19 . Memory (MB): peak = 12186.063 ; gain = 12102.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surfDetector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1880.62 seconds; current allocated memory: 474.427 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.516 seconds; current allocated memory: 474.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.747 seconds; current allocated memory: 475.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 476.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.846 seconds; current allocated memory: 477.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.522 seconds; current allocated memory: 477.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.862 seconds; current allocated memory: 478.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.816 seconds; current allocated memory: 478.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.051 seconds; current allocated memory: 479.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.687 seconds; current allocated memory: 480.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.671 seconds; current allocated memory: 481.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.972 seconds; current allocated memory: 481.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 481.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.751 seconds; current allocated memory: 482.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 1.955 seconds; current allocated memory: 483.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surfDetector_fadd_32ns_32ns_32_4_full_dsp_1' to 'surfDetector_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fmul_32ns_32ns_32_3_max_dsp_1' to 'surfDetector_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_sitofp_32ns_32_4_1' to 'surfDetector_sitodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_16s_11ns_16_1_1' to 'surfDetector_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 1.934 seconds; current allocated memory: 484.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 2.507 seconds; current allocated memory: 486.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fptrunc_64ns_32_1_1' to 'surfDetector_fptrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fpext_32ns_64_1_1' to 'surfDetector_fpexxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dsub_64ns_64ns_64_5_full_dsp_1' to 'surfDetector_dsubyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dmul_64ns_64ns_64_5_max_dsp_1' to 'surfDetector_dmulzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_11ns_16s_16_1_1' to 'surfDetector_mul_Aem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dmulzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dsubyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fpexxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fptrwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 2.779 seconds; current allocated memory: 488.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fcmp_32ns_32ns_1_1_1' to 'surfDetector_fcmpCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_11ns_14s_14_1_1' to 'surfDetector_mul_DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fcmpCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 3.475 seconds; current allocated memory: 490.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 4.468 seconds; current allocated memory: 491.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/keyPoints_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/kpn' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surfDetector' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surfDetector'.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 493.046 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrkbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrlbW_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrmb6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrmb6_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrncg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiBew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaEe0_U(start_for_findChaEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianFfa_U(start_for_HessianFfa)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:30:55 ; elapsed = 00:32:13 . Memory (MB): peak = 12186.063 ; gain = 12102.969
INFO: [SYSC 207-301] Generating SystemC RTL for surfDetector.
INFO: [VHDL 208-304] Generating VHDL RTL for surfDetector.
INFO: [VLOG 209-307] Generating Verilog RTL for surfDetector.
INFO: [HLS 200-112] Total elapsed time: 1934.36 seconds; peak allocated memory: 493.046 MB.
==============================================================
File generated on Tue Aug 18 16:04:02 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Tue Aug 18 16:08:20 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 104.777 ; gain = 22.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 104.777 ; gain = 22.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:20:01 ; elapsed = 00:21:31 . Memory (MB): peak = 10303.656 ; gain = 10221.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:44:33 ; elapsed = 00:47:44 . Memory (MB): peak = 12068.250 ; gain = 11985.660
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:538) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace69'
	 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'surfDetector', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 01:08:21 ; elapsed = 01:12:17 . Memory (MB): peak = 12191.203 ; gain = 12108.613
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint70' to 'findCharacteristicPo' (mSURF.cpp:399:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace69' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:535)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:08:24 ; elapsed = 01:12:21 . Memory (MB): peak = 12191.203 ; gain = 12108.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surfDetector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4345.09 seconds; current allocated memory: 474.442 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.224 seconds; current allocated memory: 474.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.86 seconds; current allocated memory: 475.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 476.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.548 seconds; current allocated memory: 477.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.927 seconds; current allocated memory: 477.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.747 seconds; current allocated memory: 478.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.169 seconds; current allocated memory: 478.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.039 seconds; current allocated memory: 479.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.422 seconds; current allocated memory: 480.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.269 seconds; current allocated memory: 481.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.837 seconds; current allocated memory: 481.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.409 seconds; current allocated memory: 481.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.341 seconds; current allocated memory: 482.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 4.825 seconds; current allocated memory: 483.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surfDetector_fadd_32ns_32ns_32_4_full_dsp_1' to 'surfDetector_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fmul_32ns_32ns_32_3_max_dsp_1' to 'surfDetector_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_sitofp_32ns_32_4_1' to 'surfDetector_sitodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_16s_11ns_16_1_1' to 'surfDetector_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 4.679 seconds; current allocated memory: 484.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 5.715 seconds; current allocated memory: 486.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fptrunc_64ns_32_1_1' to 'surfDetector_fptrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fpext_32ns_64_1_1' to 'surfDetector_fpexxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dsub_64ns_64ns_64_5_full_dsp_1' to 'surfDetector_dsubyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dmul_64ns_64ns_64_5_max_dsp_1' to 'surfDetector_dmulzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_11ns_16s_16_1_1' to 'surfDetector_mul_Aem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dmulzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dsubyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fpexxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fptrwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 6.379 seconds; current allocated memory: 488.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fcmp_32ns_32ns_1_1_1' to 'surfDetector_fcmpCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_11ns_14s_14_1_1' to 'surfDetector_mul_DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fcmpCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 6.493 seconds; current allocated memory: 490.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 7.704 seconds; current allocated memory: 491.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/keyPoints_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/kpn' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surfDetector' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surfDetector'.
INFO: [HLS 200-111]  Elapsed time: 5.535 seconds; current allocated memory: 493.046 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrkbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrlbW_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrmb6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrmb6_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrncg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiBew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaEe0_U(start_for_findChaEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianFfa_U(start_for_HessianFfa)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:09:53 ; elapsed = 01:14:25 . Memory (MB): peak = 12191.203 ; gain = 12108.613
INFO: [SYSC 207-301] Generating SystemC RTL for surfDetector.
INFO: [VHDL 208-304] Generating VHDL RTL for surfDetector.
INFO: [VLOG 209-307] Generating Verilog RTL for surfDetector.
INFO: [HLS 200-112] Total elapsed time: 4468.89 seconds; peak allocated memory: 493.046 MB.
==============================================================
File generated on Tue Aug 18 17:24:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Aug 18 20:01:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 105.328 ; gain = 23.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 105.328 ; gain = 23.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:17:27 ; elapsed = 00:19:24 . Memory (MB): peak = 10304.059 ; gain = 10222.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:36:20 ; elapsed = 00:38:59 . Memory (MB): peak = 12063.914 ; gain = 11981.953
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:538) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace69'
	 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'surfDetector', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 01:00:40 ; elapsed = 01:04:04 . Memory (MB): peak = 12187.332 ; gain = 12105.371
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint70' to 'findCharacteristicPo' (mSURF.cpp:399:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace69' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:535)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:00:45 ; elapsed = 01:04:09 . Memory (MB): peak = 12187.332 ; gain = 12105.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surfDetector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3856.74 seconds; current allocated memory: 474.430 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.841 seconds; current allocated memory: 474.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.789 seconds; current allocated memory: 475.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.491 seconds; current allocated memory: 476.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.282 seconds; current allocated memory: 477.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.612 seconds; current allocated memory: 477.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.689 seconds; current allocated memory: 478.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.042 seconds; current allocated memory: 478.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.768 seconds; current allocated memory: 479.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.124 seconds; current allocated memory: 480.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.573 seconds; current allocated memory: 481.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.013 seconds; current allocated memory: 481.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.345 seconds; current allocated memory: 481.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.015 seconds; current allocated memory: 482.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 13.662 seconds; current allocated memory: 483.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surfDetector_fadd_32ns_32ns_32_4_full_dsp_1' to 'surfDetector_faddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fmul_32ns_32ns_32_3_max_dsp_1' to 'surfDetector_fmulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_sitofp_32ns_32_4_1' to 'surfDetector_sitodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_16s_11ns_16_1_1' to 'surfDetector_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 13.234 seconds; current allocated memory: 484.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_faddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_sitodEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 14.663 seconds; current allocated memory: 486.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fptrunc_64ns_32_1_1' to 'surfDetector_fptrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fpext_32ns_64_1_1' to 'surfDetector_fpexxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dsub_64ns_64ns_64_5_full_dsp_1' to 'surfDetector_dsubyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_dmul_64ns_64ns_64_5_max_dsp_1' to 'surfDetector_dmulzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_11ns_16s_16_1_1' to 'surfDetector_mul_Aem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dmulzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_dsubyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fmulcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fpexxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fptrwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 14.634 seconds; current allocated memory: 488.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_fcmp_32ns_32ns_1_1_1' to 'surfDetector_fcmpCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surfDetector_mul_mul_11ns_14s_14_1_1' to 'surfDetector_mul_DeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surfDetector_fcmpCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surfDetector_mul_DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 12.785 seconds; current allocated memory: 490.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 17.712 seconds; current allocated memory: 491.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surfDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/keyPoints_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surfDetector/kpn' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surfDetector' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surfDetector'.
INFO: [HLS 200-111]  Elapsed time: 10.575 seconds; current allocated memory: 493.019 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrkbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrlbW_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrmb6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrmb6_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrncg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiBew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaEe0_U(start_for_findChaEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianFfa_U(start_for_HessianFfa)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:04:19 ; elapsed = 01:08:48 . Memory (MB): peak = 12187.332 ; gain = 12105.371
INFO: [SYSC 207-301] Generating SystemC RTL for surfDetector.
INFO: [VHDL 208-304] Generating VHDL RTL for surfDetector.
INFO: [VLOG 209-307] Generating Verilog RTL for surfDetector.
INFO: [HLS 200-112] Total elapsed time: 4135.4 seconds; peak allocated memory: 493.019 MB.
==============================================================
File generated on Tue Aug 18 21:15:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Aug 18 21:35:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 104.973 ; gain = 19.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 104.973 ; gain = 19.969
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'surfDetector' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Tue Aug 18 21:46:49 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 105.445 ; gain = 23.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 105.445 ; gain = 23.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:14:08 ; elapsed = 00:15:19 . Memory (MB): peak = 10304.102 ; gain = 10221.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:33:01 ; elapsed = 00:34:45 . Memory (MB): peak = 12067.195 ; gain = 11984.836
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:538) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace69103'
	 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg123'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg123'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:47:49 ; elapsed = 00:49:56 . Memory (MB): peak = 12190.473 ; gain = 12108.113
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg123' to 'integralImg123' (mSURF.cpp:64:47)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint70' to 'findCharacteristicPo' (mSURF.cpp:399:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace69103' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:535)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:47:53 ; elapsed = 00:50:00 . Memory (MB): peak = 12190.473 ; gain = 12108.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3003.85 seconds; current allocated memory: 475.578 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.588 seconds; current allocated memory: 476.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.777 seconds; current allocated memory: 477.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.449 seconds; current allocated memory: 477.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.247 seconds; current allocated memory: 478.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.837 seconds; current allocated memory: 479.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.994 seconds; current allocated memory: 479.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.65 seconds; current allocated memory: 480.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.852 seconds; current allocated memory: 481.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.562 seconds; current allocated memory: 482.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.653 seconds; current allocated memory: 482.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.594 seconds; current allocated memory: 483.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.608 seconds; current allocated memory: 483.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.111 seconds; current allocated memory: 484.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'integralImg123_buf_1' to 'integralImg123_bubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'integralImg123_buf_0' to 'integralImg123_bucud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg123'.
INFO: [HLS 200-111]  Elapsed time: 3.143 seconds; current allocated memory: 485.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 2.806 seconds; current allocated memory: 486.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 3.849 seconds; current allocated memory: 488.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fptrunc_64ns_32_1_1' to 'surf_Simplified_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fpext_32ns_64_1_1' to 'surf_Simplified_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dsub_64ns_64ns_64_5_full_dsp_1' to 'surf_Simplified_dAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dmul_64ns_64ns_64_5_max_dsp_1' to 'surf_Simplified_dBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 3.712 seconds; current allocated memory: 489.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 3.392 seconds; current allocated memory: 492.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 4.425 seconds; current allocated memory: 493.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.052 seconds; current allocated memory: 495.115 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg123_bubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xlbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrrcU' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrsc4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiDeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaGfk_U(start_for_findChaGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianHfu_U(start_for_HessianHfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:49:03 ; elapsed = 00:51:31 . Memory (MB): peak = 12190.473 ; gain = 12108.113
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 3093.43 seconds; peak allocated memory: 495.115 MB.
==============================================================
File generated on Tue Aug 18 22:39:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Tue Aug 18 23:08:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 104.887 ; gain = 22.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 104.887 ; gain = 22.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:13:12 ; elapsed = 00:14:23 . Memory (MB): peak = 10303.816 ; gain = 10221.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:29:15 ; elapsed = 00:30:54 . Memory (MB): peak = 12065.352 ; gain = 11983.043
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:538) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:538) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace69103'
	 'my::SURF::findCharacteristicPoint70'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg123'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg123'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:45:03 ; elapsed = 00:47:14 . Memory (MB): peak = 12183.191 ; gain = 12100.883
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg123' to 'integralImg123' (mSURF.cpp:64:47)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint70' to 'findCharacteristicPo' (mSURF.cpp:399:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace69103' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:535)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:45:07 ; elapsed = 00:47:18 . Memory (MB): peak = 12183.191 ; gain = 12100.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2841.24 seconds; current allocated memory: 475.592 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.608 seconds; current allocated memory: 476.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.188 seconds; current allocated memory: 477.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.886 seconds; current allocated memory: 477.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 478.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.957 seconds; current allocated memory: 479.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.173 seconds; current allocated memory: 479.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 480.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.792 seconds; current allocated memory: 481.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.143 seconds; current allocated memory: 482.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.409 seconds; current allocated memory: 482.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.056 seconds; current allocated memory: 483.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 483.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.062 seconds; current allocated memory: 484.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'integralImg123_buf_1' to 'integralImg123_bubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'integralImg123_buf_0' to 'integralImg123_bucud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg123'.
INFO: [HLS 200-111]  Elapsed time: 3.324 seconds; current allocated memory: 485.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 3.703 seconds; current allocated memory: 486.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 488.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fptrunc_64ns_32_1_1' to 'surf_Simplified_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fpext_32ns_64_1_1' to 'surf_Simplified_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dsub_64ns_64ns_64_5_full_dsp_1' to 'surf_Simplified_dAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dmul_64ns_64ns_64_5_max_dsp_1' to 'surf_Simplified_dBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 6.387 seconds; current allocated memory: 490.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 4.532 seconds; current allocated memory: 492.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 6.715 seconds; current allocated memory: 493.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.81 seconds; current allocated memory: 495.128 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg123_bubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xlbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrrcU' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrsc4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiDeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaGfk_U(start_for_findChaGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianHfu_U(start_for_HessianHfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:46:15 ; elapsed = 00:48:53 . Memory (MB): peak = 12183.191 ; gain = 12100.883
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 2935.09 seconds; peak allocated memory: 495.128 MB.
==============================================================
File generated on Tue Aug 18 23:59:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Aug 19 09:42:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Aug 19 10:03:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 19 10:04:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 19 10:11:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Aug 19 10:32:06 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 104.582 ; gain = 38.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 104.582 ; gain = 38.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:44 ; elapsed = 00:09:25 . Memory (MB): peak = 10303.629 ; gain = 10237.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:435: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:19:55 ; elapsed = 00:20:43 . Memory (MB): peak = 12064.980 ; gain = 11999.172
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:400) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:401:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:400) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:540) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:540) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:454:1) in function 'my::SURF::findCharacteristicPoint62'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:454:1) in function 'my::SURF::findCharacteristicPoint62'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:422:1) in function 'my::SURF::findCharacteristicPoint62'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:422:1) in function 'my::SURF::findCharacteristicPoint62'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace6167'
	 'my::SURF::findCharacteristicPoint62'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg70'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg70'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:31:30 ; elapsed = 00:32:25 . Memory (MB): peak = 12186.996 ; gain = 12121.188
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg70' to 'integralImg70' (mSURF.cpp:64:47)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint62' to 'findCharacteristicPo' (mSURF.cpp:378:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace6167' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:537)
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace10' to 'calcLayerDetAndTrace' (mSURF.cpp:35:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:59:30 ; elapsed = 01:00:30 . Memory (MB): peak = 12186.996 ; gain = 12121.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg7013' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3634.06 seconds; current allocated memory: 529.408 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.835 seconds; current allocated memory: 557.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.394 seconds; current allocated memory: 558.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.907 seconds; current allocated memory: 559.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.269 seconds; current allocated memory: 560.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.872 seconds; current allocated memory: 560.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.412 seconds; current allocated memory: 561.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.103 seconds; current allocated memory: 562.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.577 seconds; current allocated memory: 563.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 564.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.173 seconds; current allocated memory: 564.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 565.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.117 seconds; current allocated memory: 565.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.031 seconds; current allocated memory: 565.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg7013' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'integralImg7013_buf_1' to 'integralImg7013_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'integralImg7013_buf_0' to 'integralImg7013_bcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg7013'.
INFO: [HLS 200-111]  Elapsed time: 4.555 seconds; current allocated memory: 567.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 5.152 seconds; current allocated memory: 568.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 2.805 seconds; current allocated memory: 570.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fptrunc_64ns_32_1_1' to 'surf_Simplified_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fpext_32ns_64_1_1' to 'surf_Simplified_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dsub_64ns_64ns_64_5_full_dsp_1' to 'surf_Simplified_dAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dmul_64ns_64ns_64_5_max_dsp_1' to 'surf_Simplified_dBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 3.093 seconds; current allocated memory: 572.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 3.017 seconds; current allocated memory: 574.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 3.843 seconds; current allocated memory: 575.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'keyPoints', 'pointNumber' and 'threshold' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.089 seconds; current allocated memory: 576.798 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg7013_bbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xlbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrrcU' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrsc4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiDeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_offset_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaGfk_U(start_for_findChaGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianHfu_U(start_for_HessianHfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:00:27 ; elapsed = 01:01:42 . Memory (MB): peak = 12186.996 ; gain = 12121.188
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 3704.03 seconds; peak allocated memory: 576.798 MB.
==============================================================
File generated on Wed Aug 19 11:38:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Wed Aug 19 11:52:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 104.629 ; gain = 19.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 104.629 ; gain = 19.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:01 ; elapsed = 00:10:49 . Memory (MB): peak = 10303.215 ; gain = 10218.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:435: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:24:04 ; elapsed = 00:25:04 . Memory (MB): peak = 12067.031 ; gain = 11982.113
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:400) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:401:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:400) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:540) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:540) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:454:1) in function 'my::SURF::findCharacteristicPoint62'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:454:1) in function 'my::SURF::findCharacteristicPoint62'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:422:1) in function 'my::SURF::findCharacteristicPoint62'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:422:1) in function 'my::SURF::findCharacteristicPoint62'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace6167'
	 'my::SURF::findCharacteristicPoint62'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg70'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg70'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:36:29 ; elapsed = 00:37:54 . Memory (MB): peak = 12188.301 ; gain = 12103.383
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg70' to 'integralImg70' (mSURF.cpp:64:47)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint62' to 'findCharacteristicPo' (mSURF.cpp:378:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace6167' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Ren==============================================================
File generated on Wed Aug 19 12:41:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Aug 19 12:48:40 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 19 12:50:46 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.586 ; gain = 22.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.586 ; gain = 22.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:06 ; elapsed = 00:09:46 . Memory (MB): peak = 10303.793 ; gain = 10221.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:20:31 ; elapsed = 00:21:18 . Memory (MB): peak = 12067.023 ; gain = 11985.020
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:539) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:539) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint67'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace6672'
	 'my::SURF::findCharacteristicPoint67'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg75'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg75'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:31:19 ; elapsed = 00:32:13 . Memory (MB): peak = 12185.566 ; gain = 12103.563
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg75' to 'integralImg75' (mSURF.cpp:64:47)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint67' to 'findCharacteristicPo' (mSURF.cpp:378:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace6672' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:536)
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace10' to 'calcLayerDetAndTrace' (mSURF.cpp:183)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:57:26 ; elapsed = 00:58:22 . Memory (MB): peak = 12185.566 ; gain = 12103.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg7513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3505.35 seconds; current allocated memory: 529.465 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.745 seconds; current allocated memory: 557.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.381 seconds; current allocated memory: 558.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.236 seconds; current allocated memory: 559.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.535 seconds; current allocated memory: 560.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 560.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.537 seconds; current allocated memory: 561.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.547 seconds; current allocated memory: 562.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.938 seconds; current allocated memory: 563.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.311 seconds; current allocated memory: 564.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.55 seconds; current allocated memory: 564.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.418 seconds; current allocated memory: 565.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.483 seconds; current allocated memory: 565.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.238 seconds; current allocated memory: 566.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg7513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'integralImg7513_buf_1' to 'integralImg7513_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'integralImg7513_buf_0' to 'integralImg7513_bcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg7513'.
INFO: [HLS 200-111]  Elapsed time: 5.27 seconds; current allocated memory: 567.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 5.814 seconds; current allocated memory: 568.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 3.266 seconds; current allocated memory: 570.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fptrunc_64ns_32_1_1' to 'surf_Simplified_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fpext_32ns_64_1_1' to 'surf_Simplified_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dsub_64ns_64ns_64_5_full_dsp_1' to 'surf_Simplified_dAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dmul_64ns_64ns_64_5_max_dsp_1' to 'surf_Simplified_dBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 3.136 seconds; current allocated memory: 572.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 574.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 4.93 seconds; current allocated memory: 576.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.668 seconds; current allocated memory: 577.702 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg7513_bbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xlbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrrcU' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrsc4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiDeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaGfk_U(start_for_findChaGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianHfu_U(start_for_HessianHfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:58:33 ; elapsed = 00:59:45 . Memory (MB): peak = 12185.566 ; gain = 12103.563
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 3586.39 seconds; peak allocated memory: 577.702 MB.
==============================================================
File generated on Wed Aug 19 13:51:04 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Aug 20 15:34:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 104.969 ; gain = 20.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 104.969 ; gain = 20.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:44 ; elapsed = 00:09:23 . Memory (MB): peak = 10303.699 ; gain = 10219.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:19:13 ; elapsed = 00:20:06 . Memory (MB): peak = 12064.855 ; gain = 11980.563
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:539) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:539) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint67'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace66100'
	 'my::SURF::findCharacteristicPoint67'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg121'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg121'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:29:44 ; elapsed = 00:30:50 . Memory (MB): peak = 12186.117 ; gain = 12101.824
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg121' to 'integralImg121' (mSURF.cpp:64:47)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint67' to 'findCharacteristicPo' (mSURF.cpp:378:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace66100' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:536)
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace10' to 'calcLayerDetAndTrace' (mSURF.cpp:35:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:57:20 ; elapsed = 00:58:27 . Memory (MB): peak = 12186.117 ; gain = 12101.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg12148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3511.28 seconds; current allocated memory: 529.734 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.802 seconds; current allocated memory: 558.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.303 seconds; current allocated memory: 558.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 559.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.179 seconds; current allocated memory: 560.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.903 seconds; current allocated memory: 561.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.401 seconds; current allocated memory: 561.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.065 seconds; current allocated memory: 562.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.491 seconds; current allocated memory: 563.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.073 seconds; current allocated memory: 564.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.133 seconds; current allocated memory: 564.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.144 seconds; current allocated memory: 565.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.131 seconds; current allocated memory: 565.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.045 seconds; current allocated memory: 566.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg12148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'integralImg12148_buf_1' to 'integralImg12148_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'integralImg12148_buf_0' to 'integralImg12148_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg12148'.
INFO: [HLS 200-111]  Elapsed time: 5.037 seconds; current allocated memory: 567.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 5.189 seconds; current allocated memory: 569.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 2.845 seconds; current allocated memory: 570.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fptrunc_64ns_32_1_1' to 'surf_Simplified_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fpext_32ns_64_1_1' to 'surf_Simplified_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dsub_64ns_64ns_64_5_full_dsp_1' to 'surf_Simplified_dAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dmul_64ns_64ns_64_5_max_dsp_1' to 'surf_Simplified_dBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 3.105 seconds; current allocated memory: 572.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 3.037 seconds; current allocated memory: 574.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 4.177 seconds; current allocated memory: 576.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.394 seconds; current allocated memory: 577.996 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg12148_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xlbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrrcU' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrsc4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiDeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaGfk_U(start_for_findChaGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianHfu_U(start_for_HessianHfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:58:18 ; elapsed = 00:59:42 . Memory (MB): peak = 12186.117 ; gain = 12101.824
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 3583.76 seconds; peak allocated memory: 577.996 MB.
==============================================================
File generated on Thu Aug 20 16:35:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Aug 20 17:57:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Aug 20 18:00:28 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-368] AXI_master port 'keyPoints' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Wed Aug 26 08:58:55 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 104.723 ; gain = 19.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 104.723 ; gain = 19.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:36 ; elapsed = 00:10:17 . Memory (MB): peak = 10303.949 ; gain = 10218.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:20:57 ; elapsed = 00:21:49 . Memory (MB): peak = 12063.184 ; gain = 11978.227
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:400:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:248:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:224:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:399) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:539) .
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:539) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:113) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:129) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:453:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint67'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:421:1) in function 'my::SURF::findCharacteristicPoint67'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace6672'
	 'my::SURF::findCharacteristicPoint67'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'my::SURF::integralImg75'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:83:5) in function 'my::SURF::integralImg75'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:32:26 ; elapsed = 00:33:29 . Memory (MB): peak = 12189.883 ; gain = 12104.926
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg75' to 'integralImg75' (mSURF.cpp:64:47)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint67' to 'findCharacteristicPo' (mSURF.cpp:378:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace6672' to 'calcLayerDetAndTrace' (mSURF.cpp:182)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:123)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:107)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:536)
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace10' to 'calcLayerDetAndTrace' (mSURF.cpp:183)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:59:39 ; elapsed = 01:00:44 . Memory (MB): peak = 12189.883 ; gain = 12104.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg7513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3648.31 seconds; current allocated memory: 529.466 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.754 seconds; current allocated memory: 557.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.206 seconds; current allocated memory: 558.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.198 seconds; current allocated memory: 559.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.219 seconds; current allocated memory: 560.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.972 seconds; current allocated memory: 560.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 561.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.157 seconds; current allocated memory: 562.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.576 seconds; current allocated memory: 563.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.156 seconds; current allocated memory: 564.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.188 seconds; current allocated memory: 564.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.169 seconds; current allocated memory: 565.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.148 seconds; current allocated memory: 565.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.119 seconds; current allocated memory: 566.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg7513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'integralImg7513_buf_1' to 'integralImg7513_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'integralImg7513_buf_0' to 'integralImg7513_bcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg7513'.
INFO: [HLS 200-111]  Elapsed time: 5.369 seconds; current allocated memory: 567.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 5.037 seconds; current allocated memory: 568.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 2.825 seconds; current allocated memory: 570.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fptrunc_64ns_32_1_1' to 'surf_Simplified_fyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fpext_32ns_64_1_1' to 'surf_Simplified_fzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dsub_64ns_64ns_64_5_full_dsp_1' to 'surf_Simplified_dAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dmul_64ns_64ns_64_5_max_dsp_1' to 'surf_Simplified_dBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 3.258 seconds; current allocated memory: 572.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 3.231 seconds; current allocated memory: 574.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 4.004 seconds; current allocated memory: 576.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.444 seconds; current allocated memory: 577.732 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg7513_bbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xlbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrmb6_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrrcU' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrsc4' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiDeQ_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaGfk_U(start_for_findChaGfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianHfu_U(start_for_HessianHfu)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:00:40 ; elapsed = 01:02:00 . Memory (MB): peak = 12189.883 ; gain = 12104.926
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 3721.51 seconds; peak allocated memory: 577.732 MB.
==============================================================
File generated on Wed Aug 26 10:01:08 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Wed Aug 26 10:52:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 26 11:01:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 26 15:44:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 26 15:48:47 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 26 15:52:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Wed Aug 26 15:54:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Aug 26 16:01:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 104.496 ; gain = 19.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 104.496 ; gain = 19.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:09:03 ; elapsed = 00:09:38 . Memory (MB): peak = 10437.359 ; gain = 10352.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:20:27 ; elapsed = 00:21:13 . Memory (MB): peak = 12067.734 ; gain = 11983.160
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:122) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace7282'
	 'my::SURF::findCharacteristicPoint73'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>85'
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:31:17 ; elapsed = 00:32:11 . Memory (MB): peak = 12188.789 ; gain = 12104.215
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint73' to 'findCharacteristicPo' (mSURF.cpp:371:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace7282' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_xy' to 'calcHaarPattern_xy' (mSURF.cpp:116)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>85' to 'AXIvideo2Mat85' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace10' to 'calcLayerDetAndTrace' (mSURF.cpp:177)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:58:53 ; elapsed = 00:59:48 . Memory (MB): peak = 12188.789 ; gain = 12104.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat8513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3591.72 seconds; current allocated memory: 542.017 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.704 seconds; current allocated memory: 570.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.179 seconds; current allocated memory: 570.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 571.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 571.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.623 seconds; current allocated memory: 572.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.844 seconds; current allocated memory: 573.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.681 seconds; current allocated memory: 574.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 574.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.785 seconds; current allocated memory: 575.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 576.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.848 seconds; current allocated memory: 577.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.842 seconds; current allocated memory: 577.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.866 seconds; current allocated memory: 578.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 578.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.756 seconds; current allocated memory: 579.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat8513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat8513'.
INFO: [HLS 200-111]  Elapsed time: 5.809 seconds; current allocated memory: 580.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 4.583 seconds; current allocated memory: 581.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_meOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 1.955 seconds; current allocated memory: 582.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_xy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_2' to 'calcHaarPattern_xfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_3' to 'calcHaarPattern_xg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_0' to 'calcHaarPattern_xhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_1' to 'calcHaarPattern_xibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcHaarPattern_xy_Dxy_4' to 'calcHaarPattern_xjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_meOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_xy'.
INFO: [HLS 200-111]  Elapsed time: 2.706 seconds; current allocated memory: 584.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fptrunc_64ns_32_1_1' to 'surf_Simplified_fwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fpext_32ns_64_1_1' to 'surf_Simplified_fxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dsub_64ns_64ns_64_5_full_dsp_1' to 'surf_Simplified_dyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_dmul_64ns_64ns_64_5_max_dsp_1' to 'surf_Simplified_dzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_dzec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 2.815 seconds; current allocated memory: 586.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiBew' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fCeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 2.766 seconds; current allocated memory: 588.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 3.621 seconds; current allocated memory: 590.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integraFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianGfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.104 seconds; current allocated memory: 591.773 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcHaarPattern_xjbC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrkbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrlbW_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrmb6' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrmb6_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrncg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrncg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrocq' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrpcA' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiBew_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaEe0_U(start_for_findChaEe0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integraFfa_U(start_for_integraFfa)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianGfk_U(start_for_HessianGfk)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:59:53 ; elapsed = 01:01:03 . Memory (MB): peak = 12188.789 ; gain = 12104.215
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 3664.56 seconds; peak allocated memory: 591.773 MB.
==============================================================
File generated on Wed Aug 26 17:03:31 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Wed Aug 26 17:13:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Wed Aug 26 17:21:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Wed Aug 26 18:08:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 104.570 ; gain = 20.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 104.570 ; gain = 20.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:03 ; elapsed = 00:10:42 . Memory (MB): peak = 10438.000 ; gain = 10353.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
WARNING: [SYNCHK 200-23] mSURF.cpp:430: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:22:35 ; elapsed = 00:23:22 . Memory (MB): peak = 12070.879 ; gain = 11986.469
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:395) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:396:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:243:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:219:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:395) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:535) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:535) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_x_y' (mSURF.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'my::SURF::calcHaarPattern_xy' (mSURF.cpp:122) automatically.
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace72' (mSURF.cpp:287) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:449:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:449:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:417:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:417:1) in function 'my::SURF::findCharacteristicPoint73'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace7282'
	 'my::SURF::findCharacteristicPoint73'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>85'
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:33:19 ; elapsed = 00:34:13 . Memory (MB): peak = 12193.238 ; gain = 12108.828
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint73' to 'findCharacteristicPo' (mSURF.cpp:374:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace7282' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:532)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>85' to 'AXIvideo2Mat85' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace9' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:00:05 ; elapsed = 01:00:59 . Memory (MB): peak = 12193.238 ; gain = 12108.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat8512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3663.23 seconds; current allocated memory: 531.013 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.752 seconds; current allocated memory: 559.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.312 seconds; current allocated memory: 559.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.538 seconds; current allocated memory: 560.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.824 seconds; current allocated memory: 560.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.801 seconds; current allocated memory: 561.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.077 seconds; current allocated memory: 562.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.726 seconds; current allocated memory: 562.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.152 seconds; current allocated memory: 563.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.879 seconds; current allocated memory: 564.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 565.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.837 seconds; current allocated memory: 565.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.791 seconds; current allocated memory: 565.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.838 seconds; current allocated memory: 566.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat8512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat8512'.
INFO: [HLS 200-111]  Elapsed time: 5.697 seconds; current allocated memory: 567.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 4.874 seconds; current allocated memory: 568.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fadd_32ns_32ns_32_4_full_dsp_1' to 'surf_Simplified_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fmul_32ns_32ns_32_3_max_dsp_1' to 'surf_Simplified_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_sitofp_32ns_32_4_1' to 'surf_Simplified_sdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_meOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 2.082 seconds; current allocated memory: 569.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_0' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_1' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_2' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_3' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_4' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_0' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_1' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_4' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_sdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 2.713 seconds; current allocated memory: 570.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristisc4' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_ftde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_ftde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 2.626 seconds; current allocated memory: 573.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChavdy' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 3.682 seconds; current allocated memory: 574.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianxdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.038 seconds; current allocated memory: 576.362 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrfYi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristisc4_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChavdy_U(start_for_findChavdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrawdI_U(start_for_integrawdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianxdS_U(start_for_HessianxdS)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:00:59 ; elapsed = 01:02:06 . Memory (MB): peak = 12193.238 ; gain = 12108.828
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 3727.2 seconds; peak allocated memory: 576.362 MB.
==============================================================
File generated on Wed Aug 26 19:11:12 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 09:43:17 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Aug 27 09:49:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Aug 27 09:52:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:33:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mSURF.cpp:1:
mSURF.cpp:482:15: error: use of overloaded operator '>' is ambiguous (with operand types 'float' and 'SurfHB' (aka 'ap_fixed<32, 22, AP_RND>'))
      if(val0 > hessianThreshold)
         ~~~~ ^ ~~~~~~~~~~~~~~~~
...
==============================================================
File generated on Thu Aug 27 09:53:53 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:33:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 105.730 ; gain = 21.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 105.730 ; gain = 21.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:01:47 . Memory (MB): peak = 338.336 ; gain = 253.742
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:22 ; elapsed = 00:03:27 . Memory (MB): peak = 338.336 ; gain = 253.742
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:26).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint75'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint75'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint75'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint75'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace74134'
	 'my::SURF::findCharacteristicPoint75'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 5 process function(s): 
	 'surf_Simplified.entry154'
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'Block_codeRepl47_proc'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:480:9) to (mSURF.cpp:482:24) in function 'my::SURF::findCharacteristicPoint75'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:289:17) to (mSURF.cpp:293:9) in function 'my::SURF::calcLayerDetAndTrace74134'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:295:17) to (mSURF.cpp:299:9) in function 'my::SURF::calcLayerDetAndTrace74134'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:301:17) to (mSURF.cpp:305:9) in function 'my::SURF::calcLayerDetAndTrace74134'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace74134' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:07 ; elapsed = 00:05:13 . Memory (MB): peak = 392.707 ; gain = 308.113
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry154' to 'surf_Simplified.entr' 
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint75' to 'findCharacteristicPo' (mSURF.cpp:371:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace74134' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl47_proc' to 'Block_codeRepl47_pro' (top.cpp:33:2)
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry50' to 'surf_Simplified.entr.1' 
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entr' to 'surf_Simplified.entr.1.1' 
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace8' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:13 ; elapsed = 00:05:19 . Memory (MB): peak = 510.254 ; gain = 425.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr.1' to 'surf_Simplified_entr_1'.
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr.1.1' to 'surf_Simplified_entr_1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 319.946 seconds; current allocated memory: 442.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 442.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 442.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 442.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 443.149 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 443.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 443.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 444.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 444.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 444.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 444.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.896 seconds; current allocated memory: 445.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.039 seconds; current allocated memory: 446.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 447.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.566 seconds; current allocated memory: 448.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 450.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.028 seconds; current allocated memory: 450.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 451.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.221 seconds; current allocated memory: 451.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.091 seconds; current allocated memory: 452.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr_1'.
INFO: [HLS 200-111]  Elapsed time: 1.277 seconds; current allocated memory: 452.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 452.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 453.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 453.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl47_pro'.
INFO: [HLS 200-111]  Elapsed time: 1.335 seconds; current allocated memory: 454.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 455.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 2.968 seconds; current allocated memory: 457.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1' to 'findCharacteristiudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_fcmp_32ns_32ns_1_1_1' to 'surf_Simplified_fvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_fvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mwdI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 4.626 seconds; current allocated memory: 460.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 4.689 seconds; current allocated memory: 462.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_surf_Simplified_entr_1_1_U0' to 'start_for_surf_Siyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_Hessianzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_codeRepl47_pro_U0' to 'start_for_Block_cAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integraBew' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 2.115 seconds; current allocated memory: 464.381 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiudo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_reload_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaxdS_U(start_for_findChaxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c5_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'threshold_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_surf_Siyd2_U(start_for_surf_Siyd2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Hessianzec_U(start_for_Hessianzec)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cAem_U(start_for_Block_cAem)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integraBew_U(start_for_integraBew)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:42 ; elapsed = 00:06:22 . Memory (MB): peak = 552.438 ; gain = 467.844
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 381.935 seconds; peak allocated memory: 464.381 MB.
==============================================================
File generated on Thu Aug 27 10:03:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 10:26:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 11:54:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Aug 27 11:58:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Aug 27 12:01:10 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 105.012 ; gain = 20.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 105.012 ; gain = 20.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 332.094 ; gain = 247.160
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:48 ; elapsed = 00:02:22 . Memory (MB): peak = 332.094 ; gain = 247.160
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace87147'
	 'my::SURF::findCharacteristicPoint88'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 4 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'Block_codeRepl47_proc'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace87147' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:03:45 . Memory (MB): peak = 377.930 ; gain = 292.996
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint88' to 'findCharacteristicPo' (mSURF.cpp:371:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace87147' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl47_proc' to 'Block_codeRepl47_pro' (top.cpp:34:2)
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry50' to 'surf_Simplified.entr' 
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace8' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:03:47 . Memory (MB): peak = 485.609 ; gain = 400.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr' to 'surf_Simplified_entr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 227.023 seconds; current allocated memory: 418.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 418.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 418.894 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 419.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 419.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 419.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 419.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 419.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 420.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 420.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 421.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 422.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 423.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 424.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 425.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 425.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 425.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 426.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 426.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 427.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 428.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 428.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 429.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.348 seconds; current allocated memory: 431.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1_V' to 'findCharacteristiudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.776 seconds; current allocated memory: 434.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChawdI' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 2.162 seconds; current allocated memory: 435.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrayd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 437.212 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiudo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_reload_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChawdI_U(start_for_findChawdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianxdS_U(start_for_HessianxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrayd2_U(start_for_integrayd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:24 ; elapsed = 00:04:11 . Memory (MB): peak = 520.527 ; gain = 435.594
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 250.829 seconds; peak allocated memory: 437.212 MB.
==============================================================
File generated on Thu Aug 27 12:05:35 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 12:13:14 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 105.293 ; gain = 20.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 105.293 ; gain = 20.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:59 . Memory (MB): peak = 331.773 ; gain = 247.355
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:47 ; elapsed = 00:02:21 . Memory (MB): peak = 331.773 ; gain = 247.355
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace87147'
	 'my::SURF::findCharacteristicPoint88'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 4 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'Block_codeRepl47_proc'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace87147' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:03:45 . Memory (MB): peak = 379.223 ; gain = 294.805
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint88' to 'findCharacteristicPo' (mSURF.cpp:371:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace87147' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl47_proc' to 'Block_codeRepl47_pro' (top.cpp:34:2)
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry50' to 'surf_Simplified.entr' 
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace8' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:12 ; elapsed = 00:03:46 . Memory (MB): peak = 485.512 ; gain = 401.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr' to 'surf_Simplified_entr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 226.718 seconds; current allocated memory: 418.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 418.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 418.879 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 419.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 419.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 419.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 419.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 419.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 420.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 420.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 421.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 422.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 423.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 424.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 425.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 425.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 425.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 426.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 426.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 427.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 428.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 428.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 429.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.396 seconds; current allocated memory: 431.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1_V' to 'findCharacteristiudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.749 seconds; current allocated memory: 434.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChawdI' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 435.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrayd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 1.083 seconds; current allocated memory: 437.196 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiudo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_reload_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChawdI_U(start_for_findChawdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianxdS_U(start_for_HessianxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrayd2_U(start_for_integrayd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:24 ; elapsed = 00:04:11 . Memory (MB): peak = 520.770 ; gain = 436.352
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 250.775 seconds; peak allocated memory: 437.196 MB.
==============================================================
File generated on Thu Aug 27 12:18:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 12:23:38 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 12:52:59 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 105.324 ; gain = 21.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 105.324 ; gain = 21.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 196.941 ; gain = 112.930
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'surf_Simplified' (top.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 267.805 ; gain = 183.793
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-731] Internal stream variable 'sum.V' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 2 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 366.113 ; gain = 282.102
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 409.078 ; gain = 325.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.606 seconds; current allocated memory: 346.285 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 346.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 346.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 347.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 347.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 347.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 348.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 348.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrabkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.043 seconds; current allocated memory: 349.812 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrabkb_U(start_for_integrabkb)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 413.906 ; gain = 329.895
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 47.331 seconds; peak allocated memory: 349.812 MB.
==============================================================
File generated on Thu Aug 27 12:54:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 12:59:44 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 105.313 ; gain = 22.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 105.313 ; gain = 22.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 207.230 ; gain = 124.883
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:220: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'surf_Simplified' (top.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 275.766 ; gain = 193.418
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets' .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-731] Internal stream variable 'dets.0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.2' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 1 process function(s): 
	 'my::SURF::calcLayerDetAndTrace64'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace64' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 375.035 ; gain = 292.688
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace64' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:531:2)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 448.379 ; gain = 366.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.792 seconds; current allocated memory: 383.545 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 383.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 384.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 384.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 384.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 385.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 386.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 386.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 387.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 387.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 387.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 387.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 388.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 389.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 390.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 392.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 392.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integraudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_Hessianvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 2.946 seconds; current allocated memory: 393.903 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integraudo_U(start_for_integraudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Hessianvdy_U(start_for_Hessianvdy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:00 . Memory (MB): peak = 466.617 ; gain = 384.270
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 60.595 seconds; peak allocated memory: 393.903 MB.
==============================================================
File generated on Thu Aug 27 13:01:01 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 13:21:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 105.359 ; gain = 22.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 105.359 ; gain = 22.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 206.320 ; gain = 123.738
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:220: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'surf_Simplified' (top.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 275.445 ; gain = 192.863
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets' .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-731] Internal stream variable 'dets.0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.2' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 1 process function(s): 
	 'my::SURF::calcLayerDetAndTrace68'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace68' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 373.488 ; gain = 290.906
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace68' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:531:2)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 448.410 ; gain = 365.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.716 seconds; current allocated memory: 383.328 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 383.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 383.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 384.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 384.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 385.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 385.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 386.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 386.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 387.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 387.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 387.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 388.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 389.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 390.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.371 seconds; current allocated memory: 392.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 1.645 seconds; current allocated memory: 392.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integraudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_Hessianvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 2.987 seconds; current allocated memory: 393.701 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integraudo_U(start_for_integraudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Hessianvdy_U(start_for_Hessianvdy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:01 . Memory (MB): peak = 466.820 ; gain = 384.238
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 60.7 seconds; peak allocated memory: 393.701 MB.
==============================================================
File generated on Thu Aug 27 13:22:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 13:27:00 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 105.449 ; gain = 20.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 105.449 ; gain = 20.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 209.043 ; gain = 124.527
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 277.898 ; gain = 193.383
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets' .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-731] Internal stream variable 'dets.0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.2' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace75'
	 'my::SURF::findCharacteristicPoint'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace75' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 376.484 ; gain = 291.969
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint' to 'findCharacteristicPo' (mSURF.cpp:372:71)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace75' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry33' to 'surf_Simplified.entr' 
WARNING: [XFORM 203-631] Renaming function 'HessianDetector.entry8' to 'HessianDetector.entr' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 479.770 ; gain = 395.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr' to 'surf_Simplified_entr'.
WARNING: [SYN 201-103] Legalizing function name 'HessianDetector.entr' to 'HessianDetector_entr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.799 seconds; current allocated memory: 414.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 414.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 414.847 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 415.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 415.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 415.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 415.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 415.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 416.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 416.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 417.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 418.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 418.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 418.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 418.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 419.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 419.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 419.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 420.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 421.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 421.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 421.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 422.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.344 seconds; current allocated memory: 424.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.566 seconds; current allocated memory: 425.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaudo' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 426.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_Hessianvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrawdI' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 2.185 seconds; current allocated memory: 427.593 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaudo_U(start_for_findChaudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Hessianvdy_U(start_for_Hessianvdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrawdI_U(start_for_integrawdI)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 503.848 ; gain = 419.332
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 62.462 seconds; peak allocated memory: 427.593 MB.
==============================================================
File generated on Thu Aug 27 13:28:25 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-368] AXI_master port 'pointNumber' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 13:32:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 105.234 ; gain = 20.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 105.234 ; gain = 20.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 331.621 ; gain = 247.281
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'surf_Simplified' (top.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:58 ; elapsed = 00:02:33 . Memory (MB): peak = 331.621 ; gain = 247.281
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace87147'
	 'my::SURF::findCharacteristicPoint88'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 4 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'Block_codeRepl47_proc'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace87147' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:31 ; elapsed = 00:04:06 . Memory (MB): peak = 378.281 ; gain = 293.941
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint88' to 'findCharacteristicPo' (mSURF.cpp:392:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace87147' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:531:2)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl47_proc' to 'Block_codeRepl47_pro' (top.cpp:34:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:32 ; elapsed = 00:04:08 . Memory (MB): peak = 474.012 ; gain = 389.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.403 seconds; current allocated memory: 407.674 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 407.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 408.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 408.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 408.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 408.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 409.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 409.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 410.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 411.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 412.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 413.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 413.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 413.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 414.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 414.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 415.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 416.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 416.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 417.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.348 seconds; current allocated memory: 419.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1_V' to 'findCharacteristiudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.675 seconds; current allocated memory: 421.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChawdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 1.701 seconds; current allocated memory: 422.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integraxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_Hessianyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 423.280 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiudo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_reload_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChawdI_U(start_for_findChawdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integraxdS_U(start_for_integraxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Hessianyd2_U(start_for_Hessianyd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:45 ; elapsed = 00:04:33 . Memory (MB): peak = 503.832 ; gain = 419.492
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 272.808 seconds; peak allocated memory: 423.280 MB.
==============================================================
File generated on Thu Aug 27 13:37:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 14:16:37 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 105.344 ; gain = 20.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 105.344 ; gain = 20.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:01:01 . Memory (MB): peak = 331.738 ; gain = 247.184
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:57 ; elapsed = 00:02:32 . Memory (MB): peak = 331.738 ; gain = 247.184
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace87147'
	 'my::SURF::findCharacteristicPoint88'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 4 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'Block_codeRepl47_proc'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace87147' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:33 ; elapsed = 00:04:09 . Memory (MB): peak = 379.176 ; gain = 294.621
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint88' to 'findCharacteristicPo' (mSURF.cpp:371:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace87147' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl47_proc' to 'Block_codeRepl47_pro' (top.cpp:34:2)
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry33' to 'surf_Simplified.entr' 
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace8' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:35 ; elapsed = 00:04:11 . Memory (MB): peak = 484.813 ; gain = 400.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr' to 'surf_Simplified_entr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 251.38 seconds; current allocated memory: 418.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 418.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 418.496 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 418.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 419.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 419.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 419.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 419.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 419.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 420.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 421.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 422.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 423.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 424.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 424.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 425.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 425.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 425.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 426.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 427.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 427.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 427.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 428.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.384 seconds; current allocated memory: 430.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1_V' to 'findCharacteristiudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.823 seconds; current allocated memory: 433.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChawdI' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 1.995 seconds; current allocated memory: 434.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrayd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 2.162 seconds; current allocated memory: 435.713 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiudo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_reload_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChawdI_U(start_for_findChawdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianxdS_U(start_for_HessianxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrayd2_U(start_for_integrayd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:47 ; elapsed = 00:04:36 . Memory (MB): peak = 518.449 ; gain = 433.895
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 275.96 seconds; peak allocated memory: 435.713 MB.
==============================================================
File generated on Thu Aug 27 14:21:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
==============================================================
File generated on Thu Aug 27 14:22:09 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'keyPoints' has a depth of '600'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 14:27:43 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 105.250 ; gain = 20.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 105.250 ; gain = 20.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 331.508 ; gain = 246.871
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'surf_Simplified' (top.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:00 ; elapsed = 00:02:33 . Memory (MB): peak = 331.508 ; gain = 246.871
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint87'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint87'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint87'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint87'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace86'
	 'my::SURF::findCharacteristicPoint87'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace86' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:33 ; elapsed = 00:04:07 . Memory (MB): peak = 377.727 ; gain = 293.090
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint87' to 'findCharacteristicPo' (mSURF.cpp:392:6)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace86' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:531:2)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:35 ; elapsed = 00:04:08 . Memory (MB): peak = 461.859 ; gain = 377.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 248.873 seconds; current allocated memory: 396.082 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 396.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 396.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 397.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 397.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 397.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 398.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 399.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 399.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 400.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 400.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 400.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 400.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 401.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 402.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 402.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 403.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.341 seconds; current allocated memory: 405.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.684 seconds; current allocated memory: 406.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChaudo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 407.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integravdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.143 seconds; current allocated memory: 408.100 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChaudo_U(start_for_findChaudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integravdy_U(start_for_integravdy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianwdI_U(start_for_HessianwdI)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:44 ; elapsed = 00:04:29 . Memory (MB): peak = 483.633 ; gain = 398.996
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 268.902 seconds; peak allocated memory: 408.100 MB.
==============================================================
File generated on Thu Aug 27 14:32:23 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 15:04:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 105.129 ; gain = 20.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 105.129 ; gain = 20.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 208.621 ; gain = 124.191
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'surf_Simplified' (top.cpp:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 277.238 ; gain = 192.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets' .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-731] Internal stream variable 'dets.0' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.1' is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'dets.2' is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace75'
	 'my::SURF::findCharacteristicPoint'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 3 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace75' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 376.977 ; gain = 292.547
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint' to 'findCharacteristicPo' (mSURF.cpp:392:71)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace75' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:531:2)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 460.383 ; gain = 375.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.438 seconds; current allocated memory: 395.444 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 395.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 396.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 396.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 396.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 397.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 398.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 398.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 399.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 399.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 399.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 399.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 399.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 400.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 401.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 401.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 402.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.329 seconds; current allocated memory: 404.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.577 seconds; current allocated memory: 405.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 405.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'keyPoints_V' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integraudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_Hessianvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_keyPoints_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_keyPoints_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'surf_Simplified/m_axi_pointNumber_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'surf_Simplified/m_axi_pointNumber_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 3.016 seconds; current allocated memory: 406.747 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integraudo_U(start_for_integraudo)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Hessianvdy_U(start_for_Hessianvdy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 481.008 ; gain = 396.578
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 60.348 seconds; peak allocated memory: 406.747 MB.
==============================================================
File generated on Thu Aug 27 15:05:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated on Thu Aug 27 15:58:27 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Aug 27 16:03:07 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Aug 27 16:05:57 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Aug 27 16:07:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Aug 27 17:02:03 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mSURF.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: top.cpp:34:50
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 105.188 ; gain = 23.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 105.188 ; gain = 23.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::init' into 'hls::Mat<600, 800, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>.1' into 'hls::AXIGetBitFields<24, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, unsigned char>' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::write' into 'hls::Mat<600, 800, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator<<' into 'hls::AXIvideo2Mat<24, 600, 800, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::read' into 'hls::Mat<600, 800, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<600, 800, 4096>::operator>>' into 'my::SURF::integralImg' (mSURF.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:01:08 . Memory (MB): peak = 331.359 ; gain = 249.387
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mSURF.cpp:427: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:46 ; elapsed = 00:02:30 . Memory (MB): peak = 331.359 ; gain = 249.387
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 3 to 1 for loop 'findCharacteristicPoint_layer' (mSURF.cpp:393:1) in function 'my::SURF::findCharacteristicPoint'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 801 for loop 'calcLayerDetAndTrace_col' (mSURF.cpp:241:1) in function 'my::SURF::calcLayerDetAndTrace'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 601 for loop 'calcLayerDetAndTrace_row' (mSURF.cpp:217:1) in function 'my::SURF::calcLayerDetAndTrace'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'my::SURF::integralImg' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'findCharacteristicPoint_layer' (mSURF.cpp:392) in function 'my::SURF::findCharacteristicPoint' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'bRow.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dets.V.V' (mSURF.cpp:532) .
INFO: [XFORM 203-101] Partitioning array 's.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'img.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dets.V.V' (mSURF.cpp:532) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'Dy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dxy.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'Dx.V' in dimension 3 automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 858 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 791 for loop 'findCharacteristicPoint_c0' (mSURF.cpp:446:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop upper bound from 559 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 591 for loop 'findCharacteristicPoint_r0' (mSURF.cpp:414:1) in function 'my::SURF::findCharacteristicPoint88'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 800 for loop 'loop_width' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 600 for loop 'loop_height' in function 'hls::AXIvideo2Mat<24, 600, 800, 4096>'.
INFO: [XFORM 203-712] Applying dataflow to function 'my::SURF::HessianDetector', detected/extracted 2 process function(s): 
	 'my::SURF::calcLayerDetAndTrace8797'
	 'my::SURF::findCharacteristicPoint88'.
INFO: [XFORM 203-712] Applying dataflow to function 'surf_Simplified', detected/extracted 4 process function(s): 
	 'hls::AXIvideo2Mat<24, 600, 800, 4096>'
	 'my::SURF::integralImg'
	 'Block_codeRepl47_proc'
	 'my::SURF::HessianDetector'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:79:5) in function 'my::SURF::integralImg'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mSURF.cpp:105:3) to (mSURF.cpp:104:45) in function 'my::SURF::calcHaarPattern_x_y'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i8P.i2' into 'my::SURF::integralImg' (mSURF.cpp:77).
INFO: [XFORM 203-602] Inlining function 'my::SURF::calcHaarPattern_xy' into 'my::SURF::calcLayerDetAndTrace8797' (mSURF.cpp:284) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:08 ; elapsed = 00:03:52 . Memory (MB): peak = 378.531 ; gain = 296.559
WARNING: [XFORM 203-631] Renaming function 'my::SURF::integralImg' to 'integralImg' (mSURF.cpp:51)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::findCharacteristicPoint88' to 'findCharacteristicPo' (mSURF.cpp:371:10)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcLayerDetAndTrace8797' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::calcHaarPattern_x_y' to 'calcHaarPattern_x_y' (mSURF.cpp:100)
WARNING: [XFORM 203-631] Renaming function 'my::SURF::HessianDetector' to 'HessianDetector' (mSURF.cpp:529)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<24, 600, 800, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl47_proc' to 'Block_codeRepl47_pro' (top.cpp:34:2)
WARNING: [XFORM 203-631] Renaming function 'surf_Simplified.entry11' to 'surf_Simplified.entr' 
WARNING: [XFORM 203-631] Renaming function 'calcLayerDetAndTrace8' to 'calcLayerDetAndTrace' (mSURF.cpp:175)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:03:54 . Memory (MB): peak = 484.887 ; gain = 402.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'surf_Simplified' ...
WARNING: [SYN 201-103] Legalizing function name 'surf_Simplified.entr' to 'surf_Simplified_entr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 234.699 seconds; current allocated memory: 418.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 418.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 418.597 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 418.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 419.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 419.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 419.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 419.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 420.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 420.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 421.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 422.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 423.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 424.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 424.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 425.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 425.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 426.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 426.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 427.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integralImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'integralImg'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 427.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl47_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl47_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 428.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcHaarPattern_x_y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_16s_11ns_16_1_1' to 'surf_Simplified_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcHaarPattern_x_y'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 429.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcLayerDetAndTrace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'MSB_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sumBuf' to 'calcLayerDetAndTrcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_sizes' to 'calcLayerDetAndTrdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_0' to 'calcLayerDetAndTreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_1' to 'calcLayerDetAndTrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_2' to 'calcLayerDetAndTrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_3' to 'calcLayerDetAndTrhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dx_V_4' to 'calcLayerDetAndTribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_0' to 'calcLayerDetAndTrjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_1' to 'calcLayerDetAndTrkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_2' to 'calcLayerDetAndTrlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_3' to 'calcLayerDetAndTrmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dy_V_4' to 'calcLayerDetAndTrncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_2' to 'calcLayerDetAndTrocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_3' to 'calcLayerDetAndTrpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_0' to 'calcLayerDetAndTrqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_1' to 'calcLayerDetAndTrrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calcLayerDetAndTrace_Dxy_V_4' to 'calcLayerDetAndTrsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_16s_16_1_1' to 'surf_Simplified_mtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcLayerDetAndTrace'.
INFO: [HLS 200-111]  Elapsed time: 1.407 seconds; current allocated memory: 431.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findCharacteristicPo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'bRow_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bRow_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'MSB_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'findCharacteristicPo_N1_V' to 'findCharacteristiudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmpPointNum' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'surf_Simplified_mul_mul_11ns_14s_14_1_1' to 'surf_Simplified_mvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'surf_Simplified_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'findCharacteristicPo'.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 433.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HessianDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_findCharacteristicPo_U0' to 'start_for_findChawdI' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_keyPoints_V_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'HessianDetector/m_axi_pointNumber_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'HessianDetector'.
INFO: [HLS 200-111]  Elapsed time: 2.309 seconds; current allocated memory: 435.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'surf_Simplified' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/pointNumber' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/video_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/keyPoints_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/kpn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'surf_Simplified/threshold' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'surf_Simplified' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'kpn' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'threshold' to AXI-Lite port threshold.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_HessianDetector_U0' to 'start_for_HessianxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_integralImg_U0' to 'start_for_integrayd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'surf_Simplified'.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 436.857 MB.
INFO: [RTMG 210-278] Implementing memory 'integralImg_buf_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'calcLayerDetAndTrcud_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrdEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTreOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTreOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrfYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrfYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrg8j_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTrhbi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrhbi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'calcLayerDetAndTribs' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'calcLayerDetAndTrsc4_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'findCharacteristiudo_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'dets_0_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_1_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dets_2_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_reload_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pointNumber_offset_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findChawdI_U(start_for_findChawdI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyPoints_V_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'kpn_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_0_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_1_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_data_stream_2_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'this_assign_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_HessianxdS_U(start_for_HessianxdS)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_integrayd2_U(start_for_integrayd2)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:22 ; elapsed = 00:04:19 . Memory (MB): peak = 520.645 ; gain = 438.672
INFO: [SYSC 207-301] Generating SystemC RTL for surf_Simplified.
INFO: [VHDL 208-304] Generating VHDL RTL for surf_Simplified.
INFO: [VLOG 209-307] Generating Verilog RTL for surf_Simplified.
INFO: [HLS 200-112] Total elapsed time: 259.297 seconds; peak allocated memory: 436.857 MB.
==============================================================
File generated on Thu Aug 27 17:06:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
