INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/sequence_detector/sequence_detector.srcs/sources_1/imports/d_FF_srcs/d_flipflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/sequence_detector/sequence_detector.srcs/sources_1/imports/DigitalSystemDesign/Lab5/clock_divider/clock_divider.srcs/sources_1/imports/sources_1/imports/counter_srcs/nbit_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/sequence_detector/sequence_detector.srcs/sources_1/new/sequence_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/Lab7/sequence_detector/sequence_detector.srcs/sim_1/new/tb_sequence_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sequence_detector
