;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 03.05.2014 09:47:32 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x04D10000  	1233
0x0008	0x03D90000  	985
0x000C	0x03D90000  	985
0x0010	0x03D90000  	985
0x0014	0x03D90000  	985
0x0018	0x03D90000  	985
0x001C	0x03D90000  	985
0x0020	0x03D90000  	985
0x0024	0x03D90000  	985
0x0028	0x03D90000  	985
0x002C	0x03D90000  	985
0x0030	0x03D90000  	985
0x0034	0x03D90000  	985
0x0038	0x03D90000  	985
0x003C	0x03D90000  	985
0x0040	0x03D90000  	985
0x0044	0x03D90000  	985
0x0048	0x03D90000  	985
0x004C	0x03D90000  	985
0x0050	0x03D90000  	985
0x0054	0x03D90000  	985
0x0058	0x03D90000  	985
0x005C	0x03D90000  	985
0x0060	0x03D90000  	985
0x0064	0x03D90000  	985
0x0068	0x03D90000  	985
0x006C	0x03D90000  	985
0x0070	0x03D90000  	985
0x0074	0x03D90000  	985
0x0078	0x03D90000  	985
0x007C	0x03D90000  	985
0x0080	0x03D90000  	985
0x0084	0x03D90000  	985
0x0088	0x03D90000  	985
0x008C	0x03D90000  	985
0x0090	0x03D90000  	985
0x0094	0x03D90000  	985
0x0098	0x03D90000  	985
0x009C	0x03D90000  	985
0x00A0	0x03D90000  	985
0x00A4	0x03D90000  	985
0x00A8	0x03D90000  	985
0x00AC	0x03D90000  	985
0x00B0	0x03D90000  	985
0x00B4	0x03D90000  	985
0x00B8	0x03D90000  	985
0x00BC	0x03D90000  	985
0x00C0	0x03D90000  	985
0x00C4	0x03D90000  	985
0x00C8	0x03D90000  	985
0x00CC	0x03D90000  	985
0x00D0	0x03D90000  	985
0x00D4	0x03D90000  	985
0x00D8	0x03D90000  	985
0x00DC	0x03D90000  	985
0x00E0	0x03D90000  	985
0x00E4	0x03D90000  	985
0x00E8	0x03D90000  	985
0x00EC	0x03D90000  	985
0x00F0	0x03D90000  	985
0x00F4	0x03D90000  	985
0x00F8	0x03D90000  	985
0x00FC	0x03D90000  	985
0x0100	0x03D90000  	985
0x0104	0x03D90000  	985
0x0108	0x03D90000  	985
0x010C	0x03D90000  	985
0x0110	0x03D90000  	985
0x0114	0x03D90000  	985
0x0118	0x03D90000  	985
0x011C	0x03D90000  	985
0x0120	0x03D90000  	985
0x0124	0x03D90000  	985
0x0128	0x03D90000  	985
0x012C	0x03D90000  	985
; end of ____SysVT
_main:
;test.c, 8 :: 		void main()
0x04D0	0xB081    SUB	SP, SP, #4
0x04D2	0xF7FFFF85  BL	992
0x04D6	0xF000F825  BL	1316
0x04DA	0xF7FFFF73  BL	964
;test.c, 10 :: 		unsigned int t = 900;
;test.c, 12 :: 		setup();
0x04DE	0xF7FFFF29  BL	_setup+0
;test.c, 14 :: 		while(1)
L_main27:
;test.c, 17 :: 		if(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_3))
0x04E2	0xF2400108  MOVW	R1, #8
0x04E6	0x480E    LDR	R0, [PC, #56]
0x04E8	0xF7FFFF1A  BL	_GPIO_ReadInputDataBit+0
0x04EC	0xB118    CBZ	R0, L_main29
;test.c, 19 :: 		t = 400;
0x04EE	0xF2401090  MOVW	R0, #400
0x04F2	0x9000    STR	R0, [SP, #0]
;test.c, 20 :: 		}
0x04F4	0xE002    B	L_main30
L_main29:
;test.c, 23 :: 		t = 900;
0x04F6	0xF2403084  MOVW	R0, #900
0x04FA	0x9000    STR	R0, [SP, #0]
;test.c, 24 :: 		}
L_main30:
;test.c, 26 :: 		GPIO_SetBits(GPIOA, GPIO_Pin_0);
0x04FC	0xF2400101  MOVW	R1, #1
0x0500	0x4807    LDR	R0, [PC, #28]
0x0502	0xF7FFFF41  BL	_GPIO_SetBits+0
;test.c, 27 :: 		VDelay_ms(t);
0x0506	0x9800    LDR	R0, [SP, #0]
0x0508	0xF7FFFF42  BL	_VDelay_ms+0
;test.c, 28 :: 		GPIO_ResetBits(GPIOA, GPIO_Pin_0);
0x050C	0xF2400101  MOVW	R1, #1
0x0510	0x4803    LDR	R0, [PC, #12]
0x0512	0xF7FFFEBB  BL	_GPIO_ResetBits+0
;test.c, 29 :: 		VDelay_ms(t);
0x0516	0x9800    LDR	R0, [SP, #0]
0x0518	0xF7FFFF3A  BL	_VDelay_ms+0
;test.c, 30 :: 		};
0x051C	0xE7E1    B	L_main27
;test.c, 31 :: 		}
L_end_main:
L__main_end_loop:
0x051E	0xE7FE    B	L__main_end_loop
0x0520	0x08004001  	#1073809408
; end of _main
_setup:
;test.c, 34 :: 		void setup()
0x0334	0xB082    SUB	SP, SP, #8
0x0336	0xF8CDE000  STR	LR, [SP, #0]
;test.c, 38 :: 		RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
0x033A	0x2101    MOVS	R1, #1
0x033C	0xF04F0004  MOV	R0, #4
0x0340	0xF7FFFF8C  BL	_RCC_APB2PeriphClockCmd+0
;test.c, 39 :: 		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
0x0344	0xF2400001  MOVW	R0, #1
0x0348	0xF8AD0004  STRH	R0, [SP, #4]
;test.c, 40 :: 		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
0x034C	0x2010    MOVS	R0, #16
0x034E	0xF88D0007  STRB	R0, [SP, #7]
;test.c, 41 :: 		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
0x0352	0x2001    MOVS	R0, #1
0x0354	0xF88D0006  STRB	R0, [SP, #6]
;test.c, 43 :: 		GPIO_Init(GPIOA, &GPIO_InitStructure);
0x0358	0xA801    ADD	R0, SP, #4
0x035A	0x4601    MOV	R1, R0
0x035C	0x4809    LDR	R0, [PC, #36]
0x035E	0xF7FFFEE7  BL	_GPIO_Init+0
;test.c, 45 :: 		GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
0x0362	0xF2400008  MOVW	R0, #8
0x0366	0xF8AD0004  STRH	R0, [SP, #4]
;test.c, 46 :: 		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
0x036A	0x2048    MOVS	R0, #72
0x036C	0xF88D0007  STRB	R0, [SP, #7]
;test.c, 48 :: 		GPIO_Init(GPIOA, &GPIO_InitStructure);
0x0370	0xA801    ADD	R0, SP, #4
0x0372	0x4601    MOV	R1, R0
0x0374	0x4803    LDR	R0, [PC, #12]
0x0376	0xF7FFFEDB  BL	_GPIO_Init+0
;test.c, 49 :: 		}
L_end_setup:
0x037A	0xF8DDE000  LDR	LR, [SP, #0]
0x037E	0xB002    ADD	SP, SP, #8
0x0380	0x4770    BX	LR
0x0382	0xBF00    NOP
0x0384	0x08004001  	#1073809408
; end of _setup
_RCC_APB2PeriphClockCmd:
;stm32f10x_rcc.c, 1095 :: 		void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
; NewState start address is: 4 (R1)
; RCC_APB2Periph start address is: 0 (R0)
; NewState end address is: 4 (R1)
; RCC_APB2Periph end address is: 0 (R0)
; RCC_APB2Periph start address is: 0 (R0)
; NewState start address is: 4 (R1)
;stm32f10x_rcc.c, 1100 :: 		if (NewState != DISABLE)
0x025C	0xB121    CBZ	R1, L_RCC_APB2PeriphClockCmd58
; NewState end address is: 4 (R1)
;stm32f10x_rcc.c, 1102 :: 		RCC->APB2ENR |= RCC_APB2Periph;
0x025E	0x4B05    LDR	R3, [PC, #20]
0x0260	0x681A    LDR	R2, [R3, #0]
0x0262	0x4302    ORRS	R2, R0
; RCC_APB2Periph end address is: 0 (R0)
0x0264	0x601A    STR	R2, [R3, #0]
;stm32f10x_rcc.c, 1103 :: 		}
0x0266	0xE004    B	L_RCC_APB2PeriphClockCmd59
L_RCC_APB2PeriphClockCmd58:
;stm32f10x_rcc.c, 1106 :: 		RCC->APB2ENR &= ~RCC_APB2Periph;
; RCC_APB2Periph start address is: 0 (R0)
0x0268	0x43C4    MVN	R4, R0
; RCC_APB2Periph end address is: 0 (R0)
0x026A	0x4B02    LDR	R3, [PC, #8]
0x026C	0x681A    LDR	R2, [R3, #0]
0x026E	0x4022    ANDS	R2, R4
0x0270	0x601A    STR	R2, [R3, #0]
;stm32f10x_rcc.c, 1107 :: 		}
L_RCC_APB2PeriphClockCmd59:
;stm32f10x_rcc.c, 1108 :: 		}
L_end_RCC_APB2PeriphClockCmd:
0x0272	0x4770    BX	LR
0x0274	0x10184002  	#1073877016
; end of _RCC_APB2PeriphClockCmd
_GPIO_Init:
;stm32f10x_gpio.c, 183 :: 		void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
; GPIO_InitStruct start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
; GPIO_InitStruct end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_InitStruct start address is: 4 (R1)
;stm32f10x_gpio.c, 185 :: 		uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
;stm32f10x_gpio.c, 186 :: 		uint32_t tmpreg = 0x00, pinmask = 0x00;
;stm32f10x_gpio.c, 193 :: 		currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
0x0130	0x1CCA    ADDS	R2, R1, #3
0x0132	0x7813    LDRB	R3, [R2, #0]
0x0134	0xB2DE    UXTB	R6, R3
0x0136	0xF006060F  AND	R6, R6, #15
; currentmode start address is: 24 (R6)
;stm32f10x_gpio.c, 194 :: 		if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
0x013A	0xB2DA    UXTB	R2, R3
0x013C	0xF0020210  AND	R2, R2, #16
0x0140	0xB11A    CBZ	R2, L__GPIO_Init78
;stm32f10x_gpio.c, 199 :: 		currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
0x0142	0x1C8A    ADDS	R2, R1, #2
0x0144	0x7812    LDRB	R2, [R2, #0]
0x0146	0x4316    ORRS	R6, R2
; currentmode end address is: 24 (R6)
;stm32f10x_gpio.c, 200 :: 		}
0x0148	0xE7FF    B	L_GPIO_Init40
L__GPIO_Init78:
;stm32f10x_gpio.c, 194 :: 		if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
;stm32f10x_gpio.c, 200 :: 		}
L_GPIO_Init40:
;stm32f10x_gpio.c, 203 :: 		if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
; currentmode start address is: 24 (R6)
0x014A	0x880A    LDRH	R2, [R1, #0]
0x014C	0xF00202FF  AND	R2, R2, #255
0x0150	0x2A00    CMP	R2, #0
0x0152	0xD035    BEQ	L__GPIO_Init80
;stm32f10x_gpio.c, 205 :: 		tmpreg = GPIOx->CRL;
0x0154	0x6807    LDR	R7, [R0, #0]
; tmpreg start address is: 28 (R7)
;stm32f10x_gpio.c, 206 :: 		for (pinpos = 0x00; pinpos < 0x08; pinpos++)
; pinpos start address is: 20 (R5)
0x0156	0xF2400500  MOVW	R5, #0
; GPIO_InitStruct end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; pinpos end address is: 20 (R5)
; currentmode end address is: 24 (R6)
; tmpreg end address is: 28 (R7)
L_GPIO_Init42:
; pinpos start address is: 20 (R5)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 24 (R6)
; GPIO_InitStruct start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
0x015A	0x2D08    CMP	R5, #8
0x015C	0xD22C    BCS	L_GPIO_Init43
;stm32f10x_gpio.c, 208 :: 		pos = ((uint32_t)0x01) << pinpos;
0x015E	0xF04F0201  MOV	R2, #1
0x0162	0xFA02F305  LSL	R3, R2, R5
;stm32f10x_gpio.c, 210 :: 		currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
0x0166	0x880A    LDRH	R2, [R1, #0]
0x0168	0x401A    ANDS	R2, R3
;stm32f10x_gpio.c, 211 :: 		if (currentpin == pos)
0x016A	0x429A    CMP	R2, R3
0x016C	0xD122    BNE	L__GPIO_Init79
;stm32f10x_gpio.c, 213 :: 		pos = pinpos << 2;
0x016E	0x00AC    LSLS	R4, R5, #2
;stm32f10x_gpio.c, 215 :: 		pinmask = ((uint32_t)0x0F) << pos;
0x0170	0xF04F020F  MOV	R2, #15
0x0174	0x40A2    LSLS	R2, R4
;stm32f10x_gpio.c, 216 :: 		tmpreg &= ~pinmask;
0x0176	0x43D2    MVN	R2, R2
0x0178	0xEA070302  AND	R3, R7, R2, LSL #0
; tmpreg end address is: 28 (R7)
;stm32f10x_gpio.c, 218 :: 		tmpreg |= (currentmode << pos);
0x017C	0xFA06F204  LSL	R2, R6, R4
0x0180	0xEA430202  ORR	R2, R3, R2, LSL #0
; tmpreg start address is: 16 (R4)
0x0184	0x4614    MOV	R4, R2
;stm32f10x_gpio.c, 220 :: 		if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
0x0186	0x1CCA    ADDS	R2, R1, #3
0x0188	0x7812    LDRB	R2, [R2, #0]
0x018A	0x2A28    CMP	R2, #40
0x018C	0xD106    BNE	L_GPIO_Init46
;stm32f10x_gpio.c, 222 :: 		GPIOx->BRR = (((uint32_t)0x01) << pinpos);
0x018E	0xF2000314  ADDW	R3, R0, #20
0x0192	0xF04F0201  MOV	R2, #1
0x0196	0x40AA    LSLS	R2, R5
0x0198	0x601A    STR	R2, [R3, #0]
;stm32f10x_gpio.c, 223 :: 		}
0x019A	0xE009    B	L_GPIO_Init47
L_GPIO_Init46:
;stm32f10x_gpio.c, 227 :: 		if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
0x019C	0x1CCA    ADDS	R2, R1, #3
0x019E	0x7812    LDRB	R2, [R2, #0]
0x01A0	0x2A48    CMP	R2, #72
0x01A2	0xD105    BNE	L_GPIO_Init48
;stm32f10x_gpio.c, 229 :: 		GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
0x01A4	0xF2000310  ADDW	R3, R0, #16
0x01A8	0xF04F0201  MOV	R2, #1
0x01AC	0x40AA    LSLS	R2, R5
0x01AE	0x601A    STR	R2, [R3, #0]
;stm32f10x_gpio.c, 230 :: 		}
L_GPIO_Init48:
;stm32f10x_gpio.c, 231 :: 		}
L_GPIO_Init47:
;stm32f10x_gpio.c, 232 :: 		}
0x01B0	0x4627    MOV	R7, R4
0x01B2	0xE7FF    B	L_GPIO_Init45
; tmpreg end address is: 16 (R4)
L__GPIO_Init79:
;stm32f10x_gpio.c, 211 :: 		if (currentpin == pos)
;stm32f10x_gpio.c, 232 :: 		}
L_GPIO_Init45:
;stm32f10x_gpio.c, 206 :: 		for (pinpos = 0x00; pinpos < 0x08; pinpos++)
; tmpreg start address is: 28 (R7)
0x01B4	0x1C6D    ADDS	R5, R5, #1
;stm32f10x_gpio.c, 233 :: 		}
; pinpos end address is: 20 (R5)
0x01B6	0xE7D0    B	L_GPIO_Init42
L_GPIO_Init43:
;stm32f10x_gpio.c, 234 :: 		GPIOx->CRL = tmpreg;
0x01B8	0x6007    STR	R7, [R0, #0]
; GPIO_InitStruct end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; currentmode end address is: 24 (R6)
; tmpreg end address is: 28 (R7)
0x01BA	0x460D    MOV	R5, R1
0x01BC	0x4601    MOV	R1, R0
;stm32f10x_gpio.c, 235 :: 		}
0x01BE	0xE001    B	L_GPIO_Init41
L__GPIO_Init80:
;stm32f10x_gpio.c, 203 :: 		if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
0x01C0	0x460D    MOV	R5, R1
0x01C2	0x4601    MOV	R1, R0
;stm32f10x_gpio.c, 235 :: 		}
L_GPIO_Init41:
;stm32f10x_gpio.c, 238 :: 		if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
; currentmode start address is: 24 (R6)
; GPIO_InitStruct start address is: 20 (R5)
; GPIOx start address is: 4 (R1)
0x01C4	0x882A    LDRH	R2, [R5, #0]
0x01C6	0xF1B20FFF  CMP	R2, #255
0x01CA	0xD935    BLS	L_GPIO_Init49
;stm32f10x_gpio.c, 240 :: 		tmpreg = GPIOx->CRH;
0x01CC	0x1D0A    ADDS	R2, R1, #4
0x01CE	0x6817    LDR	R7, [R2, #0]
; tmpreg start address is: 28 (R7)
;stm32f10x_gpio.c, 241 :: 		for (pinpos = 0x00; pinpos < 0x08; pinpos++)
; pinpos start address is: 0 (R0)
0x01D0	0xF2400000  MOVW	R0, #0
; GPIOx end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
L_GPIO_Init50:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; GPIOx start address is: 4 (R1)
; GPIO_InitStruct start address is: 20 (R5)
; GPIO_InitStruct end address is: 20 (R5)
; currentmode start address is: 24 (R6)
; currentmode end address is: 24 (R6)
0x01D4	0x2808    CMP	R0, #8
0x01D6	0xD22D    BCS	L_GPIO_Init51
; GPIO_InitStruct end address is: 20 (R5)
; currentmode end address is: 24 (R6)
;stm32f10x_gpio.c, 243 :: 		pos = (((uint32_t)0x01) << (pinpos + 0x08));
; currentmode start address is: 24 (R6)
; GPIO_InitStruct start address is: 20 (R5)
0x01D8	0xF2000308  ADDW	R3, R0, #8
0x01DC	0xF04F0201  MOV	R2, #1
0x01E0	0xFA02F303  LSL	R3, R2, R3
;stm32f10x_gpio.c, 245 :: 		currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
0x01E4	0x882A    LDRH	R2, [R5, #0]
0x01E6	0x401A    ANDS	R2, R3
;stm32f10x_gpio.c, 246 :: 		if (currentpin == pos)
0x01E8	0x429A    CMP	R2, R3
0x01EA	0xD121    BNE	L__GPIO_Init81
;stm32f10x_gpio.c, 248 :: 		pos = pinpos << 2;
0x01EC	0x0084    LSLS	R4, R0, #2
;stm32f10x_gpio.c, 250 :: 		pinmask = ((uint32_t)0x0F) << pos;
0x01EE	0xF04F020F  MOV	R2, #15
0x01F2	0x40A2    LSLS	R2, R4
;stm32f10x_gpio.c, 251 :: 		tmpreg &= ~pinmask;
0x01F4	0x43D2    MVN	R2, R2
0x01F6	0x4017    ANDS	R7, R2
; tmpreg end address is: 28 (R7)
;stm32f10x_gpio.c, 253 :: 		tmpreg |= (currentmode << pos);
0x01F8	0xFA06F204  LSL	R2, R6, R4
0x01FC	0x4317    ORRS	R7, R2
; tmpreg start address is: 28 (R7)
;stm32f10x_gpio.c, 255 :: 		if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
0x01FE	0x1CEA    ADDS	R2, R5, #3
0x0200	0x7812    LDRB	R2, [R2, #0]
0x0202	0x2A28    CMP	R2, #40
0x0204	0xD107    BNE	L_GPIO_Init54
;stm32f10x_gpio.c, 257 :: 		GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
0x0206	0xF2010414  ADDW	R4, R1, #20
0x020A	0xF2000308  ADDW	R3, R0, #8
0x020E	0xF04F0201  MOV	R2, #1
0x0212	0x409A    LSLS	R2, R3
0x0214	0x6022    STR	R2, [R4, #0]
;stm32f10x_gpio.c, 258 :: 		}
L_GPIO_Init54:
;stm32f10x_gpio.c, 260 :: 		if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
0x0216	0x1CEA    ADDS	R2, R5, #3
0x0218	0x7812    LDRB	R2, [R2, #0]
0x021A	0x2A48    CMP	R2, #72
0x021C	0xD107    BNE	L_GPIO_Init55
;stm32f10x_gpio.c, 262 :: 		GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
0x021E	0xF2010410  ADDW	R4, R1, #16
0x0222	0xF2000308  ADDW	R3, R0, #8
0x0226	0xF04F0201  MOV	R2, #1
0x022A	0x409A    LSLS	R2, R3
0x022C	0x6022    STR	R2, [R4, #0]
;stm32f10x_gpio.c, 263 :: 		}
L_GPIO_Init55:
;stm32f10x_gpio.c, 264 :: 		}
0x022E	0xE7FF    B	L_GPIO_Init53
; tmpreg end address is: 28 (R7)
L__GPIO_Init81:
;stm32f10x_gpio.c, 246 :: 		if (currentpin == pos)
;stm32f10x_gpio.c, 264 :: 		}
L_GPIO_Init53:
;stm32f10x_gpio.c, 241 :: 		for (pinpos = 0x00; pinpos < 0x08; pinpos++)
; tmpreg start address is: 28 (R7)
0x0230	0x1C40    ADDS	R0, R0, #1
;stm32f10x_gpio.c, 265 :: 		}
; GPIO_InitStruct end address is: 20 (R5)
; currentmode end address is: 24 (R6)
; pinpos end address is: 0 (R0)
0x0232	0xE7CF    B	L_GPIO_Init50
L_GPIO_Init51:
;stm32f10x_gpio.c, 266 :: 		GPIOx->CRH = tmpreg;
0x0234	0x1D0A    ADDS	R2, R1, #4
; GPIOx end address is: 4 (R1)
0x0236	0x6017    STR	R7, [R2, #0]
; tmpreg end address is: 28 (R7)
;stm32f10x_gpio.c, 267 :: 		}
L_GPIO_Init49:
;stm32f10x_gpio.c, 268 :: 		}
L_end_GPIO_Init:
0x0238	0x4770    BX	LR
; end of _GPIO_Init
_GPIO_ReadInputDataBit:
;stm32f10x_gpio.c, 291 :: 		uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
; GPIO_Pin start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
; GPIO_Pin end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_Pin start address is: 4 (R1)
;stm32f10x_gpio.c, 293 :: 		uint8_t bitstatus = 0x00;
;stm32f10x_gpio.c, 299 :: 		if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
0x0320	0xF2000208  ADDW	R2, R0, #8
; GPIOx end address is: 0 (R0)
0x0324	0x6812    LDR	R2, [R2, #0]
0x0326	0x400A    ANDS	R2, R1
; GPIO_Pin end address is: 4 (R1)
0x0328	0xB10A    CBZ	R2, L_GPIO_ReadInputDataBit56
;stm32f10x_gpio.c, 301 :: 		bitstatus = (uint8_t)Bit_SET;
; bitstatus start address is: 0 (R0)
0x032A	0x2001    MOVS	R0, #1
;stm32f10x_gpio.c, 302 :: 		}
; bitstatus end address is: 0 (R0)
0x032C	0xE000    B	L_GPIO_ReadInputDataBit57
L_GPIO_ReadInputDataBit56:
;stm32f10x_gpio.c, 305 :: 		bitstatus = (uint8_t)Bit_RESET;
; bitstatus start address is: 0 (R0)
0x032E	0x2000    MOVS	R0, #0
; bitstatus end address is: 0 (R0)
;stm32f10x_gpio.c, 306 :: 		}
L_GPIO_ReadInputDataBit57:
;stm32f10x_gpio.c, 307 :: 		return bitstatus;
; bitstatus start address is: 0 (R0)
; bitstatus end address is: 0 (R0)
;stm32f10x_gpio.c, 308 :: 		}
L_end_GPIO_ReadInputDataBit:
0x0330	0x4770    BX	LR
; end of _GPIO_ReadInputDataBit
_GPIO_SetBits:
;stm32f10x_gpio.c, 368 :: 		void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
; GPIO_Pin start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
; GPIO_Pin end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_Pin start address is: 4 (R1)
;stm32f10x_gpio.c, 374 :: 		GPIOx->BSRR = GPIO_Pin;
0x0388	0xF2000210  ADDW	R2, R0, #16
; GPIOx end address is: 0 (R0)
0x038C	0x6011    STR	R1, [R2, #0]
; GPIO_Pin end address is: 4 (R1)
;stm32f10x_gpio.c, 375 :: 		}
L_end_GPIO_SetBits:
0x038E	0x4770    BX	LR
; end of _GPIO_SetBits
_VDelay_ms:
;__Lib_Delays.c, 83 :: 		void VDelay_ms(unsigned long Time_ms){ // Time_ms parameter range: min = 1, max = 4294967295
; Time_ms start address is: 0 (R0)
0x0390	0xB081    SUB	SP, SP, #4
0x0392	0xF8CDE000  STR	LR, [SP, #0]
; Time_ms end address is: 0 (R0)
; Time_ms start address is: 0 (R0)
;__Lib_Delays.c, 87 :: 		NumberOfCyc *= Time_ms;     // total number of cycles
0x0396	0xF44F51FA  MOV	R1, #8000
0x039A	0xFB01F200  MUL	R2, R1, R0
; Time_ms end address is: 0 (R0)
;__Lib_Delays.c, 88 :: 		Delay_Cyc(NumberOfCyc / 10 - 3);
0x039E	0xF240010A  MOVW	R1, #10
0x03A2	0xFBB2F1F1  UDIV	R1, R2, R1
0x03A6	0x1EC9    SUBS	R1, R1, #3
0x03A8	0x4608    MOV	R0, R1
0x03AA	0xF7FFFF47  BL	_Delay_Cyc+0
;__Lib_Delays.c, 90 :: 		nop
0x03AE	0xBF00    NOP
;__Lib_Delays.c, 91 :: 		nop
0x03B0	0xBF00    NOP
;__Lib_Delays.c, 92 :: 		nop
0x03B2	0xBF00    NOP
;__Lib_Delays.c, 93 :: 		nop
0x03B4	0xBF00    NOP
;__Lib_Delays.c, 94 :: 		nop
0x03B6	0xBF00    NOP
;__Lib_Delays.c, 95 :: 		nop
0x03B8	0xBF00    NOP
;__Lib_Delays.c, 97 :: 		}
L_end_VDelay_ms:
0x03BA	0xF8DDE000  LDR	LR, [SP, #0]
0x03BE	0xB001    ADD	SP, SP, #4
0x03C0	0x4770    BX	LR
; end of _VDelay_ms
_Delay_Cyc:
;__Lib_Delays.c, 66 :: 		void Delay_Cyc(unsigned long cycles_div_by_10){  // Cycles_div_by_10 parameter range: min = 1, max = 4294967295
0x023C	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 68 :: 		nop.w
0x023E	0xF3AF8000  NOP
;__Lib_Delays.c, 69 :: 		subs R0,R0,#1
0x0242	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 70 :: 		label1:
label1:
;__Lib_Delays.c, 71 :: 		subs R0,R0,#1
0x0244	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 72 :: 		nop
0x0246	0xBF00    NOP
;__Lib_Delays.c, 73 :: 		nop
0x0248	0xBF00    NOP
;__Lib_Delays.c, 74 :: 		nop
0x024A	0xBF00    NOP
;__Lib_Delays.c, 75 :: 		nop
0x024C	0xBF00    NOP
;__Lib_Delays.c, 76 :: 		nop
0x024E	0xBF00    NOP
;__Lib_Delays.c, 77 :: 		nop
0x0250	0xBF00    NOP
;__Lib_Delays.c, 78 :: 		nop
0x0252	0xBF00    NOP
;__Lib_Delays.c, 79 :: 		bne label1
0x0254	0xD1F6    BNE	label1
;__Lib_Delays.c, 81 :: 		}
L_end_Delay_Cyc:
0x0256	0xB001    ADD	SP, SP, #4
0x0258	0x4770    BX	LR
; end of _Delay_Cyc
_GPIO_ResetBits:
;stm32f10x_gpio.c, 384 :: 		void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
; GPIO_Pin start address is: 4 (R1)
; GPIOx start address is: 0 (R0)
; GPIO_Pin end address is: 4 (R1)
; GPIOx end address is: 0 (R0)
; GPIOx start address is: 0 (R0)
; GPIO_Pin start address is: 4 (R1)
;stm32f10x_gpio.c, 390 :: 		GPIOx->BRR = GPIO_Pin;
0x028C	0xF2000214  ADDW	R2, R0, #20
; GPIOx end address is: 0 (R0)
0x0290	0x6011    STR	R1, [R2, #0]
; GPIO_Pin end address is: 4 (R1)
;stm32f10x_gpio.c, 391 :: 		}
L_end_GPIO_ResetBits:
0x0292	0x4770    BX	LR
; end of _GPIO_ResetBits
___CC2DW:
;__Lib_System_101_102_103.c, 21 :: 		
0x0278	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 23 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 24 :: 		
0x027A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 25 :: 		
0x027E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 26 :: 		
0x0282	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 27 :: 		
0x0286	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 29 :: 		
L_end___CC2DW:
0x0288	0xB001    ADD	SP, SP, #4
0x028A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 63 :: 		
0x02E4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 65 :: 		
0x02E6	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 66 :: 		
0x02EA	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 67 :: 		
0x02EE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 68 :: 		
0x02F2	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 69 :: 		
0x02F4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 70 :: 		
0x02F8	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 71 :: 		
0x02FA	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 72 :: 		
0x02FC	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 73 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 74 :: 		
0x02FE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 75 :: 		
0x0302	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x0306	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0308	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 78 :: 		
0x030C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 79 :: 		
0x030E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 80 :: 		
0x0310	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 81 :: 		
0x0314	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0318	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
L_norep:
;__Lib_System_101_102_103.c, 85 :: 		
L_end___FillZeros:
0x031A	0xB001    ADD	SP, SP, #4
0x031C	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 333 :: 		
0x03E0	0xB082    SUB	SP, SP, #8
0x03E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 336 :: 		
; ulRCC_CR start address is: 8 (R2)
0x03E6	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 337 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x03E8	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 338 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03EA	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 345 :: 		
0x03EC	0xF64B3080  MOVW	R0, #48000
0x03F0	0x4281    CMP	R1, R0
0x03F2	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 346 :: 		
0x03F4	0x4832    LDR	R0, [PC, #200]
0x03F6	0x6800    LDR	R0, [R0, #0]
0x03F8	0xF0400102  ORR	R1, R0, #2
0x03FC	0x4830    LDR	R0, [PC, #192]
0x03FE	0x6001    STR	R1, [R0, #0]
0x0400	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC229
L___Lib_System_101_102_103_InitialSetUpRCCRCC228:
;__Lib_System_101_102_103.c, 347 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0402	0xF64550C0  MOVW	R0, #24000
0x0406	0x4281    CMP	R1, R0
0x0408	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 348 :: 		
0x040A	0x482D    LDR	R0, [PC, #180]
0x040C	0x6800    LDR	R0, [R0, #0]
0x040E	0xF0400101  ORR	R1, R0, #1
0x0412	0x482B    LDR	R0, [PC, #172]
0x0414	0x6001    STR	R1, [R0, #0]
0x0416	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
L___Lib_System_101_102_103_InitialSetUpRCCRCC230:
;__Lib_System_101_102_103.c, 350 :: 		
0x0418	0x4829    LDR	R0, [PC, #164]
0x041A	0x6801    LDR	R1, [R0, #0]
0x041C	0xF06F0007  MVN	R0, #7
0x0420	0x4001    ANDS	R1, R0
0x0422	0x4827    LDR	R0, [PC, #156]
0x0424	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
L___Lib_System_101_102_103_InitialSetUpRCCRCC229:
;__Lib_System_101_102_103.c, 352 :: 		
0x0426	0xF7FFFF35  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 354 :: 		
0x042A	0x4826    LDR	R0, [PC, #152]
0x042C	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 355 :: 		
0x042E	0x4826    LDR	R0, [PC, #152]
0x0430	0xEA020100  AND	R1, R2, R0, LSL #0
0x0434	0x4825    LDR	R0, [PC, #148]
0x0436	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0438	0xF0020001  AND	R0, R2, #1
0x043C	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x043E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 358 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0440	0x4822    LDR	R0, [PC, #136]
0x0442	0x6800    LDR	R0, [R0, #0]
0x0444	0xF0000002  AND	R0, R0, #2
0x0448	0x2800    CMP	R0, #0
0x044A	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
;__Lib_System_101_102_103.c, 359 :: 		
0x044C	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 360 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x044E	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 357 :: 		
0x0450	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 360 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 362 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0452	0xF4023080  AND	R0, R2, #65536
0x0456	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 363 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0458	0x481C    LDR	R0, [PC, #112]
0x045A	0x6800    LDR	R0, [R0, #0]
0x045C	0xF4003000  AND	R0, R0, #131072
0x0460	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 364 :: 		
0x0462	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 365 :: 		
0x0464	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0466	0x460A    MOV	R2, R1
0x0468	0x9901    LDR	R1, [SP, #4]
0x046A	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 362 :: 		
0x046C	0x9101    STR	R1, [SP, #4]
0x046E	0x4611    MOV	R1, R2
0x0470	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 365 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 367 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0472	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0476	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 368 :: 		
0x0478	0x4814    LDR	R0, [PC, #80]
0x047A	0x6800    LDR	R0, [R0, #0]
0x047C	0xF0407180  ORR	R1, R0, #16777216
0x0480	0x4812    LDR	R0, [PC, #72]
0x0482	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0484	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 369 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
0x0486	0x4811    LDR	R0, [PC, #68]
0x0488	0x6800    LDR	R0, [R0, #0]
0x048A	0xF0007000  AND	R0, R0, #33554432
0x048E	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 370 :: 		
0x0490	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 371 :: 		
0x0492	0x460A    MOV	R2, R1
0x0494	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 367 :: 		
;__Lib_System_101_102_103.c, 371 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 374 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
; ulRCC_CFGR start address is: 8 (R2)
0x0496	0x480B    LDR	R0, [PC, #44]
0x0498	0x6800    LDR	R0, [R0, #0]
0x049A	0xF000010C  AND	R1, R0, #12
0x049E	0x0090    LSLS	R0, R2, #2
0x04A0	0xF000000C  AND	R0, R0, #12
0x04A4	0x4281    CMP	R1, R0
0x04A6	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
;__Lib_System_101_102_103.c, 375 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x04A8	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 377 :: 		
L_end_InitialSetUpRCCRCC2:
0x04AA	0xF8DDE000  LDR	LR, [SP, #0]
0x04AE	0xB002    ADD	SP, SP, #8
0x04B0	0x4770    BX	LR
0x04B2	0xBF00    NOP
0x04B4	0x00810001  	#65665
0x04B8	0x00010000  	#1
0x04BC	0x1F400000  	#8000
0x04C0	0x20004002  	FLASH_ACR+0
0x04C4	0x10044002  	RCC_CFGR+0
0x04C8	0xFFFF000F  	#1048575
0x04CC	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 312 :: 		
0x0294	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 315 :: 		
0x0296	0x480F    LDR	R0, [PC, #60]
0x0298	0x6800    LDR	R0, [R0, #0]
0x029A	0xF0400101  ORR	R1, R0, #1
0x029E	0x480D    LDR	R0, [PC, #52]
0x02A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 318 :: 		
0x02A2	0x490D    LDR	R1, [PC, #52]
0x02A4	0x480D    LDR	R0, [PC, #52]
0x02A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 321 :: 		
0x02A8	0x480A    LDR	R0, [PC, #40]
0x02AA	0x6801    LDR	R1, [R0, #0]
0x02AC	0x480C    LDR	R0, [PC, #48]
0x02AE	0x4001    ANDS	R1, R0
0x02B0	0x4808    LDR	R0, [PC, #32]
0x02B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 324 :: 		
0x02B4	0x4807    LDR	R0, [PC, #28]
0x02B6	0x6801    LDR	R1, [R0, #0]
0x02B8	0xF46F2080  MVN	R0, #262144
0x02BC	0x4001    ANDS	R1, R0
0x02BE	0x4805    LDR	R0, [PC, #20]
0x02C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 327 :: 		
0x02C2	0x4806    LDR	R0, [PC, #24]
0x02C4	0x6801    LDR	R1, [R0, #0]
0x02C6	0xF46F00FE  MVN	R0, #8323072
0x02CA	0x4001    ANDS	R1, R0
0x02CC	0x4803    LDR	R0, [PC, #12]
0x02CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 331 :: 		
L_end_SystemClockSetDefault:
0x02D0	0xB001    ADD	SP, SP, #4
0x02D2	0x4770    BX	LR
0x02D4	0x10004002  	RCC_CR+0
0x02D8	0x0000F8FF  	#-117506048
0x02DC	0x10044002  	RCC_CFGR+0
0x02E0	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 379 :: 		
0x03C4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 380 :: 		
0x03C6	0x4902    LDR	R1, [PC, #8]
0x03C8	0x4802    LDR	R0, [PC, #8]
0x03CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 381 :: 		
L_end_InitialSetUpFosc:
0x03CC	0xB001    ADD	SP, SP, #4
0x03CE	0x4770    BX	LR
0x03D0	0x1F400000  	#8000
0x03D4	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 262 :: 		
0x03D8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 263 :: 		
L___GenExcept24:
0x03DA	0xE7FE    B	L___GenExcept24
;__Lib_System_101_102_103.c, 264 :: 		
L_end___GenExcept:
0x03DC	0xB001    ADD	SP, SP, #4
0x03DE	0x4770    BX	LR
; end of ___GenExcept
0x0524	0xB500    PUSH	(R14)
0x0526	0xF8DFB010  LDR	R11, [PC, #16]
0x052A	0xF8DFA010  LDR	R10, [PC, #16]
0x052E	0xF7FFFED9  BL	740
0x0532	0xBD00    POP	(R15)
0x0534	0x4770    BX	LR
0x0536	0xBF00    NOP
0x0538	0x00002000  	#536870912
0x053C	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [266]    _GPIO_Init
0x023C      [30]    _Delay_Cyc
0x025C      [28]    _RCC_APB2PeriphClockCmd
0x0278      [20]    ___CC2DW
0x028C       [8]    _GPIO_ResetBits
0x0294      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x02E4      [58]    ___FillZeros
0x0320      [18]    _GPIO_ReadInputDataBit
0x0334      [84]    _setup
0x0388       [8]    _GPIO_SetBits
0x0390      [50]    _VDelay_ms
0x03C4      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x03D8       [8]    ___GenExcept
0x03E0     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x04D0      [84]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
