{
    "code": "```verilog\nmodule TopModule (\n    input logic x,\n    input logic y,\n    output logic z\n);\n\nassign z = (x == 0 && y == 0) || (x == 1 && y == 1);\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}