/*
 *
 *  Faraday GM platform dependent definitions
 *
 *  Copyright (C) 2005 Faraday Corp. (http://www.faraday-tech.com)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 *
 * ChangeLog
 *  Add IRQ number definition
 *  Add IP module phy address definition
 *
 */
#ifndef __PLATFORM_IO_H__
#define __PLATFORM_IO_H__

#define IRQ_LOCALTIMER          29
#define IRQ_LOCALWDOG           30
#define PLATFORM_LEGACY_IRQ     31
#define IRQ_GIC_START           32

#define PLATFORM_IRQ_TOTALCOUNT	(IRQ_GIC_START + 128)
#define PLATFORM_INTERRUPTS     PLATFORM_IRQ_TOTALCOUNT
#define CPU_MEM_PA_BASE         0x0     /* the memory physical start address(DDR) */

#ifdef CONFIG_FPGA/*==================================== FPGA ================================================*/

#define IRQ_CA7_PMU_CPU0	(IRQ_GIC_START + 64)
#define IRQ_CA7_PMU_CPU1	(IRQ_GIC_START + 65)
#define IRQ_CA7_PMU_CPU2	(IRQ_GIC_START + 66)
#define IRQ_CA7_PMU_CPU3	(IRQ_GIC_START + 67)

/*
 * currently, only IRQ 0 ~ 5 is available on HAPS
 */
/*
#define IRQ_HAPS_FTUART010_1	(IRQ_HAPS_START + 6)
#define IRQ_HAPS_FTDMAC030_0_TC	(IRQ_HAPS_START + 10)
#define IRQ_HAPS_FTDMAC030_0_INT	(IRQ_HAPS_START + 11)
#define IRQ_HAPS_FTDMAC030_0_ERR	(IRQ_HAPS_START + 12)

#define PLATFORM_FIQ_BASE       0
*/

#define PLATFORM_GIC_PA_BASE       0xf0000000
/*
#define PLATFORM_GIC_VA_BASE       0xfa900000

#define PLATFORM_GIC_DIST_PA_BASE	(PLATFORM_GIC_PA_BASE + 0x1000)
#define PLATFORM_GIC_DIST_VA_BASE	(PLATFORM_GIC_VA_BASE + 0x1000)
#define PLATFORM_GIC_CPU_PA_BASE	(PLATFORM_GIC_PA_BASE + 0x2000)
#define PLATFORM_GIC_CPU_VA_BASE	(PLATFORM_GIC_VA_BASE + 0x2000)



#define HAPS_FTUART010_0_PA_BASE	0xa0800000
#define HAPS_FTUART010_1_PA_BASE	0xa0900000
#define HAPS_FTTMR010_0_PA_BASE		0xa0a00000
#define HAPS_FTINTC030_0_PA_BASE	0xa0b00000

#define HAPS_FTDMAC030_0_PA_BASE	0xa0200000

#define HAPS_FTUART010_0_VA_BASE	0xfa800000
#define HAPS_FTUART010_1_VA_BASE	0xfa810000
#define HAPS_FTTMR010_0_VA_BASE		0xfa820000
#define HAPS_FTINTC030_0_VA_BASE	0xfa830000

#define HAPS_FTGMAC030_0_PA_BASE	0xa0400000
#define HAPS_FTGMAC030_0_VA_BASE	0xfa840000
*/
#define MAC_FTGMAC030_IRQ_COUNT	1
#define MAC_FTGMAC030_IRQ	(IRQ_GIC_START + 5)
#define MAC_FTGMAC030_0_IRQ	(IRQ_GIC_START + 5)

#define MAC_FTGMAC030_PA_COUNT	1
#define MAC_FTGMAC030_PA_BASE	0xa0400000
#define MAC_FTGMAC030_PA_LIMIT	0xa0400FFF
#define MAC_FTGMAC030_PA_SIZE	0x00001000
#define MAC_FTGMAC030_0_PA_BASE	0xa0400000
#define MAC_FTGMAC030_0_PA_LIMIT	0xa0400FFF
#define MAC_FTGMAC030_0_PA_SIZE	0x00001000

#define HAPS_SRAM_0_PA_BASE		0x90000000
#define HAPS_SRAM_0_VA_BASE		0xfa850000
#define SYS_FLAGSS_BASE			HAPS_SRAM_0_VA_BASE
#define SYS_FLAGSS_OFFSET		0x50    /* record CPU boot address => SYS_FLAGSS_BASE + SYS_FLAGSS_OFFSET */
/*
#define DEBUG_LL_FTUART010_PA_BASE	HAPS_FTUART010_0_PA_BASE
#define DEBUG_LL_FTUART010_VA_BASE	HAPS_FTUART010_0_VA_BASE
*/
/* WDT */
#define WDT_FTWDT010_PA_COUNT	1
#define WDT_FTWDT010_PA_BASE	0x90E00000
#define WDT_FTWDT010_PA_LIMIT	0x90E00FFF
#define WDT_FTWDT010_PA_SIZE	0x00001000
#define WDT_FTWDT010_0_PA_BASE	0x90E00000
#define WDT_FTWDT010_0_PA_LIMIT	0x90E00FFF
#define WDT_FTWDT010_0_PA_SIZE	0x00001000

#else/*======================================== GM8220 ============================================*/
/*
 * Component counts
 */

#define IRQ_CA7_PMU_CPU0	(IRQ_GIC_START + 100)
#define IRQ_CA7_PMU_CPU1	(IRQ_GIC_START + 101)
#define IRQ_CA7_PMU_CPU2	(IRQ_GIC_START + 102)
#define IRQ_CA7_PMU_CPU3	(IRQ_GIC_START + 103)

#define PLATFORM_GIC_PA_BASE       0xF9C00000

/* WDT */
#define WDT_COUNT	1
#define WDT_FTWDT010_COUNT	1
/* GPIO */
#define GPIO_COUNT	7
#define GPIO_FTGPIO010_COUNT	7
/* I2C */
#define I2C_COUNT	6
#define I2C_FTI2C010_COUNT	6
/* SSP */
#define SSP_COUNT	2
#define SSP_FTSSP010_COUNT	2
/* SPI020 */
#define SPI_COUNT	1
#define SPI_FTSPI020_COUNT	1
/* SDC */
#define SDC_COUNT	1
#define SDC_FTSDC021_COUNT	1
/* USB */
#define USB_COUNT       2
#define USB_FOTG2XX_COUNT       2
/* LCD */
#define LCD_COUNT	1
#define LCD_FTLCDC200_COUNT	1
/* MAC */
#define MAC_COUNT	2
#define MAC_FTGMAC030_COUNT	2
/* TVE */
#define TVE_COUNT	1
#define TVE_FTTVE100_COUNT	1
/* AES */
#define AES_COUNT	1
#define AES_FTAES020_COUNT	1
/* 2D GRAPHIC */
#define GRA_COUNT	2
#define GRA_FT2DGRA_COUNT	2
/* CAP */
#define CAP_COUNT	2
#define CAP_FTCAP300_COUNT	2
/* H264E */
#define H264E_COUNT	4
#define H264E_FTMCP280_COUNT	4
/* H264D */
#define H264D_COUNT	4
#define H264D_FTMCP300_COUNT	4
/* MCP */
#define MCP_COUNT	2
#define MCP_FTMCP100_COUNT	2
/* SATA */
#define SATA_COUNT	4
#define SATA_FTSATA100_COUNT	4
/* DMAC */
#define DMAC_COUNT	1
#define DMAC_FTDMAC020_COUNT	1
/* XDMAC */
#define XDMAC_COUNT	2
#define XDMAC_FTDMAC030_COUNT	2
/* IR_DET */
#define IR_DET_COUNT	1
#define IR_DET_FTIRDET_COUNT	1
/* KEYSCAN */
#define KEYSCAN_COUNT	1
#define KEYSCAN_FTKEYSCAN_COUNT	1
/* HDMI */
#define HDMI_COUNT	1
#define HDMI_FTHDMI_COUNT	1

/*
 * Interrrupt numbers
 */
/* WDT */
#define WDT_FTWDT010_IRQ_COUNT	1
#define WDT_FTWDT010_IRQ	(IRQ_GIC_START + 68)
#define WDT_FTWDT010_0_IRQ	(IRQ_GIC_START + 68)

/* GPIO */
#define GPIO_FTGPIO010_IRQ_COUNT	1
#define GPIO_FTGPIO010_IRQ	(IRQ_GIC_START + 55)
#define GPIO_FTGPIO010_0_IRQ	(IRQ_GIC_START + 55)
#define GPIO_FTGPIO010_1_IRQ	(IRQ_GIC_START + 89)
#define GPIO_FTGPIO010_2_IRQ	(IRQ_GIC_START + 90)
#define GPIO_FTGPIO010_3_IRQ	(IRQ_GIC_START + 91)
#define GPIO_FTGPIO010_4_IRQ	(IRQ_GIC_START + 92)
#define GPIO_FTGPIO010_5_IRQ	(IRQ_GIC_START + 93)
#define GPIO_FTGPIO010_6_IRQ	(IRQ_GIC_START + 94)

/* I2C */
#define I2C_FTI2C010_IRQ_COUNT	1
#define I2C_FTI2C010_IRQ	(IRQ_GIC_START + 49)
#define I2C_FTI2C010_0_IRQ	(IRQ_GIC_START + 49)
#define I2C_FTI2C010_1_IRQ	(IRQ_GIC_START + 50)
#define I2C_FTI2C010_2_IRQ	(IRQ_GIC_START + 51)
#define I2C_FTI2C010_3_IRQ	(IRQ_GIC_START + 52)
#define I2C_FTI2C010_4_IRQ	(IRQ_GIC_START + 53)
#define I2C_FTI2C010_5_IRQ	(IRQ_GIC_START + 54)

/* SSP */
#define SSP_FTSSP010_IRQ_COUNT	1
#define SSP_FTSSP010_IRQ	(IRQ_GIC_START + 67)
#define SSP_FTSSP010_0_IRQ	(IRQ_GIC_START + 67)
#define SSP_FTSSP010_1_IRQ	(IRQ_GIC_START + 69)

/* SPI */
#define SPI_FTSPI020_IRQ_COUNT	1
#define SPI_FTSPI020_IRQ	(IRQ_GIC_START + 44)
#define SPI_FTSPI020_0_IRQ	(IRQ_GIC_START + 44)

/* SDC */
#define SDC_FTSDC021_IRQ_COUNT	1
#define SDC_FTSDC021_IRQ	(IRQ_GIC_START + 40)
#define SDC_FTSDC021_0_IRQ	(IRQ_GIC_START + 40)

/* USB */
#define USB_FOTG2XX_IRQ_COUNT	1
#define USB_FOTG2XX_IRQ		(IRQ_GIC_START + 34)
#define USB_FOTG2XX_0_IRQ	(IRQ_GIC_START + 34)
#define USB_FOTG2XX_1_IRQ	(IRQ_GIC_START + 35)

/* LCD */
#define LCD_FTLCDC200_IRQ_COUNT	1
#define LCD_FTLCDC200_IRQ	(IRQ_GIC_START + 15)
#define LCD_FTLCDC200_0_IRQ	(IRQ_GIC_START + 15)

/* MAC */
#define MAC_FTGMAC030_IRQ_COUNT	2
#define MAC_FTGMAC030_IRQ	(IRQ_GIC_START + 16)
#define MAC_FTGMAC030_0_IRQ	(IRQ_GIC_START + 16)
#define MAC_FTGMAC030_1_IRQ	(IRQ_GIC_START + 17)

/* AES */
#define AES_FTAES020_IRQ_COUNT	1
#define AES_FTAES020_IRQ	(IRQ_GIC_START + 64)
#define AES_FTAES020_0_IRQ	(IRQ_GIC_START + 64)

/* 2D GRAPHIC */
#define GRA_FT2DGRA_IRQ_COUNT	2
#define GRA_FT2DGRA_IRQ	(IRQ_GIC_START + 28)
#define GRA_FT2DGRA_0_IRQ	(IRQ_GIC_START + 28)
#define GRA_FT2DGRA_0_IRQ	(IRQ_GIC_START + 14)

/* CAP */
#define CAP_FTCAP300_IRQ_COUNT	2
#define CAP_FTCAP300_IRQ	(IRQ_GIC_START + 0)
#define CAP_FTCAP300_0_IRQ	(IRQ_GIC_START + 0)
#define CAP_FTCAP300_1_IRQ	(IRQ_GIC_START + 1)

/* H264E */
#define H264E_FTMCP280_IRQ_COUNT	4
#define H264E_FTMCP280_IRQ	(IRQ_GIC_START + 5)
#define H264E_FTMCP280_0_IRQ	(IRQ_GIC_START + 5)
#define H264E_FTMCP280_1_IRQ	(IRQ_GIC_START + 6)
#define H264E_FTMCP280_2_IRQ	(IRQ_GIC_START + 7)
#define H264E_FTMCP280_3_IRQ	(IRQ_GIC_START + 8)

/* H264D */
#define H264D_FTMCP300_IRQ_COUNT	4
#define H264D_FTMCP300_IRQ	(IRQ_GIC_START + 9)
#define H264D_FTMCP300_0_IRQ	(IRQ_GIC_START + 9)
#define H264D_FTMCP300_1_IRQ	(IRQ_GIC_START + 10)
#define H264D_FTMCP300_2_IRQ	(IRQ_GIC_START + 11)
#define H264D_FTMCP300_3_IRQ	(IRQ_GIC_START + 12)

/* MCP */
#define MCP_FTMCP100_IRQ_COUNT	2
#define MCP_FTMCP100_IRQ	(IRQ_GIC_START + 32)
#define MCP_FTMCP100_0_IRQ	(IRQ_GIC_START + 32)
#define MCP_FTMCP100_1_IRQ	(IRQ_GIC_START + 33)

/* SATA */
#define SATA_FTSATA100_IRQ_COUNT	1
#define SATA_FTSATA100_IRQ	(IRQ_GIC_START + 20)
#define SATA_FTSATA100_0_IRQ	(IRQ_GIC_START + 20)
#define SATA_FTSATA100_1_IRQ	(IRQ_GIC_START + 21)
#define SATA_FTSATA100_2_IRQ	(IRQ_GIC_START + 22)
#define SATA_FTSATA100_3_IRQ	(IRQ_GIC_START + 23)

/* DMAC */
#define DMAC_FTDMAC020_IRQ_COUNT	1
#define DMAC_FTDMAC020_IRQ		(IRQ_GIC_START + 37)
#define DMAC_FTDMAC020_0_IRQ	(IRQ_GIC_START + 37)

/* XDMAC */
#define XDMAC_FTDMAC030_IRQ_COUNT	2
#define XDMAC_FTDMAC030_IRQ		(IRQ_GIC_START + 18)
#define XDMAC_FTDMAC030_0_IRQ	(IRQ_GIC_START + 18)
#define XDMAC_FTDMAC030_1_IRQ   (IRQ_GIC_START + 19)

/* IR_DET */
#define IR_DET_FTIRDET_IRQ_COUNT	1
#define IR_DET_FTIRDET_IRQ		(IRQ_GIC_START + 65)
#define IR_DET_FTIRDET_0_IRQ	(IRQ_GIC_START + 65)

/* KEYSCAN */
#define KEYSCAN_FTKEYSCAN_IRQ_COUNT     1
#define KEYSCAN_FTKEYSCAN_IRQ           (IRQ_GIC_START + 66)
#define KEYSCAN_FTKEYSCAN_0_IRQ         (IRQ_GIC_START + 66)

/* HDMI */
//#define HDMI_FTHDMI_IRQ_COUNT	1
//#define HDMI_FTHDMI_IRQ		(PLATFORM_GM8312_IRQ_BASE + 8)
//#define HDMI_FTHDMI_0_IRQ	(PLATFORM_GM8312_IRQ_BASE + 8)

/* DMAC020 */
#define DMAC_FTDMAC020_IRQ_COUNT    1
#define DMAC_FTDMAC020_IRQ  (IRQ_GIC_START + 37)
#define DMAC_FTDMAC020_0_IRQ		(IRQ_GIC_START + 37)

/*
 * Base addresses
 */

/* WDT */
#define WDT_FTWDT010_PA_COUNT	1
#define WDT_FTWDT010_PA_BASE	0xFE8A0000
#define WDT_FTWDT010_PA_LIMIT	0xFE8A0FFF
#define WDT_FTWDT010_PA_SIZE	0x00001000
#define WDT_FTWDT010_0_PA_BASE	0xFE8A0000
#define WDT_FTWDT010_0_PA_LIMIT	0xFE8A0FFF
#define WDT_FTWDT010_0_PA_SIZE	0x00001000

/* GPIO */
#define GPIO_FTGPIO010_PA_COUNT	1
#define GPIO_FTGPIO010_PA_BASE	0xFE400000
#define GPIO_FTGPIO010_PA_LIMIT	0xFE400FFF
#define GPIO_FTGPIO010_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_0_PA_BASE	0xFE400000
#define GPIO_FTGPIO010_0_PA_LIMIT	0xFE400FFF
#define GPIO_FTGPIO010_0_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_1_PA_BASE	0xFE420000
#define GPIO_FTGPIO010_1_PA_LIMIT	0xFE420FFF
#define GPIO_FTGPIO010_1_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_2_PA_BASE	0xFE440000
#define GPIO_FTGPIO010_2_PA_LIMIT	0xFE440FFF
#define GPIO_FTGPIO010_2_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_3_PA_BASE	0xFE460000
#define GPIO_FTGPIO010_3_PA_LIMIT	0xFE460FFF
#define GPIO_FTGPIO010_3_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_4_PA_BASE	0xFE480000
#define GPIO_FTGPIO010_4_PA_LIMIT	0xFE480FFF
#define GPIO_FTGPIO010_4_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_5_PA_BASE	0xFE4A0000
#define GPIO_FTGPIO010_5_PA_LIMIT	0xFE4A0FFF
#define GPIO_FTGPIO010_5_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_6_PA_BASE	0xFE4C0000
#define GPIO_FTGPIO010_6_PA_LIMIT	0xFE4C0FFF
#define GPIO_FTGPIO010_6_PA_SIZE	0x00001000

/* I2C */
#define I2C_FTI2C010_PA_COUNT	1
#define I2C_FTI2C010_PA_BASE	0xFE300000
#define I2C_FTI2C010_PA_LIMIT	0xFE300FFF
#define I2C_FTI2C010_PA_SIZE	0x00001000
#define I2C_FTI2C010_0_PA_BASE	0xFE320000
#define I2C_FTI2C010_0_PA_LIMIT	0xFE320FFF
#define I2C_FTI2C010_0_PA_SIZE	0x00001000
#define I2C_FTI2C010_1_PA_BASE	0xFE340000
#define I2C_FTI2C010_1_PA_LIMIT	0xFE340FFF
#define I2C_FTI2C010_1_PA_SIZE	0x00001000
#define I2C_FTI2C010_2_PA_BASE	0xFE360000
#define I2C_FTI2C010_2_PA_LIMIT	0xFE360FFF
#define I2C_FTI2C010_2_PA_SIZE	0x00001000
#define I2C_FTI2C010_3_PA_BASE	0xFE380000
#define I2C_FTI2C010_3_PA_LIMIT	0xFE380FFF
#define I2C_FTI2C010_3_PA_SIZE	0x00001000
#define I2C_FTI2C010_4_PA_BASE	0xFE3A0000
#define I2C_FTI2C010_4_PA_LIMIT	0xFE3A0FFF
#define I2C_FTI2C010_4_PA_SIZE	0x00001000

/* SSP */
#define SSP_FTSSP010_PA_COUNT	1
#define SSP_FTSSP010_PA_BASE	0xFE3C0000
#define SSP_FTSSP010_PA_LIMIT	0xFE3C0FFF
#define SSP_FTSSP010_PA_SIZE	0x00001000
#define SSP_FTSSP010_0_PA_BASE	0xFE3C0000
#define SSP_FTSSP010_0_PA_LIMIT	0xFE3C0FFF
#define SSP_FTSSP010_0_PA_SIZE	0x00001000
#define SSP_FTSSP010_1_PA_BASE	0xFE3E0000
#define SSP_FTSSP010_1_PA_LIMIT	0xFE3E0FFF
#define SSP_FTSSP010_1_PA_SIZE	0x00001000

/* SPI */
#define SPI_FTSPI020_PA_COUNT	1
#define SPI_FTSPI020_PA_BASE	0xFA700000
#define SPI_FTSPI020_PA_LIMIT	0xFA700FFF
#define SPI_FTSPI020_PA_SIZE	0x00001000
#define SPI_FTSPI020_0_PA_BASE	0xFA700000
#define SPI_FTSPI020_0_PA_LIMIT	0xFA700FFF
#define SPI_FTSPI020_0_PA_SIZE	0x00001000

/* SDC */
#define SDC_FTSDC021_PA_COUNT	1
#define SDC_FTSDC021_PA_BASE	0xFA600000
#define SDC_FTSDC021_PA_LIMIT	0xFA600FFF
#define SDC_FTSDC021_PA_SIZE	0x00001000
#define SDC_FTSDC021_0_PA_BASE	0xFA600000
#define SDC_FTSDC021_0_PA_LIMIT	0xFA600FFF
#define SDC_FTSDC021_0_PA_SIZE	0x00001000

/* USB */
#define USB_FOTG2XX_PA_COUNT	1
#define USB_FOTG2XX_PA_BASE	0xF9300000
#define USB_FOTG2XX_PA_LIMIT	0xF9300FFF
#define USB_FOTG2XX_PA_SIZE	0x00001000
#define USB_FOTG2XX_0_PA_BASE	0xF9300000
#define USB_FOTG2XX_0_PA_LIMIT	0xF9300FFF
#define USB_FOTG2XX_0_PA_SIZE	0x00001000
#define USB_FOTG2XX_1_PA_BASE	0xF9400000
#define USB_FOTG2XX_1_PA_LIMIT	0xF9400FFF
#define USB_FOTG2XX_1_PA_SIZE	0x00001000

/* LCD */
#define LCD_FTLCDC200_PA_COUNT	1
#define LCD_FTLCDC200_PA_BASE	0xFD900000
#define LCD_FTLCDC200_PA_LIMIT	0xFD90CFFF
#define LCD_FTLCDC200_PA_SIZE	0x0000D000
#define LCD_FTLCDC200_0_PA_BASE	0xFD900000
#define LCD_FTLCDC200_0_PA_LIMIT	0xFD90CFFF
#define LCD_FTLCDC200_0_PA_SIZE	0x0000D000

/* MAC */
#define MAC_FTGMAC030_PA_COUNT	1
#define MAC_FTGMAC030_PA_BASE	0xFCC00000
#define MAC_FTGMAC030_PA_LIMIT	0xFCC00FFF
#define MAC_FTGMAC030_PA_SIZE	0x00001000
#define MAC_FTGMAC030_0_PA_BASE	0xFCC00000
#define MAC_FTGMAC030_0_PA_LIMIT	0xFCC00FFF
#define MAC_FTGMAC030_0_PA_SIZE	0x00001000
#define MAC_FTGMAC030_1_PA_BASE	0xFCD00000
#define MAC_FTGMAC030_1_PA_LIMIT	0xFCD00FFF
#define MAC_FTGMAC030_1_PA_SIZE	0x00001000

/* TVE */
#define TVE_FTTVE100_PA_COUNT	1
#define TVE_FTTVE100_PA_BASE	0xFBF00000
#define TVE_FTTVE100_PA_LIMIT	0xFBF00FFF
#define TVE_FTTVE100_PA_SIZE	0x00001000
#define TVE_FTTVE100_0_PA_BASE	0xFBF00000
#define TVE_FTTVE100_0_PA_LIMIT	0xFBF00FFF
#define TVE_FTTVE100_0_PA_SIZE	0x00001000

/* AES */
#define AES_FTAES020_PA_COUNT	1
#define AES_FTAES020_PA_BASE	0xFA400000
#define AES_FTAES020_PA_LIMIT	0xFA400FFF
#define AES_FTAES020_PA_SIZE	0x00001000
#define AES_FTAES020_0_PA_BASE	0xFA400000
#define AES_FTAES020_0_PA_LIMIT	0xFA400FFF
#define AES_FTAES020_0_PA_SIZE	0x00001000

/* 2D GRAPHIC */
#define GRA_FT2DGRA_PA_COUNT	2
#define GRA_FT2DGRA_PA_BASE	0xFB800000
#define GRA_FT2DGRA_PA_LIMIT	0xFB800FFF
#define GRA_FT2DGRA_PA_SIZE	0x00001000
#define GRA_FT2DGRA_0_PA_BASE	0xFB800000
#define GRA_FT2DGRA_0_PA_LIMIT	0xFB800FFF
#define GRA_FT2DGRA_0_PA_SIZE	0x00001000
#define GRA_FT2DGRA_1_PA_BASE	0xFB900000
#define GRA_FT2DGRA_1_PA_LIMIT	0xFB900FFF
#define GRA_FT2DGRA_1_PA_SIZE	0x00001000

/* CAP */
#define CAP_FTCAP300_PA_COUNT	1
#define CAP_FTCAP300_PA_BASE	0xF9100000
#define CAP_FTCAP300_PA_LIMIT	0xF9100FFF
#define CAP_FTCAP300_PA_SIZE	0x00001000
#define CAP_FTCAP300_0_PA_BASE	0xF9100000
#define CAP_FTCAP300_0_PA_LIMIT	0xF9100FFF
#define CAP_FTCAP300_0_PA_SIZE	0x00001000
#define CAP_FTCAP300_1_PA_BASE	0xF9200000
#define CAP_FTCAP300_1_PA_LIMIT	0xF9200FFF
#define CAP_FTCAP300_1_PA_SIZE	0x00001000

/* H264E */
#define H264E_FTMCP280_PA_COUNT	1
#define H264E_FTMCP280_PA_BASE	0xFA800000
#define H264E_FTMCP280_PA_LIMIT	0xFA800FFF
#define H264E_FTMCP280_PA_SIZE	0x00001000
#define H264E_FTMCP280_0_PA_BASE	0xFA800000
#define H264E_FTMCP280_0_PA_LIMIT	0xFA800FFF
#define H264E_FTMCP280_0_PA_SIZE	0x00001000
#define H264E_FTMCP280_1_PA_BASE	0xFAA00000
#define H264E_FTMCP280_1_PA_LIMIT	0xFAA00FFF
#define H264E_FTMCP280_1_PA_SIZE	0x00001000
#define H264E_FTMCP280_2_PA_BASE	0xFAC00000
#define H264E_FTMCP280_2_PA_LIMIT	0xFAC00FFF
#define H264E_FTMCP280_2_PA_SIZE	0x00001000
#define H264E_FTMCP280_3_PA_BASE	0xFAE00000
#define H264E_FTMCP280_3_PA_LIMIT	0xFAE00FFF
#define H264E_FTMCP280_3_PA_SIZE	0x00001000

/* MCP */
#define MCP_FTMCP100_PA_COUNT	1
#define MCP_FTMCP100_PA_BASE	0xFBB00000
#define MCP_FTMCP100_PA_LIMIT	0xFBBFFFFF
#define MCP_FTMCP100_PA_SIZE	0x00100000
#define MCP_FTMCP100_0_PA_BASE	0xFBD00000
#define MCP_FTMCP100_0_PA_LIMIT	0xFBDFFFFF
#define MCP_FTMCP100_0_PA_SIZE	0x00100000

/* SATA */
#define SATA_FTSATA100_PA_COUNT	    4
#define SATA_FTSATA100_PA_BASE      0xF9800000
#define SATA_FTSATA100_PA_LIMIT     0xF9800FFF
#define SATA_FTSATA100_PA_SIZE      0x00001000
#define SATA_FTSATA100_0_PA_BASE    0xF9800000
#define SATA_FTSATA100_0_PA_LIMIT   0xF9800FFF
#define SATA_FTSATA100_0_PA_SIZE    0x00001000
#define SATA_FTSATA100_1_PA_BASE    0xF9600000
#define SATA_FTSATA100_1_PA_LIMIT   0xF9600FFF
#define SATA_FTSATA100_1_PA_SIZE    0x00001000
#define SATA_FTSATA100_2_PA_BASE    0xF9700000
#define SATA_FTSATA100_2_PA_LIMIT   0xF9700FFF
#define SATA_FTSATA100_2_PA_SIZE    0x00001000
#define SATA_FTSATA100_3_PA_BASE    0xF9A00000
#define SATA_FTSATA100_3_PA_LIMIT   0xF9A00FFF
#define SATA_FTSATA100_3_PA_SIZE    0x00001000

/* DMAC */
#define DMAC_FTDMAC020_PA_COUNT		1
#define DMAC_FTDMAC020_PA_BASE		0xFA500000
#define DMAC_FTDMAC020_PA_LIMIT		0xFA500FFF
#define DMAC_FTDMAC020_PA_SIZE		0x00001000
#define DMAC_FTDMAC020_0_PA_BASE	0xFA500000
#define DMAC_FTDMAC020_0_PA_LIMIT	0xFA500FFF
#define DMAC_FTDMAC020_0_PA_SIZE	0x00001000

/* XDMAC */
#define XDMAC_FTDMAC030_PA_COUNT	2
#define XDMAC_FTDMAC030_PA_BASE		0xFCA00000
#define XDMAC_FTDMAC030_PA_LIMIT	0xFCA00FFF
#define XDMAC_FTDMAC030_PA_SIZE		0x00001000
#define XDMAC_FTDMAC030_0_PA_BASE	0xFCA00000
#define XDMAC_FTDMAC030_0_PA_LIMIT	0xFCA00FFF
#define XDMAC_FTDMAC030_0_PA_SIZE	0x00001000
#define XDMAC_FTDMAC030_1_PA_BASE	0xFCB00000
#define XDMAC_FTDMAC030_1_PA_LIMIT	0xFCB00FFF
#define XDMAC_FTDMAC030_1_PA_SIZE	0x00001000

/* IR_DET */
#define IR_DET_FTIRDET_PA_COUNT	1
#define IR_DET_FTIRDET_PA_BASE	0xFE540000
#define IR_DET_FTIRDET_PA_LIMIT	0xFE540FFF
#define IR_DET_FTIRDET_PA_SIZE	0x00001000
#define IR_DET_FTIRDET_0_PA_BASE	0xFE540000
#define IR_DET_FTIRDET_0_PA_LIMIT	0xFE540FFF
#define IR_DET_FTIRDET_0_PA_SIZE	0x00001000

/* KEYSCAN */
#define KEYSCAN_FTKEYSCAN_PA_COUNT      1
#define KEYSCAN_FTKEYSCAN_PA_BASE       0xFE560000
#define KEYSCAN_FTKEYSCAN_PA_LIMIT      0xFE560FFF
#define KEYSCAN_FTKEYSCAN_PA_SIZE       0x00001000
#define KEYSCAN_FTKEYSCAN_0_PA_BASE     0xFE560000
#define KEYSCAN_FTKEYSCAN_0_PA_LIMIT    0xFE560FFF
#define KEYSCAN_FTKEYSCAN_0_PA_SIZE     0x00001000

/* HDMI */
#define HDMI_FTHDMI_PA_COUNT	1
#define HDMI_FTHDMI_PA_BASE	0xFE6E0000
#define HDMI_FTHDMI_PA_LIMIT	0xFE6E0FFF
#define HDMI_FTHDMI_PA_SIZE	0x00001000
#define HDMI_FTHDMI_0_PA_BASE	0xFE6E0000
#define HDMI_FTHDMI_0_PA_LIMIT	0xFE6E0FFF
#define HDMI_FTHDMI_0_PA_SIZE	0x00001000

/* DMAC020 */
#define DMAC_FTDMAC020_PA_COUNT 1
#define DMAC_FTDMAC020_PA_BASE  0xFA500000
#define DMAC_FTDMAC020_PA_LIMIT 0xFA500FFF
#define DMAC_FTDMAC020_PA_SIZE  0x0001000
#define DMAC_FTDMAC020_0_PA_BASE	0xFA500000
#define DMAC_FTDMAC020_0_PA_LIMIT	0xFA500FFF
#define DMAC_FTDMAC020_0_PA_SIZE	0x00001000

/*
 * IRQ/FIQ trigger level and trigger mode
 */
#define PLATFORM_IRQ_TRIGGER_MODE1	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL1	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE1	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL1	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE2	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL2	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE2	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL2	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE3	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL3	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE3	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL3	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE4	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL4	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE4	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL4	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE5	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL5	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE5	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL5	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE6	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL6	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE6	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL6	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE7	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL7	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE7	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL7	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE8	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL8	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE8	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL8	0xFFFFFFFF

#endif//====================================================================================
#endif /* __PLATFORM_IO_H__ */
