# system info mgt_atxpll on 2016.07.20.10:25:30
system_info:
name,value
DEVICE,10AX115S3F45E2SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1469003129
#
#
# Files generated for mgt_atxpll on 2016.07.20.10:25:30
files:
filepath,kind,attributes,module,is_top
sim/mgt_atxpll.vhd,VHDL,CONTAINS_INLINE_CONFIGURATION,mgt_atxpll,true
altera_xcvr_atx_pll_a10_160/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_atx_pll_rcfg_arb.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor/a10_xcvr_atx_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/plain_files.txt,OTHER,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mentor_files.txt,OTHER,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/cadence_files.txt,OTHER,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/synopsys_files.txt,OTHER,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/aldec_files.txt,OTHER,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/docs/mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga_parameters.csv,OTHER,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
altera_xcvr_atx_pll_a10_160/sim/alt_xcvr_atx_pll_rcfg_opt_logic_i7dexga.sv,SYSTEM_VERILOG,,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
mgt_atxpll.xcvr_atx_pll_a10_0,mgt_atxpll_altera_xcvr_atx_pll_a10_160_i7dexga
