,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/vertrex/Arcade-JujuDensetsu_MiSTer.git,2024-03-19 22:36:22+00:00,JuJuDensets / Toki MiSTer core,6,vertrex/Arcade-JujuDensetsu_MiSTer,774636586,Verilog,Arcade-JujuDensetsu_MiSTer,2260,15,2024-04-08 14:32:08+00:00,[],https://api.github.com/licenses/agpl-3.0
1,https://github.com/AgamemnonasKyriazis/PYGMY-V32I.git,2024-03-24 10:26:55+00:00,Pygmy is a tiny RISC-V programmable microcontroller for embedded/FPGA applications designed entirely in Verilog HDL,0,AgamemnonasKyriazis/PYGMY-V32I,776730059,Verilog,PYGMY-V32I,1820,8,2024-04-11 09:18:29+00:00,[],None
2,https://github.com/davidar/fpgatoy.git,2024-03-23 02:12:14+00:00,Shadertoy for FPGAs,0,davidar/fpgatoy,776253373,Verilog,fpgatoy,798,8,2024-04-02 17:41:36+00:00,"['fpga', 'shadertoy']",https://api.github.com/licenses/mit
3,https://github.com/arhamhashmi01/rv32i-pipeline-processor.git,2024-03-22 19:45:03+00:00,This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog,0,arhamhashmi01/rv32i-pipeline-processor,776155182,Verilog,rv32i-pipeline-processor,309,5,2024-04-06 14:26:57+00:00,"['asic-design', 'chip-design', 'computer-architecture', 'gtkwave', 'hardware-designs', 'microprocessor', 'pipeline-processor', 'risc-v', 'verilog', 'vhdl', 'vlsi', '5-stage-pipelined-processor', 'rv32i', 'rv32i-processor', 'verilator']",None
4,https://github.com/Han-0107/Chenhui_RV32.git,2024-03-18 04:51:12+00:00,"A 32-bit riscv core, with LDPC codec model",0,Han-0107/Chenhui_RV32,773618359,Verilog,Chenhui_RV32,559,4,2024-03-26 03:23:33+00:00,[],None
5,https://github.com/Bowen-0x00/cordic-algorithm-verilog.git,2024-03-22 04:14:41+00:00, 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。,1,Bowen-0x00/cordic-algorithm-verilog,775801404,Verilog,cordic-algorithm-verilog,2023,4,2024-04-07 04:22:20+00:00,[],None
6,https://github.com/baselkelziye/RISC-V-Core.git,2024-03-15 13:14:29+00:00,RISC-V Core Written in Verilog Supports RV32IM Instruction Set,0,baselkelziye/RISC-V-Core,772573938,Verilog,RISC-V-Core,4765,3,2024-03-17 17:54:11+00:00,[],None
7,https://github.com/sparkletron/mini_colecovision.git,2024-03-24 16:16:30+00:00,"A small (3.5"" x 4.5"") Colecovision that uses composite output and +5v power supply.",0,sparkletron/mini_colecovision,776851901,Verilog,mini_colecovision,728858,2,2024-04-01 02:33:50+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/RanitManik/CS-Verilog-Assignments.git,2024-03-20 14:31:55+00:00,A collection of Verilog code snippets and assignments for computer science coursework.,0,RanitManik/CS-Verilog-Assignments,774970979,Verilog,CS-Verilog-Assignments,24,2,2024-03-20 15:55:02+00:00,"['assignment', 'coding', 'iverilog', 'low-level-programming', 'practice', 'practice-programming', 'verilog']",None
9,https://github.com/yushuodev/VLSI-Signal-Processing-NPU.git,2024-03-24 19:57:46+00:00,This is a repository that stores the projects I made in VLSI Signal Processing in 2021.,0,yushuodev/VLSI-Signal-Processing-NPU,776919481,Verilog,VLSI-Signal-Processing-NPU,1288,2,2024-03-26 13:48:50+00:00,[],None
10,https://github.com/antoniovini47/projetoCompletoVerilog4Bits.git,2024-03-24 21:38:18+00:00,"Projeto de sistemas digitais em 4 bits completo em verilog usando divisor de frequência, contador e decodificador de binários para BCD.",0,antoniovini47/projetoCompletoVerilog4Bits,776945393,Verilog,projetoCompletoVerilog4Bits,1079,2,2024-04-01 12:46:55+00:00,[],None
11,https://github.com/RuanCxrdoso/Projeto-Robo.git,2024-03-22 15:58:36+00:00,Projeto desenvolvido com a linguagem de descrição de hardware Verilog para implementação de um robô seguidor de muro.,1,RuanCxrdoso/Projeto-Robo,776065269,Verilog,Projeto-Robo,5,2,2024-04-04 22:45:18+00:00,['verilog'],None
12,https://github.com/EPTansuo/digital-circuit.git,2024-03-21 01:07:31+00:00,南京大学 计算机科学与技术系 数字逻辑与计算机组成 课程实验 https://nju-projectn.github.io/dlco-lecture-note/index.html,0,EPTansuo/digital-circuit,775217219,Verilog,digital-circuit,657,2,2024-03-31 05:43:02+00:00,[],None
13,https://github.com/Afreen2302/MAVEN-SILICON-LABS.git,2024-03-15 02:40:48+00:00,,0,Afreen2302/MAVEN-SILICON-LABS,772350243,Verilog,MAVEN-SILICON-LABS,1543,1,2024-03-15 14:15:46+00:00,[],None
14,https://github.com/Takosonn/Image_processing.git,2024-03-16 10:25:33+00:00,关于 FPGA，Cemera，DDR，HDMI，部分 Deep Learning 内容,0,Takosonn/Image_processing,772950092,Verilog,Image_processing,8285,1,2024-03-23 12:28:13+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/Qyt0109/My-own-RISC-V-ISA-based-CPU-on-FPGAs.git,2024-03-18 15:35:11+00:00,"RISC-V is an open-source instruction set architecture (ISA), enabling the implementation of central processing units (CPUs) or system-on-a-chip (SoC) designs without licensing fees. This makes it highly favored among FPGA enthusiasts for softcore processor implementations.",0,Qyt0109/My-own-RISC-V-ISA-based-CPU-on-FPGAs,773897078,Verilog,My-own-RISC-V-ISA-based-CPU-on-FPGAs,6932,1,2024-04-07 06:52:00+00:00,"['cpu', 'digital', 'fpga', 'fpga-soc', 'hardware-description-language', 'hardware-designs', 'implementation', 'risv-v', 'study-project']",None
16,https://github.com/vardhan3003/Pulse_Width_Modulation.git,2024-03-19 09:40:08+00:00,,0,vardhan3003/Pulse_Width_Modulation,774291464,Verilog,Pulse_Width_Modulation,988,1,2024-03-28 04:49:09+00:00,[],None
17,https://github.com/11tools/DE2_TV_PAL.git,2024-03-21 13:47:04+00:00,DE2 ADV7181B CVBS input PAL version,0,11tools/DE2_TV_PAL,775492234,Verilog,DE2_TV_PAL,305,1,2024-03-30 15:04:20+00:00,[],None
18,https://github.com/Lucimad007/VGA-image-processing.git,2024-03-19 10:39:07+00:00,,0,Lucimad007/VGA-image-processing,774316975,Verilog,VGA-image-processing,6,1,2024-04-01 15:26:43+00:00,[],None
19,https://github.com/Bowen-0x00/VerilogModels.git,2024-03-21 16:33:03+00:00,使用3种Verilog描述方式对几种基本的电路进行描述，然后使用EDA软件（ModelSim、Vivado）进行分析和综合，对比不同的描述方式之间的差异作为笔记,0,Bowen-0x00/VerilogModels,775573998,Verilog,VerilogModels,732,1,2024-03-21 16:36:54+00:00,[],None
20,https://github.com/JN513/Grande-Risco-5.git,2024-03-22 19:49:41+00:00,Processador RISC-V multi ciclo com implementação RV32I construído em alguns dias de folga.,0,JN513/Grande-Risco-5,776156734,Verilog,Grande-Risco-5,76,1,2024-03-22 23:08:59+00:00,"['arquitetura', 'fpga', 'risc-v', 'riscv', 'riscv32', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/cern-ohl-p-2.0
21,https://github.com/Afreen2302/Alarm-Clock-Project.git,2024-03-15 14:16:31+00:00,Maven Silicon-Foundational Course Project 2023,0,Afreen2302/Alarm-Clock-Project,772602331,Verilog,Alarm-Clock-Project,975,1,2024-03-15 14:27:01+00:00,[],None
22,https://github.com/Abhirecket/transitions_ckt.git,2024-03-18 12:23:48+00:00,"based on input data , find which 1->0 / 0->1 transition is more or equall.",0,Abhirecket/transitions_ckt,773798959,Verilog,transitions_ckt,90,1,2024-03-18 18:27:23+00:00,[],None
23,https://github.com/Ziheng-W/systolic-array-verilog.git,2024-03-18 22:55:15+00:00,verilog实现systolic array及配套IO,0,Ziheng-W/systolic-array-verilog,774079812,Verilog,systolic-array-verilog,20,1,2024-03-28 23:23:10+00:00,[],None
24,https://github.com/TomFahey/FPGA-I2C-Monitor.git,2024-03-18 14:11:26+00:00,Verilog implementation of an I2C Monitor/Sniffer,0,TomFahey/FPGA-I2C-Monitor,773853438,Verilog,FPGA-I2C-Monitor,1171,1,2024-03-25 14:23:51+00:00,[],https://api.github.com/licenses/gpl-3.0
25,https://github.com/Abhirecket/Programmable-Sequence-Detector.git,2024-03-19 09:18:28+00:00,Programmable sequence detection refers to the ability to detect specific patterns or sequences of bits within a stream of data in a configurable or programmable manner. ,0,Abhirecket/Programmable-Sequence-Detector,774281803,Verilog,Programmable-Sequence-Detector,101,1,2024-03-19 09:20:47+00:00,[],None
26,https://github.com/miilTgy/sram_ctl.git,2024-03-20 05:49:28+00:00,,2,miilTgy/sram_ctl,774754163,Verilog,sram_ctl,21,1,2024-04-03 17:13:55+00:00,[],None
27,https://github.com/EveRYouNg-OranGe/TDC-on-FPGA.git,2024-03-19 08:56:51+00:00,A TDC design based on Anlogic EG4 FPGA ,0,EveRYouNg-OranGe/TDC-on-FPGA,774272229,Verilog,TDC-on-FPGA,10,1,2024-04-09 12:26:12+00:00,[],None
28,https://github.com/Purdue-IEEE-SMC/sky130_si_ip__saradc_16bit.git,2024-03-17 23:51:47+00:00,Chipalooza Challenge SAR ADC 16 Bit ,0,Purdue-IEEE-SMC/sky130_si_ip__saradc_16bit,773545929,Verilog,sky130_si_ip__saradc_16bit,26,1,2024-03-18 19:55:31+00:00,[],https://api.github.com/licenses/apache-2.0
29,https://github.com/Abhirecket/read_comments_as_HDL.git,2024-03-20 20:12:40+00:00,"using ""AND"" gate logic to test ""read_comments_as_HDL"" synthesis directive ",0,Abhirecket/read_comments_as_HDL,775128110,Verilog,read_comments_as_HDL,279,1,2024-03-20 20:31:59+00:00,[],None
30,https://github.com/Abhirecket/leading_1_detector.git,2024-03-18 16:48:35+00:00,"Design a leading ""1"" detector circuit for 8-bit bus",0,Abhirecket/leading_1_detector,773934215,Verilog,leading_1_detector,121,1,2024-03-18 18:27:33+00:00,[],None
31,https://github.com/Jayraj1508/100DaysofRTL.git,2024-03-22 09:17:24+00:00,,0,Jayraj1508/100DaysofRTL,775900830,Verilog,100DaysofRTL,29,1,2024-04-12 14:18:19+00:00,[],None
32,https://github.com/Syline-C/enjoy_math_fpga.git,2024-03-23 08:46:55+00:00,,1,Syline-C/enjoy_math_fpga,776344970,Verilog,enjoy_math_fpga,15142,1,2024-03-24 10:44:13+00:00,[],None
33,https://github.com/Abhirecket/BCD.git,2024-03-18 17:54:31+00:00,BCD circuit with a minimum logic.,0,Abhirecket/BCD,773966228,Verilog,BCD,115,1,2024-03-18 18:27:15+00:00,[],None
34,https://github.com/hafizuddin-a/basys3-sorting-visualisations.git,2024-03-20 16:05:32+00:00,Sorting Algorithm Visualisations on Basys3 Board,0,hafizuddin-a/basys3-sorting-visualisations,775019719,Verilog,basys3-sorting-visualisations,584,1,2024-03-31 15:08:00+00:00,[],None
35,https://github.com/Gorkerr/OpenMips.git,2024-03-21 15:14:13+00:00,A mini mips cpu written by verilog,0,Gorkerr/OpenMips,775535755,Verilog,OpenMips,1,1,2024-03-21 15:52:13+00:00,[],None
36,https://github.com/JN513/RISCV-V-FPGA-Tester.git,2024-03-19 01:48:32+00:00,,0,JN513/RISCV-V-FPGA-Tester,774129192,Verilog,RISCV-V-FPGA-Tester,22,1,2024-03-19 04:10:36+00:00,[],None
37,https://github.com/shun6-6/CaptureCard_FPGA_Pro.git,2024-03-21 02:51:45+00:00,,0,shun6-6/CaptureCard_FPGA_Pro,775246889,Verilog,CaptureCard_FPGA_Pro,141,1,2024-03-23 12:26:36+00:00,[],None
38,https://github.com/Afreen2302/RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design.git,2024-03-15 14:29:03+00:00,Maven Silicon-Global Course Project 2023,0,Afreen2302/RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design,772608276,Verilog,RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design,3641,1,2024-03-15 14:37:33+00:00,[],None
39,https://github.com/HODUCVU/Verilog.git,2024-03-23 07:56:06+00:00,This is repository for Verilog series code,0,HODUCVU/Verilog,776331756,Verilog,Verilog,210,1,2024-04-07 06:51:33+00:00,[],None
40,https://github.com/farra-h/E-Voting.git,2024-03-16 19:45:13+00:00,E-Voting system using Verilog HDL,0,farra-h/E-Voting,773116484,Verilog,E-Voting,212,1,2024-03-16 23:20:03+00:00,[],None
41,https://github.com/griffprice35/Function_Unit.git,2024-03-18 15:45:06+00:00,"A 3-block function unit circuit that can switch between 13 different 8-bit operations, as well as displaying overflow, carry, zero, and negative status bits, based on the inputs of the switches and buttons on a DE-10 Lite Board.",0,griffprice35/Function_Unit,773902249,Verilog,Function_Unit,8,1,2024-03-18 15:52:20+00:00,[],None
42,https://github.com/Abhirecket/Programmable-Sequence-Detector2.git,2024-03-19 11:32:30+00:00,Added extra signal to control sequence from user end with load functionality. Please refer Programmable Sequence Detector first.,0,Abhirecket/Programmable-Sequence-Detector2,774340490,Verilog,Programmable-Sequence-Detector2,143,1,2024-03-19 11:32:57+00:00,[],None
43,https://github.com/n1gp/Anvelina_PROIII.git,2024-03-21 16:15:43+00:00,Anvelina_PROIII SDR Protocol 2 Source Code,1,n1gp/Anvelina_PROIII,775565667,Verilog,Anvelina_PROIII,9726,1,2024-04-01 08:23:52+00:00,[],https://api.github.com/licenses/gpl-3.0
44,https://github.com/dianarusu1/ImageFilter.git,2024-03-17 17:22:00+00:00,"Implemented Verilog image filters (mirror, grayscale, sharpness) using a finite state machine, ensuring proper processing with delays",0,dianarusu1/ImageFilter,773445457,Verilog,ImageFilter,111,0,2024-03-17 17:48:03+00:00,[],None
45,https://github.com/Kirtishukla1/Vending_Machine.git,2024-03-18 06:05:24+00:00,,0,Kirtishukla1/Vending_Machine,773640816,Verilog,Vending_Machine,1,0,2024-03-18 06:05:56+00:00,[],None
46,https://github.com/chinmoy-mondal/VLSI.git,2024-03-18 17:14:40+00:00,,0,chinmoy-mondal/VLSI,773947123,Verilog,VLSI,4,0,2024-03-18 17:16:41+00:00,[],None
47,https://github.com/christopher-ws25/PS-2-Mouse-driver-for-Basys-3.git,2024-03-19 12:25:21+00:00,"PS/2 Mouse Driver written in Verilog, built as part of a Digital Systems Laboratory course.",0,christopher-ws25/PS-2-Mouse-driver-for-Basys-3,774364166,Verilog,PS-2-Mouse-driver-for-Basys-3,11,0,2024-03-19 12:27:27+00:00,[],None
48,https://github.com/Joey3783/MIPS_CPU.git,2024-03-20 08:24:30+00:00,Implementation of Single-cycle CPU and 5-stage pipeline CPU,0,Joey3783/MIPS_CPU,774810050,Verilog,MIPS_CPU,1023,0,2024-03-20 08:38:43+00:00,[],None
49,https://github.com/keyminy/4digit-counter.git,2024-03-20 09:48:52+00:00,verilog 4 digit counter,0,keyminy/4digit-counter,774844906,Verilog,4digit-counter,606,0,2024-03-20 09:51:37+00:00,[],None
50,https://github.com/cj-casey/ec413_lab_5.git,2024-03-18 22:22:59+00:00,lab_5,0,cj-casey/ec413_lab_5,774069932,Verilog,ec413_lab_5,91,0,2024-03-18 22:41:46+00:00,[],None
51,https://github.com/keyakarthik/Verilog_Interview_Prep.git,2024-03-21 18:57:46+00:00,,0,keyakarthik/Verilog_Interview_Prep,775637168,Verilog,Verilog_Interview_Prep,3,0,2024-03-21 19:02:01+00:00,[],None
52,https://github.com/tkgong/ece260b_step1.git,2024-03-21 23:45:47+00:00,,0,tkgong/ece260b_step1,775728802,Verilog,ece260b_step1,1077,0,2024-03-21 23:48:18+00:00,[],None
53,https://github.com/kani15/HALF_adder.git,2024-03-22 11:13:28+00:00,,0,kani15/HALF_adder,775946439,Verilog,HALF_adder,1,0,2024-03-22 11:15:06+00:00,[],None
54,https://github.com/WIWLEE/CSED273.git,2024-03-23 11:10:37+00:00,digital system design final project,0,WIWLEE/CSED273,776385727,Verilog,CSED273,8,0,2024-03-23 11:14:29+00:00,[],None
55,https://github.com/VINITARORA-21/Digital-Safe-System-On-FPGA.git,2024-03-23 18:09:41+00:00,,0,VINITARORA-21/Digital-Safe-System-On-FPGA,776514868,Verilog,Digital-Safe-System-On-FPGA,440,0,2024-03-23 20:30:44+00:00,[],None
56,https://github.com/FPGASystemsLab/dev_sd.git,2024-03-24 15:26:57+00:00,Contains a collection of Verilog files used for the design of an SD (Secure Digital) card interface.,0,FPGASystemsLab/dev_sd,776835550,Verilog,dev_sd,59,0,2024-03-24 16:52:19+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/Adityasrinivas24/single-cycle-riscv.git,2024-03-15 11:58:58+00:00,"Single-cycle RISC-V processor in verilog, supporting the RV32I ISA",0,Adityasrinivas24/single-cycle-riscv,772543331,Verilog,single-cycle-riscv,10,0,2024-03-15 12:48:20+00:00,"['computer-architecture', 'risc-v', 'riscv32']",https://api.github.com/licenses/mit
58,https://github.com/FaisalShahkar/FSM-Sequence-Detector.git,2024-03-16 10:37:10+00:00,"Design of a finite state machine to detect sequence in Verilog, and to include its corresponding test bench.",0,FaisalShahkar/FSM-Sequence-Detector,772953349,Verilog,FSM-Sequence-Detector,7,0,2024-03-17 12:32:36+00:00,[],None
59,https://github.com/FaisalShahkar/Memory-Design.git,2024-03-16 09:57:54+00:00,Different types of memory design,0,FaisalShahkar/Memory-Design,772942196,Verilog,Memory-Design,6,0,2024-03-16 10:08:20+00:00,[],None
60,https://github.com/dankirkham/fsk_modem.git,2024-03-17 22:00:51+00:00,FPGA-based FSK modem,0,dankirkham/fsk_modem,773522337,Verilog,fsk_modem,1601,0,2024-03-26 14:54:25+00:00,[],None
61,https://github.com/karimnigmatulin/Coursework_FPGA.git,2024-03-16 07:50:29+00:00,VIvado_project,0,karimnigmatulin/Coursework_FPGA,772908006,Verilog,Coursework_FPGA,11984,0,2024-03-16 15:09:29+00:00,[],None
62,https://github.com/hayde0264/Verilog.git,2024-03-20 03:37:23+00:00,A repo for learning Verilog and GTKWave.......,0,hayde0264/Verilog,774717518,Verilog,Verilog,7,0,2024-03-20 03:45:04+00:00,[],None
63,https://github.com/Santiago-Robledo/tt06-ALU-Decoders.git,2024-03-18 22:11:43+00:00,,0,Santiago-Robledo/tt06-ALU-Decoders,774066507,Verilog,tt06-ALU-Decoders,54,0,2024-03-18 22:14:31+00:00,[],https://api.github.com/licenses/apache-2.0
64,https://github.com/jiangze286610/github.git,2024-03-19 07:11:19+00:00,记录代码历史数据,0,jiangze286610/github,774229141,Verilog,github,1879,0,2024-03-19 07:38:00+00:00,[],None
65,https://github.com/vic9112/Advance_SOC.git,2024-03-15 07:50:17+00:00,NTHU cource - Advance SOC,0,vic9112/Advance_SOC,772444227,Verilog,Advance_SOC,44404,0,2024-04-04 04:02:27+00:00,[],None
66,https://github.com/bhuvnesh-agg/I-CHIP-24.git,2024-03-15 17:12:38+00:00,,0,bhuvnesh-agg/I-CHIP-24,772680856,Verilog,I-CHIP-24,579,0,2024-03-24 09:36:20+00:00,[],None
67,https://github.com/chochy2001/VLSI.git,2024-03-16 00:59:38+00:00,,0,chochy2001/VLSI,772816518,Verilog,VLSI,44292,0,2024-04-06 05:44:24+00:00,[],None
68,https://github.com/Luigi-Pizzolito/AES_Engine.git,2024-03-20 06:05:15+00:00,AES encryption co-processor in Verilog,0,Luigi-Pizzolito/AES_Engine,774759118,Verilog,AES_Engine,746,0,2024-03-20 06:05:22+00:00,[],https://api.github.com/licenses/mit
69,https://github.com/hamin-shim/vlsi.git,2024-03-22 06:03:30+00:00,,0,hamin-shim/vlsi,775830929,Verilog,vlsi,36,0,2024-03-22 06:03:35+00:00,[],None
70,https://github.com/lshrea69/caravel_user_project.git,2024-03-15 07:40:17+00:00,,0,lshrea69/caravel_user_project,772440705,Verilog,caravel_user_project,21554,0,2024-03-15 07:40:59+00:00,[],https://api.github.com/licenses/apache-2.0
71,https://github.com/ElieNicolas2/Chebyshev.git,2024-03-16 19:12:46+00:00,,0,ElieNicolas2/Chebyshev,773108291,Verilog,Chebyshev,104,0,2024-03-17 12:16:10+00:00,[],https://api.github.com/licenses/gpl-3.0
72,https://github.com/Mishra-0709/SinglePort-RAM.git,2024-03-16 11:23:53+00:00,,0,Mishra-0709/SinglePort-RAM,772966557,Verilog,SinglePort-RAM,4,0,2024-03-16 11:29:12+00:00,[],None
73,https://github.com/Scott-che/DIC_AEC.git,2024-03-16 07:21:58+00:00,,0,Scott-che/DIC_AEC,772900686,Verilog,DIC_AEC,1340,0,2024-03-16 07:26:10+00:00,[],None
74,https://github.com/Judehahh/j101.git,2024-03-17 12:36:05+00:00,"Judehahh's RISC-V Core, No.101",0,Judehahh/j101,773349803,Verilog,j101,1,0,2024-03-17 12:36:27+00:00,[],None
75,https://github.com/wangerforcs/mips.git,2024-03-17 05:57:07+00:00,,0,wangerforcs/mips,773243625,Verilog,mips,3396,0,2024-03-17 05:57:37+00:00,[],None
76,https://github.com/Areebkhan02/RISCV-Architecture.git,2024-03-17 02:58:47+00:00,,0,Areebkhan02/RISCV-Architecture,773209103,Verilog,RISCV-Architecture,1429,0,2024-03-17 03:12:46+00:00,[],None
77,https://github.com/Jasonnail/CPU.git,2024-03-18 09:16:32+00:00,Verilog code for a CPU,0,Jasonnail/CPU,773716029,Verilog,CPU,7,0,2024-03-18 09:20:10+00:00,[],None
78,https://github.com/DuongBao04/Simple-Clock.git,2024-03-18 12:58:58+00:00,a simple digital clock using HDL,0,DuongBao04/Simple-Clock,773815468,Verilog,Simple-Clock,3609,0,2024-03-18 12:59:30+00:00,[],None
79,https://github.com/Ssdghaghili/Computer-Architecture-Projects.git,2024-03-18 12:21:54+00:00," Verilog descriptions of RISC-V single-cycle, multi-cycle & pipeline implementations.",0,Ssdghaghili/Computer-Architecture-Projects,773798077,Verilog,Computer-Architecture-Projects,4411,0,2024-03-18 13:10:09+00:00,[],None
80,https://github.com/amundas/NLFSR.git,2024-03-18 12:20:31+00:00,An FPGA Accelerator for NLFSR Period Testing ,0,amundas/NLFSR,773797457,Verilog,NLFSR,184,0,2024-03-18 13:42:57+00:00,[],https://api.github.com/licenses/gpl-3.0
81,https://github.com/AbdelnabyK/MIPSvsRISC-V_ASIC.git,2024-03-17 18:49:13+00:00,,0,AbdelnabyK/MIPSvsRISC-V_ASIC,773471998,Verilog,MIPSvsRISC-V_ASIC,896,0,2024-03-18 13:37:50+00:00,[],None
82,https://github.com/Dhairya-Senghani/16x2-LCD-interface-using-verilog.git,2024-03-18 11:15:31+00:00,,0,Dhairya-Senghani/16x2-LCD-interface-using-verilog,773768950,Verilog,16x2-LCD-interface-using-verilog,604,0,2024-03-18 11:24:37+00:00,[],None
83,https://github.com/yharada-github/caravel_test_001.git,2024-03-19 02:48:32+00:00,,0,yharada-github/caravel_test_001,774146864,Verilog,caravel_test_001,11927,0,2024-03-19 02:49:17+00:00,[],https://api.github.com/licenses/apache-2.0
84,https://github.com/SkebySchema21/Verilog-image-processor.git,2024-03-17 22:01:51+00:00,Photo editor with three filters made using Verilog,0,SkebySchema21/Verilog-image-processor,773522541,Verilog,Verilog-image-processor,7,0,2024-03-19 05:49:04+00:00,[],None
85,https://github.com/samatahkiran/fifo-.git,2024-03-19 06:59:16+00:00,,0,samatahkiran/fifo-,774224497,Verilog,fifo-,2,0,2024-03-19 09:13:45+00:00,[],None
86,https://github.com/sooyounga/clock.git,2024-03-19 23:37:33+00:00,a set of counters suitable for use as a 12-hour clock (with am/pm indicator),0,sooyounga/clock,774654023,Verilog,clock,9,0,2024-03-20 00:01:22+00:00,[],None
87,https://github.com/sai974/VerilogHDL.git,2024-03-19 23:42:13+00:00,,0,sai974/VerilogHDL,774655214,Verilog,VerilogHDL,19,0,2024-03-20 02:43:34+00:00,[],None
88,https://github.com/avb6403/FPGA-Projects.git,2024-03-20 04:42:06+00:00,,0,avb6403/FPGA-Projects,774734595,Verilog,FPGA-Projects,20,0,2024-03-20 04:45:41+00:00,[],https://api.github.com/licenses/gpl-3.0
89,https://github.com/kapetan-nemo/vga_demo.git,2024-03-20 08:51:01+00:00,for me and my friends,0,kapetan-nemo/vga_demo,774820289,Verilog,vga_demo,25,0,2024-03-20 09:04:31+00:00,[],None
90,https://github.com/NikaT1/FS_lab3.git,2024-03-15 11:50:49+00:00,,0,NikaT1/FS_lab3,772540169,Verilog,FS_lab3,2398,0,2024-03-15 11:51:44+00:00,[],None
91,https://github.com/Abdelrahman1810/SPI_Slave_with_Single_Port_RAM.git,2024-03-21 01:34:21+00:00,This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data from a master device and communicates with the single port RAM to store and retrieve data.,0,Abdelrahman1810/SPI_Slave_with_Single_Port_RAM,775224547,Verilog,SPI_Slave_with_Single_Port_RAM,399,0,2024-03-21 01:36:03+00:00,"['questasim', 'rtl', 'rtl-design', 'testbench', 'verilog', 'vivado']",None
92,https://github.com/mogahed22/memories.git,2024-03-21 01:55:41+00:00,,0,mogahed22/memories,775230465,Verilog,memories,4,0,2024-03-21 01:56:08+00:00,[],None
93,https://github.com/mogahed22/ALSU.git,2024-03-21 01:56:29+00:00,,0,mogahed22/ALSU,775230691,Verilog,ALSU,2,0,2024-03-21 01:56:52+00:00,[],None
94,https://github.com/Ober0476/DssD.git,2024-03-22 15:53:12+00:00,,0,Ober0476/DssD,776062982,Verilog,DssD,33,0,2024-03-22 16:04:25+00:00,[],None
95,https://github.com/nguyendaithien/Dong_ho-the_ky.git,2024-03-24 08:24:56+00:00,,0,nguyendaithien/Dong_ho-the_ky,776698862,Verilog,Dong_ho-the_ky,6,0,2024-03-24 08:46:05+00:00,[],None
96,https://github.com/harshit-121/ramvcode.git,2024-03-24 20:27:02+00:00,,0,harshit-121/ramvcode,776927683,Verilog,ramvcode,5,0,2024-03-24 21:13:00+00:00,[],None
97,https://github.com/DatNguyen97-VN/apb_timer.git,2024-03-24 00:50:27+00:00,,0,DatNguyen97-VN/apb_timer,776606417,Verilog,apb_timer,1639,0,2024-03-24 04:09:43+00:00,[],None
98,https://github.com/emirhanerguun/UART.git,2024-03-22 05:45:06+00:00,"Uart receiver,transmitter,testbenches and connecting to FIFO",0,emirhanerguun/UART,775825446,Verilog,UART,2,0,2024-03-22 05:46:03+00:00,[],None
99,https://github.com/DouglasWWolf/tb_ram.git,2024-03-21 06:51:45+00:00,Testbed for RAM / abm-manager,0,DouglasWWolf/tb_ram,775317989,Verilog,tb_ram,832,0,2024-03-21 06:53:57+00:00,[],None
100,https://github.com/DaveWindWatcher/DSSD.git,2024-03-17 19:24:28+00:00,,0,DaveWindWatcher/DSSD,773482036,Verilog,DSSD,18,0,2024-03-17 19:27:04+00:00,[],None
101,https://github.com/aislinnennis/ece2300.git,2024-03-20 22:01:16+00:00,,0,aislinnennis/ece2300,775165467,Verilog,ece2300,49,0,2024-03-20 22:04:20+00:00,[],None
102,https://github.com/ScorageLEL/SystemVerilog-Projects.git,2024-03-19 16:42:00+00:00,A repository of verilog projects,0,ScorageLEL/SystemVerilog-Projects,774495235,Verilog,SystemVerilog-Projects,8,0,2024-03-27 01:41:37+00:00,[],None
103,https://github.com/dhanasekarp03/RISCV.git,2024-03-15 05:05:11+00:00,,0,dhanasekarp03/RISCV,772388991,Verilog,RISCV,204,0,2024-03-21 12:46:45+00:00,[],None
104,https://github.com/isager/tt06_sinegen.git,2024-03-20 18:48:08+00:00,,0,isager/tt06_sinegen,775095161,Verilog,tt06_sinegen,37,0,2024-04-04 20:18:48+00:00,[],https://api.github.com/licenses/apache-2.0
105,https://github.com/JoaoVitorSBarbosa/FPGA_Estudo.git,2024-03-22 17:40:04+00:00,Repositorio para codigos de estudo de FPGA,0,JoaoVitorSBarbosa/FPGA_Estudo,776107658,Verilog,FPGA_Estudo,9797,0,2024-03-22 17:47:00+00:00,[],None
106,https://github.com/Prajwal-Ramachandra/Restoring-Division.git,2024-03-15 10:11:43+00:00,Restoring division using iverilog.,0,Prajwal-Ramachandra/Restoring-Division,772500992,Verilog,Restoring-Division,4,0,2024-03-15 10:13:37+00:00,[],None
107,https://github.com/GAJJALA43/Traffic-control.git,2024-03-15 17:18:35+00:00,,0,GAJJALA43/Traffic-control,772683323,Verilog,Traffic-control,1,0,2024-03-15 17:20:43+00:00,[],None
108,https://github.com/he-is-james/CS-M152A.git,2024-03-16 20:46:08+00:00,,0,he-is-james/CS-M152A,773131395,Verilog,CS-M152A,25,0,2024-03-16 20:51:25+00:00,[],None
109,https://github.com/arishkhan4423/verilog_multiplier.git,2024-03-16 06:56:26+00:00,This project is designed as an n-bit multiplier of two numbers. The multiplication is performed using the shift and add method of multiplying two numbers.,0,arishkhan4423/verilog_multiplier,772893595,Verilog,verilog_multiplier,9,0,2024-03-16 07:07:52+00:00,[],None
110,https://github.com/tofu31/Lab-fsic-sim.git,2024-03-17 13:44:19+00:00,,0,tofu31/Lab-fsic-sim,773371949,Verilog,Lab-fsic-sim,27,0,2024-03-17 14:43:44+00:00,[],None
111,https://github.com/jaegeun7/miniCPU.git,2024-03-18 07:33:02+00:00,,0,jaegeun7/miniCPU,773673329,Verilog,miniCPU,3,0,2024-03-18 07:37:06+00:00,[],None
112,https://github.com/smay26/test-project.git,2024-03-18 02:49:27+00:00,,0,smay26/test-project,773587220,Verilog,test-project,97,0,2024-03-18 03:02:12+00:00,[],https://api.github.com/licenses/apache-2.0
113,https://github.com/Sharmistha007/ROM-Project.git,2024-03-18 14:10:53+00:00,,0,Sharmistha007/ROM-Project,773853096,Verilog,ROM-Project,3,0,2024-03-18 14:11:56+00:00,[],None
114,https://github.com/krjarvisMTU/MTU-Portfolio.git,2024-03-18 17:59:25+00:00,"Kyle Jarvis, MTU Computer Science",0,krjarvisMTU/MTU-Portfolio,773968355,Verilog,MTU-Portfolio,18177,0,2024-03-18 21:51:00+00:00,[],None
115,https://github.com/Hasan0712/Verilog-Practice.git,2024-03-19 07:02:28+00:00, Basic circuits on verilog ,0,Hasan0712/Verilog-Practice,774225619,Verilog,Verilog-Practice,18,0,2024-03-19 07:06:50+00:00,[],None
116,https://github.com/riy-1/cnn-network-asic.git,2024-03-19 05:36:16+00:00,,0,riy-1/cnn-network-asic,774195057,Verilog,cnn-network-asic,11927,0,2024-03-19 05:36:57+00:00,[],https://api.github.com/licenses/apache-2.0
117,https://github.com/Kulsoomgit/openlane_practice.git,2024-03-19 10:27:44+00:00,,0,Kulsoomgit/openlane_practice,774312323,Verilog,openlane_practice,25896,0,2024-03-19 10:33:55+00:00,[],None
118,https://github.com/SteffenReith/TT06_PiMac.git,2024-03-18 10:14:47+00:00,A simple 4 bit pipelined multiply and accumulate unit,0,SteffenReith/TT06_PiMac,773742396,Verilog,TT06_PiMac,19,0,2024-03-18 13:39:16+00:00,[],https://api.github.com/licenses/apache-2.0
119,https://github.com/harsh3002/pwm.git,2024-03-20 13:36:15+00:00,pwm,0,harsh3002/pwm,774942626,Verilog,pwm,43,0,2024-03-20 13:39:21+00:00,[],None
120,https://github.com/mogahed22/DSP48A1.git,2024-03-20 14:37:05+00:00,,0,mogahed22/DSP48A1,774973644,Verilog,DSP48A1,7,0,2024-03-20 14:41:35+00:00,[],None
121,https://github.com/pearlshah1011/Y-86-Processor.git,2024-03-20 17:07:03+00:00,,0,pearlshah1011/Y-86-Processor,775050424,Verilog,Y-86-Processor,2837,0,2024-03-20 17:09:00+00:00,[],None
122,https://github.com/dennistrue/tt_um_dennistrue_glhf.git,2024-03-20 18:50:57+00:00,,0,dennistrue/tt_um_dennistrue_glhf,775096277,Verilog,tt_um_dennistrue_glhf,12,0,2024-03-20 19:36:49+00:00,[],https://api.github.com/licenses/apache-2.0
123,https://github.com/MikazukiHikari/Design-of-Image-Compressor-and-Decompressor.git,2024-03-20 23:42:33+00:00,,0,MikazukiHikari/Design-of-Image-Compressor-and-Decompressor,775194077,Verilog,Design-of-Image-Compressor-and-Decompressor,37,0,2024-03-20 23:51:41+00:00,[],None
124,https://github.com/rupin-r/CollegeProjects.git,2024-03-20 20:52:00+00:00,A compilation of college projects I have worked on individually and am allowed to release with the removal of personally identifying information.,0,rupin-r/CollegeProjects,775143078,Verilog,CollegeProjects,2415,0,2024-03-20 20:57:56+00:00,[],https://api.github.com/licenses/mit
125,https://github.com/oscared26/Minicurso_FPGAs_2024.git,2024-03-18 22:24:40+00:00,,0,oscared26/Minicurso_FPGAs_2024,774070485,Verilog,Minicurso_FPGAs_2024,37904,0,2024-03-19 20:42:25+00:00,[],None
126,https://github.com/ccchloe510/Plane.git,2024-03-22 14:02:01+00:00,,0,ccchloe510/Plane,776013466,Verilog,Plane,38767,0,2024-03-22 14:04:21+00:00,[],None
127,https://github.com/johnsariknanohmics/nanohmics_align_hello_world.git,2024-03-21 18:57:53+00:00,,0,johnsariknanohmics/nanohmics_align_hello_world,775637216,Verilog,nanohmics_align_hello_world,11927,0,2024-03-22 14:17:37+00:00,[],https://api.github.com/licenses/apache-2.0
128,https://github.com/Sikandarh11/Computer-System-Architecture.git,2024-03-18 08:50:16+00:00,,0,Sikandarh11/Computer-System-Architecture,773704531,Verilog,Computer-System-Architecture,31,0,2024-03-24 14:33:26+00:00,[],None
129,https://github.com/tkgong/ece260b_project_step2.git,2024-03-24 02:49:18+00:00,,0,tkgong/ece260b_project_step2,776627521,Verilog,ece260b_project_step2,1098,0,2024-03-24 02:51:17+00:00,[],None
130,https://github.com/NewPaulWalker/iFlow.git,2024-03-24 06:53:57+00:00,,0,NewPaulWalker/iFlow,776677555,Verilog,iFlow,220440,0,2024-03-24 07:49:12+00:00,[],https://api.github.com/licenses/mulanpsl-2.0
131,https://github.com/ssn5/5-stage-Pipelined-RISC-V-Processor.git,2024-03-24 08:20:20+00:00,5-stage Pipelined RISC-V Processor,0,ssn5/5-stage-Pipelined-RISC-V-Processor,776697772,Verilog,5-stage-Pipelined-RISC-V-Processor,69,0,2024-03-24 08:28:36+00:00,[],None
132,https://github.com/kch34811/digital-system-design.git,2024-03-17 11:55:28+00:00,,0,kch34811/digital-system-design,773337399,Verilog,digital-system-design,3900,0,2024-03-19 05:51:32+00:00,[],None
133,https://github.com/Augustus133/SNN.git,2024-03-21 07:13:58+00:00,,0,Augustus133/SNN,775325879,Verilog,SNN,447,0,2024-03-21 07:49:23+00:00,[],None
134,https://github.com/pak-eng/Digital_IIR-filter.git,2024-03-21 21:07:49+00:00,This repository is dedicated to building digital filter in Verilog from Simulink model to ASIC layout,0,pak-eng/Digital_IIR-filter,775684588,Verilog,Digital_IIR-filter,89857,0,2024-03-22 06:03:43+00:00,[],None
135,https://github.com/YonatanZo/4MB_RevB.git,2024-03-17 14:40:11+00:00,4MB revision B FPGA design ,0,YonatanZo/4MB_RevB,773391228,Verilog,4MB_RevB,27608,0,2024-03-17 15:01:50+00:00,[],None
136,https://github.com/icastillo12/tt_06_tes.git,2024-03-22 15:37:41+00:00,,0,icastillo12/tt_06_tes,776056449,Verilog,tt_06_tes,16,0,2024-03-22 15:37:47+00:00,[],https://api.github.com/licenses/apache-2.0
137,https://github.com/benhuangpf/MM.git,2024-03-21 17:46:56+00:00,,0,benhuangpf/MM,775607813,Verilog,MM,172,0,2024-04-09 20:48:32+00:00,[],None
138,https://github.com/joses-bot/vsdiat_workshop.git,2024-03-24 08:31:45+00:00,,0,joses-bot/vsdiat_workshop,776700490,Verilog,vsdiat_workshop,5850,0,2024-04-07 07:03:53+00:00,[],None
139,https://github.com/DouglasWWolf/indy_bc_emu.git,2024-03-17 03:21:56+00:00,"Bright Cycle Emulator, implemented on Indy board",0,DouglasWWolf/indy_bc_emu,773213292,Verilog,indy_bc_emu,1572,0,2024-03-17 03:23:34+00:00,[],None
140,https://github.com/changchun-zhou/EEG_Chip.git,2024-03-22 11:55:50+00:00,,1,changchun-zhou/EEG_Chip,775962019,Verilog,EEG_Chip,1316,0,2024-04-03 07:01:32+00:00,[],None
141,https://github.com/FanHao1023/HDL.git,2024-03-16 05:42:32+00:00,,0,FanHao1023/HDL,772875301,Verilog,HDL,7891,0,2024-03-16 05:45:41+00:00,[],https://api.github.com/licenses/mit
142,https://github.com/lshrea69/caravel_aes_accelerator.git,2024-03-15 04:51:51+00:00,,0,lshrea69/caravel_aes_accelerator,772385528,Verilog,caravel_aes_accelerator,21554,0,2024-03-15 05:15:16+00:00,[],https://api.github.com/licenses/apache-2.0
143,https://github.com/vladpreoteasa/Verilog-Image-Processing.git,2024-03-15 18:01:34+00:00,Verilog FMS for applying Grayscale / Mirroring / Sharpness filters to 64 by 64 pixel images.,0,vladpreoteasa/Verilog-Image-Processing,772701186,Verilog,Verilog-Image-Processing,210,0,2024-03-15 18:03:23+00:00,[],None
144,https://github.com/DuckDodgersSSj3/FPGA-Hospital-Emergency-Alarm-Control-System.git,2024-03-16 21:56:10+00:00,,0,DuckDodgersSSj3/FPGA-Hospital-Emergency-Alarm-Control-System,773147809,Verilog,FPGA-Hospital-Emergency-Alarm-Control-System,30,0,2024-03-16 22:02:25+00:00,[],None
145,https://github.com/Masooma82/demo_ver.git,2024-03-18 21:51:36+00:00,,0,Masooma82/demo_ver,774060069,Verilog,demo_ver,11927,0,2024-03-18 21:52:18+00:00,[],https://api.github.com/licenses/apache-2.0
146,https://github.com/shun6-6/IIC_EEPROM_Pro.git,2024-03-19 00:54:38+00:00,,0,shun6-6/IIC_EEPROM_Pro,774113051,Verilog,IIC_EEPROM_Pro,20,0,2024-03-19 00:55:21+00:00,[],None
147,https://github.com/gviterbo/atividade-3.git,2024-03-18 13:40:34+00:00,temporário,0,gviterbo/atividade-3,773836846,Verilog,atividade-3,10,0,2024-03-18 13:41:54+00:00,[],None
148,https://github.com/Dhairya-Senghani/AES-Encryption-Algorithm-using-Verilog.git,2024-03-18 14:18:29+00:00,,0,Dhairya-Senghani/AES-Encryption-Algorithm-using-Verilog,773856973,Verilog,AES-Encryption-Algorithm-using-Verilog,507,0,2024-03-18 14:22:02+00:00,[],None
149,https://github.com/Mekky7/UART_.git,2024-03-18 18:32:15+00:00,design of uart protocol uisng verilog,0,Mekky7/UART_,773983702,Verilog,UART_,3,0,2024-03-18 18:37:29+00:00,[],None
150,https://github.com/Hasan0712/RTL-Practice.git,2024-03-19 07:09:38+00:00,,0,Hasan0712/RTL-Practice,774228455,Verilog,RTL-Practice,5,0,2024-03-19 07:14:10+00:00,[],None
151,https://github.com/tom1597/graduate_project.git,2024-03-15 09:31:06+00:00,,0,tom1597/graduate_project,772484012,Verilog,graduate_project,12,0,2024-03-15 09:33:43+00:00,[],None
152,https://github.com/fmasar/nvdla_zcu104_notes.git,2024-03-19 10:55:24+00:00,,0,fmasar/nvdla_zcu104_notes,774323977,Verilog,nvdla_zcu104_notes,13,0,2024-03-19 11:20:19+00:00,[],None
153,https://github.com/venkatesh19v/VLSI_Assignment_2.git,2024-03-19 13:53:25+00:00,,0,venkatesh19v/VLSI_Assignment_2,774407029,Verilog,VLSI_Assignment_2,2147,0,2024-03-19 13:57:24+00:00,[],None
154,https://github.com/Redns/VerilogLearning.git,2024-03-19 17:34:12+00:00,,0,Redns/VerilogLearning,774520326,Verilog,VerilogLearning,1,0,2024-03-19 17:34:19+00:00,[],None
155,https://github.com/Artuza/Pon-Game-Verilog.git,2024-03-19 22:32:22+00:00,Pon Game Verilog,0,Artuza/Pon-Game-Verilog,774635351,Verilog,Pon-Game-Verilog,38,0,2024-03-19 22:40:03+00:00,[],None
156,https://github.com/amo890806/Subpixel_Rendering_Accelerator.git,2024-03-20 08:52:46+00:00,,0,amo890806/Subpixel_Rendering_Accelerator,774820951,Verilog,Subpixel_Rendering_Accelerator,24296,0,2024-03-20 08:57:35+00:00,[],None
157,https://github.com/mogahed22/SPI_with_Single_port_RAM.git,2024-03-20 14:39:29+00:00,,0,mogahed22/SPI_with_Single_port_RAM,774974875,Verilog,SPI_with_Single_port_RAM,7,0,2024-03-20 14:40:34+00:00,[],None
158,https://github.com/Abd-El-Rahman-Sabry/Processing-Unit-with-UART.git,2024-03-21 15:40:47+00:00,Design and Verification of a processing unit connected using a serial communication with UART,0,Abd-El-Rahman-Sabry/Processing-Unit-with-UART,775549040,Verilog,Processing-Unit-with-UART,1877,0,2024-03-21 16:06:58+00:00,[],None
159,https://github.com/ConstantinePapadopoulos/Introduction-To-Analog-VLSI.git,2024-03-22 10:38:40+00:00,,0,ConstantinePapadopoulos/Introduction-To-Analog-VLSI,775933239,Verilog,Introduction-To-Analog-VLSI,48,0,2024-03-22 10:40:51+00:00,[],None
160,https://github.com/1mather/AXI_Stream_insert_header.git,2024-03-17 11:35:44+00:00,,0,1mather/AXI_Stream_insert_header,773331466,Verilog,AXI_Stream_insert_header,229,0,2024-03-17 11:40:44+00:00,[],None
161,https://github.com/spicygychen/ICLAB.git,2024-03-22 14:09:53+00:00,,0,spicygychen/ICLAB,776017400,Verilog,ICLAB,231,0,2024-03-22 14:25:19+00:00,[],None
162,https://github.com/srknkrdnz/chip_desing.git,2024-03-24 14:53:04+00:00,,0,srknkrdnz/chip_desing,776824212,Verilog,chip_desing,53036,0,2024-03-24 15:30:16+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/patryklatka/FPGA-verilog.git,2024-03-24 17:33:36+00:00,,0,patryklatka/FPGA-verilog,776877000,Verilog,FPGA-verilog,9,0,2024-03-24 17:48:03+00:00,[],None
164,https://github.com/harshit-121/counter.git,2024-03-24 21:26:04+00:00,,0,harshit-121/counter,776942491,Verilog,counter,5,0,2024-03-25 12:05:47+00:00,[],None
165,https://github.com/aneeshs03/Pipelined_32bit-multiplier.git,2024-03-22 05:45:08+00:00,,0,aneeshs03/Pipelined_32bit-multiplier,775825456,Verilog,Pipelined_32bit-multiplier,210,0,2024-03-22 06:20:55+00:00,[],None
166,https://github.com/FPGAmaster-wyc/UART_Verilog.git,2024-03-18 03:45:17+00:00,UART协议发送接收，UART发送数据格式,0,FPGAmaster-wyc/UART_Verilog,773601436,Verilog,UART_Verilog,122,0,2024-03-18 03:56:27+00:00,[],None
167,https://github.com/rakshitharnayak/RISC--V-Processor.git,2024-03-21 14:51:30+00:00,RISC V PROCESSOR DESIGN IN VERILOG,0,rakshitharnayak/RISC--V-Processor,775524064,Verilog,RISC--V-Processor,28,0,2024-04-02 08:51:22+00:00,"['eda', 'instruction-set-architecture', 'risc-v', 'verilog', 'arithmetic-logic-unit']",None
168,https://github.com/miguelsape/msalazar.git,2024-03-23 01:27:27+00:00,,0,miguelsape/msalazar,776244446,Verilog,msalazar,31,0,2024-03-23 01:30:09+00:00,[],https://api.github.com/licenses/apache-2.0
169,https://github.com/Hatlori9/DLRM_benchmark.git,2024-03-19 19:03:35+00:00,,0,Hatlori9/DLRM_benchmark,774560493,Verilog,DLRM_benchmark,2442,0,2024-03-31 06:13:01+00:00,[],None
170,https://github.com/qiusen0616/RISC-V.git,2024-03-22 03:12:50+00:00,,0,qiusen0616/RISC-V,775785040,Verilog,RISC-V,19706,0,2024-03-22 06:34:21+00:00,[],None
171,https://github.com/junyoung23/digital.git,2024-03-20 06:40:33+00:00,,0,junyoung23/digital,774771503,Verilog,digital,26,0,2024-04-03 06:32:51+00:00,[],None
172,https://github.com/spiff42/tt06-exp-led-pwm.git,2024-03-20 19:04:22+00:00,,0,spiff42/tt06-exp-led-pwm,775101820,Verilog,tt06-exp-led-pwm,17,0,2024-04-03 18:52:54+00:00,[],https://api.github.com/licenses/apache-2.0
173,https://github.com/Anjali-Yeleswarapu/PWM-Shift-Register-.git,2024-03-15 15:53:56+00:00,,0,Anjali-Yeleswarapu/PWM-Shift-Register-,772646338,Verilog,PWM-Shift-Register-,4,0,2024-03-15 15:55:35+00:00,[],None
174,https://github.com/SudheerBhargavaReddy/HDLBits-Solution-Verilog-.git,2024-03-15 09:54:54+00:00,,0,SudheerBhargavaReddy/HDLBits-Solution-Verilog-,772494038,Verilog,HDLBits-Solution-Verilog-,16,0,2024-03-15 10:00:25+00:00,[],None
175,https://github.com/rodrygo03/Four-Number-Combination-Lock.git,2024-03-15 04:29:37+00:00,4 number combination lock implemented on the zybo z7-10 fpga board using Verilog,0,rodrygo03/Four-Number-Combination-Lock,772379492,Verilog,Four-Number-Combination-Lock,4,0,2024-03-15 04:33:00+00:00,[],None
176,https://github.com/gjabile/veriloghw1.git,2024-03-15 12:24:06+00:00,,0,gjabile/veriloghw1,772553195,Verilog,veriloghw1,1,0,2024-03-15 12:24:27+00:00,[],None
177,https://github.com/iason4/Verilog-and-Assembly-MicroCPU-At-Modelsim.git,2024-03-16 12:09:44+00:00,,0,iason4/Verilog-and-Assembly-MicroCPU-At-Modelsim,772979866,Verilog,Verilog-and-Assembly-MicroCPU-At-Modelsim,19,0,2024-03-16 13:27:39+00:00,[],None
178,https://github.com/soniyamalla/Principles-of-Digital-Hardware.git,2024-03-15 01:42:23+00:00,"This repository contains projects from my Principles of Digital Hardware course. Each Project is detailed in a folder, where you can find a projectXX.txt file that contains project description/details.",0,soniyamalla/Principles-of-Digital-Hardware,772334684,Verilog,Principles-of-Digital-Hardware,116,0,2024-03-15 01:45:26+00:00,[],None
179,https://github.com/Ritik662/mips_processor.git,2024-03-18 07:20:31+00:00,,0,Ritik662/mips_processor,773668423,Verilog,mips_processor,3,0,2024-03-18 07:22:24+00:00,[],None
180,https://github.com/mostafa-charkazi/Verilog.git,2024-03-18 11:18:54+00:00,,0,mostafa-charkazi/Verilog,773770385,Verilog,Verilog,5,0,2024-03-21 16:10:42+00:00,[],None
181,https://github.com/G05B3/MAS8.git,2024-03-16 19:10:13+00:00,Simple 8 bit Processor designed on a Chip. Runs on a custom Assembly.,0,G05B3/MAS8,773107599,Verilog,MAS8,8088,0,2024-03-19 23:10:12+00:00,[],https://api.github.com/licenses/mit
182,https://github.com/idoitdudge/Graph-Convolution-Network-Module-SV.git,2024-03-22 22:15:46+00:00,,0,idoitdudge/Graph-Convolution-Network-Module-SV,776201454,Verilog,Graph-Convolution-Network-Module-SV,1246,0,2024-03-22 22:27:05+00:00,[],None
183,https://github.com/AAboulsaad/tt06-analog-r2r-dac.git,2024-03-23 01:22:10+00:00,,0,AAboulsaad/tt06-analog-r2r-dac,776243455,Verilog,tt06-analog-r2r-dac,6,0,2024-03-23 01:22:14+00:00,[],https://api.github.com/licenses/apache-2.0
184,https://github.com/ReniltonRibeiro/Laboratorio-Integrado-1.git,2024-03-23 01:01:26+00:00,Atividades da disciplina laboratório integrado 1,0,ReniltonRibeiro/Laboratorio-Integrado-1,776239202,Verilog,Laboratorio-Integrado-1,41,0,2024-03-23 01:04:15+00:00,[],None
185,https://github.com/AhmedAbdeen7/labreport.git,2024-03-18 19:09:46+00:00,,0,AhmedAbdeen7/labreport,773999578,Verilog,labreport,15,0,2024-03-18 19:14:54+00:00,[],None
186,https://github.com/gertahodolli/CPU-16bit.git,2024-03-18 14:57:19+00:00,,0,gertahodolli/CPU-16bit,773877338,Verilog,CPU-16bit,6,0,2024-03-18 15:19:03+00:00,[],None
187,https://github.com/Satvik3799/Caravel-SoC_examples.git,2024-03-20 23:06:52+00:00,,0,Satvik3799/Caravel-SoC_examples,775184448,Verilog,Caravel-SoC_examples,11927,0,2024-03-20 23:07:33+00:00,[],https://api.github.com/licenses/apache-2.0
188,https://github.com/demon-joker/MIPS-5-stage-pipeline.git,2024-03-21 04:28:39+00:00,,0,demon-joker/MIPS-5-stage-pipeline,775273553,Verilog,MIPS-5-stage-pipeline,158,0,2024-03-21 04:50:55+00:00,[],None
189,https://github.com/VanashreeParate/Simple-Modelling-of-Processor.git,2024-03-20 14:36:33+00:00,,0,VanashreeParate/Simple-Modelling-of-Processor,774973396,Verilog,Simple-Modelling-of-Processor,1480,0,2024-03-20 14:43:58+00:00,[],None
190,https://github.com/ashrafulbhuiyan/Full-Adder-Design.git,2024-03-21 06:24:02+00:00,,0,ashrafulbhuiyan/Full-Adder-Design,775308588,Verilog,Full-Adder-Design,3,0,2024-03-21 06:32:25+00:00,[],None
191,https://github.com/Ranga-Kulathunga/Password-Authenticator-FPGA.git,2024-03-24 22:20:45+00:00,Implementing password authentication mechanism using FSM and testing with FPGA.,0,Ranga-Kulathunga/Password-Authenticator-FPGA,776955239,Verilog,Password-Authenticator-FPGA,6,0,2024-03-24 22:52:07+00:00,[],None
192,https://github.com/tasmirz/cse-1204.git,2024-03-23 08:24:46+00:00,,0,tasmirz/cse-1204,776339177,Verilog,cse-1204,548,0,2024-03-25 02:01:20+00:00,[],None
193,https://github.com/Edilton-Damasceno/Controlador-de-um-robo.git,2024-03-21 23:43:18+00:00,"Neste projeto, iremos construir o controlador de um robô capaz de acompanhar um muro utilizando a linguagem Verilog.",0,Edilton-Damasceno/Controlador-de-um-robo,775728211,Verilog,Controlador-de-um-robo,7,0,2024-03-22 17:14:20+00:00,[],None
194,https://github.com/Winters123/basic4fun.git,2024-03-19 06:49:08+00:00,,0,Winters123/basic4fun,774220667,Verilog,basic4fun,5,0,2024-03-19 14:04:35+00:00,[],None
195,https://github.com/Men1scus/Principles_of_Computer_Organization.git,2024-03-22 15:26:27+00:00,,0,Men1scus/Principles_of_Computer_Organization,776051689,Verilog,Principles_of_Computer_Organization,10,0,2024-03-22 15:33:10+00:00,[],https://api.github.com/licenses/mit
196,https://github.com/alexding1226/ASOC.git,2024-03-18 12:32:18+00:00,,0,alexding1226/ASOC,773802869,Verilog,ASOC,42782,0,2024-03-30 11:35:10+00:00,[],None
197,https://github.com/Jagadeesh-Siva/100-days-of-RTL.git,2024-03-22 07:49:43+00:00,,0,Jagadeesh-Siva/100-days-of-RTL,775867712,Verilog,100-days-of-RTL,60,0,2024-03-22 08:01:29+00:00,[],None
198,https://github.com/Afkeen2004/S4-Hardware-Laboratory.git,2024-03-19 10:58:54+00:00,S4 Hardware Laboratory,0,Afkeen2004/S4-Hardware-Laboratory,774325431,Verilog,S4-Hardware-Laboratory,55,0,2024-03-29 09:36:25+00:00,"['mips-assembly', 'verilog-hdl']",None
199,https://github.com/FelipMa/wall-follower-robot.git,2024-03-22 19:59:32+00:00,,0,FelipMa/wall-follower-robot,776160369,Verilog,wall-follower-robot,3,0,2024-03-31 13:39:27+00:00,[],None
200,https://github.com/salzhang/KoggeStone-Adder.git,2024-03-19 16:42:18+00:00,A 32-bit Kogge-Stone Adder is implemented in this design.,0,salzhang/KoggeStone-Adder,774495376,Verilog,KoggeStone-Adder,96,0,2024-03-19 17:43:18+00:00,"['carry-look-ahead-adder', 'fulladder', 'kogge-stone-adder', 'prefix', 'rtl']",https://api.github.com/licenses/mit
201,https://github.com/salzhang/Booth-Multiplier.git,2024-03-22 17:37:07+00:00,,0,salzhang/Booth-Multiplier,776106359,Verilog,Booth-Multiplier,57,0,2024-03-26 00:10:23+00:00,"['booth-multiplier', 'multiplier', 'rtl', 'verilog-project', 'wallace-tree-multiplier']",https://api.github.com/licenses/mit
202,https://github.com/icastillo12/tt_um_CktA_InstAmp.git,2024-03-21 18:38:17+00:00,,0,icastillo12/tt_um_CktA_InstAmp,775629119,Verilog,tt_um_CktA_InstAmp,2283,0,2024-03-21 18:38:23+00:00,[],https://api.github.com/licenses/apache-2.0
203,https://github.com/UPT-AC-Notes/LD-Daria.git,2024-03-16 13:35:59+00:00,,0,UPT-AC-Notes/LD-Daria,773005897,Verilog,LD-Daria,4373,0,2024-03-27 13:17:45+00:00,[],None
204,https://github.com/ysy1918/Conv_SoC.git,2024-03-19 10:57:18+00:00,,0,ysy1918/Conv_SoC,774324788,Verilog,Conv_SoC,20,0,2024-03-19 12:06:14+00:00,[],None
205,https://github.com/PradhyumnaVA/riscv32_proc.git,2024-03-24 18:30:57+00:00,,0,PradhyumnaVA/riscv32_proc,776894767,Verilog,riscv32_proc,41,0,2024-04-12 08:47:36+00:00,[],None
206,https://github.com/AndreiMuciu/Proiect-CN.git,2024-03-23 10:01:10+00:00,,0,AndreiMuciu/Proiect-CN,776366880,Verilog,Proiect-CN,211,0,2024-03-23 10:13:06+00:00,[],None
207,https://github.com/pcquang4828/caravel_user_project_2.git,2024-03-15 01:59:48+00:00,,0,pcquang4828/caravel_user_project_2,772339043,Verilog,caravel_user_project_2,11927,0,2024-03-15 02:00:31+00:00,[],https://api.github.com/licenses/apache-2.0
208,https://github.com/Rxgxyv/Digital-Principles.git,2024-03-15 17:46:16+00:00,,0,Rxgxyv/Digital-Principles,772695028,Verilog,Digital-Principles,1,0,2024-03-15 17:47:17+00:00,[],None
209,https://github.com/Scott-che/DIC_Rails.git,2024-03-16 08:19:57+00:00,,0,Scott-che/DIC_Rails,772915605,Verilog,DIC_Rails,802,0,2024-03-16 08:20:24+00:00,[],None
210,https://github.com/pianoholic0120/SCLD_2.git,2024-03-16 18:03:44+00:00,,0,pianoholic0120/SCLD_2,773089225,Verilog,SCLD_2,6634,0,2024-03-16 18:04:31+00:00,[],None
211,https://github.com/gof0rit/sc_cpu.git,2024-03-16 13:53:25+00:00,,0,gof0rit/sc_cpu,773011314,Verilog,sc_cpu,7,0,2024-03-16 13:54:23+00:00,[],None
212,https://github.com/ysmno1/CPU-hardware-design.git,2024-03-18 03:04:11+00:00,Hardware Integrated Design of Chongqing University,0,ysmno1/CPU-hardware-design,773590890,Verilog,CPU-hardware-design,43,0,2024-03-18 03:12:01+00:00,[],None
213,https://github.com/afasolino/TT06_DAA.git,2024-03-18 10:59:17+00:00,,0,afasolino/TT06_DAA,773761990,Verilog,TT06_DAA,48,0,2024-03-18 11:38:41+00:00,[],https://api.github.com/licenses/apache-2.0
214,https://github.com/ZPNMiaoHeng/aes.git,2024-03-15 14:34:31+00:00,,0,ZPNMiaoHeng/aes,772610729,Verilog,aes,350396,0,2024-03-17 01:56:22+00:00,[],None
215,https://github.com/GRATHRRAM/Grah-8_CPU.git,2024-03-17 07:51:15+00:00,A simple 8bit cpu,0,GRATHRRAM/Grah-8_CPU,773271110,Verilog,Grah-8_CPU,39,0,2024-03-17 07:55:03+00:00,[],https://api.github.com/licenses/gpl-3.0
216,https://github.com/RookieT0T/Digital_Clock.git,2024-03-19 08:58:32+00:00,,0,RookieT0T/Digital_Clock,774272994,Verilog,Digital_Clock,24,0,2024-03-19 08:59:35+00:00,[],None
217,https://github.com/lancemitrex/tt06-verilog-template.git,2024-03-18 20:29:26+00:00,TinyTapeout Submission,0,lancemitrex/tt06-verilog-template,774031481,Verilog,tt06-verilog-template,41,0,2024-03-19 16:50:13+00:00,[],https://api.github.com/licenses/apache-2.0
218,https://github.com/samatahkiran/Register.git,2024-03-19 09:29:22+00:00,,0,samatahkiran/Register,774286781,Verilog,Register,1,0,2024-03-19 09:29:59+00:00,[],None
219,https://github.com/shun6-6/AD7606_FPGA_Pro.git,2024-03-19 09:20:57+00:00,,0,shun6-6/AD7606_FPGA_Pro,774282978,Verilog,AD7606_FPGA_Pro,3,0,2024-03-19 09:22:26+00:00,[],None
220,https://github.com/sooyounga/digital_sootudio.git,2024-03-21 06:03:44+00:00,my library of different digital hardware circuit designs and logic,0,sooyounga/digital_sootudio,775301431,Verilog,digital_sootudio,29,0,2024-03-21 23:07:12+00:00,"['verilog', 'verilog-code']",None
221,https://github.com/aidanozo/Verilog-Image-Processing.git,2024-03-22 13:44:15+00:00,,0,aidanozo/Verilog-Image-Processing,776005679,Verilog,Verilog-Image-Processing,14,0,2024-03-22 13:46:32+00:00,[],None
222,https://github.com/pingu-73/Y-86-ISA.git,2024-03-22 14:48:55+00:00,,0,pingu-73/Y-86-ISA,776035006,Verilog,Y-86-ISA,20473,0,2024-03-22 14:52:33+00:00,[],None
223,https://github.com/lukaschen1010/ASoC.git,2024-03-24 13:17:54+00:00,,0,lukaschen1010/ASoC,776777744,Verilog,ASoC,29,0,2024-03-24 13:18:32+00:00,[],None
224,https://github.com/alperenduran77/MIPS-ALU-32-Bit.git,2024-03-23 19:58:04+00:00,Arithmetic Logic Unit of MIPS 32 Bit,0,alperenduran77/MIPS-ALU-32-Bit,776545216,Verilog,MIPS-ALU-32-Bit,10217,0,2024-03-23 20:03:03+00:00,[],None
225,https://github.com/eunse12/semi_dev.git,2024-03-24 05:00:00+00:00,harmansemicon_dev,0,eunse12/semi_dev,776652807,Verilog,semi_dev,81,0,2024-03-24 05:25:54+00:00,[],None
226,https://github.com/coo122567/2024_Spring_NTHU_Advance-SOC-Design.git,2024-03-24 15:51:58+00:00,,0,coo122567/2024_Spring_NTHU_Advance-SOC-Design,776843896,Verilog,2024_Spring_NTHU_Advance-SOC-Design,51,0,2024-03-24 15:54:05+00:00,[],None
227,https://github.com/stanleyjacob/fpga_projects.git,2024-03-24 23:26:14+00:00,,0,stanleyjacob/fpga_projects,776969340,Verilog,fpga_projects,4,0,2024-03-24 23:28:33+00:00,[],None
228,https://github.com/Batiste0/MCRessourcesPacks.git,2024-03-19 17:05:08+00:00,,0,Batiste0/MCRessourcesPacks,774506701,Verilog,MCRessourcesPacks,28830,0,2024-03-19 17:05:37+00:00,[],None
229,https://github.com/PeihuanNi/Row-Stationary-Convolution-Acceletor.git,2024-03-24 01:37:58+00:00,Graduation design at JLU.CHINA,0,PeihuanNi/Row-Stationary-Convolution-Acceletor,776614472,Verilog,Row-Stationary-Convolution-Acceletor,221,0,2024-03-25 02:10:24+00:00,[],None
230,https://github.com/Meow-pilli/Testing-and-Testable-Design.git,2024-03-22 03:28:05+00:00,Testing Testable Design,0,Meow-pilli/Testing-and-Testable-Design,775789168,Verilog,Testing-and-Testable-Design,51904,0,2024-03-22 07:39:27+00:00,[],https://api.github.com/licenses/mit
231,https://github.com/VlaterBarron/FPGA_Cryptoprocessor.git,2024-03-15 01:27:34+00:00,Repository to sotre my designs in verilog for my thesis. ,0,VlaterBarron/FPGA_Cryptoprocessor,772330888,Verilog,FPGA_Cryptoprocessor,9,0,2024-03-15 01:30:15+00:00,[],None
232,https://github.com/FanHao1023/FPGA-lab.git,2024-03-16 05:29:23+00:00,,0,FanHao1023/FPGA-lab,772872182,Verilog,FPGA-lab,94,0,2024-03-17 16:01:54+00:00,[],https://api.github.com/licenses/mit
233,https://github.com/MusaJTaib/RISC-V.git,2024-03-16 22:24:14+00:00,,0,MusaJTaib/RISC-V,773153542,Verilog,RISC-V,17,0,2024-03-16 22:25:38+00:00,[],None
234,https://github.com/Henry-Zhuo/verilog-projects.git,2024-03-17 03:16:23+00:00,A collection of small projects made using Verilog,0,Henry-Zhuo/verilog-projects,773212278,Verilog,verilog-projects,11,0,2024-03-17 19:50:50+00:00,[],https://api.github.com/licenses/apache-2.0
235,https://github.com/Ssdghaghili/Digital-Logic-Laboratory.git,2024-03-18 12:37:11+00:00,Digital-Logic-Laboratory at University of Tehran | Fall02,1,Ssdghaghili/Digital-Logic-Laboratory,773805187,Verilog,Digital-Logic-Laboratory,10859,0,2024-03-18 13:22:17+00:00,[],None
236,https://github.com/jlowpc/caravel_aes_accelerator.git,2024-03-18 23:38:59+00:00,,0,jlowpc/caravel_aes_accelerator,774092396,Verilog,caravel_aes_accelerator,21554,0,2024-03-18 23:39:43+00:00,[],https://api.github.com/licenses/apache-2.0
237,https://github.com/DICyclee/Deep_Learning_IC_Design.git,2024-03-18 19:17:58+00:00,,0,DICyclee/Deep_Learning_IC_Design,774003032,Verilog,Deep_Learning_IC_Design,17,0,2024-03-18 19:20:54+00:00,[],None
238,https://github.com/ruskaof/circuit_design_lab2.git,2024-03-16 17:22:10+00:00,,0,ruskaof/circuit_design_lab2,773076984,Verilog,circuit_design_lab2,5,0,2024-03-16 17:23:08+00:00,[],None
239,https://github.com/betulsaglam/number-guesser.git,2024-03-19 11:56:09+00:00,A basic number guessing game on an FPGA in Verilog,0,betulsaglam/number-guesser,774351040,Verilog,number-guesser,5,0,2024-03-19 11:57:40+00:00,[],None
240,https://github.com/iMega34/PracticasVerilog.git,2024-03-19 05:43:19+00:00,Compendio de actividades realizado en el curso de Programación con Lógica Programable,0,iMega34/PracticasVerilog,774197322,Verilog,PracticasVerilog,70,0,2024-03-21 05:08:11+00:00,[],https://api.github.com/licenses/gpl-3.0
241,https://github.com/owen920831/fpga_mario.git,2024-03-20 03:06:21+00:00,,0,owen920831/fpga_mario,774709157,Verilog,fpga_mario,61,0,2024-03-20 03:15:57+00:00,[],None
242,https://github.com/PaimonCodes/8x8_matrix_multiply_mac8.git,2024-03-21 19:06:11+00:00,This VerilogHDL implementation multiplies two 8x8 matrices using eight MAC (multiply-accumulate) modules. ,0,PaimonCodes/8x8_matrix_multiply_mac8,775640572,Verilog,8x8_matrix_multiply_mac8,4620,0,2024-03-21 19:50:33+00:00,[],https://api.github.com/licenses/mit
243,https://github.com/sicajc/IC_LAB_2024_spring.git,2024-03-21 12:40:53+00:00,,0,sicajc/IC_LAB_2024_spring,775461318,Verilog,IC_LAB_2024_spring,16288,0,2024-03-21 14:15:08+00:00,[],None
244,https://github.com/MomenSalem8/Architecture-Project2.git,2024-03-24 11:17:17+00:00,,0,MomenSalem8/Architecture-Project2,776743383,Verilog,Architecture-Project2,2967,0,2024-03-24 11:18:43+00:00,[],None
245,https://github.com/MurchanaSaikia/fsm_based_car_parking.git,2024-03-23 08:09:39+00:00,,0,MurchanaSaikia/fsm_based_car_parking,776335081,Verilog,fsm_based_car_parking,38,0,2024-03-23 08:49:21+00:00,[],None
246,https://github.com/Fabianlyo1975/Fabianlyo.git,2024-03-23 01:27:28+00:00,,0,Fabianlyo1975/Fabianlyo,776244450,Verilog,Fabianlyo,28,0,2024-03-23 01:30:28+00:00,[],https://api.github.com/licenses/apache-2.0
247,https://github.com/CCCBruce/ASoC.git,2024-03-23 12:32:33+00:00,,0,CCCBruce/ASoC,776409262,Verilog,ASoC,39,0,2024-03-23 12:47:42+00:00,[],None
248,https://github.com/Archfx/rsa4k.git,2024-03-17 03:18:56+00:00,Verilog implementation of RSA 4096,0,Archfx/rsa4k,773212719,Verilog,rsa4k,61,0,2024-03-17 03:20:23+00:00,[],https://api.github.com/licenses/mit
249,https://github.com/x123y123/Verilog_Learning.git,2024-03-24 09:00:43+00:00,,0,x123y123/Verilog_Learning,776707353,Verilog,Verilog_Learning,5,0,2024-03-24 09:01:39+00:00,[],None
250,https://github.com/TikhonRyabyhV/FPGA.git,2024-03-22 15:11:34+00:00,Some verilog scripts for FPGA,0,TikhonRyabyhV/FPGA,776045468,Verilog,FPGA,9,0,2024-03-22 16:02:51+00:00,[],None
251,https://github.com/MarwanKRyad/DSP.git,2024-03-17 15:12:27+00:00,,0,MarwanKRyad/DSP,773402284,Verilog,DSP,1492,0,2024-03-17 15:18:04+00:00,[],None
252,https://github.com/vedantjh2/CS233.git,2024-03-17 19:50:17+00:00,,0,vedantjh2/CS233,773489242,Verilog,CS233,1293,0,2024-03-17 19:52:17+00:00,[],None
253,https://github.com/zz589633/VLSI-System-Design.git,2024-03-17 18:09:35+00:00,,0,zz589633/VLSI-System-Design,773460227,Verilog,VLSI-System-Design,36409,0,2024-03-17 18:41:31+00:00,[],None
254,https://github.com/PaVaNg11/Verilog.git,2024-03-16 12:56:39+00:00,Verilog Codes,0,PaVaNg11/Verilog,772993582,Verilog,Verilog,0,0,2024-03-16 13:49:23+00:00,[],None
255,https://github.com/Debanjalee1210/Reconfigurable-Computing-Speed-and-Area-Trade-offs-in-FPGA-Design.git,2024-03-17 06:28:04+00:00,CEN 598: Lab 1 design og hardware circuit uisng verilog in FPGA,0,Debanjalee1210/Reconfigurable-Computing-Speed-and-Area-Trade-offs-in-FPGA-Design,773251006,Verilog,Reconfigurable-Computing-Speed-and-Area-Trade-offs-in-FPGA-Design,4248,0,2024-03-17 06:49:52+00:00,[],None
256,https://github.com/Scott-che/DIC_ATCONV.git,2024-03-16 07:38:32+00:00,,0,Scott-che/DIC_ATCONV,772904989,Verilog,DIC_ATCONV,3875,0,2024-03-16 07:39:22+00:00,[],None
257,https://github.com/Prajwal-Ramachandra/Non-Restoring-Division.git,2024-03-15 10:19:14+00:00,16-bit non-restoring division using iverilog.,0,Prajwal-Ramachandra/Non-Restoring-Division,772504160,Verilog,Non-Restoring-Division,4,0,2024-03-15 10:21:05+00:00,[],None
258,https://github.com/chenxk619/EE2026_Group_5.git,2024-03-19 07:16:11+00:00,EE2026 AY23/24 Sem 2 Group 5,0,chenxk619/EE2026_Group_5,774231087,Verilog,EE2026_Group_5,23320,0,2024-03-19 07:23:43+00:00,[],None
259,https://github.com/David-OC17/Verilog_labs.git,2024-03-17 18:45:19+00:00,Results of labs from course on programable logic and Verilog.,0,David-OC17/Verilog_labs,773470818,Verilog,Verilog_labs,38395,0,2024-03-17 18:59:13+00:00,[],https://api.github.com/licenses/mit
260,https://github.com/mukimasta/MURISCV.git,2024-03-20 03:19:14+00:00,基于 FPGA 的 RISC-V 处理器设计,0,mukimasta/MURISCV,774712690,Verilog,MURISCV,727,0,2024-03-20 03:21:02+00:00,[],None
261,https://github.com/priyamandot/Y86-64bit-Processor.git,2024-03-18 19:19:58+00:00,,0,priyamandot/Y86-64bit-Processor,774003837,Verilog,Y86-64bit-Processor,2839,0,2024-03-18 19:22:58+00:00,[],None
262,https://github.com/Hasan0712/Single-Cycle-Risc-V-32I.git,2024-03-19 06:55:20+00:00,This repo contains Single cycle Risc V 32I processor on verilog.,0,Hasan0712/Single-Cycle-Risc-V-32I,774222995,Verilog,Single-Cycle-Risc-V-32I,16,0,2024-03-19 06:59:40+00:00,[],None
263,https://github.com/Sadieee/Pipelined-MIPS-Lite-CPU.git,2024-03-17 04:51:36+00:00,,0,Sadieee/Pipelined-MIPS-Lite-CPU,773230081,Verilog,Pipelined-MIPS-Lite-CPU,87,0,2024-03-17 04:57:03+00:00,[],None
264,https://github.com/albchi/VerilogStimGen.git,2024-03-19 23:26:30+00:00,Verilog code to generate a H2A valid protocol (VLD CMD OPD RDY DONE),0,albchi/VerilogStimGen,774651179,Verilog,VerilogStimGen,6,0,2024-03-19 23:37:54+00:00,[],None
265,https://github.com/toyoshim/MellowPSA.git,2024-03-20 18:04:45+00:00,"PCG-8100 compatible board for PC-8001, based on PSA",0,toyoshim/MellowPSA,775076437,Verilog,MellowPSA,305,0,2024-03-20 18:16:31+00:00,[],https://api.github.com/licenses/bsd-3-clause
266,https://github.com/KleberAraujoo/MicroWave_Project.git,2024-03-21 12:27:25+00:00,,0,KleberAraujoo/MicroWave_Project,775455623,Verilog,MicroWave_Project,15,0,2024-03-21 12:43:59+00:00,[],None
267,https://github.com/hisham-haris/Nano-Jpeg.git,2024-03-21 15:30:29+00:00,,0,hisham-haris/Nano-Jpeg,775543838,Verilog,Nano-Jpeg,62,0,2024-03-21 15:32:08+00:00,[],None
268,https://github.com/Meow-pilli/Artificial-Neural-Networks.git,2024-03-22 08:54:57+00:00,,0,Meow-pilli/Artificial-Neural-Networks,775892236,Verilog,Artificial-Neural-Networks,229014,0,2024-03-22 08:57:00+00:00,[],https://api.github.com/licenses/mit
269,https://github.com/RobinWilkins/Verilog-8bit-Microcontroller.git,2024-03-21 21:39:56+00:00,,0,RobinWilkins/Verilog-8bit-Microcontroller,775694594,Verilog,Verilog-8bit-Microcontroller,18,0,2024-03-21 21:41:31+00:00,[],None
270,https://github.com/yewentai/Multi-Precision-Adder-Design-for-FPGA.git,2024-03-22 14:19:16+00:00,Course project of Complex Digital Design,0,yewentai/Multi-Precision-Adder-Design-for-FPGA,776021829,Verilog,Multi-Precision-Adder-Design-for-FPGA,381,0,2024-03-22 14:24:28+00:00,[],None
271,https://github.com/Lee-Yu-Chen/PRBS_Generator_and_Checker_on_FPGA.git,2024-03-22 05:21:40+00:00,A mini project delivered during my internship at Intel (PSG),0,Lee-Yu-Chen/PRBS_Generator_and_Checker_on_FPGA,775818836,Verilog,PRBS_Generator_and_Checker_on_FPGA,7,0,2024-03-22 05:38:01+00:00,[],None
272,https://github.com/Yusufabdulsttar/Verilog.git,2024-03-21 21:40:02+00:00,,0,Yusufabdulsttar/Verilog,775694619,Verilog,Verilog,1261,0,2024-03-21 21:46:34+00:00,[],None
273,https://github.com/VijayN53/Parity_Generator.git,2024-03-21 02:59:52+00:00,,0,VijayN53/Parity_Generator,775249222,Verilog,Parity_Generator,137,0,2024-03-25 14:38:09+00:00,[],None
274,https://github.com/yihsintsai1003/ASOC_Lab1.git,2024-03-23 14:55:29+00:00,,0,yihsintsai1003/ASOC_Lab1,776453686,Verilog,ASOC_Lab1,36,0,2024-03-24 08:45:42+00:00,[],None
275,https://github.com/JubranK/Verilog-HDL.git,2024-03-23 19:47:57+00:00,,0,JubranK/Verilog-HDL,776542753,Verilog,Verilog-HDL,7,0,2024-03-23 19:50:04+00:00,[],None
276,https://github.com/p81sunshine/fft.git,2024-03-22 06:29:43+00:00,,0,p81sunshine/fft,775839601,Verilog,fft,5473,0,2024-03-22 06:31:00+00:00,[],None
277,https://github.com/DouglasWWolf/sidewinder_abm_gen.git,2024-03-24 05:30:57+00:00,"Simulated ABM generator, implemented on Sidewinder",0,DouglasWWolf/sidewinder_abm_gen,776659015,Verilog,sidewinder_abm_gen,755,0,2024-03-24 05:31:47+00:00,[],None
278,https://github.com/Rohan7Gupta/neilit_course.git,2024-03-24 14:05:27+00:00,,0,Rohan7Gupta/neilit_course,776804516,Verilog,neilit_course,157,0,2024-03-24 14:09:03+00:00,[],None
279,https://github.com/chaousfaiaz/EECS2021-Labs-2024.git,2024-03-22 21:20:51+00:00,,0,chaousfaiaz/EECS2021-Labs-2024,776185729,Verilog,EECS2021-Labs-2024,28,0,2024-03-22 21:21:48+00:00,[],None
280,https://github.com/yiboliu94/pulseSCMAC.git,2024-03-19 04:02:41+00:00,,0,yiboliu94/pulseSCMAC,774167375,Verilog,pulseSCMAC,5,0,2024-03-26 02:55:22+00:00,[],None
281,https://github.com/Babdan/CompEngineeringBscSemester6.git,2024-03-15 12:29:06+00:00,Backups and notes,0,Babdan/CompEngineeringBscSemester6,772555176,Verilog,CompEngineeringBscSemester6,32,0,2024-03-15 12:34:24+00:00,[],None
282,https://github.com/sang-ho-lee/Harman.git,2024-03-19 00:12:32+00:00,,0,sang-ho-lee/Harman,774101305,Verilog,Harman,63,0,2024-03-19 01:48:35+00:00,[],None
283,https://github.com/CleanerC/ComputerOrganization.git,2024-03-22 02:54:43+00:00,,0,CleanerC/ComputerOrganization,775779940,Verilog,ComputerOrganization,21,0,2024-03-22 05:04:57+00:00,[],None
284,https://github.com/ochsnega/ECE289IntermediateArchitectureHardwareBadge.git,2024-03-19 18:35:06+00:00,Intermediate Badge for ECE 289,0,ochsnega/ECE289IntermediateArchitectureHardwareBadge,774548752,Verilog,ECE289IntermediateArchitectureHardwareBadge,21,0,2024-03-19 19:40:02+00:00,[],None
285,https://github.com/hustwuying/fft.git,2024-03-15 07:52:27+00:00,,0,hustwuying/fft,772444916,Verilog,fft,5,0,2024-03-15 08:00:06+00:00,[],None
286,https://github.com/sleeplessAlpaca/alsowork.git,2024-03-16 06:42:44+00:00,,0,sleeplessAlpaca/alsowork,772889992,Verilog,alsowork,2,0,2024-03-16 07:43:11+00:00,[],None
287,https://github.com/maslovk/tt06-spi-display.git,2024-03-16 22:21:57+00:00,IP block for controlling ILI9341 2.2 inch screen,0,maslovk/tt06-spi-display,773153050,Verilog,tt06-spi-display,36,0,2024-03-16 23:04:03+00:00,[],https://api.github.com/licenses/apache-2.0
288,https://github.com/JakeHamacher/hamacher-csci330-lab10.git,2024-03-16 21:23:07+00:00,,0,JakeHamacher/hamacher-csci330-lab10,773139839,Verilog,hamacher-csci330-lab10,1,0,2024-03-16 21:24:43+00:00,[],None
289,https://github.com/blue67chillout/caravel_hi.git,2024-03-17 06:09:12+00:00,,0,blue67chillout/caravel_hi,773246318,Verilog,caravel_hi,11927,0,2024-03-17 06:09:53+00:00,[],https://api.github.com/licenses/apache-2.0
290,https://github.com/s100projects/T35_UART_TEST.git,2024-03-17 02:32:18+00:00,T35 Project for testing uart.v,0,s100projects/T35_UART_TEST,773204179,Verilog,T35_UART_TEST,40,0,2024-03-17 02:36:24+00:00,[],https://api.github.com/licenses/lgpl-2.1
291,https://github.com/shun6-6/UART_Pro.git,2024-03-15 11:58:56+00:00,,0,shun6-6/UART_Pro,772543320,Verilog,UART_Pro,7,0,2024-03-15 11:59:46+00:00,[],None
292,https://github.com/Chonghao0109/E_ICC2019_priliminary_univ_cell_based.git,2024-03-19 13:32:18+00:00,Image Convolutional Circuit Design,0,Chonghao0109/E_ICC2019_priliminary_univ_cell_based,774396466,Verilog,E_ICC2019_priliminary_univ_cell_based,237,0,2024-03-19 13:32:24+00:00,[],None
293,https://github.com/bugraisin/MyProcessor.git,2024-03-19 11:33:24+00:00,,0,bugraisin/MyProcessor,774340888,Verilog,MyProcessor,9,0,2024-03-19 11:38:00+00:00,[],None
294,https://github.com/cyh834/loongarch32r-cpu.git,2024-03-22 12:13:51+00:00,,0,cyh834/loongarch32r-cpu,775968991,Verilog,loongarch32r-cpu,28367,0,2024-03-22 12:20:00+00:00,[],None
295,https://github.com/Starbroaden/verilog.git,2024-03-22 19:14:04+00:00,,0,Starbroaden/verilog,776145142,Verilog,verilog,13,0,2024-03-22 19:36:22+00:00,[],None
296,https://github.com/jzhang0502/3073_Project_116.git,2024-03-20 21:10:49+00:00,,0,jzhang0502/3073_Project_116,775149551,Verilog,3073_Project_116,80774,0,2024-03-23 00:49:50+00:00,[],None
297,https://github.com/harsh3002/8-Byte-ROM.git,2024-03-23 06:08:40+00:00,Verilog code for 8_Byte ROM,0,harsh3002/8-Byte-ROM,776304985,Verilog,8-Byte-ROM,35,0,2024-03-23 06:10:03+00:00,[],None
298,https://github.com/narutozxp/MyCOFFE.git,2024-03-22 01:58:53+00:00,modify coffe,0,narutozxp/MyCOFFE,775764597,Verilog,MyCOFFE,2455,0,2024-03-22 02:10:42+00:00,[],None
299,https://github.com/RamavathVenkateshNaik/FPGA.git,2024-03-22 05:16:30+00:00,,0,RamavathVenkateshNaik/FPGA,775817482,Verilog,FPGA,9459,0,2024-03-22 05:35:20+00:00,[],None
300,https://github.com/harsh3002/dual-port-SRAM.git,2024-03-22 07:23:57+00:00,Verilog code 8-byte dual port synchronous SRAM,0,harsh3002/dual-port-SRAM,775858557,Verilog,dual-port-SRAM,50,0,2024-03-22 07:27:00+00:00,[],None
301,https://github.com/SebastianVld/FSM-Hot_Chocolate.git,2024-03-23 20:10:50+00:00,,0,SebastianVld/FSM-Hot_Chocolate,776548374,Verilog,FSM-Hot_Chocolate,52,0,2024-03-23 20:14:50+00:00,[],None
302,https://github.com/DICyclee/IC_Contest.git,2024-03-18 17:32:19+00:00,,0,DICyclee/IC_Contest,773955619,Verilog,IC_Contest,1699,0,2024-03-18 17:32:54+00:00,[],None
303,https://github.com/Zhang-Yang-Sustech/MIPS_CPU.git,2024-03-21 11:33:51+00:00,A MIPS CPU based on Xilinx EGO1 board ,0,Zhang-Yang-Sustech/MIPS_CPU,775432694,Verilog,MIPS_CPU,2020,0,2024-03-21 11:40:44+00:00,[],https://api.github.com/licenses/mit
304,https://github.com/nico1645/fpga-mips.git,2024-03-16 19:29:11+00:00,ETH Zurich Digital Design and Computer Architecture Course. Learning Verilog and implementing MIPS ISA on a Basys 3 fpga board.,0,nico1645/fpga-mips,773112497,Verilog,fpga-mips,25,0,2024-03-16 20:31:46+00:00,[],None
305,https://github.com/Lucaz97/tt06-RNG-tests2.git,2024-03-20 17:52:27+00:00,,0,Lucaz97/tt06-RNG-tests2,775071212,Verilog,tt06-RNG-tests2,263,0,2024-03-20 17:52:40+00:00,[],https://api.github.com/licenses/apache-2.0
306,https://github.com/sukhada8184/DigiWare.git,2024-03-23 05:36:16+00:00,,0,sukhada8184/DigiWare,776297449,Verilog,DigiWare,7078,0,2024-03-23 09:35:59+00:00,[],None
307,https://github.com/akielaries/core8.git,2024-03-22 04:31:40+00:00,Toy CPU,0,akielaries/core8,775805793,Verilog,core8,4,0,2024-04-08 17:21:57+00:00,[],None
308,https://github.com/zacharysfrazee/tt06-minibyte-cpu.git,2024-03-16 03:53:48+00:00,A super simple 8-bit CPU for TT06,0,zacharysfrazee/tt06-minibyte-cpu,772851141,Verilog,tt06-minibyte-cpu,137,0,2024-03-16 05:54:58+00:00,[],https://api.github.com/licenses/apache-2.0
309,https://github.com/mani14301617/UART.git,2024-03-23 04:47:45+00:00,This is a uart designed in verilog .,0,mani14301617/UART,776286292,Verilog,UART,60,0,2024-03-23 05:14:46+00:00,[],None
310,https://github.com/NguyenHaiMinh-UIT/RISC-V_pipeline.git,2024-03-15 04:09:35+00:00,risc-v rv32I pipeline 5 stages support branch prediction for implementation purpose,0,NguyenHaiMinh-UIT/RISC-V_pipeline,772373887,Verilog,RISC-V_pipeline,22,0,2024-03-15 17:19:45+00:00,[],None
311,https://github.com/Snigdha2005/Verilog-Codes.git,2024-03-18 01:18:20+00:00,,0,Snigdha2005/Verilog-Codes,773564523,Verilog,Verilog-Codes,1958,0,2024-03-18 01:21:13+00:00,[],None
312,https://github.com/Mishra-0709/8bitProcessor.git,2024-03-16 11:11:32+00:00,,0,Mishra-0709/8bitProcessor,772963139,Verilog,8bitProcessor,14,0,2024-03-16 11:14:38+00:00,[],None
313,https://github.com/MrXP0108/VerilogPractice.git,2024-03-15 18:38:54+00:00,,0,MrXP0108/VerilogPractice,772715081,Verilog,VerilogPractice,6,0,2024-03-15 18:53:01+00:00,[],None
314,https://github.com/prokie/openlane2_adventures.git,2024-03-18 17:28:40+00:00,,0,prokie/openlane2_adventures,773954028,Verilog,openlane2_adventures,3,0,2024-03-19 05:25:15+00:00,[],None
315,https://github.com/LatchedMicrobe/Projeto---IHS.git,2024-03-15 20:57:59+00:00,Projeto de implementação de driver.,0,LatchedMicrobe/Projeto---IHS,772760727,Verilog,Projeto---IHS,4477,0,2024-03-20 20:45:59+00:00,[],None
316,https://github.com/aniket007sp/CAD_Project.git,2024-03-22 06:15:10+00:00,,0,aniket007sp/CAD_Project,775834670,Verilog,CAD_Project,183,0,2024-03-22 06:24:59+00:00,[],None
317,https://github.com/himani2853/Y86-64-Processor.git,2024-03-23 17:13:48+00:00,,0,himani2853/Y86-64-Processor,776497697,Verilog,Y86-64-Processor,3648,0,2024-03-23 17:16:04+00:00,[],None
318,https://github.com/Malisha4065/RISC-Processor.git,2024-03-17 08:41:09+00:00,32 bit risc processor designed using verilog,0,Malisha4065/RISC-Processor,773283759,Verilog,RISC-Processor,1086,0,2024-03-23 16:49:35+00:00,"['hdl', 'modelsim', 'verilog']",None
319,https://github.com/balbal1/Digital-IC-Design.git,2024-03-23 17:25:37+00:00,Course work and Project of Digital IC Design diploma,0,balbal1/Digital-IC-Design,776501390,Verilog,Digital-IC-Design,10,0,2024-03-24 22:17:47+00:00,[],None
320,https://github.com/misterRoshi22/Advanced-Digital-Design_Lab1-Build-Adders-Subtractors-and-Multipliers.git,2024-03-22 23:01:41+00:00,Structural description of accumulator which supports addition and subtraction and 8x8 multiplier with registered inputs/outputs.,0,misterRoshi22/Advanced-Digital-Design_Lab1-Build-Adders-Subtractors-and-Multipliers,776212990,Verilog,Advanced-Digital-Design_Lab1-Build-Adders-Subtractors-and-Multipliers,1290,0,2024-04-04 00:44:42+00:00,[],None
321,https://github.com/AnshChaudhary01/processing__unit.git,2024-03-19 20:51:58+00:00,,0,AnshChaudhary01/processing__unit,774602116,Verilog,processing__unit,4416,0,2024-04-06 10:39:42+00:00,[],None
322,https://github.com/lull21/XilinxRFsoc_Sivers-mmWave.git,2024-03-24 04:45:15+00:00,Project for beam_ctrl,0,lull21/XilinxRFsoc_Sivers-mmWave,776649900,Verilog,XilinxRFsoc_Sivers-mmWave,731,0,2024-03-26 10:01:45+00:00,[],None
323,https://github.com/ReinstatedSamit/tt_um_I2C_to_SPI.git,2024-03-21 16:54:32+00:00,,0,ReinstatedSamit/tt_um_I2C_to_SPI,775584201,Verilog,tt_um_I2C_to_SPI,142,0,2024-04-01 01:56:26+00:00,[],https://api.github.com/licenses/apache-2.0
324,https://github.com/eugene-soongsil/UART.git,2024-03-22 05:40:50+00:00,,0,eugene-soongsil/UART,775824074,Verilog,UART,9,0,2024-03-22 05:47:14+00:00,[],None
325,https://github.com/PatriciaJRT/Instrumentation-Amplifier-for-Electrocardiogram-Signal-Adquisition.git,2024-03-22 16:02:24+00:00,,0,PatriciaJRT/Instrumentation-Amplifier-for-Electrocardiogram-Signal-Adquisition,776066757,Verilog,Instrumentation-Amplifier-for-Electrocardiogram-Signal-Adquisition,3478,0,2024-04-03 17:32:48+00:00,[],https://api.github.com/licenses/apache-2.0
326,https://github.com/duckduck8/IncheonHarman_Verilog.git,2024-03-18 07:32:22+00:00,베릴로그(이춘배),0,duckduck8/IncheonHarman_Verilog,773673044,Verilog,IncheonHarman_Verilog,532,0,2024-04-12 07:12:19+00:00,[],None
327,https://github.com/immortalrover/riscvcpu.git,2024-03-22 06:46:39+00:00,Self do RISC-V cpu,0,immortalrover/riscvcpu,775845355,Verilog,riscvcpu,80,0,2024-04-07 08:27:40+00:00,[],https://api.github.com/licenses/mit
328,https://github.com/MuhammadBilalKhan0006/Circle-Drawing-Verilog-HDL.git,2024-03-15 19:17:34+00:00,,0,MuhammadBilalKhan0006/Circle-Drawing-Verilog-HDL,772729049,Verilog,Circle-Drawing-Verilog-HDL,448,0,2024-03-15 19:19:23+00:00,[],None
329,https://github.com/arthurmo56/ArquiteturadeComputadores1.git,2024-03-15 11:49:17+00:00,Este repositório abrange um amplo espectro de tópicos em arquitetura de computadores aprendidos durante a disciplina.,0,arthurmo56/ArquiteturadeComputadores1,772539590,Verilog,ArquiteturadeComputadores1,2820,0,2024-03-15 12:38:17+00:00,"['assembly', 'logisim', 'verilog']",None
330,https://github.com/karmokardhruv/DigitalSystemDesign-Verilog.git,2024-03-18 19:04:59+00:00,A central location for Verilog code files related to digital systems design.,0,karmokardhruv/DigitalSystemDesign-Verilog,773997495,Verilog,DigitalSystemDesign-Verilog,191,0,2024-03-18 19:23:44+00:00,[],https://api.github.com/licenses/apache-2.0
331,https://github.com/samatahkiran/2_to_1_multiplexer.git,2024-03-19 09:18:27+00:00,,0,samatahkiran/2_to_1_multiplexer,774281797,Verilog,2_to_1_multiplexer,1,0,2024-03-19 09:19:54+00:00,[],None
332,https://github.com/sanskrutidash/Voting-Machine.git,2024-03-19 17:09:41+00:00,"{I designed a digital voting machine which efficiently handles the voting process. This machine incorporated features such as voter authentication, candidate selection, and vote tallying. It utilized Verilog hardware description language to implement the logic circuits for seamless operation.",0,sanskrutidash/Voting-Machine,774508839,Verilog,Voting-Machine,14,0,2024-03-19 17:30:45+00:00,[],None
333,https://github.com/sasaovch/lab_2_fs.git,2024-03-18 05:58:18+00:00,,0,sasaovch/lab_2_fs,773638352,Verilog,lab_2_fs,917,0,2024-03-18 05:58:29+00:00,[],None
334,https://github.com/SyedABJ/user_project.git,2024-03-21 17:42:20+00:00,,0,SyedABJ/user_project,775605807,Verilog,user_project,11927,0,2024-03-21 17:43:02+00:00,[],https://api.github.com/licenses/apache-2.0
335,https://github.com/RoTak00/verilog-24.git,2024-03-21 09:04:49+00:00,,0,RoTak00/verilog-24,775368538,Verilog,verilog-24,12,0,2024-03-21 09:05:29+00:00,[],None
336,https://github.com/RomeoMe5/ddlm_riscv.git,2024-03-15 11:37:41+00:00,,0,RomeoMe5/ddlm_riscv,772535080,Verilog,ddlm_riscv,126817,0,2024-03-15 11:40:14+00:00,[],https://api.github.com/licenses/mit
337,https://github.com/afkisch/BAMBI_FPGA.git,2024-03-24 01:04:19+00:00,,0,afkisch/BAMBI_FPGA,776608758,Verilog,BAMBI_FPGA,1,0,2024-03-24 01:08:35+00:00,[],None
338,https://github.com/Snhlysv/Digital-Safe-System-Using-FPGA.git,2024-03-24 02:01:39+00:00,,0,Snhlysv/Digital-Safe-System-Using-FPGA,776618586,Verilog,Digital-Safe-System-Using-FPGA,8,0,2024-03-24 02:12:52+00:00,[],None
339,https://github.com/NullHeart12/pipeline-RISC-V-CPU.git,2024-03-24 07:26:26+00:00,,0,NullHeart12/pipeline-RISC-V-CPU,776684932,Verilog,pipeline-RISC-V-CPU,44964,0,2024-03-24 07:46:24+00:00,[],None
340,https://github.com/lovejg/verilog.git,2024-03-23 05:29:25+00:00,,0,lovejg/verilog,776295851,Verilog,verilog,1,0,2024-03-23 05:30:16+00:00,[],None
341,https://github.com/duvvu2005/CONVOLUTION.git,2024-03-23 12:19:04+00:00,,0,duvvu2005/CONVOLUTION,776405395,Verilog,CONVOLUTION,120,0,2024-03-23 12:38:59+00:00,[],None
342,https://github.com/xxyhust/-.git,2024-03-23 12:56:35+00:00,FPGA实现两位十进制数加减乘除，并在数码管上显示,0,xxyhust/-,776416414,Verilog,-,9,0,2024-03-23 12:57:47+00:00,[],None
343,https://github.com/aimamovic6/Sigma-Delta-DAC.git,2024-03-20 22:53:15+00:00,"This repository hosts the development of a sigma-delta digital-to-analog converter (DAC) implementation on FPGA, integrated with a pipeline prototype of digital signal processing (DSP) from GNU Radio. ",0,aimamovic6/Sigma-Delta-DAC,775180650,Verilog,Sigma-Delta-DAC,13,0,2024-03-24 15:22:29+00:00,[],None
344,https://github.com/pbing/CORDIC_BSV2.git,2024-03-24 10:19:38+00:00,Synthesizeable CORDIC processor in Bluespec SystemVerilog (BSV),0,pbing/CORDIC_BSV2,776728061,Verilog,CORDIC_BSV2,24,0,2024-03-24 10:19:43+00:00,[],None
345,https://github.com/zyx7k/Y86-64-Processor.git,2024-03-24 09:55:13+00:00,Sequential & Pipelined implementation of Y86-64 ISA in Verilog,0,zyx7k/Y86-64-Processor,776721481,Verilog,Y86-64-Processor,3447,0,2024-03-24 16:54:37+00:00,"['pipline', 'processor-architecture', 'sequential', 'verilog', 'y86-64', 'testing']",https://api.github.com/licenses/mit
346,https://github.com/Tarakaprabu/sequential.git,2024-03-24 16:44:33+00:00,this repository consists of sequential circuits verilog code,0,Tarakaprabu/sequential,776861318,Verilog,sequential,354,0,2024-03-24 16:45:21+00:00,[],None
347,https://github.com/nourselim/femtoRV32.git,2024-03-22 13:17:15+00:00,,0,nourselim/femtoRV32,775994318,Verilog,femtoRV32,20,0,2024-03-22 13:20:41+00:00,[],None
348,https://github.com/j0106223/I2C_Controller.git,2024-03-23 14:01:59+00:00,,0,j0106223/I2C_Controller,776436261,Verilog,I2C_Controller,12,0,2024-03-23 17:48:25+00:00,[],None
349,https://github.com/doris92313/fsic-sim.git,2024-03-24 01:46:41+00:00,,0,doris92313/fsic-sim,776616100,Verilog,fsic-sim,30,0,2024-03-24 01:55:57+00:00,[],None
350,https://github.com/kdk1616/350Sonar.git,2024-03-19 15:35:52+00:00,ECE 350 Final Project,0,kdk1616/350Sonar,774461467,Verilog,350Sonar,29729,0,2024-03-29 19:50:31+00:00,[],None
351,https://github.com/KPK101/Triple-O-R10K.git,2024-03-21 16:32:54+00:00,,0,KPK101/Triple-O-R10K,775573931,Verilog,Triple-O-R10K,195,0,2024-03-27 22:27:35+00:00,[],None
352,https://github.com/pedrothiag/verilog.git,2024-03-15 16:29:52+00:00,Projetos da disciplina de Laboratório de Circuitos Digitais desenvolvidos em FPGA utilizando Verilog,0,pedrothiag/verilog,772661837,Verilog,verilog,11724,0,2024-03-15 16:32:03+00:00,[],None
353,https://github.com/RazvanGolan/ALU-CACHE.git,2024-03-20 14:01:12+00:00,,0,RazvanGolan/ALU-CACHE,774955170,Verilog,ALU-CACHE,11,0,2024-03-20 14:03:17+00:00,[],None
354,https://github.com/Carlos-Jr/mycgp-v3.git,2024-03-23 18:55:32+00:00,,0,Carlos-Jr/mycgp-v3,776528395,Verilog,mycgp-v3,233,0,2024-03-24 02:06:55+00:00,[],None
355,https://github.com/nehranarendra/I2C_TEMP_SENSOR_ADT7420.git,2024-03-16 12:54:35+00:00,,0,nehranarendra/I2C_TEMP_SENSOR_ADT7420,772992997,Verilog,I2C_TEMP_SENSOR_ADT7420,4,0,2024-03-16 13:01:33+00:00,[],None
356,https://github.com/Chonghao0109/B_ICC2015_preliminary_grad_cell-based.git,2024-03-16 11:18:09+00:00,v1.0,0,Chonghao0109/B_ICC2015_preliminary_grad_cell-based,772964956,Verilog,B_ICC2015_preliminary_grad_cell-based,76,0,2024-03-16 11:18:15+00:00,[],None
357,https://github.com/joerdsonsilva/tt06-multimode-modem.git,2024-03-16 18:25:13+00:00,,0,joerdsonsilva/tt06-multimode-modem,773095666,Verilog,tt06-multimode-modem,44,0,2024-03-16 19:03:01+00:00,[],https://api.github.com/licenses/apache-2.0
358,https://github.com/LatchedMicrobe/ProjetosSD.git,2024-03-16 19:36:51+00:00,,0,LatchedMicrobe/ProjetosSD,773114409,Verilog,ProjetosSD,5935,0,2024-03-16 19:40:01+00:00,[],None
359,https://github.com/gjabile/veriloghw5.git,2024-03-15 13:19:54+00:00,,0,gjabile/veriloghw5,772576332,Verilog,veriloghw5,1,0,2024-03-15 13:20:11+00:00,[],None
360,https://github.com/KOG2k2/Simple_ALU.git,2024-03-15 13:56:14+00:00,,0,KOG2k2/Simple_ALU,772592729,Verilog,Simple_ALU,3,0,2024-03-15 14:02:30+00:00,[],None
361,https://github.com/xninjax/caravel_aes_accelerator.git,2024-03-17 05:18:05+00:00,,0,xninjax/caravel_aes_accelerator,773235403,Verilog,caravel_aes_accelerator,21554,0,2024-03-17 05:18:46+00:00,[],https://api.github.com/licenses/apache-2.0
362,https://github.com/n6m6/FPGA_calculater.git,2024-03-17 08:44:54+00:00,基于STEP-MXO2板子开发的计算器并将结果显示在数码管上,0,n6m6/FPGA_calculater,773284702,Verilog,FPGA_calculater,48,0,2024-03-17 08:45:45+00:00,[],None
363,https://github.com/princepavanm/expo_svg_timer.git,2024-03-18 06:53:24+00:00,,0,princepavanm/expo_svg_timer,773658081,Verilog,expo_svg_timer,918,0,2024-03-18 06:57:50+00:00,[],None
364,https://github.com/malinsen123/Advanced-VLSI.git,2024-03-16 00:18:39+00:00,,0,malinsen123/Advanced-VLSI,772808293,Verilog,Advanced-VLSI,258,0,2024-03-18 01:39:51+00:00,[],None
365,https://github.com/aslak3/hub75-controller.git,2024-03-17 22:32:04+00:00,HUB75 controller in Verilog,0,aslak3/hub75-controller,773529253,Verilog,hub75-controller,295,0,2024-03-18 10:15:21+00:00,"['hub75', 'verilog']",None
366,https://github.com/Bojorge/Arqui_de_computadores_1.git,2024-03-20 07:23:25+00:00,,0,Bojorge/Arqui_de_computadores_1,774787320,Verilog,Arqui_de_computadores_1,5249,0,2024-03-20 07:35:44+00:00,[],None
367,https://github.com/situ-xiao/AXI4-DMA.git,2024-03-20 09:53:38+00:00,,0,situ-xiao/AXI4-DMA,774846927,Verilog,AXI4-DMA,22,0,2024-03-20 09:54:38+00:00,[],None
368,https://github.com/amo890806/Computer_Aided_VLSI_System_Design.git,2024-03-20 13:57:02+00:00,,0,amo890806/Computer_Aided_VLSI_System_Design,774953204,Verilog,Computer_Aided_VLSI_System_Design,27258,0,2024-03-20 13:59:04+00:00,[],None
369,https://github.com/bkwasny1/FPGA-verilog.git,2024-03-21 10:06:42+00:00,Here I place my projects writen in verilog during my studies and courses,0,bkwasny1/FPGA-verilog,775395886,Verilog,FPGA-verilog,4,0,2024-03-21 10:15:08+00:00,[],None
370,https://github.com/anushaKankipati/Pipelined-CPU.git,2024-03-20 22:29:20+00:00,Final project for CSEN 122 (Computer Architecture) @ Santa Clara University,0,anushaKankipati/Pipelined-CPU,775173937,Verilog,Pipelined-CPU,1135,0,2024-03-20 22:33:26+00:00,[],None
371,https://github.com/15936866194/AxiCrossbar_Study.git,2024-03-18 00:51:58+00:00,,0,15936866194/AxiCrossbar_Study,773558554,Verilog,AxiCrossbar_Study,22,0,2024-03-21 08:51:24+00:00,[],None
372,https://github.com/elliothha/pipelined-processor.git,2024-03-21 07:28:02+00:00,,0,elliothha/pipelined-processor,775330922,Verilog,pipelined-processor,4819,0,2024-03-21 07:30:15+00:00,[],None
373,https://github.com/Betrayme/cpu-16bit.git,2024-03-19 02:24:24+00:00,it's a cpu of 16bit based on FPGA,0,Betrayme/cpu-16bit,774139870,Verilog,cpu-16bit,15034,0,2024-03-21 14:15:50+00:00,[],None
374,https://github.com/MishalArif01/fpu_mul_add.git,2024-03-21 17:38:29+00:00,,0,MishalArif01/fpu_mul_add,775604122,Verilog,fpu_mul_add,22,0,2024-03-21 17:52:41+00:00,[],None
375,https://github.com/sumanthbs17/RISC-V_Processor.git,2024-03-21 11:14:21+00:00,,1,sumanthbs17/RISC-V_Processor,775424672,Verilog,RISC-V_Processor,8,0,2024-03-21 11:16:34+00:00,[],None
376,https://github.com/Vyniciux/InterfaceHardwareSoftware-Project.git,2024-03-22 00:27:59+00:00,Projeto final da disciplina IHS-if817,0,Vyniciux/InterfaceHardwareSoftware-Project,775739512,Verilog,InterfaceHardwareSoftware-Project,50666,0,2024-03-22 00:33:40+00:00,[],None
377,https://github.com/akielaries/tangnano1k_hello.git,2024-03-19 21:15:55+00:00,Simple blink program for the tangnano1k FPGA (GW1NZ-LV1QN48C6/I5),0,akielaries/tangnano1k_hello,774610353,Verilog,tangnano1k_hello,5,0,2024-03-19 21:45:02+00:00,[],None
378,https://github.com/johnsariknanohmics/nanohmics_align_hello_analog.git,2024-03-22 14:49:56+00:00,,0,johnsariknanohmics/nanohmics_align_hello_analog,776035430,Verilog,nanohmics_align_hello_analog,97,0,2024-03-22 14:50:01+00:00,[],https://api.github.com/licenses/apache-2.0
379,https://github.com/Asilvaj12345/rania.git,2024-03-22 21:19:56+00:00,,0,Asilvaj12345/rania,776185422,Verilog,rania,50,0,2024-03-22 21:21:09+00:00,[],https://api.github.com/licenses/apache-2.0
380,https://github.com/jujusf13/UrCPU.git,2024-03-22 19:07:04+00:00,Computer Architecture CPU assignment,1,jujusf13/UrCPU,776142504,Verilog,UrCPU,276,0,2024-03-22 19:12:34+00:00,[],None
381,https://github.com/ghassan-sys/TemplateAcceleratorProject.git,2024-03-17 22:29:55+00:00,,1,ghassan-sys/TemplateAcceleratorProject,773528835,Verilog,TemplateAcceleratorProject,2821,0,2024-03-17 22:38:58+00:00,[],None
382,https://github.com/Hasan0712/OpenLane_verification.git,2024-03-23 16:23:59+00:00,,0,Hasan0712/OpenLane_verification,776482312,Verilog,OpenLane_verification,418,0,2024-03-23 16:26:19+00:00,[],None
383,https://github.com/JubranK/Building-a-SimpleComputer-Using-Verilog-HDL.git,2024-03-23 20:17:50+00:00,,0,JubranK/Building-a-SimpleComputer-Using-Verilog-HDL,776550141,Verilog,Building-a-SimpleComputer-Using-Verilog-HDL,1,0,2024-03-23 20:19:46+00:00,[],None
384,https://github.com/PatriChou/lab1-fsic-sim.git,2024-03-22 15:42:04+00:00,,0,PatriChou/lab1-fsic-sim,776058338,Verilog,lab1-fsic-sim,1049,0,2024-03-24 13:36:31+00:00,[],None
385,https://github.com/velmuruganvm/cordicn8.git,2024-03-24 02:55:12+00:00,verilog code for cordic iteration 8 ,0,velmuruganvm/cordicn8,776628677,Verilog,cordicn8,55,0,2024-03-24 02:57:44+00:00,[],None
386,https://github.com/rasgs/tt_rasgs_randomizer.git,2024-03-20 18:50:14+00:00,Tiny Tapeout example for a PHY-layer IQ pseudo-randomizer for CCSDS 131.2-B,0,rasgs/tt_rasgs_randomizer,775095982,Verilog,tt_rasgs_randomizer,57,0,2024-03-29 16:56:58+00:00,[],https://api.github.com/licenses/apache-2.0
387,https://github.com/johnathan-convertino-afrl/fmcomms2.git,2024-03-20 11:56:29+00:00,fmcomms2 base build for fusesoc,0,johnathan-convertino-afrl/fmcomms2,774898051,Verilog,fmcomms2,100,0,2024-03-20 11:56:54+00:00,[],https://api.github.com/licenses/mit
388,https://github.com/Lucaz97/tt06-monoibit-test.git,2024-03-19 16:48:32+00:00,,0,Lucaz97/tt06-monoibit-test,774498609,Verilog,tt06-monoibit-test,115,0,2024-03-19 17:04:03+00:00,[],https://api.github.com/licenses/apache-2.0
389,https://github.com/MohammadAbuShams/ENCS2340-Digital_Project.git,2024-03-23 12:00:48+00:00,,0,MohammadAbuShams/ENCS2340-Digital_Project,776399802,Verilog,ENCS2340-Digital_Project,1672,0,2024-04-05 23:35:44+00:00,[],None
390,https://github.com/obriensp/tt06-spo-be8.git,2024-03-22 02:00:10+00:00,,0,obriensp/tt06-spo-be8,775764961,Verilog,tt06-spo-be8,2752,0,2024-04-01 02:57:37+00:00,[],https://api.github.com/licenses/apache-2.0
391,https://github.com/JoseKaisen/ALU_3bits.git,2024-03-22 00:31:00+00:00,"This device is a 3-bit ALU that generates 5 operations in parallel. The operations that the ALU performs are: addition, subtraction, multiplication, division and module operation. Everyone is going to be able to choose the results they want to observe at the output by using a 3-bit selector.",0,JoseKaisen/ALU_3bits,775740292,Verilog,ALU_3bits,76,0,2024-03-22 06:21:55+00:00,[],https://api.github.com/licenses/apache-2.0
392,https://github.com/b224hisl/Open3DFlow.git,2024-03-21 06:12:40+00:00,,0,b224hisl/Open3DFlow,775304593,Verilog,Open3DFlow,116497,0,2024-04-12 06:48:56+00:00,[],https://api.github.com/licenses/mpl-2.0
393,https://github.com/hhhesc/BUAA_CO.git,2024-03-16 12:22:16+00:00,,0,hhhesc/BUAA_CO,772983622,Verilog,BUAA_CO,13,0,2024-03-16 12:24:49+00:00,[],None
394,https://github.com/crlarsen/abs16.git,2024-03-16 17:09:10+00:00,"Verilog module to compute the absolute value of signed, 16-bit integers, and a test bench for same.",0,crlarsen/abs16,773072973,Verilog,abs16,8,0,2024-03-16 18:01:26+00:00,[],None
395,https://github.com/sumkin91/PWM.git,2024-03-17 14:19:57+00:00,PWM 16-bit optional,0,sumkin91/PWM,773384315,Verilog,PWM,256,0,2024-03-17 14:21:28+00:00,[],None
396,https://github.com/NiharGowdaS/lz4_compression_caravel.git,2024-03-18 07:29:47+00:00,,0,NiharGowdaS/lz4_compression_caravel,773672107,Verilog,lz4_compression_caravel,25566,0,2024-03-18 18:12:36+00:00,[],https://api.github.com/licenses/apache-2.0
397,https://github.com/ngzhenghanzh/Digital_Systems_Lab.git,2024-03-17 08:03:16+00:00,,0,ngzhenghanzh/Digital_Systems_Lab,773274015,Verilog,Digital_Systems_Lab,6,0,2024-03-17 08:24:53+00:00,[],None
398,https://github.com/yannickreiss/tt06_lights_out.git,2024-03-18 09:20:00+00:00,,0,yannickreiss/tt06_lights_out,773717574,Verilog,tt06_lights_out,27,0,2024-03-18 09:58:54+00:00,[],https://api.github.com/licenses/apache-2.0
399,https://github.com/ZPNMiaoHeng/yosys-sta.git,2024-03-19 12:59:10+00:00,,0,ZPNMiaoHeng/yosys-sta,774379920,Verilog,yosys-sta,17,0,2024-03-19 13:00:42+00:00,[],None
400,https://github.com/mogahed22/small_projects.git,2024-03-21 01:57:56+00:00,,0,mogahed22/small_projects,775231044,Verilog,small_projects,14,0,2024-03-21 01:59:47+00:00,[],None
401,https://github.com/ClementKim/logic_circuit_verilog.git,2024-03-21 14:34:33+00:00,,0,ClementKim/logic_circuit_verilog,775515367,Verilog,logic_circuit_verilog,1,0,2024-03-21 14:36:40+00:00,[],None
402,https://github.com/harsh3002/single-port-SRAM.git,2024-03-21 15:49:21+00:00,Verilog code for 8-byte single port SRAM with testbench,0,harsh3002/single-port-SRAM,775553072,Verilog,single-port-SRAM,80,0,2024-03-21 15:52:49+00:00,[],None
403,https://github.com/Pervigilent/nash_processor.git,2024-03-17 18:47:43+00:00,Open source RISC-V processor,0,Pervigilent/nash_processor,773471567,Verilog,nash_processor,3,0,2024-03-20 06:03:30+00:00,[],None
404,https://github.com/barrycoder123/zipline_emu.git,2024-03-21 23:49:26+00:00,migration of open source Project-Zipline to palladium emulation environment,0,barrycoder123/zipline_emu,775729711,Verilog,zipline_emu,112986,0,2024-03-21 23:53:20+00:00,[],
405,https://github.com/Meow-pilli/Microprocessors.git,2024-03-22 08:46:03+00:00,,0,Meow-pilli/Microprocessors,775888820,Verilog,Microprocessors,39418,0,2024-03-22 08:47:03+00:00,[],https://api.github.com/licenses/mit
406,https://github.com/DouglasWWolf/indy_abm_manager.git,2024-03-22 07:37:55+00:00,"abm-manager testbed, implemented on Indy",0,DouglasWWolf/indy_abm_manager,775863322,Verilog,indy_abm_manager,1061,0,2024-03-22 07:40:25+00:00,[],None
407,https://github.com/AneetaP123/Simple-ALU.git,2024-03-22 09:07:52+00:00,,0,AneetaP123/Simple-ALU,775897068,Verilog,Simple-ALU,4,0,2024-03-22 09:09:23+00:00,[],None
408,https://github.com/FelipeTrebino/LAB1.git,2024-03-22 17:20:10+00:00,,0,FelipeTrebino/LAB1,776099144,Verilog,LAB1,2,0,2024-03-22 17:24:45+00:00,[],None
409,https://github.com/Tarakaprabu/combinational.git,2024-03-24 09:52:18+00:00,This repository consists of the verilog code and the test benches of all combinational circuits ,0,Tarakaprabu/combinational,776720732,Verilog,combinational,413,0,2024-03-24 09:58:02+00:00,[],None
410,https://github.com/MRB-c/wbc.git,2024-03-24 13:21:41+00:00,,0,MRB-c/wbc,776778910,Verilog,wbc,23,0,2024-03-24 13:26:16+00:00,[],None
411,https://github.com/AliYadollahi2002/Verilog-Works.git,2024-03-24 20:22:05+00:00,,0,AliYadollahi2002/Verilog-Works,776926273,Verilog,Verilog-Works,3114,0,2024-03-24 20:26:58+00:00,[],None
412,https://github.com/TonyHo722/axil_axis.git,2024-03-15 08:37:11+00:00,,0,TonyHo722/axil_axis,772461683,Verilog,axil_axis,219,0,2024-03-15 08:40:09+00:00,[],None
413,https://github.com/Vivekanandan97/Router.git,2024-03-23 08:47:29+00:00,1 source and  3 destination network,0,Vivekanandan97/Router,776345133,Verilog,Router,257,0,2024-03-29 13:27:46+00:00,[],None
414,https://github.com/zsy0720/Verilog-exercise.git,2024-03-17 01:40:43+00:00,,0,zsy0720/Verilog-exercise,773195254,Verilog,Verilog-exercise,16,0,2024-04-01 01:31:20+00:00,[],None
415,https://github.com/eugene-soongsil/Digital_Clock.git,2024-03-22 05:38:12+00:00,,0,eugene-soongsil/Digital_Clock,775823259,Verilog,Digital_Clock,4,0,2024-04-01 08:10:55+00:00,[],None
416,https://github.com/Foxlisic/Dendy.git,2024-03-22 03:16:04+00:00,Процессор Денди и все-все-все,0,Foxlisic/Dendy,775785927,Verilog,Dendy,44,0,2024-03-22 03:18:13+00:00,[],https://api.github.com/licenses/mit
417,https://github.com/briansune/Basic_EPP_FPGA.git,2024-03-19 17:38:27+00:00,Basic_EPP_FPGA,0,briansune/Basic_EPP_FPGA,774522636,Verilog,Basic_EPP_FPGA,5530,0,2024-03-19 17:39:34+00:00,[],https://api.github.com/licenses/gpl-3.0
418,https://github.com/NikhilRout/FPGAedgeDETECTION.git,2024-03-16 18:57:41+00:00,Pipelined Gaussian Blur and Sobel-Filter Verilog Modules for FPGAs,0,NikhilRout/FPGAedgeDETECTION,773104435,Verilog,FPGAedgeDETECTION,5143,0,2024-03-16 19:03:41+00:00,[],None
419,https://github.com/brtgio/UART_4-bits_ALU_System.git,2024-03-20 23:46:39+00:00,"“UART_4-BIT_ALU_System” is a digital system for aritmetic operations. It functions a 4bit alu, limited to 4-bit input. Latch components store enter operands temporarily, making sure easy operation. With a UART module, it transmits results over a serial interface for easy communication.",0,brtgio/UART_4-bits_ALU_System,775195129,Verilog,UART_4-bits_ALU_System,1073,0,2024-03-28 20:08:42+00:00,[],https://api.github.com/licenses/apache-2.0
420,https://github.com/ryryry-3302/ee2026_final_project.git,2024-03-20 09:39:20+00:00,ee2026_final_project,2,ryryry-3302/ee2026_final_project,774840708,Verilog,ee2026_final_project,61914,0,2024-04-13 03:38:47+00:00,[],https://api.github.com/licenses/mit
421,https://github.com/hypertseng/mips_cpu.git,2024-03-15 06:46:04+00:00,,0,hypertseng/mips_cpu,772421026,Verilog,mips_cpu,34492,0,2024-03-15 06:51:10+00:00,[],https://api.github.com/licenses/gpl-3.0
422,https://github.com/ShivaKrishnaReddyKotha/Verilog-Implementation-of-32-bit-RISC-Processor-.git,2024-03-16 14:29:01+00:00,"Reduced Instruction Set Computer (RISC) processor. The processor has been designed with Verilog HDL, synthesized using Xilinx ISE, simulated using ModelSim simulator, and then implemented on Xilinx Spartan 3E FPGA. ",0,ShivaKrishnaReddyKotha/Verilog-Implementation-of-32-bit-RISC-Processor-,773022677,Verilog,Verilog-Implementation-of-32-bit-RISC-Processor-,9,0,2024-03-16 14:31:45+00:00,[],None
423,https://github.com/shun6-6/FLASH_spi.git,2024-03-17 12:51:12+00:00,,0,shun6-6/FLASH_spi,773354543,Verilog,FLASH_spi,170,0,2024-03-17 13:23:22+00:00,[],None
424,https://github.com/soyak38/caravelv2.git,2024-03-17 12:38:58+00:00,,0,soyak38/caravelv2,773350644,Verilog,caravelv2,11927,0,2024-03-17 12:39:39+00:00,[],https://api.github.com/licenses/apache-2.0
425,https://github.com/MarwanKRyad/ALSU.git,2024-03-17 13:28:05+00:00,,0,MarwanKRyad/ALSU,773366529,Verilog,ALSU,1150,0,2024-03-17 15:02:49+00:00,[],None
426,https://github.com/zz589633/Digital-IC-Design.git,2024-03-17 19:22:28+00:00,,0,zz589633/Digital-IC-Design,773481514,Verilog,Digital-IC-Design,13770,0,2024-03-17 19:30:57+00:00,[],None
427,https://github.com/charlesap/veriberon.git,2024-03-18 19:21:03+00:00,Verilog description of the RISC5 processor for running Oberon,0,charlesap/veriberon,774004259,Verilog,veriberon,20,0,2024-03-18 19:45:24+00:00,[],
428,https://github.com/samatahkiran/multiplexer.git,2024-03-19 09:27:02+00:00,,0,samatahkiran/multiplexer,774285715,Verilog,multiplexer,1,0,2024-03-19 09:27:43+00:00,[],None
429,https://github.com/johnathan-convertino-afrl/up_apb3.git,2024-03-20 11:44:04+00:00,Analog Devices uP to APB3 slave interface,0,johnathan-convertino-afrl/up_apb3,774893127,Verilog,up_apb3,294,0,2024-03-20 11:47:45+00:00,[],https://api.github.com/licenses/mit
430,https://github.com/litex-hub/pythondata-cpu-vexiiriscv.git,2024-03-20 07:07:54+00:00,Python module containing verilog files/generators for VexiiRiscv CPU (for use with LiteX).,0,litex-hub/pythondata-cpu-vexiiriscv,774781647,Verilog,pythondata-cpu-vexiiriscv,3,0,2024-03-20 07:14:34+00:00,[],None
431,https://github.com/Captain-Rhino/Digital_Circuit_Course_Design.git,2024-03-20 14:22:33+00:00,Digital Circuit Course Design——A Vending Machine Based on FPGA,0,Captain-Rhino/Digital_Circuit_Course_Design,774966156,Verilog,Digital_Circuit_Course_Design,7,0,2024-03-20 14:26:22+00:00,[],None
432,https://github.com/kamarajvlsi/Prime-Field-ECC.git,2024-03-21 04:51:40+00:00,,0,kamarajvlsi/Prime-Field-ECC,775280035,Verilog,Prime-Field-ECC,43,0,2024-03-21 04:53:55+00:00,[],None
433,https://github.com/palomaarize/lab-i-eng-comp-ufba.git,2024-03-23 01:30:32+00:00,Compilado de trabalhos do laboratorio integrado i de engenharia da computaçao da UFBA,0,palomaarize/lab-i-eng-comp-ufba,776245083,Verilog,lab-i-eng-comp-ufba,816,0,2024-03-23 01:38:32+00:00,[],None
434,https://github.com/jamesjhkim/BitSnake_Odyssey.git,2024-03-23 01:01:00+00:00,"Verilog-based snake game on DE1-SoC board: datapath, PS2 keyboard",0,jamesjhkim/BitSnake_Odyssey,776239105,Verilog,BitSnake_Odyssey,7,0,2024-03-23 01:18:39+00:00,[],None
435,https://github.com/AUDIY/FPGA-CI-CD.git,2024-03-22 15:42:50+00:00,"A demonstration of ""Automation for FPGA Development with continuoous integration and delivery"" on GitHub.",0,AUDIY/FPGA-CI-CD,776058663,Verilog,FPGA-CI-CD,36,0,2024-03-22 16:10:48+00:00,[],https://api.github.com/licenses/gpl-3.0
436,https://github.com/martcoder/fpga_verilog_and_vhdl.git,2024-03-24 22:18:24+00:00,,0,martcoder/fpga_verilog_and_vhdl,776954742,Verilog,fpga_verilog_and_vhdl,2,0,2024-03-24 22:19:27+00:00,[],None
437,https://github.com/mehmedsproject/Verilog.git,2024-03-24 23:50:21+00:00,Verilog Files and Quatus simulation files,0,mehmedsproject/Verilog,776974314,Verilog,Verilog,4,0,2024-03-24 23:52:30+00:00,[],None
438,https://github.com/harsh3002/Dual-flop-Synchronizer.git,2024-03-24 03:32:21+00:00,Verilog code for dual flop synchronizer,0,harsh3002/Dual-flop-Synchronizer,776635827,Verilog,Dual-flop-Synchronizer,33,0,2024-03-24 03:34:32+00:00,[],None
439,https://github.com/arkM12r/arkM12r.git,2024-03-24 02:26:14+00:00,Config files for my GitHub profile.,0,arkM12r/arkM12r,776623052,Verilog,arkM12r,1,0,2024-03-24 02:28:44+00:00,"['config', 'github-config']",None
440,https://github.com/ZheChen-Bill/ASoC_fsic_sim.git,2024-03-24 01:08:53+00:00,,0,ZheChen-Bill/ASoC_fsic_sim,776609509,Verilog,ASoC_fsic_sim,5387,0,2024-03-24 01:09:00+00:00,[],None
441,https://github.com/hrb-twek/xg_udp.git,2024-03-24 12:11:01+00:00,,0,hrb-twek/xg_udp,776758081,Verilog,xg_udp,113,0,2024-03-24 12:15:25+00:00,[],None
442,https://github.com/snehaa011/hw_lab.git,2024-03-23 14:07:20+00:00,,0,snehaa011/hw_lab,776438011,Verilog,hw_lab,15,0,2024-03-23 14:07:27+00:00,[],None
443,https://github.com/Qyt0109/Verilog-Digital-Clock-with-Calendar.git,2024-03-24 20:06:26+00:00,Digital Clock with Calendar using Verilog implemented on DE2-115 FPGA board.,0,Qyt0109/Verilog-Digital-Clock-with-Calendar,776921882,Verilog,Verilog-Digital-Clock-with-Calendar,10757,0,2024-03-28 17:16:16+00:00,[],None
444,https://github.com/dementev-dv/Counters.git,2024-03-15 20:43:38+00:00,,0,dementev-dv/Counters,772756610,Verilog,Counters,18,0,2024-03-29 21:24:57+00:00,[],None
445,https://github.com/binh04032003/Project-I-test.git,2024-03-20 13:14:29+00:00,,0,binh04032003/Project-I-test,774932307,Verilog,Project-I-test,48,0,2024-04-07 05:46:32+00:00,[],None
446,https://github.com/wjdwlgjs/Verilog_Practice.git,2024-03-16 10:10:44+00:00,,0,wjdwlgjs/Verilog_Practice,772945911,Verilog,Verilog_Practice,707,0,2024-03-16 10:12:27+00:00,[],None
447,https://github.com/liyuan-chang/ASoC-fsic-sim.git,2024-03-16 10:53:21+00:00,,0,liyuan-chang/ASoC-fsic-sim,772958017,Verilog,ASoC-fsic-sim,25,0,2024-03-17 16:34:31+00:00,[],None
448,https://github.com/gerikkub/usbFS.git,2024-03-17 23:08:14+00:00,USB Full-Speed Verilog Implementation,0,gerikkub/usbFS,773537040,Verilog,usbFS,89,0,2024-03-17 23:09:41+00:00,[],None
449,https://github.com/MarcPagesH/dssd_prac3.git,2024-03-15 07:59:09+00:00,,0,MarcPagesH/dssd_prac3,772447275,Verilog,dssd_prac3,4,0,2024-03-15 08:00:15+00:00,[],None
450,https://github.com/gjabile/veriloghw4.git,2024-03-15 13:09:39+00:00,,0,gjabile/veriloghw4,772571822,Verilog,veriloghw4,1,0,2024-03-15 13:09:57+00:00,[],None
451,https://github.com/HisenZhang/Advanced-VLSI-Design.git,2024-03-15 18:19:05+00:00,,0,HisenZhang/Advanced-VLSI-Design,772707867,Verilog,Advanced-VLSI-Design,349,0,2024-03-15 20:12:42+00:00,[],None
452,https://github.com/blackheartez/arm.git,2024-03-19 12:25:07+00:00,,0,blackheartez/arm,774364075,Verilog,arm,0,0,2024-03-19 12:26:14+00:00,[],None
453,https://github.com/DICyclee/HDL_Digital_Design.git,2024-03-18 18:42:53+00:00,,0,DICyclee/HDL_Digital_Design,773988399,Verilog,HDL_Digital_Design,8,0,2024-03-18 18:55:06+00:00,[],None
454,https://github.com/ayushkale1909/HDLBITS.git,2024-03-21 16:30:27+00:00,Verilog Questions Solutions from HDLBits,0,ayushkale1909/HDLBITS,775572822,Verilog,HDLBITS,30,0,2024-03-21 16:31:55+00:00,[],None
455,https://github.com/cs900529/Flappy-Bird-on-FPGA.git,2024-03-20 12:04:40+00:00,,0,cs900529/Flappy-Bird-on-FPGA,774901387,Verilog,Flappy-Bird-on-FPGA,718,0,2024-03-20 12:08:01+00:00,[],None
456,https://github.com/EatFruitWang/BASYS-3-2021.1.git,2024-03-21 03:54:45+00:00,這裡會放置使用BASYS-3 FPGA的專案或教學範例等.v檔，有興趣可以到我的網站上看更多,0,EatFruitWang/BASYS-3-2021.1,775264512,Verilog,BASYS-3-2021.1,20,0,2024-03-21 04:10:01+00:00,[],https://api.github.com/licenses/mit
457,https://github.com/mogahed22/FSM.git,2024-03-21 01:54:30+00:00,,0,mogahed22/FSM,775230118,Verilog,FSM,5,0,2024-03-21 01:55:11+00:00,[],None
458,https://github.com/ChaitanyaSadhan/verilog-codes.git,2024-03-21 12:10:42+00:00,,0,ChaitanyaSadhan/verilog-codes,775448271,Verilog,verilog-codes,21,0,2024-03-21 12:12:41+00:00,[],None
459,https://github.com/DavidOrozco05/Proyecto2_Alu.git,2024-03-23 14:45:23+00:00,ALU de la PDUA,0,DavidOrozco05/Proyecto2_Alu,776450369,Verilog,Proyecto2_Alu,34,0,2024-03-23 14:47:22+00:00,[],None
460,https://github.com/charlesap/20k.git,2024-03-23 20:45:55+00:00,Tang Nano 20k experiments,0,charlesap/20k,776557643,Verilog,20k,14,0,2024-03-23 21:13:51+00:00,[],https://api.github.com/licenses/mit
461,https://github.com/zargham746/RISC-V-7-STAGE-CPU.git,2024-03-23 17:04:15+00:00,,0,zargham746/RISC-V-7-STAGE-CPU,776494863,Verilog,RISC-V-7-STAGE-CPU,33,0,2024-03-23 17:05:09+00:00,[],None
462,https://github.com/samarthag06/Verilog-Winter-Project.git,2024-03-23 13:30:58+00:00,Smart-Parking System and Digital Clock,0,samarthag06/Verilog-Winter-Project,776426841,Verilog,Verilog-Winter-Project,7,0,2024-03-23 16:49:48+00:00,[],None
463,https://github.com/1mather/axi_stream_header.git,2024-03-22 12:16:31+00:00,,0,1mather/axi_stream_header,775970026,Verilog,axi_stream_header,20,0,2024-03-22 12:17:55+00:00,[],None
464,https://github.com/Lofrin/Infineon-Summer-School-2023.git,2024-03-22 16:21:06+00:00,,0,Lofrin/Infineon-Summer-School-2023,776074765,Verilog,Infineon-Summer-School-2023,6,0,2024-03-22 16:45:48+00:00,[],None
465,https://github.com/kalin11/schema-lab-2.git,2024-03-21 20:46:13+00:00,,0,kalin11/schema-lab-2,775677428,Verilog,schema-lab-2,213,0,2024-03-24 09:50:42+00:00,[],None
466,https://github.com/sripavani25/Some-Verilog-Modules.git,2024-03-22 16:43:46+00:00,,0,sripavani25/Some-Verilog-Modules,776084198,Verilog,Some-Verilog-Modules,6,0,2024-03-22 16:50:12+00:00,[],None
467,https://github.com/ruei7916/ASoC-lab1_1.git,2024-03-24 12:43:19+00:00,,0,ruei7916/ASoC-lab1_1,776767417,Verilog,ASoC-lab1_1,38,0,2024-03-24 12:49:22+00:00,[],None
468,https://github.com/stevenambrose/AG32VF407_PULSE.git,2024-03-18 01:54:36+00:00,"This project is use AGM32V407 for main chip.Code have two parts,Core part and CPLD part.",0,stevenambrose/AG32VF407_PULSE,773573016,Verilog,AG32VF407_PULSE,11180,0,2024-03-25 09:12:35+00:00,[],None
469,https://github.com/HalfW-dev/DD-20232-Group-2.git,2024-03-17 03:41:23+00:00,A repo to dump all the works by Group 2 of 2024 EDABK Digital Design course,0,HalfW-dev/DD-20232-Group-2,773216889,Verilog,DD-20232-Group-2,8597,0,2024-04-04 04:07:54+00:00,[],None
470,https://github.com/MohammadAbuShams/ENCS3310-Advanced-Digital-Project.git,2024-03-23 16:43:40+00:00,,0,MohammadAbuShams/ENCS3310-Advanced-Digital-Project,776488596,Verilog,ENCS3310-Advanced-Digital-Project,2152,0,2024-04-05 23:35:30+00:00,[],None
471,https://github.com/JVollrath/tt06_jv_sigdel_v.git,2024-03-20 15:17:57+00:00,,0,JVollrath/tt06_jv_sigdel_v,774994911,Verilog,tt06_jv_sigdel_v,333,0,2024-03-20 15:21:01+00:00,[],https://api.github.com/licenses/apache-2.0
472,https://github.com/Lucaz97/tt06_RNG2.git,2024-03-20 22:06:22+00:00,,1,Lucaz97/tt06_RNG2,775167070,Verilog,tt06_RNG2,269,0,2024-03-20 22:09:01+00:00,[],https://api.github.com/licenses/apache-2.0
473,https://github.com/Santiago-Robledo/tt06-CDMA-2024.git,2024-03-22 14:08:40+00:00,,0,Santiago-Robledo/tt06-CDMA-2024,776016854,Verilog,tt06-CDMA-2024,47,0,2024-03-22 15:25:48+00:00,[],https://api.github.com/licenses/apache-2.0
474,https://github.com/XieTangent/Homework.git,2024-03-21 09:37:10+00:00,,0,XieTangent/Homework,775382835,Verilog,Homework,20,0,2024-03-31 14:01:46+00:00,[],None
475,https://github.com/manuarias20/tp8.git,2024-03-22 17:38:55+00:00,,0,manuarias20/tp8,776107163,Verilog,tp8,134,0,2024-03-22 17:47:04+00:00,[],None
476,https://github.com/arizaga1/Latin_bomba.git,2024-03-19 17:29:53+00:00,Este proyecto  forma parte de la iniciativa LATINPRACTICE_2024,0,arizaga1/Latin_bomba,774518419,Verilog,Latin_bomba,110,0,2024-03-19 17:31:55+00:00,[],https://api.github.com/licenses/apache-2.0
477,https://github.com/jorgenkraghjakobsen/tt06-toi2s.git,2024-03-20 11:20:38+00:00,,0,jorgenkraghjakobsen/tt06-toi2s,774883479,Verilog,tt06-toi2s,67,0,2024-03-20 12:03:51+00:00,[],https://api.github.com/licenses/apache-2.0
478,https://github.com/Scott-che/DIC_Image-Demosaicing.git,2024-03-16 08:07:32+00:00,,0,Scott-che/DIC_Image-Demosaicing,772912271,Verilog,DIC_Image-Demosaicing,22842,0,2024-03-16 08:08:42+00:00,[],None
479,https://github.com/Dhanvin15033/LFD111X-RISC--V-CPU-Core.git,2024-03-15 18:12:41+00:00,"This contains my project ""Building RISC-V CPU Core"".",0,Dhanvin15033/LFD111X-RISC--V-CPU-Core,772705417,Verilog,LFD111X-RISC--V-CPU-Core,9,0,2024-03-15 18:19:46+00:00,[],None
480,https://github.com/pianoholic0120/SCLD_1.git,2024-03-16 17:59:34+00:00,,0,pianoholic0120/SCLD_1,773087991,Verilog,SCLD_1,5426,0,2024-03-16 18:00:34+00:00,[],None
481,https://github.com/AditiKulkarni454/Morse_Code_Generator.git,2024-03-17 12:31:04+00:00,Morse code generator using Verilog HDL on Intel FPGA lite 18.0,0,AditiKulkarni454/Morse_Code_Generator,773348263,Verilog,Morse_Code_Generator,4720,0,2024-03-17 12:41:32+00:00,[],None
482,https://github.com/AniruthSuresh/Y-86-64-bit-Processor.git,2024-03-17 20:21:21+00:00,,0,AniruthSuresh/Y-86-64-bit-Processor,773497571,Verilog,Y-86-64-bit-Processor,1618,0,2024-03-17 20:23:36+00:00,[],None
483,https://github.com/HAMZOO0/HDL-Verilog.git,2024-03-16 10:14:00+00:00,,0,HAMZOO0/HDL-Verilog,772946906,Verilog,HDL-Verilog,2,0,2024-03-19 04:48:47+00:00,[],None
484,https://github.com/787533732/APB_SPI_Master.git,2024-03-18 12:31:54+00:00,,0,787533732/APB_SPI_Master,773802674,Verilog,APB_SPI_Master,17100,0,2024-03-18 12:55:11+00:00,"['digitalcircuit', 'fapa']",None
485,https://github.com/gamxu/CPLD-maze-game.git,2024-03-18 18:03:25+00:00,,0,gamxu/CPLD-maze-game,773970262,Verilog,CPLD-maze-game,1488,0,2024-03-18 18:03:35+00:00,[],None
486,https://github.com/sai-0922/OIPUF-Verilog.git,2024-03-18 18:40:36+00:00,,0,sai-0922/OIPUF-Verilog,773987360,Verilog,OIPUF-Verilog,73,0,2024-03-18 18:59:39+00:00,[],None
487,https://github.com/randihuang/EEC180_Lab6.git,2024-03-15 16:52:18+00:00,,0,randihuang/EEC180_Lab6,772671989,,EEC180_Lab6,5390,0,2024-03-15 16:52:18+00:00,[],None
488,https://github.com/carloshenriquehannas/SistemasDigitais.git,2024-03-15 18:45:53+00:00,Atividades práticas de Sistemas Digitais,0,carloshenriquehannas/SistemasDigitais,772717632,Verilog,SistemasDigitais,596,0,2024-03-15 18:52:32+00:00,[],None
489,https://github.com/NikhilRout/FFT-FPGA.git,2024-03-20 04:11:35+00:00,Radix-2 algorithm based DIT and DIF FFT implementations in Verilog for FPGAs,0,NikhilRout/FFT-FPGA,774726454,Verilog,FFT-FPGA,12308,0,2024-03-20 05:06:31+00:00,"['fft', 'fpga', 'radix-2-fft']",None
490,https://github.com/Asilvaj1234/asilva.git,2024-03-23 01:27:25+00:00,,0,Asilvaj1234/asilva,776244440,Verilog,asilva,26,0,2024-03-23 01:30:09+00:00,[],https://api.github.com/licenses/apache-2.0
491,https://github.com/yh2der/DigitalLogicLearning.git,2024-03-18 11:15:58+00:00,,0,yh2der/DigitalLogicLearning,773769171,Verilog,DigitalLogicLearning,7,0,2024-03-23 07:58:55+00:00,[],None
492,https://github.com/DhananjayRao123/MIPS_Multicycle.git,2024-03-22 18:41:51+00:00,,0,DhananjayRao123/MIPS_Multicycle,776132821,Verilog,MIPS_Multicycle,406,0,2024-03-22 18:57:58+00:00,[],None
493,https://github.com/samueltannous174/RISC-processor-design-Verilog-.git,2024-03-24 16:48:07+00:00,,0,samueltannous174/RISC-processor-design-Verilog-,776862490,Verilog,RISC-processor-design-Verilog-,255,0,2024-03-24 16:52:20+00:00,[],None
494,https://github.com/JennyMarip/MIPS-core.git,2024-03-20 11:44:28+00:00,,0,JennyMarip/MIPS-core,774893249,Verilog,MIPS-core,50,0,2024-03-20 11:46:34+00:00,[],None
495,https://github.com/VijayN53/Full_Adder.git,2024-03-22 02:58:20+00:00,,0,VijayN53/Full_Adder,775781010,Verilog,Full_Adder,18,0,2024-03-25 14:45:32+00:00,[],None
496,https://github.com/jalakjk13/SIMD-Processor-using-OpenLane.git,2024-03-19 09:38:43+00:00,"ASIC (Application-Specific Integrated Circuit) implementation of SIMD (Single Instruction, Multiple Data) processor",0,jalakjk13/SIMD-Processor-using-OpenLane,774290851,Verilog,SIMD-Processor-using-OpenLane,18135,0,2024-03-19 10:33:50+00:00,[],None
497,https://github.com/jijihuny/2024-1-Digital-System-Design.git,2024-03-18 07:42:08+00:00,,0,jijihuny/2024-1-Digital-System-Design,773676792,Verilog,2024-1-Digital-System-Design,978,0,2024-03-18 14:14:46+00:00,[],None
498,https://github.com/alankuo04/Advanced-SoC-Design.git,2024-03-15 10:00:47+00:00,,0,alankuo04/Advanced-SoC-Design,772496486,Verilog,Advanced-SoC-Design,29,0,2024-03-15 10:08:00+00:00,[],None
499,https://github.com/gjabile/veriloghw2.git,2024-03-15 12:57:32+00:00,,0,gjabile/veriloghw2,772566627,Verilog,veriloghw2,1,0,2024-03-15 12:57:52+00:00,[],None
500,https://github.com/Chonghao0109/E_ICC2018_univ_cell-based_final.git,2024-03-15 17:12:24+00:00,v1.0,0,Chonghao0109/E_ICC2018_univ_cell-based_final,772680784,Verilog,E_ICC2018_univ_cell-based_final,1638,0,2024-03-15 17:12:35+00:00,[],None
501,https://github.com/duyen2016/ASIC-Verification-Methodology.git,2024-03-23 13:50:59+00:00,,0,duyen2016/ASIC-Verification-Methodology,776432878,Verilog,ASIC-Verification-Methodology,2691,0,2024-03-27 09:25:00+00:00,[],None
502,https://github.com/SergeyMashkin/046880-wet02.git,2024-03-18 07:05:00+00:00,,0,SergeyMashkin/046880-wet02,773662414,Verilog,046880-wet02,2755,0,2024-03-31 12:04:40+00:00,[],None
503,https://github.com/fifteenhex/dgprtl.git,2024-03-23 05:18:56+00:00,If you thought you were bad at verilog check this shit out.,0,fifteenhex/dgprtl,776293238,Verilog,dgprtl,39,0,2024-03-23 10:09:21+00:00,[],https://api.github.com/licenses/gpl-3.0
504,https://github.com/panziping/LearnFPGA.git,2024-03-17 11:03:47+00:00,learn fpga some example,0,panziping/LearnFPGA,773322323,Verilog,LearnFPGA,96,0,2024-03-18 11:52:57+00:00,[],None
