Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6511671a69ad4f2bb95061729508b5eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulate_Top_behav xil_defaultlib.simulate_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jianning/Desktop/CG3207/Lab/Lab 1/Lab_1_Template/Clock_Enable.v" Line 7. Module Clock_Enable doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Clock_Enable
Compiling module xil_defaultlib.Get_MEM
Compiling module xil_defaultlib.Seven_Seg
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.simulate_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulate_Top_behav
