// Seed: 332789177
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  assign id_3 = id_1;
  type_5(
      id_3, 1, 1, 1
  );
  logic id_3;
  logic id_4;
  initial SystemTFIdentifier(1);
endmodule
