Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 18 11:59:23 2025
| Host         : RB17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |              68 |            9 |
| No           | Yes                   | No                     |             200 |           31 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |             576 |          103 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------------+---------------------------------+------------------+----------------+
|          Clock Signal         |                  Enable Signal                  |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------------------+---------------------------------+------------------+----------------+
|  C1/clk_1hz                   | nolabel_line18/Test_Block/Out/SegInt[3]_i_1_n_0 |                                 |                1 |              2 |
|  C1/clk_1hz                   | nolabel_line18/Test_Block/Out/mux1_out[1]       |                                 |                1 |              2 |
|  C1/clk_1hz                   | nolabel_line18/Test_Block/Out/mux1_out[0]       |                                 |                1 |              2 |
|  C1/clk_1hz                   | nolabel_line18/Test_Block/Out/mux1_out[2]       |                                 |                1 |              2 |
|  nolabel_line18/Ctrl/regwrite |                                                 |                                 |                1 |              2 |
|  C1/clk_1hz                   |                                                 |                                 |                6 |             18 |
|  clk_IBUF_BUFG                |                                                 | C1/div_clk_reg_0                |                6 |             54 |
| ~C1/clk_1hz                   | nolabel_line18/Data_Mem/data_mem[0][31]_i_1_n_0 | C1/div_clk_reg_0                |                8 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Data_Mem/data_mem                | C1/div_clk_reg_0                |                8 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Reg/regfile[10][31]_i_1_n_0      | C1/div_clk_reg_0                |               10 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Reg/regfile[8][31]_i_1_n_0       | C1/div_clk_reg_0                |               15 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Reg/regfile[1][31]_i_1_n_0       | C1/div_clk_reg_0                |               12 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Reg/regfile[11][31]_i_1_n_0      | C1/div_clk_reg_0                |               12 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Reg/regfile[2][31]_i_1_n_0       | C1/div_clk_reg_0                |                8 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Reg/regfile[3][31]_i_1_n_0       | C1/div_clk_reg_0                |               16 |             64 |
| ~C1/clk_1hz                   | nolabel_line18/Reg/regfile[9][31]_i_1_n_0       | C1/div_clk_reg_0                |               14 |             64 |
|  C1/clk_1hz                   |                                                 | C1/div_clk_reg_0                |                9 |             68 |
|  C1/clk_1hz                   |                                                 | nolabel_line18/zero_reg_i_1_n_0 |               25 |            146 |
+-------------------------------+-------------------------------------------------+---------------------------------+------------------+----------------+


