// Seed: 4265533539
module module_0 (
    input uwire id_0
);
  assign id_2 = id_2;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  supply0 id_5;
  logic [7:0] id_6, id_7;
  assign id_5 = 1;
  wire id_8;
  assign id_6 = id_7[1];
  wire id_9;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6,
    input tri id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input wire id_11
    , id_14,
    input tri1 id_12
);
  always begin : LABEL_0
    `define pp_15 0
  end
  module_0 modCall_1 (id_2);
  assign modCall_1.type_3 = 0;
endmodule
