//------------------------------------------------------------
// DONOT MODIFY THIS FILE
// generated by JISHENGJU automatically
//------------------------------------------------------------

#ifndef APSYS_RSTGEN_REG_OFFSET_DEFINE_H
#define APSYS_RSTGEN_REG_OFFSET_DEFINE_H

#define REG_AP_RSTGEN_REE_BASE		0xBF014000
#define REG_AP_RSTGEN_TEE_BASE		0xFF014000

#define REG_AP_C910_BROM_SWRST         (REG_AP_RSTGEN_REE_BASE + 0x0   )
#define REG_AP_C910_SWRST              (REG_AP_RSTGEN_REE_BASE + 0x4   )
#define REG_AP_CHIP_DBG_SWRST          (REG_AP_RSTGEN_REE_BASE + 0xc   )
#define REG_AP_AXI4_CPUSYS2_SWRST      (REG_AP_RSTGEN_REE_BASE + 0x10  )
#define REG_AP_X2X_CPUSYS_SWRST        (REG_AP_RSTGEN_REE_BASE + 0x14  )
#define REG_AP_X2H_CPUSYS_SWRST        (REG_AP_RSTGEN_REE_BASE + 0x18  )
#define REG_AP_AHB2_CPUSYS_SWRST       (REG_AP_RSTGEN_REE_BASE + 0x1c  )
#define REG_AP_APB3_CPUSYS_SWRST       (REG_AP_RSTGEN_REE_BASE + 0x20  )
#define REG_AP_MBOX0_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x24  )
#define REG_AP_MBOX1_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x28  )
#define REG_AP_MBOX2_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x2c  )
#define REG_AP_MBOX3_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x30  )
#define REG_AP_WDT0_SWRST              (REG_AP_RSTGEN_REE_BASE + 0x34  )
#define REG_AP_WDT1_SWRST              (REG_AP_RSTGEN_REE_BASE + 0x38  )
#define REG_AP_TIMER0_SWRST            (REG_AP_RSTGEN_REE_BASE + 0x3c  )
#define REG_AP_TIMER1_SWRST            (REG_AP_RSTGEN_REE_BASE + 0x40  )
#define REG_AP_PERISYS_AHB_SWRST       (REG_AP_RSTGEN_REE_BASE + 0x44  )
#define REG_AP_PERISYS_APB1_SWRST      (REG_AP_RSTGEN_REE_BASE + 0x48  )
#define REG_AP_PERISYS_APB2_SWRST      (REG_AP_RSTGEN_REE_BASE + 0x4c  )
#define REG_AP_GMAC0_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x68  )
#define REG_AP_UART0_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x70  )
#define REG_AP_UART1_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x74  )
#define REG_AP_UART2_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x78  )
#define REG_AP_UART3_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x7c  )
#define REG_AP_UART4_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x80  )
#define REG_AP_UART5_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x84  )
#define REG_AP_QSPI0_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x8c  )
#define REG_AP_QSPI1_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x90  )
#define REG_AP_SPI_SWRST               (REG_AP_RSTGEN_REE_BASE + 0x94  )
#define REG_AP_I2C0_SWRST              (REG_AP_RSTGEN_REE_BASE + 0x98  )
#define REG_AP_I2C1_SWRST              (REG_AP_RSTGEN_REE_BASE + 0x9c  )
#define REG_AP_I2C2_SWRST              (REG_AP_RSTGEN_REE_BASE + 0xa0  )
#define REG_AP_I2C3_SWRST              (REG_AP_RSTGEN_REE_BASE + 0xa4  )
#define REG_AP_I2C4_SWRST              (REG_AP_RSTGEN_REE_BASE + 0xa8  )
#define REG_AP_I2C5_SWRST              (REG_AP_RSTGEN_REE_BASE + 0xac  )
#define REG_AP_GPIO0_SWRST             (REG_AP_RSTGEN_REE_BASE + 0xb0  )
#define REG_AP_GPIO1_SWRST             (REG_AP_RSTGEN_REE_BASE + 0xb4  )
#define REG_AP_GPIO2_SWRST             (REG_AP_RSTGEN_REE_BASE + 0xb8  )
#define REG_AP_PWM_SWRST               (REG_AP_RSTGEN_REE_BASE + 0xc0  )
#define REG_AP_PADCTRL0_APSYS_SWRST    (REG_AP_RSTGEN_REE_BASE + 0xc4  )
#define REG_AP_CPU2PERI_X2H_SWRST      (REG_AP_RSTGEN_REE_BASE + 0xcc  )
#define REG_AP_AXI4_CFG_BUS_SWRST      (REG_AP_RSTGEN_REE_BASE + 0xd4  )
#define REG_AP_CPU2CFG_X2H_SWRST       (REG_AP_RSTGEN_REE_BASE + 0xd8  )
#define REG_AP_CPU2CFG_X2X_SWRST       (REG_AP_RSTGEN_REE_BASE + 0xdc  )
#define REG_AP_CPU2AON_X2H_SWRST       (REG_AP_RSTGEN_REE_BASE + 0xe4  )
#define REG_AP_AXI4_CPUSYS1_SWRST      (REG_AP_RSTGEN_REE_BASE + 0xf8  )
#define REG_AP_AON2CPU_A2X_SWRST       (REG_AP_RSTGEN_REE_BASE + 0xfc  )
#define REG_AP_RESERVED_REG_1          (REG_AP_RSTGEN_REE_BASE + 0x100 )
#define REG_AP_RESERVED_REG_2          (REG_AP_RSTGEN_REE_BASE + 0x104 )
#define REG_AP_RESERVED_REG_3          (REG_AP_RSTGEN_REE_BASE + 0x108 )
#define REG_AP_RESERVED_REG_4          (REG_AP_RSTGEN_REE_BASE + 0x10c )
#define REG_AP_NPUSYS_AXI_SWRST        (REG_AP_RSTGEN_REE_BASE + 0x128 )
#define REG_AP_CPU2VP_X2P_SWRST        (REG_AP_RSTGEN_REE_BASE + 0x12c )
#define REG_AP_CPU2VI_X2H_SWRST        (REG_AP_RSTGEN_REE_BASE + 0x138 )
#define REG_AP_BMU_C910_SWRST          (REG_AP_RSTGEN_REE_BASE + 0x148 )
#define REG_AP_DMAC_CPUSYS_SWRST       (REG_AP_RSTGEN_REE_BASE + 0x14c )
#define REG_AP_SPINLOCK_SWRST          (REG_AP_RSTGEN_REE_BASE + 0x178 )
#define REG_AP_CFG2TEE_X2H_SWRST       (REG_AP_RSTGEN_REE_BASE + 0x188 )
#define REG_AP_DSMART_SWRST            (REG_AP_RSTGEN_REE_BASE + 0x18c )
#define REG_AP_GPIO3_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x1a8 )
#define REG_AP_I2S_SWRST               (REG_AP_RSTGEN_REE_BASE + 0x1ac )
#define REG_AP_IMG_NNA_SWRST           (REG_AP_RSTGEN_REE_BASE + 0x1b0 )
#define REG_AP_PERI_APB3_SWRST         (REG_AP_RSTGEN_REE_BASE + 0x1dc )
#define REG_AP_VP_SUBSYS_SWRST         (REG_AP_RSTGEN_REE_BASE + 0x1ec )
#define REG_AP_PERISYS_APB4_SWRST      (REG_AP_RSTGEN_REE_BASE + 0x1f8 )
#define REG_AP_GMAC1_SWRST             (REG_AP_RSTGEN_REE_BASE + 0x204 )
#define REG_AP_GMAC_AXI_SWRST          (REG_AP_RSTGEN_REE_BASE + 0x208 )
#define REG_AP_PADCTRL1_APSYS_SWRST    (REG_AP_RSTGEN_REE_BASE + 0x20c )
#define REG_AP_VOSYS_AXI_SWRST         (REG_AP_RSTGEN_REE_BASE + 0x210 )
#define REG_AP_VOSYS_X2X_SWRST         (REG_AP_RSTGEN_REE_BASE + 0x214 )
#define REG_AP_MISC2VP_X2X_SWRST       (REG_AP_RSTGEN_REE_BASE + 0x218 )
#define REG_AP_SUBSYS_SWRST            (REG_AP_RSTGEN_REE_BASE + 0x220 )
#define REG_AP_C910_BROM_TEESWRST      (REG_AP_RSTGEN_TEE_BASE + 0x1000)
#define REG_AP_C910_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x1004)
#define REG_AP_C910_DS_TEESWRST        (REG_AP_RSTGEN_TEE_BASE + 0x1008)
#define REG_AP_CHIP_DBG_TEESWRST       (REG_AP_RSTGEN_TEE_BASE + 0x100c)
#define REG_AP_AXI4_CPUSYS2_TEESWRST   (REG_AP_RSTGEN_TEE_BASE + 0x1010)
#define REG_AP_X2X_CPUSYS_TEESWRST     (REG_AP_RSTGEN_TEE_BASE + 0x1014)
#define REG_AP_X2H_CPUSYS_TEESWRST     (REG_AP_RSTGEN_TEE_BASE + 0x1018)
#define REG_AP_AHB2_CPUSYS_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x101c)
#define REG_AP_APB3_CPUSYS_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x1020)
#define REG_AP_MBOX0_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1024)
#define REG_AP_MBOX1_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1028)
#define REG_AP_MBOX2_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x102c)
#define REG_AP_MBOX3_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1030)
#define REG_AP_WDT0_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x1034)
#define REG_AP_WDT1_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x1038)
#define REG_AP_TIMER0_TEESWRST         (REG_AP_RSTGEN_TEE_BASE + 0x103c)
#define REG_AP_TIMER1_TEESWRST         (REG_AP_RSTGEN_TEE_BASE + 0x1040)
#define REG_AP_PERISYS_AHB_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x1044)
#define REG_AP_PERISYS_APB1_TEESWRST   (REG_AP_RSTGEN_TEE_BASE + 0x1048)
#define REG_AP_PERISYS_APB2_TEESWRST   (REG_AP_RSTGEN_TEE_BASE + 0x104c)
#define REG_AP_GMAC0_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1068)
#define REG_AP_UART0_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1070)
#define REG_AP_UART1_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1074)
#define REG_AP_UART2_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1078)
#define REG_AP_UART3_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x107c)
#define REG_AP_UART4_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1080)
#define REG_AP_UART5_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1084)
#define REG_AP_QSPI0_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x108c)
#define REG_AP_QSPI1_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1090)
#define REG_AP_SPI_TEESWRST            (REG_AP_RSTGEN_TEE_BASE + 0x1094)
#define REG_AP_I2C0_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x1098)
#define REG_AP_I2C1_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x109c)
#define REG_AP_I2C2_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x10a0)
#define REG_AP_I2C3_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x10a4)
#define REG_AP_I2C4_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x10a8)
#define REG_AP_I2C5_TEESWRST           (REG_AP_RSTGEN_TEE_BASE + 0x10ac)
#define REG_AP_GPIO0_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x10b0)
#define REG_AP_GPIO1_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x10b4)
#define REG_AP_GPIO2_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x10b8)
#define REG_AP_PWM_TEESWRST            (REG_AP_RSTGEN_TEE_BASE + 0x10c0)
#define REG_AP_PADCTRL0_APSYS_TEESWRST (REG_AP_RSTGEN_TEE_BASE + 0x10c4)
#define REG_AP_CPU2PERI_X2H_TEESWRST   (REG_AP_RSTGEN_TEE_BASE + 0x10cc)
#define REG_AP_AXI4_CFG_BUS_TEESWRST   (REG_AP_RSTGEN_TEE_BASE + 0x10d4)
#define REG_AP_CPU2CFG_X2H_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x10d8)
#define REG_AP_CPU2CFG_X2X_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x10dc)
#define REG_AP_CPU2AON_X2H_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x10e4)
#define REG_AP_AXI4_CPUSYS1_TEESWRST   (REG_AP_RSTGEN_TEE_BASE + 0x10f8)
#define REG_AP_AON2CPU_A2X_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x10fc)
#define REG_AP_RESERVED_REG_1_TEE      (REG_AP_RSTGEN_TEE_BASE + 0x1100)
#define REG_AP_RESERVED_REG_2_TEE      (REG_AP_RSTGEN_TEE_BASE + 0x1104)
#define REG_AP_RESERVED_REG_3_TEE      (REG_AP_RSTGEN_TEE_BASE + 0x1108)
#define REG_AP_RESERVED_REG_4_TEE      (REG_AP_RSTGEN_TEE_BASE + 0x110c)
#define REG_AP_NPUSYS_AXI_TEESWRST     (REG_AP_RSTGEN_TEE_BASE + 0x1128)
#define REG_AP_CPU2VP_X2P_TEESWRST     (REG_AP_RSTGEN_TEE_BASE + 0x112c)
#define REG_AP_CPU2VI_X2H_TEESWRST     (REG_AP_RSTGEN_TEE_BASE + 0x1138)
#define REG_AP_BMU_C910_TEESWRST       (REG_AP_RSTGEN_TEE_BASE + 0x1148)
#define REG_AP_DMAC_CPUSYS_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x114c)
#define REG_AP_SPINLOCK_TEESWRST       (REG_AP_RSTGEN_TEE_BASE + 0x1178)
#define REG_AP_CFG2TEE_X2H_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x1188)
#define REG_AP_DSMART_TEESWRST         (REG_AP_RSTGEN_TEE_BASE + 0x118c)
#define REG_AP_GPIO3_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x11a8)
#define REG_AP_I2S_TEESWRST            (REG_AP_RSTGEN_TEE_BASE + 0x11ac)
#define REG_AP_IMG_NNA_TEESWRST        (REG_AP_RSTGEN_TEE_BASE + 0x11b0)
#define REG_AP_PERI_APB3_TEESWRST      (REG_AP_RSTGEN_TEE_BASE + 0x11dc)
#define REG_AP_VP_SUBSYS_TEESWRST      (REG_AP_RSTGEN_TEE_BASE + 0x11ec)
#define REG_AP_PERISYS_APB4_TEESWRST   (REG_AP_RSTGEN_TEE_BASE + 0x11f8)
#define REG_AP_GMAC1_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1204)
#define REG_AP_GMAC_AXI_TEESWRST       (REG_AP_RSTGEN_TEE_BASE + 0x1208)
#define REG_AP_PADCTRL1_APSYS_TEESWRST (REG_AP_RSTGEN_TEE_BASE + 0x120c)
#define REG_AP_VOSYS_AXI_TEESWRST      (REG_AP_RSTGEN_TEE_BASE + 0x1210)
#define REG_AP_VOSYS_X2X_TEESWRST      (REG_AP_RSTGEN_TEE_BASE + 0x1214)
#define REG_AP_MISC2VP_X2X_TEESWRST    (REG_AP_RSTGEN_TEE_BASE + 0x1218)
#define REG_AP_SUBSYS_TEESWRST         (REG_AP_RSTGEN_TEE_BASE + 0x1220)
#define REG_AP_IOPMP_TEESWRST          (REG_AP_RSTGEN_TEE_BASE + 0x1500)
#define REG_AP_RST_LOCK_0              (REG_AP_RSTGEN_TEE_BASE + 0x1800)
#define REG_AP_RST_LOCK_1              (REG_AP_RSTGEN_TEE_BASE + 0x1804)
#define REG_AP_RST_LOCK_2              (REG_AP_RSTGEN_TEE_BASE + 0x1808)
#define REG_AP_RST_LOCK_3              (REG_AP_RSTGEN_TEE_BASE + 0x180c)

#define C910_BROM_SWRST_DFLT_VAL          0x1
#define C910_SWRST_DFLT_VAL               0x3
#define CHIP_DBG_SWRST_DFLT_VAL           0x3
#define AXI4_CPUSYS2_SWRST_DFLT_VAL       0x3
#define X2X_CPUSYS_SWRST_DFLT_VAL         0x1
#define X2H_CPUSYS_SWRST_DFLT_VAL         0x1
#define AHB2_CPUSYS_SWRST_DFLT_VAL        0x1
#define APB3_CPUSYS_SWRST_DFLT_VAL        0x1
#define MBOX0_SWRST_DFLT_VAL              0x1
#define MBOX1_SWRST_DFLT_VAL              0x1
#define MBOX2_SWRST_DFLT_VAL              0x1
#define MBOX3_SWRST_DFLT_VAL              0x1
#define WDT0_SWRST_DFLT_VAL               0x1
#define WDT1_SWRST_DFLT_VAL               0x1
#define TIMER0_SWRST_DFLT_VAL             0x3
#define TIMER1_SWRST_DFLT_VAL             0x3
#define PERISYS_AHB_SWRST_DFLT_VAL        0x1
#define PERISYS_APB1_SWRST_DFLT_VAL       0x1
#define PERISYS_APB2_SWRST_DFLT_VAL       0x1
#define GMAC0_SWRST_DFLT_VAL              0xf
#define UART0_SWRST_DFLT_VAL              0x3
#define UART1_SWRST_DFLT_VAL              0x3
#define UART2_SWRST_DFLT_VAL              0x3
#define UART3_SWRST_DFLT_VAL              0x3
#define UART4_SWRST_DFLT_VAL              0x3
#define UART5_SWRST_DFLT_VAL              0x3
#define QSPI0_SWRST_DFLT_VAL              0x3
#define QSPI1_SWRST_DFLT_VAL              0x3
#define SPI_SWRST_DFLT_VAL                0x3
#define I2C0_SWRST_DFLT_VAL               0x3
#define I2C1_SWRST_DFLT_VAL               0x3
#define I2C2_SWRST_DFLT_VAL               0x3
#define I2C3_SWRST_DFLT_VAL               0x3
#define I2C4_SWRST_DFLT_VAL               0x3
#define I2C5_SWRST_DFLT_VAL               0x3
#define GPIO0_SWRST_DFLT_VAL              0x3
#define GPIO1_SWRST_DFLT_VAL              0x3
#define GPIO2_SWRST_DFLT_VAL              0x3
#define PWM_SWRST_DFLT_VAL                0x3
#define PADCTRL0_APSYS_SWRST_DFLT_VAL     0x1
#define CPU2PERI_X2H_SWRST_DFLT_VAL       0x2
#define AXI4_CFG_BUS_SWRST_DFLT_VAL       0x1
#define CPU2CFG_X2H_SWRST_DFLT_VAL        0x3
#define CPU2CFG_X2X_SWRST_DFLT_VAL        0x1
#define CPU2AON_X2H_SWRST_DFLT_VAL        0x1
#define AXI4_CPUSYS1_SWRST_DFLT_VAL       0x3
#define AON2CPU_A2X_SWRST_DFLT_VAL        0x1
#define RESERVED_REG_1_DFLT_VAL           0x0
#define RESERVED_REG_2_DFLT_VAL           0x0
#define RESERVED_REG_3_DFLT_VAL           0x0
#define RESERVED_REG_4_DFLT_VAL           0x0
#define NPUSYS_AXI_SWRST_DFLT_VAL         0x3
#define CPU2VP_X2P_SWRST_DFLT_VAL         0x1
#define CPU2VI_X2H_SWRST_DFLT_VAL         0x1
#define BMU_C910_SWRST_DFLT_VAL           0x3
#define DMAC_CPUSYS_SWRST_DFLT_VAL        0x3
#define SPINLOCK_SWRST_DFLT_VAL           0x1
#define CFG2TEE_X2H_SWRST_DFLT_VAL        0x1
#define DSMART_SWRST_DFLT_VAL             0x1
#define GPIO3_SWRST_DFLT_VAL              0x3
#define I2S_SWRST_DFLT_VAL                0x1
#define IMG_NNA_SWRST_DFLT_VAL            0x0
#define PERI_APB3_SWRST_DFLT_VAL          0x3
#define VP_SUBSYS_SWRST_DFLT_VAL          0x1
#define PERISYS_APB4_SWRST_DFLT_VAL       0x1
#define GMAC1_SWRST_DFLT_VAL              0xf
#define GMAC_AXI_SWRST_DFLT_VAL           0x3
#define PADCTRL1_APSYS_SWRST_DFLT_VAL     0x1
#define VOSYS_AXI_SWRST_DFLT_VAL          0x3
#define VOSYS_X2X_SWRST_DFLT_VAL          0x1
#define MISC2VP_X2X_SWRST_DFLT_VAL        0x1
#define SUBSYS_SWRST_DFLT_VAL             0x8
#define C910_BROM_TEESWRST_DFLT_VAL       0x1
#define C910_TEESWRST_DFLT_VAL            0x3
#define C910_DS_TEESWRST_DFLT_VAL         0x1f
#define CHIP_DBG_TEESWRST_DFLT_VAL        0x3
#define AXI4_CPUSYS2_TEESWRST_DFLT_VAL    0x3
#define X2X_CPUSYS_TEESWRST_DFLT_VAL      0x1
#define X2H_CPUSYS_TEESWRST_DFLT_VAL      0x1
#define AHB2_CPUSYS_TEESWRST_DFLT_VAL     0x1
#define APB3_CPUSYS_TEESWRST_DFLT_VAL     0x1
#define MBOX0_TEESWRST_DFLT_VAL           0x1
#define MBOX1_TEESWRST_DFLT_VAL           0x1
#define MBOX2_TEESWRST_DFLT_VAL           0x1
#define MBOX3_TEESWRST_DFLT_VAL           0x1
#define WDT0_TEESWRST_DFLT_VAL            0x1
#define WDT1_TEESWRST_DFLT_VAL            0x1
#define TIMER0_TEESWRST_DFLT_VAL          0x3
#define TIMER1_TEESWRST_DFLT_VAL          0x3
#define PERISYS_AHB_TEESWRST_DFLT_VAL     0x1
#define PERISYS_APB1_TEESWRST_DFLT_VAL    0x1
#define PERISYS_APB2_TEESWRST_DFLT_VAL    0x1
#define GMAC0_TEESWRST_DFLT_VAL           0xf
#define UART0_TEESWRST_DFLT_VAL           0x3
#define UART1_TEESWRST_DFLT_VAL           0x3
#define UART2_TEESWRST_DFLT_VAL           0x3
#define UART3_TEESWRST_DFLT_VAL           0x3
#define UART4_TEESWRST_DFLT_VAL           0x3
#define UART5_TEESWRST_DFLT_VAL           0x3
#define QSPI0_TEESWRST_DFLT_VAL           0x3
#define QSPI1_TEESWRST_DFLT_VAL           0x3
#define SPI_TEESWRST_DFLT_VAL             0x3
#define I2C0_TEESWRST_DFLT_VAL            0x3
#define I2C1_TEESWRST_DFLT_VAL            0x3
#define I2C2_TEESWRST_DFLT_VAL            0x3
#define I2C3_TEESWRST_DFLT_VAL            0x3
#define I2C4_TEESWRST_DFLT_VAL            0x3
#define I2C5_TEESWRST_DFLT_VAL            0x3
#define GPIO0_TEESWRST_DFLT_VAL           0x3
#define GPIO1_TEESWRST_DFLT_VAL           0x3
#define GPIO2_TEESWRST_DFLT_VAL           0x3
#define PWM_TEESWRST_DFLT_VAL             0x3
#define PADCTRL0_APSYS_TEESWRST_DFLT_VAL  0x1
#define CPU2PERI_X2H_TEESWRST_DFLT_VAL    0x2
#define AXI4_CFG_BUS_TEESWRST_DFLT_VAL    0x1
#define CPU2CFG_X2H_TEESWRST_DFLT_VAL     0x3
#define CPU2CFG_X2X_TEESWRST_DFLT_VAL     0x1
#define CPU2AON_X2H_TEESWRST_DFLT_VAL     0x1
#define AXI4_CPUSYS1_TEESWRST_DFLT_VAL    0x3
#define AON2CPU_A2X_TEESWRST_DFLT_VAL     0x1
#define RESERVED_REG_1_TEE_DFLT_VAL       0x0
#define RESERVED_REG_2_TEE_DFLT_VAL       0x0
#define RESERVED_REG_3_TEE_DFLT_VAL       0x0
#define RESERVED_REG_4_TEE_DFLT_VAL       0x0
#define NPUSYS_AXI_TEESWRST_DFLT_VAL      0x3
#define CPU2VP_X2P_TEESWRST_DFLT_VAL      0x1
#define CPU2VI_X2H_TEESWRST_DFLT_VAL      0x1
#define BMU_C910_TEESWRST_DFLT_VAL        0x3
#define DMAC_CPUSYS_TEESWRST_DFLT_VAL     0x3
#define SPINLOCK_TEESWRST_DFLT_VAL        0x1
#define CFG2TEE_X2H_TEESWRST_DFLT_VAL     0x1
#define DSMART_TEESWRST_DFLT_VAL          0x1
#define GPIO3_TEESWRST_DFLT_VAL           0x3
#define I2S_TEESWRST_DFLT_VAL             0x1
#define IMG_NNA_TEESWRST_DFLT_VAL         0x0
#define PERI_APB3_TEESWRST_DFLT_VAL       0x3
#define VP_SUBSYS_TEESWRST_DFLT_VAL       0x1
#define PERISYS_APB4_TEESWRST_DFLT_VAL    0x1
#define GMAC1_TEESWRST_DFLT_VAL           0xf
#define GMAC_AXI_TEESWRST_DFLT_VAL        0x1
#define PADCTRL1_APSYS_TEESWRST_DFLT_VAL  0x3
#define VOSYS_AXI_TEESWRST_DFLT_VAL       0x3
#define VOSYS_X2X_TEESWRST_DFLT_VAL       0x1
#define MISC2VP_X2X_TEESWRST_DFLT_VAL     0x1
#define SUBSYS_TEESWRST_DFLT_VAL          0x8
#define IOPMP_TEESWRST_DFLT_VAL           0x100f00ff
#define RST_LOCK_0_DFLT_VAL               0x0
#define RST_LOCK_1_DFLT_VAL               0x0
#define RST_LOCK_2_DFLT_VAL               0x0
#define RST_LOCK_3_DFLT_VAL               0x0


#endif
