<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_dma_data_path</a></h1>
<div class="docblock">
<p>Data path for the AXI DMA. This modules handles the R/W channel of the
AXI protocol.
Module gets read stream, realigns data and emits a write stream.
AXI-like valid/ready handshaking is used to communicate with the rest 
of the backend.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.DataWidth" class="impl"><code class="in-band">DataWidth<span class="type-annotation">: int</span></code></h3><div class="docblock"
><p>Data width of the AXI bus</p>
</div><h3 id="parameter.BufferDepth" class="impl"><code class="in-band">BufferDepth<span class="type-annotation">: int</span></code></h3><div class="docblock"
><p>Number of elements the realignment buffer can hold. To achieve
full performance a depth of 3 is minimally required.</p>
</div><h3 id="parameter.StrbWidth" class="impl"><code class="in-band">StrbWidth<span class="type-annotation">: int</span></code></h3><div class="docblock"
></div><h3 id="parameter.OffsetWidth" class="impl"><code class="in-band">OffsetWidth<span class="type-annotation">: int</span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low</p>
</div><h3 id="port.r_dp_valid_i" class="impl"><code class="in-band">r_dp_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Handshake: read side of data path is presented with a valid request</p>
</div><h3 id="port.r_dp_ready_o" class="impl"><code class="in-band">r_dp_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Handshake: read side of data path is ready to accept new requests</p>
</div><h3 id="port.w_dp_valid_i" class="impl"><code class="in-band">w_dp_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Handshake: write side of data path is presented with a valid request</p>
</div><h3 id="port.w_dp_ready_o" class="impl"><code class="in-band">w_dp_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Handshake: write side of data path is ready to accept new requests</p>
</div><h3 id="port.data_path_idle_o" class="impl"><code class="in-band">data_path_idle_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>High if the data path is idle</p>
</div><h3 id="port.r_data_i" class="impl"><code class="in-band">r_data_i<span class="type-annotation">: input  logic [DataWidth-1:0]</span></code></h3><div class="docblock"
><p>Read data from the AXI bus</p>
</div><h3 id="port.r_valid_i" class="impl"><code class="in-band">r_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Valid signal of the AXI r channel</p>
</div><h3 id="port.r_last_i" class="impl"><code class="in-band">r_last_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Last signal of the AXI r channel</p>
</div><h3 id="port.r_resp_i" class="impl"><code class="in-band">r_resp_i<span class="type-annotation">: input  logic [            1:0]</span></code></h3><div class="docblock"
><p>Response signal of the AXI r channel</p>
</div><h3 id="port.r_ready_o" class="impl"><code class="in-band">r_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Ready signal of the AXI r channel</p>
</div><h3 id="port.r_tailer_i" class="impl"><code class="in-band">r_tailer_i<span class="type-annotation">: input  logic [OffsetWidth-1:0]</span></code></h3><div class="docblock"
><p>number of bytes the end of the read transfer is short to reach a 
Bus-aligned boundary</p>
</div><h3 id="port.r_offset_i" class="impl"><code class="in-band">r_offset_i<span class="type-annotation">: input  logic [OffsetWidth-1:0]</span></code></h3><div class="docblock"
><p>number of bytes the read transfers starts after a 
Bus-aligned boundary    </p>
</div><h3 id="port.r_shift_i" class="impl"><code class="in-band">r_shift_i<span class="type-annotation">: input  logic [OffsetWidth-1:0]</span></code></h3><div class="docblock"
><p>The amount the read data has to be shifted to write-align it</p>
</div><h3 id="port.w_data_o" class="impl"><code class="in-band">w_data_o<span class="type-annotation">: output logic [DataWidth-1:0]</span></code></h3><div class="docblock"
><p>Write data of the AXI bus</p>
</div><h3 id="port.w_strb_o" class="impl"><code class="in-band">w_strb_o<span class="type-annotation">: output logic [StrbWidth-1:0]</span></code></h3><div class="docblock"
><p>Write strobe of the AXI bus</p>
</div><h3 id="port.w_valid_o" class="impl"><code class="in-band">w_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Valid signal of the AXI w channel</p>
</div><h3 id="port.w_last_o" class="impl"><code class="in-band">w_last_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
><p>Last signal of the AXI w channel</p>
</div><h3 id="port.w_ready_i" class="impl"><code class="in-band">w_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Ready signal of the AXI w channel</p>
</div><h3 id="port.w_offset_i" class="impl"><code class="in-band">w_offset_i<span class="type-annotation">: input  logic [OffsetWidth-1:0]</span></code></h3><div class="docblock"
><p>number of bytes the write transfers starts after a 
Bus-aligned boundary   </p>
</div><h3 id="port.w_tailer_i" class="impl"><code class="in-band">w_tailer_i<span class="type-annotation">: input  logic [OffsetWidth-1:0]</span></code></h3><div class="docblock"
><p>number of bytes the end of the write transfer is short to reach a 
Bus-aligned boundary</p>
</div><h3 id="port.w_num_beats_i" class="impl"><code class="in-band">w_num_beats_i<span class="type-annotation">: input  logic [            7:0]</span></code></h3><div class="docblock"
><p>Number of beats requested by this transfer</p>
</div><h3 id="port.w_is_single_i" class="impl"><code class="in-band">w_is_single_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>True if the transfer only consists of a single beat</p>
</div></section>
</body>
</html>
