-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun Feb  9 09:01:40 2025
-- Host        : Win102023HEYRFQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               J:/work/HY/Xilinx/A704/V1.0/PRJ/A704_XC7A50T_V1.0/Project/top.runs/ddr_clk_synth_1/ddr_clk_stub.vhdl
-- Design      : ddr_clk
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a50tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ddr_clk is
  Port ( 
    ddr3_clk : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );

end ddr_clk;

architecture stub of ddr_clk is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "ddr3_clk,reset,locked,clk_in1";
begin
end;
