// Seed: 917009817
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_1), .id_1(id_3), .id_2(id_3), .id_3(1), .id_4(1), .id_5(id_2)
  );
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_1
  );
  assign id_2 = 1 * ~1'b0;
  wire id_8;
endmodule
