<?xml version="1.0" encoding="utf-8"?>
<AdditionalInfo>
  <CTypeInfo>
    <RtlPort>
      <name>s_axi_AXILiteS_AWVALID</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_AWREADY</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_AWADDR</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_WVALID</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_WREADY</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_WDATA</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_WSTRB</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_ARVALID</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_ARREADY</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_ARADDR</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_RVALID</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_RREADY</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_RDATA</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_RRESP</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_BVALID</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_BREADY</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>s_axi_AXILiteS_BRESP</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_clk</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>ap_rst_n</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>interrupt</name>
      <type>Signed</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TDATA</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TVALID</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TREADY</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TDEST</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TKEEP</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TSTRB</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TUSER</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TLAST</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>INPUT_STREAM_TID</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TDATA</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TVALID</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TREADY</name>
      <type>bool</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TDEST</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TKEEP</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TSTRB</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TUSER</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TLAST</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
    <RtlPort>
      <name>OUTPUT_STREAM_TID</name>
      <type>Unsigned</type>
      <fractionWidth>0</fractionWidth>
    </RtlPort>
  </CTypeInfo>
  <DesignConstraint>
    <clk_period>10.000</clk_period>
  </DesignConstraint>
  <Machine>64</Machine>
  <modelParameters>
    <combinational>0</combinational>
    <latency>191</latency>
    <II>x</II>
  </modelParameters>
</AdditionalInfo>
