$date
	Sun Mar 23 12:52:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gram64 $end
$var wire 16 ! out_w [15:0] $end
$var reg 6 " address [5:0] $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 16 % w [15:0] $end
$scope module uut $end
$var wire 6 & address [5:0] $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 16 ' w [15:0] $end
$var wire 16 ( out_w [15:0] $end
$var wire 16 ) out_ram7 [15:0] $end
$var wire 16 * out_ram6 [15:0] $end
$var wire 16 + out_ram5 [15:0] $end
$var wire 16 , out_ram4 [15:0] $end
$var wire 16 - out_ram3 [15:0] $end
$var wire 16 . out_ram2 [15:0] $end
$var wire 16 / out_ram1 [15:0] $end
$var wire 16 0 out_ram0 [15:0] $end
$var wire 1 1 in_load7 $end
$var wire 1 2 in_load6 $end
$var wire 1 3 in_load5 $end
$var wire 1 4 in_load4 $end
$var wire 1 5 in_load3 $end
$var wire 1 6 in_load2 $end
$var wire 1 7 in_load1 $end
$var wire 1 8 in_load0 $end
$scope module dmux1 $end
$var wire 1 $ in $end
$var wire 3 9 sel [2:0] $end
$var wire 1 1 h $end
$var wire 1 2 g $end
$var wire 1 3 f $end
$var wire 1 4 e $end
$var wire 1 5 d $end
$var wire 1 6 c $end
$var wire 1 7 b $end
$var wire 1 8 a $end
$upscope $end
$scope module mux1 $end
$var wire 3 : sel [2:0] $end
$var wire 16 ; out [15:0] $end
$var wire 16 < h [15:0] $end
$var wire 16 = g [15:0] $end
$var wire 16 > f [15:0] $end
$var wire 16 ? e [15:0] $end
$var wire 16 @ d [15:0] $end
$var wire 16 A c [15:0] $end
$var wire 16 B b [15:0] $end
$var wire 16 C a [15:0] $end
$upscope $end
$scope module ram0 $end
$var wire 3 D address [2:0] $end
$var wire 1 # clk $end
$var wire 1 8 load $end
$var wire 16 E out_w [15:0] $end
$var wire 16 F w [15:0] $end
$upscope $end
$scope module ram1 $end
$var wire 3 G address [2:0] $end
$var wire 1 # clk $end
$var wire 1 7 load $end
$var wire 16 H out_w [15:0] $end
$var wire 16 I w [15:0] $end
$upscope $end
$scope module ram2 $end
$var wire 3 J address [2:0] $end
$var wire 1 # clk $end
$var wire 1 6 load $end
$var wire 16 K out_w [15:0] $end
$var wire 16 L w [15:0] $end
$upscope $end
$scope module ram3 $end
$var wire 3 M address [2:0] $end
$var wire 1 # clk $end
$var wire 1 5 load $end
$var wire 16 N out_w [15:0] $end
$var wire 16 O w [15:0] $end
$upscope $end
$scope module ram4 $end
$var wire 3 P address [2:0] $end
$var wire 1 # clk $end
$var wire 1 4 load $end
$var wire 16 Q out_w [15:0] $end
$var wire 16 R w [15:0] $end
$upscope $end
$scope module ram5 $end
$var wire 3 S address [2:0] $end
$var wire 1 # clk $end
$var wire 1 3 load $end
$var wire 16 T out_w [15:0] $end
$var wire 16 U w [15:0] $end
$upscope $end
$scope module ram6 $end
$var wire 3 V address [2:0] $end
$var wire 1 # clk $end
$var wire 1 2 load $end
$var wire 16 W out_w [15:0] $end
$var wire 16 X w [15:0] $end
$upscope $end
$scope module ram7 $end
$var wire 3 Y address [2:0] $end
$var wire 1 # clk $end
$var wire 1 1 load $end
$var wire 16 Z out_w [15:0] $end
$var wire 16 [ w [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 [
bx Z
b0 Y
b0 X
bx W
b0 V
b0 U
bx T
b0 S
b0 R
bx Q
b0 P
b0 O
bx N
b0 M
b0 L
bx K
b0 J
b0 I
bx H
b0 G
b0 F
bx E
b0 D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
b0 :
b0 9
08
x7
x6
x5
x4
x3
x2
x1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
b0 '
b0 &
b0 %
0$
0#
b0 "
bx !
$end
#1
1#
b1010101010101010 %
b1010101010101010 '
b1010101010101010 F
b1010101010101010 I
b1010101010101010 L
b1010101010101010 O
b1010101010101010 R
b1010101010101010 U
b1010101010101010 X
b1010101010101010 [
1$
#2
0#
#3
b1 D
b1 G
b1 J
b1 M
b1 P
b1 S
b1 V
b1 Y
1#
b1 "
b1 &
b101010101010101 %
b101010101010101 '
b101010101010101 F
b101010101010101 I
b101010101010101 L
b101010101010101 O
b101010101010101 R
b101010101010101 U
b101010101010101 X
b101010101010101 [
#4
0#
#5
b10 D
b10 G
b10 J
b10 M
b10 P
b10 S
b10 V
b10 Y
1#
b10 "
b10 &
b1111000011110000 %
b1111000011110000 '
b1111000011110000 F
b1111000011110000 I
b1111000011110000 L
b1111000011110000 O
b1111000011110000 R
b1111000011110000 U
b1111000011110000 X
b1111000011110000 [
#6
0#
#7
b11 D
b11 G
b11 J
b11 M
b11 P
b11 S
b11 V
b11 Y
1#
b11 "
b11 &
b111100001111 %
b111100001111 '
b111100001111 F
b111100001111 I
b111100001111 L
b111100001111 O
b111100001111 R
b111100001111 U
b111100001111 X
b111100001111 [
#8
0#
#9
b100 D
b100 G
b100 J
b100 M
b100 P
b100 S
b100 V
b100 Y
1#
b100 "
b100 &
b1111111100000000 %
b1111111100000000 '
b1111111100000000 F
b1111111100000000 I
b1111111100000000 L
b1111111100000000 O
b1111111100000000 R
b1111111100000000 U
b1111111100000000 X
b1111111100000000 [
#10
0#
#11
b101 D
b101 G
b101 J
b101 M
b101 P
b101 S
b101 V
b101 Y
1#
b101 "
b101 &
b11111111 %
b11111111 '
b11111111 F
b11111111 I
b11111111 L
b11111111 O
b11111111 R
b11111111 U
b11111111 X
b11111111 [
#12
0#
#13
b110 D
b110 G
b110 J
b110 M
b110 P
b110 S
b110 V
b110 Y
1#
b110 "
b110 &
b1010101001010101 %
b1010101001010101 '
b1010101001010101 F
b1010101001010101 I
b1010101001010101 L
b1010101001010101 O
b1010101001010101 R
b1010101001010101 U
b1010101001010101 X
b1010101001010101 [
#14
0#
#15
b111 D
b111 G
b111 J
b111 M
b111 P
b111 S
b111 V
b111 Y
1#
b111 "
b111 &
b101010110101010 %
b101010110101010 '
b101010110101010 F
b101010110101010 I
b101010110101010 L
b101010110101010 O
b101010110101010 R
b101010110101010 U
b101010110101010 X
b101010110101010 [
#16
0#
#17
17
b1 9
b0 D
b0 G
b0 J
b0 M
b0 P
b0 S
b0 V
b0 Y
b1 :
1#
b1000 "
b1000 &
b1100110011001100 %
b1100110011001100 '
b1100110011001100 F
b1100110011001100 I
b1100110011001100 L
b1100110011001100 O
b1100110011001100 R
b1100110011001100 U
b1100110011001100 X
b1100110011001100 [
#18
0#
#19
b11001100110011 /
b11001100110011 B
b11001100110011 H
06
b10 9
b10 :
1#
b10000 "
b10000 &
b11001100110011 %
b11001100110011 '
b11001100110011 F
b11001100110011 I
b11001100110011 L
b11001100110011 O
b11001100110011 R
b11001100110011 U
b11001100110011 X
b11001100110011 [
#20
0#
#21
b1010010110100101 /
b1010010110100101 B
b1010010110100101 H
04
b100 9
b100 :
1#
b100000 "
b100000 &
b1010010110100101 %
b1010010110100101 '
b1010010110100101 F
b1010010110100101 I
b1010010110100101 L
b1010010110100101 O
b1010010110100101 R
b1010010110100101 U
b1010010110100101 X
b1010010110100101 [
#22
0#
#23
11
b111 9
b111 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b111 G
b111 J
b111 M
b111 P
b111 S
b111 V
b111 Y
b111 :
1#
b111111 "
b111111 &
b101101001011010 %
b101101001011010 '
b101101001011010 F
b101101001011010 I
b101101001011010 L
b101101001011010 O
b101101001011010 R
b101101001011010 U
b101101001011010 X
b101101001011010 [
#24
0#
#25
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b0 9
b0 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b0 G
b0 J
b0 M
b0 P
b0 S
b0 V
b0 Y
b0 :
1#
b0 "
b0 &
0$
#26
0#
#27
b1 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b1 G
b1 J
b1 M
b1 P
b1 S
b1 V
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b1 Y
1#
b1 "
b1 &
#28
0#
#29
b10 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b10 G
b10 J
b10 M
b10 P
b10 S
b10 V
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b10 Y
1#
b10 "
b10 &
#30
0#
#31
b11 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b11 G
b11 J
b11 M
b11 P
b11 S
b11 V
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b11 Y
1#
b11 "
b11 &
#32
0#
#33
b100 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b100 G
b100 J
b100 M
b100 P
b100 S
b100 V
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b100 Y
1#
b100 "
b100 &
#34
0#
#35
b101 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b101 G
b101 J
b101 M
b101 P
b101 S
b101 V
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b101 Y
1#
b101 "
b101 &
#36
0#
#37
b110 D
b101101001011010 /
b101101001011010 B
b101101001011010 H
b110 G
b110 J
b110 M
b110 P
b110 S
b110 V
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b110 Y
1#
b110 "
b110 &
#38
0#
#39
b111 D
b111 G
b111 J
b111 M
b111 P
b111 S
b111 V
b101101001011010 )
b101101001011010 <
b101101001011010 Z
b111 Y
1#
b111 "
b111 &
#40
0#
#41
b101101001011010 !
b101101001011010 (
b101101001011010 ;
b1 9
b0 D
b0 G
b0 J
b0 M
b0 P
b0 S
b0 V
b0 Y
b1 :
1#
b1000 "
b1000 &
#42
0#
#43
bx !
bx (
bx ;
b10 9
b10 :
1#
b10000 "
b10000 &
#44
0#
#45
bx !
bx (
bx ;
b100 9
b100 :
1#
b100000 "
b100000 &
#46
0#
#47
b101101001011010 !
b101101001011010 (
b101101001011010 ;
b111 9
b111 D
b111 G
b111 J
b111 M
b111 P
b111 S
b111 V
b111 Y
b111 :
1#
b111111 "
b111111 &
#48
0#
#49
b1111111111111111 /
b1111111111111111 B
b1111111111111111 H
b1111111111111111 )
b1111111111111111 <
b1111111111111111 Z
bx !
bx (
bx ;
b0 9
b0 D
b0 G
b0 J
b0 M
b0 P
b0 S
b0 V
b0 Y
b0 :
1#
b0 "
b0 &
b1111111111111111 %
b1111111111111111 '
b1111111111111111 F
b1111111111111111 I
b1111111111111111 L
b1111111111111111 O
b1111111111111111 R
b1111111111111111 U
b1111111111111111 X
b1111111111111111 [
#50
0#
#51
1#
#52
0#
#53
1#
1$
#54
0#
#55
1#
0$
#56
0#
#57
1#
#58
0#
#59
1#
#60
0#
