Vivado Simulator 2017.2
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/FPGA_EGR680/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v" Line 46
