Analysis & Synthesis report for LEDMatrixFPGA
Mon Jul 08 20:05:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |LEDMatrixFPGA|state
 12. State Machine - |LEDMatrixFPGA|A2CHandler:handler|state2
 13. State Machine - |LEDMatrixFPGA|A2CHandler:handler|state
 14. State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|state
 15. State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|stateAfterWait
 16. State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReceiveByte
 17. State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte
 18. State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReadRow
 19. State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state
 20. State Machine - |LEDMatrixFPGA|matrixPresenter:matrixPresenter|writeState
 21. State Machine - |LEDMatrixFPGA|matrixPresenter:matrixPresenter|state
 22. Registers Removed During Synthesis
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated
 27. Source assignments for frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated
 28. Source assignments for frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated
 29. Source assignments for frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated
 30. Source assignments for A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|altsyncram_a2m1:FIFOram
 31. Parameter Settings for User Entity Instance: Pll1:pll1|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: PLL_SRAM:pllSDRAM|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component
 38. Parameter Settings for Inferred Entity Instance: matrixPresenter:matrixPresenter|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0
 41. altpll Parameter Settings by Entity Instance
 42. altsyncram Parameter Settings by Entity Instance
 43. scfifo Parameter Settings by Entity Instance
 44. lpm_mult Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer"
 46. Port Connectivity Checks: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer"
 47. Port Connectivity Checks: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|Downclocker:downclocker1sec"
 48. Port Connectivity Checks: "Pll1:pll1"
 49. Port Connectivity Checks: "matrixPresenter:matrixPresenter|Downclocker:downclocker1sec"
 50. Port Connectivity Checks: "matrixPresenter:matrixPresenter"
 51. Port Connectivity Checks: "Downclocker:downclocker1sec"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 08 20:05:01 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; LEDMatrixFPGA                               ;
; Top-level Entity Name              ; LEDMatrixFPGA                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,515                                       ;
;     Total combinational functions  ; 1,289                                       ;
;     Dedicated logic registers      ; 629                                         ;
; Total registers                    ; 629                                         ;
; Total pins                         ; 75                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 26,624                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                            ; LEDMatrixFPGA      ; LEDMatrixFPGA      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; LEDMatrixFPGA.v                  ; yes             ; User Verilog HDL File        ; D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v                          ;         ;
; Downclocker.v                    ; yes             ; User Verilog HDL File        ; D:/Sync/Programacion/LEDMatrix/FPGA/Downclocker.v                            ;         ;
; MatrixPresenter.v                ; yes             ; User Verilog HDL File        ; D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v                        ;         ;
; Pll1.v                           ; yes             ; User Wizard-Generated File   ; D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v                                   ;         ;
; PLL_SRAM.v                       ; yes             ; User Wizard-Generated File   ; D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v                               ;         ;
; frameBuffer.v                    ; yes             ; User Verilog HDL File        ; D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v                            ;         ;
; MATRIX_ROW_BUFFER.v              ; yes             ; User Wizard-Generated File   ; D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v                      ;         ;
; A2CHandler.v                     ; yes             ; User Verilog HDL File        ; D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v                             ;         ;
; FIFO_A2C.v                       ; yes             ; User Wizard-Generated File   ; D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v                               ;         ;
; MATRIX_ROW_BUFFER_2.v            ; yes             ; User Wizard-Generated File   ; D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v                    ;         ;
; mediaDataGatherer.v              ; yes             ; User Verilog HDL File        ; D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v                      ;         ;
; ReceiveRowBuffer.v               ; yes             ; User Wizard-Generated File   ; D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v                       ;         ;
; RawRowBuffer.v                   ; yes             ; User Wizard-Generated File   ; D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/pll1_altpll.v                         ;         ;
; db/pll_sram_altpll.v             ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_chf1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf                   ;         ;
; db/altsyncram_oif1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf                   ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf            ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc         ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc          ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc          ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc          ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc          ;         ;
; db/scfifo_tq11.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/scfifo_tq11.tdf                       ;         ;
; db/a_dpfifo_4121.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf                     ;         ;
; db/a_fefifo_18e.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/a_fefifo_18e.tdf                      ;         ;
; db/cntr_537.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_537.tdf                          ;         ;
; db/altsyncram_a2m1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_a2m1.tdf                   ;         ;
; db/cntr_p2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_p2b.tdf                          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_brs.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/mult_brs.tdf                          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_vll.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_vll.tdf                    ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/sign_div_unsign_ulh.tdf               ;         ;
; db/alt_u_div_6ie.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/alt_u_div_6ie.tdf                     ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_t3c.tdf                       ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_u3c.tdf                       ;         ;
; db/lpm_divide_stl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_stl.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,515                                                                                     ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 1289                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 418                                                                                       ;
;     -- 3 input functions                    ; 345                                                                                       ;
;     -- <=2 input functions                  ; 526                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 890                                                                                       ;
;     -- arithmetic mode                      ; 399                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 629                                                                                       ;
;     -- Dedicated logic registers            ; 629                                                                                       ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 75                                                                                        ;
; Total memory bits                           ; 26624                                                                                     ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; PLL_SRAM:pllSDRAM|altpll:altpll_component|PLL_SRAM_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 612                                                                                       ;
; Total fan-out                               ; 6827                                                                                      ;
; Average fan-out                             ; 3.16                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                      ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |LEDMatrixFPGA                                  ; 1289 (24)           ; 629 (60)                  ; 26624       ; 0          ; 4            ; 0       ; 2         ; 75   ; 0            ; 0          ; |LEDMatrixFPGA                                                                                                                                                           ; LEDMatrixFPGA        ; work         ;
;    |A2CHandler:handler|                         ; 123 (85)            ; 208 (177)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler                                                                                                                                        ; A2CHandler           ; work         ;
;       |FIFO_A2C:a2c_fifo|                       ; 35 (0)              ; 26 (0)                    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo                                                                                                                      ; FIFO_A2C             ; work         ;
;          |scfifo:scfifo_component|              ; 35 (0)              ; 26 (0)                    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component                                                                                              ; scfifo               ; work         ;
;             |scfifo_tq11:auto_generated|        ; 35 (0)              ; 26 (0)                    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated                                                                   ; scfifo_tq11          ; work         ;
;                |a_dpfifo_4121:dpfifo|           ; 35 (2)              ; 26 (0)                    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo                                              ; a_dpfifo_4121        ; work         ;
;                   |a_fefifo_18e:fifo_state|     ; 17 (9)              ; 10 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|a_fefifo_18e:fifo_state                      ; a_fefifo_18e         ; work         ;
;                      |cntr_537:count_usedw|     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|a_fefifo_18e:fifo_state|cntr_537:count_usedw ; cntr_537             ; work         ;
;                   |altsyncram_a2m1:FIFOram|     ; 0 (0)               ; 0 (0)                     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|altsyncram_a2m1:FIFOram                      ; altsyncram_a2m1      ; work         ;
;                   |cntr_p2b:rd_ptr_count|       ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|cntr_p2b:rd_ptr_count                        ; cntr_p2b             ; work         ;
;                   |cntr_p2b:wr_ptr|             ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|cntr_p2b:wr_ptr                              ; cntr_p2b             ; work         ;
;       |PushButton_Debouncer:deb|                ; 3 (3)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|A2CHandler:handler|PushButton_Debouncer:deb                                                                                                               ; PushButton_Debouncer ; work         ;
;    |PLL_SRAM:pllSDRAM|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|PLL_SRAM:pllSDRAM                                                                                                                                         ; PLL_SRAM             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|PLL_SRAM:pllSDRAM|altpll:altpll_component                                                                                                                 ; altpll               ; work         ;
;          |PLL_SRAM_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|PLL_SRAM:pllSDRAM|altpll:altpll_component|PLL_SRAM_altpll:auto_generated                                                                                  ; PLL_SRAM_altpll      ; work         ;
;    |frameBuffer:frameBuffer|                    ; 951 (300)           ; 290 (157)                 ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer                                                                                                                                   ; frameBuffer          ; work         ;
;       |MATRIX_ROW_BUFFER:rowBuffer1|            ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1                                                                                                      ; MATRIX_ROW_BUFFER    ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component                                                                      ; altsyncram           ; work         ;
;             |altsyncram_chf1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated                                       ; altsyncram_chf1      ; work         ;
;       |MATRIX_ROW_BUFFER_2:rowBuffer2|          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2                                                                                                    ; MATRIX_ROW_BUFFER_2  ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component                                                                    ; altsyncram           ; work         ;
;             |altsyncram_chf1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated                                     ; altsyncram_chf1      ; work         ;
;       |mediaDataGatherer:flashGatherer|         ; 651 (219)           ; 133 (133)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer                                                                                                   ; mediaDataGatherer    ; work         ;
;          |RawRowBuffer:RAWrowBuffer|            ; 0 (0)               ; 0 (0)                     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer                                                                         ; RawRowBuffer         ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component                                         ; altsyncram           ; work         ;
;                |altsyncram_oif1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated          ; altsyncram_oif1      ; work         ;
;          |lpm_divide:Div0|                      ; 207 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_stl:auto_generated|     ; 207 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0|lpm_divide_stl:auto_generated                                                     ; lpm_divide_stl       ; work         ;
;                |sign_div_unsign_ulh:divider|    ; 207 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider                         ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_6ie:divider|       ; 207 (207)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider   ; alt_u_div_6ie        ; work         ;
;          |lpm_divide:Mod0|                      ; 225 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0                                                                                   ; lpm_divide           ; work         ;
;             |lpm_divide_vll:auto_generated|     ; 225 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0|lpm_divide_vll:auto_generated                                                     ; lpm_divide_vll       ; work         ;
;                |sign_div_unsign_ulh:divider|    ; 225 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0|lpm_divide_vll:auto_generated|sign_div_unsign_ulh:divider                         ; sign_div_unsign_ulh  ; work         ;
;                   |alt_u_div_6ie:divider|       ; 225 (225)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0|lpm_divide_vll:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_6ie:divider   ; alt_u_div_6ie        ; work         ;
;    |matrixPresenter:matrixPresenter|            ; 191 (177)           ; 71 (71)                   ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter                                                                                                                           ; matrixPresenter      ; work         ;
;       |lpm_mult:Mult0|                          ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter|lpm_mult:Mult0                                                                                                            ; lpm_mult             ; work         ;
;          |mult_brs:auto_generated|              ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter|lpm_mult:Mult0|mult_brs:auto_generated                                                                                    ; mult_brs             ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|altsyncram_a2m1:FIFOram|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 256          ; 40           ; 256          ; 40           ; 10240 ; None ;
; frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ALTSYNCRAM                              ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096  ; None ;
; frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096  ; None ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                   ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer  ; RawRowBuffer.v        ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer ; ReceiveRowBuffer.v    ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1                               ; MATRIX_ROW_BUFFER.v   ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |LEDMatrixFPGA|frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2                             ; MATRIX_ROW_BUFFER_2.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |LEDMatrixFPGA|A2CHandler:handler|FIFO_A2C:a2c_fifo                                               ; FIFO_A2C.v            ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |LEDMatrixFPGA|Pll1:pll1                                                                          ; Pll1.v                ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |LEDMatrixFPGA|PLL_SRAM:pllSDRAM                                                                  ; PLL_SRAM.v            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|state                                                                                                                                                                ;
+------------------------+---------------------+---------------------+------------------------+------------+------------+--------------------+--------------------+------------+----------------------+
; Name                   ; state.mediaRequest2 ; state.mediaRequest1 ; state.changeBrightness ; state.end2 ; state.end1 ; state.writeScreen2 ; state.writeScreen1 ; state.0000 ; state.mediaRequest15 ;
+------------------------+---------------------+---------------------+------------------------+------------+------------+--------------------+--------------------+------------+----------------------+
; state.0000             ; 0                   ; 0                   ; 0                      ; 0          ; 0          ; 0                  ; 0                  ; 0          ; 0                    ;
; state.writeScreen1     ; 0                   ; 0                   ; 0                      ; 0          ; 0          ; 0                  ; 1                  ; 1          ; 0                    ;
; state.writeScreen2     ; 0                   ; 0                   ; 0                      ; 0          ; 0          ; 1                  ; 0                  ; 1          ; 0                    ;
; state.end1             ; 0                   ; 0                   ; 0                      ; 0          ; 1          ; 0                  ; 0                  ; 1          ; 0                    ;
; state.end2             ; 0                   ; 0                   ; 0                      ; 1          ; 0          ; 0                  ; 0                  ; 1          ; 0                    ;
; state.changeBrightness ; 0                   ; 0                   ; 1                      ; 0          ; 0          ; 0                  ; 0                  ; 1          ; 0                    ;
; state.mediaRequest1    ; 0                   ; 1                   ; 0                      ; 0          ; 0          ; 0                  ; 0                  ; 1          ; 0                    ;
; state.mediaRequest2    ; 1                   ; 0                   ; 0                      ; 0          ; 0          ; 0                  ; 0                  ; 1          ; 0                    ;
; state.mediaRequest15   ; 0                   ; 0                   ; 0                      ; 0          ; 0          ; 0                  ; 0                  ; 1          ; 1                    ;
+------------------------+---------------------+---------------------+------------------------+------------+------------+--------------------+--------------------+------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|A2CHandler:handler|state2            ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state2.get3 ; state2.get2 ; state2.get1 ; state2.idle ;
+-------------+-------------+-------------+-------------+-------------+
; state2.idle ; 0           ; 0           ; 0           ; 0           ;
; state2.get1 ; 0           ; 0           ; 1           ; 1           ;
; state2.get2 ; 0           ; 1           ; 0           ; 1           ;
; state2.get3 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|A2CHandler:handler|state ;
+---------------+-----------------------------------------+
; Name          ; state.newData                           ;
+---------------+-----------------------------------------+
; state.idle    ; 0                                       ;
; state.newData ; 1                                       ;
+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------+-------------+----------------------+-------------------------------+----------------------------+------------------------------+------------------------------+------------------------+--------------------------+---------------------------+--------------------------------+--------------------------+-------------------------------+----------------------------+-----------------------------+---------------------+----------------------+------------------------+------------------+------------------+------------------------+--------------------+------------+--------------------------+------------------------------+------------------------------+--------------+---------------------------+-------------+
; Name                           ; state.STUCK ; state.writingDispose ; state.writingSingleReadingEnd ; state.writingSingleReading ; state.writingSingleStartRead ; state.writingSinglePrecharge ; state.writingSingleEnd ; state.writingSingleWRITE ; state.writingSingleACTIVE ; state.writingWHOLEROWPrecharge ; state.writingWHOLEROWEnd ; state.writingWHOLEROWWRITEALL ; state.writingWHOLEROWWRITE ; state.writingWHOLEROWACTIVE ; state.writingCHOOSE ; state.readingDispose ; state.readingPrecharge ; state.readingEnd ; state.readingRow ; state.readingStartRead ; state.readingStart ; state.idle ; state.initializeREGISTER ; state.initializeAUTOREFRESH2 ; state.initializeAUTOREFRESH1 ; state.waiter ; state.initializePRECHARGE ; state.reset ;
+--------------------------------+-------------+----------------------+-------------------------------+----------------------------+------------------------------+------------------------------+------------------------+--------------------------+---------------------------+--------------------------------+--------------------------+-------------------------------+----------------------------+-----------------------------+---------------------+----------------------+------------------------+------------------+------------------+------------------------+--------------------+------------+--------------------------+------------------------------+------------------------------+--------------+---------------------------+-------------+
; state.reset                    ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 0           ;
; state.initializePRECHARGE      ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 1                         ; 1           ;
; state.waiter                   ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 1            ; 0                         ; 1           ;
; state.initializeAUTOREFRESH1   ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 1                            ; 0            ; 0                         ; 1           ;
; state.initializeAUTOREFRESH2   ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 1                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.initializeREGISTER       ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 1                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.idle                     ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 1          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.readingStart             ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 1                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.readingStartRead         ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 1                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.readingRow               ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 1                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.readingEnd               ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 1                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.readingPrecharge         ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 1                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.readingDispose           ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 1                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingCHOOSE            ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 1                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingWHOLEROWACTIVE    ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 1                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingWHOLEROWWRITE     ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 1                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingWHOLEROWWRITEALL  ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 1                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingWHOLEROWEnd       ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 1                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingWHOLEROWPrecharge ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 1                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingSingleACTIVE      ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 1                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingSingleWRITE       ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 1                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingSingleEnd         ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 1                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingSinglePrecharge   ; 0           ; 0                    ; 0                             ; 0                          ; 0                            ; 1                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingSingleStartRead   ; 0           ; 0                    ; 0                             ; 0                          ; 1                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingSingleReading     ; 0           ; 0                    ; 0                             ; 1                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingSingleReadingEnd  ; 0           ; 0                    ; 1                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.writingDispose           ; 0           ; 1                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
; state.STUCK                    ; 1           ; 0                    ; 0                             ; 0                          ; 0                            ; 0                            ; 0                      ; 0                        ; 0                         ; 0                              ; 0                        ; 0                             ; 0                          ; 0                           ; 0                   ; 0                    ; 0                      ; 0                ; 0                ; 0                      ; 0                  ; 0          ; 0                        ; 0                            ; 0                            ; 0            ; 0                         ; 1           ;
+--------------------------------+-------------+----------------------+-------------------------------+----------------------------+------------------------------+------------------------------+------------------------+--------------------------+---------------------------+--------------------------------+--------------------------+-------------------------------+----------------------------+-----------------------------+---------------------+----------------------+------------------------+------------------+------------------+------------------------+--------------------+------------+--------------------------+------------------------------+------------------------------+--------------+---------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|stateAfterWait                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------+-------------------------------------+--------------------------------------+-------------------------------+---------------------------------+---------------------------+---------------------------------+---------------------+-----------------------------------+---------------------------------------+---------------------------------------+------------------------------------+----------------------+
; Name                                    ; stateAfterWait.writingDispose ; stateAfterWait.writingSingleReading ; stateAfterWait.writingSingleStartRead ; stateAfterWait.writingSinglePrecharge ; stateAfterWait.writingSingleWRITE ; stateAfterWait.writingSingleACTIVE ; stateAfterWait.writingWHOLEROWPrecharge ; stateAfterWait.writingWHOLEROWWRITE ; stateAfterWait.writingWHOLEROWACTIVE ; stateAfterWait.readingDispose ; stateAfterWait.readingPrecharge ; stateAfterWait.readingRow ; stateAfterWait.readingStartRead ; stateAfterWait.idle ; stateAfterWait.initializeREGISTER ; stateAfterWait.initializeAUTOREFRESH2 ; stateAfterWait.initializeAUTOREFRESH1 ; stateAfterWait.initializePRECHARGE ; stateAfterWait.reset ;
+-----------------------------------------+-------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------+-------------------------------------+--------------------------------------+-------------------------------+---------------------------------+---------------------------+---------------------------------+---------------------+-----------------------------------+---------------------------------------+---------------------------------------+------------------------------------+----------------------+
; stateAfterWait.reset                    ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 0                    ;
; stateAfterWait.initializePRECHARGE      ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 1                                  ; 1                    ;
; stateAfterWait.initializeAUTOREFRESH1   ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 1                                     ; 0                                  ; 1                    ;
; stateAfterWait.initializeAUTOREFRESH2   ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 1                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.initializeREGISTER       ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 1                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.idle                     ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 1                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.readingStartRead         ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 1                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.readingRow               ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 1                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.readingPrecharge         ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 1                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.readingDispose           ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 1                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingWHOLEROWACTIVE    ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 1                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingWHOLEROWWRITE     ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 1                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingWHOLEROWPrecharge ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 1                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingSingleACTIVE      ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 1                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingSingleWRITE       ; 0                             ; 0                                   ; 0                                     ; 0                                     ; 1                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingSinglePrecharge   ; 0                             ; 0                                   ; 0                                     ; 1                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingSingleStartRead   ; 0                             ; 0                                   ; 1                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingSingleReading     ; 0                             ; 1                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
; stateAfterWait.writingDispose           ; 1                             ; 0                                   ; 0                                     ; 0                                     ; 0                                 ; 0                                  ; 0                                       ; 0                                   ; 0                                    ; 0                             ; 0                               ; 0                         ; 0                               ; 0                   ; 0                                 ; 0                                     ; 0                                     ; 0                                  ; 1                    ;
+-----------------------------------------+-------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------+------------------------------------+-----------------------------------------+-------------------------------------+--------------------------------------+-------------------------------+---------------------------------+---------------------------+---------------------------------+---------------------+-----------------------------------+---------------------------------------+---------------------------------------+------------------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReceiveByte ;
+--------------------------------------------------------------------------------------------------------------+
; Name                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+
; stateAfterReceiveByte.getFeature4                                                                            ;
+--------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
; Name                            ; stateAfterSendByte.readX4_1 ; stateAfterSendByte.readReadRow4 ; stateAfterSendByte.readReadRow3 ; stateAfterSendByte.readReadRow2 ; stateAfterSendByte.getFeature3 ; stateAfterSendByte.getFeature2 ; stateAfterSendByte.readPage5 ; stateAfterSendByte.readPage4 ; stateAfterSendByte.readPage3 ; stateAfterSendByte.readPage2 ;
+---------------------------------+-----------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
; stateAfterSendByte.readPage2    ; 0                           ; 0                               ; 0                               ; 0                               ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 0                            ;
; stateAfterSendByte.readPage3    ; 0                           ; 0                               ; 0                               ; 0                               ; 0                              ; 0                              ; 0                            ; 0                            ; 1                            ; 1                            ;
; stateAfterSendByte.readPage4    ; 0                           ; 0                               ; 0                               ; 0                               ; 0                              ; 0                              ; 0                            ; 1                            ; 0                            ; 1                            ;
; stateAfterSendByte.readPage5    ; 0                           ; 0                               ; 0                               ; 0                               ; 0                              ; 0                              ; 1                            ; 0                            ; 0                            ; 1                            ;
; stateAfterSendByte.getFeature2  ; 0                           ; 0                               ; 0                               ; 0                               ; 0                              ; 1                              ; 0                            ; 0                            ; 0                            ; 1                            ;
; stateAfterSendByte.getFeature3  ; 0                           ; 0                               ; 0                               ; 0                               ; 1                              ; 0                              ; 0                            ; 0                            ; 0                            ; 1                            ;
; stateAfterSendByte.readReadRow2 ; 0                           ; 0                               ; 0                               ; 1                               ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 1                            ;
; stateAfterSendByte.readReadRow3 ; 0                           ; 0                               ; 1                               ; 0                               ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 1                            ;
; stateAfterSendByte.readReadRow4 ; 0                           ; 1                               ; 0                               ; 0                               ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 1                            ;
; stateAfterSendByte.readX4_1     ; 1                           ; 0                               ; 0                               ; 0                               ; 0                              ; 0                              ; 0                            ; 0                            ; 0                            ; 1                            ;
+---------------------------------+-----------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReadRow ;
+----------------------------------------------------------------------------------------------------------+
; Name                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+
; stateAfterReadRow.PREfetchHeaderVars                                                                     ;
+----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------+-----------------------+--------------------------+----------------+----------------+----------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+------------------+-----------------+-----------------+-----------------+------------+
; Name                     ; state.fetchHeaderVars ; state.PREfetchHeaderVars ; state.readX4_4 ; state.readX4_3 ; state.readX4_2 ; state.readX4_1 ; state.readReadRow4 ; state.readReadRow3 ; state.readReadRow2 ; state.readReadRow1 ; state.receiveByte3 ; state.receiveByte2 ; state.receiveByte1 ; state.getFeature4 ; state.getFeature3 ; state.getFeature2 ; state.getFeature1 ; state.readPage5 ; state.readPage4 ; state.readPage3 ; state.readPage2 ; state.startReadRow ; state.sendByte3 ; state.sendByte25 ; state.sendByte2 ; state.sendByte1 ; state.fetchVars ; state.idle ;
+--------------------------+-----------------------+--------------------------+----------------+----------------+----------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+------------------+-----------------+-----------------+-----------------+------------+
; state.idle               ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 0          ;
; state.fetchVars          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 1               ; 1          ;
; state.sendByte1          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 1               ; 0               ; 1          ;
; state.sendByte2          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 1               ; 0               ; 0               ; 1          ;
; state.sendByte25         ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 1                ; 0               ; 0               ; 0               ; 1          ;
; state.sendByte3          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.startReadRow       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 1                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readPage2          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readPage3          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readPage4          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readPage5          ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.getFeature1        ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.getFeature2        ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.getFeature3        ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.getFeature4        ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.receiveByte1       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.receiveByte2       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.receiveByte3       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readReadRow1       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readReadRow2       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readReadRow3       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readReadRow4       ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readX4_1           ; 0                     ; 0                        ; 0              ; 0              ; 0              ; 1              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readX4_2           ; 0                     ; 0                        ; 0              ; 0              ; 1              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readX4_3           ; 0                     ; 0                        ; 0              ; 1              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.readX4_4           ; 0                     ; 0                        ; 1              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.PREfetchHeaderVars ; 0                     ; 1                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
; state.fetchHeaderVars    ; 1                     ; 0                        ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0                ; 0               ; 0               ; 0               ; 1          ;
+--------------------------+-----------------------+--------------------------+----------------+----------------+----------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+------------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|matrixPresenter:matrixPresenter|writeState ;
+-------------------+-------------------------------------------------------+
; Name              ; writeState.write1                                     ;
+-------------------+-------------------------------------------------------+
; writeState.write0 ; 0                                                     ;
; writeState.write1 ; 1                                                     ;
+-------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LEDMatrixFPGA|matrixPresenter:matrixPresenter|state                                                                                                    ;
+---------------------+---------------------+------------------+-----------+-----------+-----------+-----------+-----------+---------------+----------------+-------------+
; Name                ; state.waitingForRow ; state.requestRow ; state.st5 ; state.st4 ; state.st3 ; state.st2 ; state.st1 ; state.waiting ; state.writeRow ; state.reset ;
+---------------------+---------------------+------------------+-----------+-----------+-----------+-----------+-----------+---------------+----------------+-------------+
; state.reset         ; 0                   ; 0                ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0              ; 0           ;
; state.writeRow      ; 0                   ; 0                ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 1              ; 1           ;
; state.waiting       ; 0                   ; 0                ; 0         ; 0         ; 0         ; 0         ; 0         ; 1             ; 0              ; 1           ;
; state.st1           ; 0                   ; 0                ; 0         ; 0         ; 0         ; 0         ; 1         ; 0             ; 0              ; 1           ;
; state.st2           ; 0                   ; 0                ; 0         ; 0         ; 0         ; 1         ; 0         ; 0             ; 0              ; 1           ;
; state.st3           ; 0                   ; 0                ; 0         ; 0         ; 1         ; 0         ; 0         ; 0             ; 0              ; 1           ;
; state.st4           ; 0                   ; 0                ; 0         ; 1         ; 0         ; 0         ; 0         ; 0             ; 0              ; 1           ;
; state.st5           ; 0                   ; 0                ; 1         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0              ; 1           ;
; state.requestRow    ; 0                   ; 1                ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0              ; 1           ;
; state.waitingForRow ; 1                   ; 0                ; 0         ; 0         ; 0         ; 0         ; 0         ; 0             ; 0              ; 1           ;
+---------------------+---------------------+------------------+-----------+-----------+-----------+-----------+-----------+---------------+----------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                    ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                                                  ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; frameBuffer:frameBuffer|SDRAM_A[8,9,11,12]                                      ; Stuck at GND due to stuck port data_in                                                              ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RAWrowBufferIN[5..7]    ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|rowToRead[5..15]        ; Stuck at GND due to stuck port data_in                                                              ;
; frameBuffer:frameBuffer|timeToWait[4,6,8,9,15]                                  ; Merged with frameBuffer:frameBuffer|timeToWait[14]                                                  ;
; frameBuffer:frameBuffer|timeToWait[5,7,11..13]                                  ; Merged with frameBuffer:frameBuffer|timeToWait[10]                                                  ;
; matrixPresenter:matrixPresenter|dutyCycleCounter[0]                             ; Merged with matrixPresenter:matrixPresenter|clkCycle                                                ;
; frameBuffer:frameBuffer|timeToWait[10]                                          ; Stuck at GND due to stuck port data_in                                                              ;
; state~11                                                                        ; Lost fanout                                                                                         ;
; state~12                                                                        ; Lost fanout                                                                                         ;
; state~13                                                                        ; Lost fanout                                                                                         ;
; A2CHandler:handler|state2~6                                                     ; Lost fanout                                                                                         ;
; A2CHandler:handler|state2~7                                                     ; Lost fanout                                                                                         ;
; A2CHandler:handler|state2~8                                                     ; Lost fanout                                                                                         ;
; A2CHandler:handler|state2~9                                                     ; Lost fanout                                                                                         ;
; A2CHandler:handler|state~5                                                      ; Lost fanout                                                                                         ;
; A2CHandler:handler|state~6                                                      ; Lost fanout                                                                                         ;
; A2CHandler:handler|state~7                                                      ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|state~38                                                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|state~39                                                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|state~40                                                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|state~41                                                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|state~42                                                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|stateAfterWait~2                                        ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|stateAfterWait~3                                        ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|stateAfterWait~4                                        ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|stateAfterWait~5                                        ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|stateAfterWait~6                                        ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReceiveByte~2 ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReceiveByte~3 ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReceiveByte~4 ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReceiveByte~5 ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReceiveByte~6 ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte~2    ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte~3    ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte~4    ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte~5    ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte~6    ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReadRow~2     ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReadRow~3     ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReadRow~4     ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReadRow~5     ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterReadRow~6     ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state~39                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state~40                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state~41                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state~42                ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state~43                ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|writeState~4                                    ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|writeState~5                                    ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|writeState~6                                    ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|state~12                                        ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|state~13                                        ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|state~14                                        ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|state~15                                        ; Lost fanout                                                                                         ;
; matrixPresenter:matrixPresenter|state~16                                        ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|timeToWait[14]                                          ; Merged with frameBuffer:frameBuffer|stateAfterWait.initializePRECHARGE                              ;
; frameBuffer:frameBuffer|state.STUCK                                             ; Stuck at GND due to stuck port data_in                                                              ;
; frameBuffer:frameBuffer|rowBuff1DataIn[0..3]                                    ; Lost fanout                                                                                         ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|byteToOutput[7]         ; Merged with frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte.getFeature3  ;
; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|byteToOutput[6]         ; Merged with frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|stateAfterSendByte.readReadRow2 ;
; Total Number of Removed Registers = 86                                          ;                                                                                                     ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 629   ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 441   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; brightness[4]                          ; 1       ;
; brightness[1]                          ; 1       ;
; brightness[0]                          ; 1       ;
; frameBuffer:frameBuffer|CS             ; 2       ;
; writeData[24]                          ; 8       ;
; writeData[26]                          ; 8       ;
; writeData[8]                           ; 1       ;
; writeData[0]                           ; 1       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter|matrixColor1[0]                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter|matrixColor2[2]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|SDRAM_BA[1]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RAWrowBufferAddress[2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RAWrowBufferAddress[3] ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter|matrixColor1[1]                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|tempRead[15]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|tempRead[10]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|tempRead[7]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|tempRead[4]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|byteToOutput[0]        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|byteCounter[2]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|SDRAM_A[6]                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|SDRAM_A[0]                                             ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter|countColumn[3]                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|waitCount[9]                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|counter[5]                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|counter[10]            ;
; 10:1               ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|rowReaderCount[10]                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |LEDMatrixFPGA|frameBuffer:frameBuffer|dataToOutput[9]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LEDMatrixFPGA|A2CHandler:handler|state                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LEDMatrixFPGA|matrixPresenter:matrixPresenter|countRow                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |LEDMatrixFPGA|frameBuffer:frameBuffer|Mux2                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |LEDMatrixFPGA|A2CHandler:handler|Selector4                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |LEDMatrixFPGA|Selector6                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state                  ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |LEDMatrixFPGA|frameBuffer:frameBuffer|Selector51                                             ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |LEDMatrixFPGA|frameBuffer:frameBuffer|Selector62                                             ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |LEDMatrixFPGA|frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|state                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|altsyncram_a2m1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll1:pll1|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Pll1 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 25                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK0_DIVIDE_BY                ; 25                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; Pll1_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_SRAM:pllSDRAM|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_SRAM ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 6                          ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 6                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 3                          ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 3                          ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_SRAM_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_chf1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_chf1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_oif1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_chf1      ; Untyped                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                    ;
; lpm_width               ; 40          ; Signed Integer                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                           ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                           ;
; CBXI_PARAMETER          ; scfifo_tq11 ; Untyped                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matrixPresenter:matrixPresenter|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------+
; Parameter Name                                 ; Value    ; Type                                ;
+------------------------------------------------+----------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 11       ; Untyped                             ;
; LPM_WIDTHB                                     ; 32       ; Untyped                             ;
; LPM_WIDTHP                                     ; 43       ; Untyped                             ;
; LPM_WIDTHR                                     ; 43       ; Untyped                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                             ;
; LATENCY                                        ; 0        ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                             ;
; USE_EAB                                        ; OFF      ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                             ;
; CBXI_PARAMETER                                 ; mult_brs ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                             ;
+------------------------------------------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_vll ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_stl ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; Pll1:pll1|altpll:altpll_component         ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; PLL_SRAM:pllSDRAM|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                  ;
; Entity Instance                           ; frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                          ;
; Entity Instance                           ; frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                          ;
; Entity Instance                           ; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                          ;
; Entity Instance                           ; frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                              ;
+----------------------------+--------------------------------------------------------------+
; Name                       ; Value                                                        ;
+----------------------------+--------------------------------------------------------------+
; Number of entity instances ; 1                                                            ;
; Entity Instance            ; A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                 ;
;     -- lpm_width           ; 40                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                          ;
;     -- USE_EAB             ; ON                                                           ;
+----------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 1                                              ;
; Entity Instance                       ; matrixPresenter:matrixPresenter|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 32                                             ;
;     -- LPM_WIDTHP                     ; 43                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer"    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                        ;
; data    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer"     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|Downclocker:downclocker1sec"           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; maxCount[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[6..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pll1:pll1"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrixPresenter:matrixPresenter|Downclocker:downclocker1sec"                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; out_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; maxCount[5..4]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[31..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[3..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrixPresenter:matrixPresenter"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; stateOUT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Downclocker:downclocker1sec"                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; out_clk          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; maxCount[19..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[31..23] ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[21..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[17..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[22]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[11]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; maxCount[10]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; maxCount[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 75                          ;
; cycloneiii_ff         ; 629                         ;
;     ENA               ; 365                         ;
;     ENA SCLR          ; 34                          ;
;     ENA SLD           ; 42                          ;
;     SCLR              ; 17                          ;
;     plain             ; 171                         ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 1300                        ;
;     arith             ; 399                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 207                         ;
;         3 data inputs ; 186                         ;
;     normal            ; 901                         ;
;         0 data inputs ; 21                          ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 261                         ;
;         3 data inputs ; 159                         ;
;         4 data inputs ; 418                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 69                          ;
;                       ;                             ;
; Max LUT depth         ; 25.20                       ;
; Average LUT depth     ; 8.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 08 20:04:45 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LEDMatrixFPGA -c LEDMatrixFPGA
Warning (125092): Tcl Script File ScreenBuffer.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ScreenBuffer.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ledmatrixfpga.v
    Info (12023): Found entity 1: LEDMatrixFPGA File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file downclocker.v
    Info (12023): Found entity 1: Downclocker File: D:/Sync/Programacion/LEDMatrix/FPGA/Downclocker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrixpresenter.v
    Info (12023): Found entity 1: matrixPresenter File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: Pll1 File: D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_sram.v
    Info (12023): Found entity 1: PLL_SRAM File: D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer.v
    Info (12023): Found entity 1: frameBuffer File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix_row_buffer.v
    Info (12023): Found entity 1: MATRIX_ROW_BUFFER File: D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file a2chandler.v
    Info (12023): Found entity 1: A2CHandler File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 1
    Info (12023): Found entity 2: PushButton_Debouncer File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file fifo_a2c.v
    Info (12023): Found entity 1: FIFO_A2C File: D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file matrix_row_buffer_2.v
    Info (12023): Found entity 1: MATRIX_ROW_BUFFER_2 File: D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER_2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mediadatagatherer.v
    Info (12023): Found entity 1: mediaDataGatherer File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file receiverowbuffer.v
    Info (12023): Found entity 1: ReceiveRowBuffer File: D:/Sync/Programacion/LEDMatrix/FPGA/ReceiveRowBuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rawrowbuffer.v
    Info (12023): Found entity 1: RawRowBuffer File: D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at MatrixPresenter.v(31): created implicit net for "clk50" File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 31
Info (12127): Elaborating entity "LEDMatrixFPGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LEDMatrixFPGA.v(76): object "delayCounter" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 76
Info (12128): Elaborating entity "Downclocker" for hierarchy "Downclocker:downclocker1sec" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 45
Info (12128): Elaborating entity "matrixPresenter" for hierarchy "matrixPresenter:matrixPresenter" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 82
Warning (10230): Verilog HDL assignment warning at MatrixPresenter.v(34): truncated value with size 32 to match size of target (8) File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 34
Warning (10230): Verilog HDL assignment warning at MatrixPresenter.v(39): truncated value with size 16 to match size of target (5) File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 39
Warning (10230): Verilog HDL assignment warning at MatrixPresenter.v(180): truncated value with size 32 to match size of target (16) File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 180
Warning (10230): Verilog HDL assignment warning at MatrixPresenter.v(191): truncated value with size 32 to match size of target (16) File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 191
Warning (10230): Verilog HDL assignment warning at MatrixPresenter.v(201): truncated value with size 32 to match size of target (2) File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 201
Info (12128): Elaborating entity "Pll1" for hierarchy "Pll1:pll1" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 89
Info (12128): Elaborating entity "altpll" for hierarchy "Pll1:pll1|altpll:altpll_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v Line: 90
Info (12130): Elaborated megafunction instantiation "Pll1:pll1|altpll:altpll_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v Line: 90
Info (12133): Instantiated megafunction "Pll1:pll1|altpll:altpll_component" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/Pll1.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: Pll1_altpll File: D:/Sync/Programacion/LEDMatrix/FPGA/db/pll1_altpll.v Line: 29
Info (12128): Elaborating entity "Pll1_altpll" for hierarchy "Pll1:pll1|altpll:altpll_component|Pll1_altpll:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "PLL_SRAM" for hierarchy "PLL_SRAM:pllSDRAM" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 90
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_SRAM:pllSDRAM|altpll:altpll_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v Line: 94
Info (12130): Elaborated megafunction instantiation "PLL_SRAM:pllSDRAM|altpll:altpll_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v Line: 94
Info (12133): Instantiated megafunction "PLL_SRAM:pllSDRAM|altpll:altpll_component" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/PLL_SRAM.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_SRAM"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_sram_altpll.v
    Info (12023): Found entity 1: PLL_SRAM_altpll File: D:/Sync/Programacion/LEDMatrix/FPGA/db/pll_sram_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_SRAM_altpll" for hierarchy "PLL_SRAM:pllSDRAM|altpll:altpll_component|PLL_SRAM_altpll:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "frameBuffer" for hierarchy "frameBuffer:frameBuffer" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 142
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(308): truncated value with size 12 to match size of target (8) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 308
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(415): truncated value with size 8 to match size of target (5) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 415
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(419): truncated value with size 8 to match size of target (2) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 419
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(432): truncated value with size 8 to match size of target (2) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 432
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(480): truncated value with size 32 to match size of target (8) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 480
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(498): truncated value with size 8 to match size of target (5) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 498
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(502): truncated value with size 8 to match size of target (2) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 502
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(515): truncated value with size 8 to match size of target (2) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 515
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(573): truncated value with size 8 to match size of target (2) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 573
Warning (10230): Verilog HDL assignment warning at frameBuffer.v(600): truncated value with size 32 to match size of target (8) File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 600
Info (12128): Elaborating entity "MATRIX_ROW_BUFFER" for hierarchy "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1" File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v Line: 85
Info (12130): Elaborated megafunction instantiation "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v Line: 85
Info (12133): Instantiated megafunction "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/MATRIX_ROW_BUFFER.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_chf1.tdf
    Info (12023): Found entity 1: altsyncram_chf1 File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_chf1" for hierarchy "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MATRIX_ROW_BUFFER_2" for hierarchy "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2" File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 74
Info (12128): Elaborating entity "mediaDataGatherer" for hierarchy "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer" File: D:/Sync/Programacion/LEDMatrix/FPGA/frameBuffer.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(68): object "xStart" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(69): object "yStart" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(70): object "mediaID" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(116): object "mediaType" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 116
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(117): object "startingFlashRow" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(118): object "mediaWidth" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(119): object "mediaHeight" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(120): object "frameNumber" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 120
Warning (10036): Verilog HDL or VHDL warning at mediaDataGatherer.v(121): object "waitTime" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 121
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(141): truncated value with size 32 to match size of target (10) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 141
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(166): truncated value with size 32 to match size of target (5) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 166
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(167): truncated value with size 32 to match size of target (8) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 167
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(176): truncated value with size 32 to match size of target (11) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 176
Warning (10762): Verilog HDL Case Statement warning at mediaDataGatherer.v(184): can't check case statement for completeness because the case expression has too many possible states File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 184
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(226): truncated value with size 32 to match size of target (11) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 226
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(392): truncated value with size 32 to match size of target (11) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 392
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(457): truncated value with size 32 to match size of target (3) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 457
Warning (10230): Verilog HDL assignment warning at mediaDataGatherer.v(497): truncated value with size 32 to match size of target (3) File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 497
Warning (10030): Net "rowBufferAddress" at mediaDataGatherer.v(105) has no driver or initial value, using a default initial value '0' File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 105
Warning (10030): Net "rowBufferIN" at mediaDataGatherer.v(106) has no driver or initial value, using a default initial value '0' File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 106
Info (12128): Elaborating entity "RawRowBuffer" for hierarchy "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer" File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 95
Info (12128): Elaborating entity "altsyncram" for hierarchy "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v Line: 85
Info (12130): Elaborated megafunction instantiation "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v Line: 85
Info (12133): Instantiated megafunction "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/RawRowBuffer.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oif1.tdf
    Info (12023): Found entity 1: altsyncram_oif1 File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_oif1" for hierarchy "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ReceiveRowBuffer" for hierarchy "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer" File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 103
Info (12128): Elaborating entity "A2CHandler" for hierarchy "A2CHandler:handler" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at A2CHandler.v(9): object "lastCKstate" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at A2CHandler.v(42): object "ACKcount" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 42
Warning (10036): Verilog HDL or VHDL warning at A2CHandler.v(69): object "lastCLK" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at A2CHandler.v(70): object "retry" assigned a value but never read File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 70
Warning (10230): Verilog HDL assignment warning at A2CHandler.v(59): truncated value with size 32 to match size of target (7) File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 59
Info (12128): Elaborating entity "FIFO_A2C" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo" File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 32
Info (12128): Elaborating entity "scfifo" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v Line: 76
Info (12130): Elaborated megafunction instantiation "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component" File: D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v Line: 76
Info (12133): Instantiated megafunction "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/FIFO_A2C.v Line: 76
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "40"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_tq11.tdf
    Info (12023): Found entity 1: scfifo_tq11 File: D:/Sync/Programacion/LEDMatrix/FPGA/db/scfifo_tq11.tdf Line: 24
Info (12128): Elaborating entity "scfifo_tq11" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated" File: e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4121.tdf
    Info (12023): Found entity 1: a_dpfifo_4121 File: D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_4121" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/scfifo_tq11.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf
    Info (12023): Found entity 1: a_fefifo_18e File: D:/Sync/Programacion/LEDMatrix/FPGA/db/a_fefifo_18e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_18e" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|a_fefifo_18e:fifo_state" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_537.tdf
    Info (12023): Found entity 1: cntr_537 File: D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_537.tdf Line: 25
Info (12128): Elaborating entity "cntr_537" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|a_fefifo_18e:fifo_state|cntr_537:count_usedw" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/a_fefifo_18e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2m1.tdf
    Info (12023): Found entity 1: altsyncram_a2m1 File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_a2m1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a2m1" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|altsyncram_a2m1:FIFOram" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf
    Info (12023): Found entity 1: cntr_p2b File: D:/Sync/Programacion/LEDMatrix/FPGA/db/cntr_p2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_p2b" for hierarchy "A2CHandler:handler|FIFO_A2C:a2c_fifo|scfifo:scfifo_component|scfifo_tq11:auto_generated|a_dpfifo_4121:dpfifo|cntr_p2b:rd_ptr_count" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/a_dpfifo_4121.tdf Line: 42
Info (12128): Elaborating entity "PushButton_Debouncer" for hierarchy "A2CHandler:handler|PushButton_Debouncer:deb" File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 66
Warning (10230): Verilog HDL assignment warning at A2CHandler.v(180): truncated value with size 32 to match size of target (2) File: D:/Sync/Programacion/LEDMatrix/FPGA/A2CHandler.v Line: 180
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[0]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 36
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[1]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 58
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[2]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 80
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[3]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 102
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[4]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 124
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[5]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 146
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[6]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 168
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[7]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 190
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[8]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 212
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[9]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 234
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[10]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 256
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[11]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 278
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[12]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 300
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[13]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 322
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[14]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 344
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|ReceiveRowBuffer:rowBuffer|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[15]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 366
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|q_a[5]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf Line: 146
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|q_a[6]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf Line: 168
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|RawRowBuffer:RAWrowBuffer|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|q_a[7]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_oif1.tdf Line: 190
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Pll1:pll1|altpll:altpll_component|Pll1_altpll:auto_generated|wire_pll1_clk[0]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/pll1_altpll.v Line: 77
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[0]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 36
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[3]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 102
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[2]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 80
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER:rowBuffer1|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[1]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 58
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[0]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 36
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[3]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 102
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[2]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 80
        Warning (14320): Synthesized away node "frameBuffer:frameBuffer|MATRIX_ROW_BUFFER_2:rowBuffer2|altsyncram:altsyncram_component|altsyncram_chf1:auto_generated|q_a[1]" File: D:/Sync/Programacion/LEDMatrix/FPGA/db/altsyncram_chf1.tdf Line: 58
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matrixPresenter:matrixPresenter|Mult0" File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 189
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|Mod0" File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 167
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|Div0" File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 166
Info (12130): Elaborated megafunction instantiation "matrixPresenter:matrixPresenter|lpm_mult:Mult0" File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 189
Info (12133): Instantiated megafunction "matrixPresenter:matrixPresenter|lpm_mult:Mult0" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/MatrixPresenter.v Line: 189
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "43"
    Info (12134): Parameter "LPM_WIDTHR" = "43"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_brs.tdf
    Info (12023): Found entity 1: mult_brs File: D:/Sync/Programacion/LEDMatrix/FPGA/db/mult_brs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0" File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 167
Info (12133): Instantiated megafunction "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Mod0" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 167
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vll.tdf
    Info (12023): Found entity 1: lpm_divide_vll File: D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_vll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: D:/Sync/Programacion/LEDMatrix/FPGA/db/sign_div_unsign_ulh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf
    Info (12023): Found entity 1: alt_u_div_6ie File: D:/Sync/Programacion/LEDMatrix/FPGA/db/alt_u_div_6ie.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/Sync/Programacion/LEDMatrix/FPGA/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0" File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 166
Info (12133): Instantiated megafunction "frameBuffer:frameBuffer|mediaDataGatherer:flashGatherer|lpm_divide:Div0" with the following parameter: File: D:/Sync/Programacion/LEDMatrix/FPGA/mediaDataGatherer.v Line: 166
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf
    Info (12023): Found entity 1: lpm_divide_stl File: D:/Sync/Programacion/LEDMatrix/FPGA/db/lpm_divide_stl.tdf Line: 24
Info (13014): Ignored 39 buffer(s)
    Info (13019): Ignored 39 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FLASH_SO" has no driver File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 31
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[7]" is stuck at GND File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 2
    Warning (13410): Pin "SDRAM_A[8]" is stuck at GND File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 13
    Warning (13410): Pin "SDRAM_A[9]" is stuck at GND File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 13
    Warning (13410): Pin "SDRAM_A[11]" is stuck at GND File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 13
    Warning (13410): Pin "SDRAM_A[12]" is stuck at GND File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 13
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 17
    Warning (13410): Pin "SDRAM_DQMH" is stuck at GND File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 20
    Warning (13410): Pin "SDRAM_DQML" is stuck at GND File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "button[0]" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 3
    Warning (15610): No output dependent on input pin "button[1]" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 3
    Warning (15610): No output dependent on input pin "button[2]" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 3
    Warning (15610): No output dependent on input pin "button[3]" File: D:/Sync/Programacion/LEDMatrix/FPGA/LEDMatrixFPGA.v Line: 3
Info (21057): Implemented 1671 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 1522 logic cells
    Info (21064): Implemented 69 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 4844 megabytes
    Info: Processing ended: Mon Jul 08 20:05:01 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Sync/Programacion/LEDMatrix/FPGA/output_files/LEDMatrixFPGA.map.smsg.


