// Seed: 3461172186
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2
    , id_7,
    input wor id_3
    , id_8,
    input supply1 id_4,
    input uwire id_5
);
  reg id_10;
  assign id_10 = 1'b0 * 1'b0;
  always @(*) begin : LABEL_0
    id_10 <= ~id_5;
  end
  id_11(
      .id_0(1), .id_1(id_7), .id_2(id_3), .id_3(1), .id_4(id_5), .id_5(1 !=? id_2), .id_6(1)
  );
  assign id_8 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.type_13 = 0;
endmodule
