<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>MSMON_OFLOW_MSI_ATTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MSMON_OFLOW_MSI_ATTR, MPAM Monitor Overflow MSI Write Attributes Register</h1><p>The MSMON_OFLOW_MSI_ATTR characteristics are:</p><h2>Purpose</h2>
        <p>MSMON_OFLOW_MSI_ATTR is a 32-bit read/write register that controls MPAM monitor overflow MSI write attributes for MPAM monitor overflows in this MSC.</p>

      
        <p>MSMON_OFLOW_MSI_ATTR_s controls Secure MPAM monitor overflow MSI writes.
MSMON_OFLOW_MSI_ATTR_ns controls Non-secure MPAM monitor overflow MSI writes.
MSMON_OFLOW_MSI_ATTR_rt controls Root MPAM monitor overflow MSI writes.
MSMON_OFLOW_MSI_ATTR_rl controls Realm MPAM monitor overflow MSI writes.</p>
      <h2>Configuration</h2><p>The power domain of MSMON_OFLOW_MSI_ATTR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when FEAT_MPAMv1p1 is implemented and MPAMF_MSMON_IDR.HAS_OFLW_MSI == 1. Otherwise, direct accesses to MSMON_OFLOW_MSI_ATTR are <span class="arm-defined-word">RES0</span>.</p>
        <p><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a>, <a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a>, <a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a>, <a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a>, and <a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a> must all be implemented to support MSI writes for monitor overflow interrupts.</p>

      
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MSMON_OFLOW_MSI_ATTR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><a href="#fieldset_0-31_30">RES0</a></td><td class="lr" colspan="2"><a href="#fieldset_0-29_28">MSI_SH</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">MSI_MEMATTR</a></td><td class="lr" colspan="23"><a href="#fieldset_0-23_1">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">MSIEN</a></td></tr></tbody></table><h4 id="fieldset_0-31_30">Bits [31:30]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-29_28">MSI_SH, bits [29:28]</h4><div class="field">
      <p>Sharability attribute of MSI writes.</p>
    <table class="valuetable"><tr><th>MSI_SH</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Non-shareable.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>Reserved, <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>Outer Shareable.</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Inner Shareable.</p>
        </td></tr></table>
      <p>When MSMON_OFLOW_MSI_ATTR.MSI_MEMATTR specifies a Device memory type, the contents of this field are IGNORED and Shareability is effectively Outer Shareable.</p>
    </div><h4 id="fieldset_0-27_24">MSI_MEMATTR, bits [27:24]</h4><div class="field"><p>Memory attributes of MSI writes.</p>
<p>Note: This encoding matches the VMSAv8-64 stage 2 MemAttr[3:0] field as described in the Arm ARM, except that the following encodings are Reserved (not <span class="arm-defined-word">UNPREDICTABLE</span>) and behave as DEvice-nGnRnE: <span class="binarynumber">0b0100</span>, <span class="binarynumber">0b1000</span>, and <span class="binarynumber">0b1100</span>.</p><table class="valuetable"><tr><th>MSI_MEMATTR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Device-nGnRnE.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Device-nGnRE.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Device-nGRE.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>Device-GRE.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>Reserved. Behave as Device-nGnRnE, <span class="binarynumber">0b0000</span>.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>Normal Inner Non-cacheable, Outer Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b0110</td><td>
          <p>Normal Inner Write-Through Cacheable, Outer Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b0111</td><td>
          <p>Normal Inner Write-Back Cacheable, Outer Non-cacheable.</p>
        </td></tr><tr><td class="bitfield">0b1000</td><td>
          <p>Reserved. Behave as Device-nGnRnE, <span class="binarynumber">0b0000</span>.</p>
        </td></tr><tr><td class="bitfield">0b1001</td><td>
          <p>Normal Inner Non-Cachable, Outer Write-Through Cacheable.</p>
        </td></tr><tr><td class="bitfield">0b1010</td><td>
          <p>Normal Inner Write-Through Cacheable, Outer Write-Through Cachable.</p>
        </td></tr><tr><td class="bitfield">0b1011</td><td>
          <p>Normal Inner Write-Back Cacheable, Outer Write-Through Cachable.</p>
        </td></tr><tr><td class="bitfield">0b1100</td><td>
          <p>Reserved. Behave as Device-nGnRnE, <span class="binarynumber">0b0000</span>.</p>
        </td></tr><tr><td class="bitfield">0b1101</td><td>
          <p>Normal Inner Non-cacheable, Outer Write-Back Cacheable.</p>
        </td></tr><tr><td class="bitfield">0b1110</td><td>
          <p>Normal Inner Write-Through Cacheable, Outer Write-Back Cacheable.</p>
        </td></tr><tr><td class="bitfield">0b1111</td><td>
          <p>Normal Inner Write-Back Cacheable, Outer Write-Back Cacheable.</p>
        </td></tr></table><p>When this field specifies a Device memory type, the contents of MSMON_OFLOW_MSI_ATTR.MSI_SH are IGNORED and Shareability is effectively Outer Shareable.</p>
<p>Device types may be implemented as any Device type with more n characters.  For example, if this field is set to <span class="binarynumber">0b0010</span>, an implementation may treat the MSI write as the specified type, Device-nGRE, or as Device-nGnRE or as Device-nGnRnE.</p>
<p>Reserved encodings <span class="binarynumber">0b0100</span>, <span class="binarynumber">0b1000</span>, and <span class="binarynumber">0b1100</span> must be implemented to behave the same as the <span class="binarynumber">0b0000</span> encoding.</p></div><h4 id="fieldset_0-23_1">Bits [23:1]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-0_0">MSIEN, bit [0]</h4><div class="field">
      <p>Monitor overflow MSI write enable.</p>
    <table class="valuetable"><tr><th>MSIEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>MPAM monitor overflow MSI writes are not generated to signal enabled MPAM monitor overflow interrupts. When monitor overflow MSI writes are disabled, hardwired monitor overflow interrupt could be generated if hardwired monitor overflow interrupt is implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MPAM monitor overflow MSI writes are generated to signal enabled MPAM monitor overflow interrupts. When monitor overflow MSI writes are enabled, hardwired monitor overflow interrupts are not generated.</p>
        </td></tr></table>
      <p>This enable affects whether a hardwired overlow interrupt is generated.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a MSC reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h2>Accessing MSMON_OFLOW_MSI_ATTR</h2>
        <p>This register is within the MPAM feature page memory frames.</p>

      
        <p>In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:</p>

      
        <ul>
<li>MSMON_OFLOW_MSI_ATTR_s must only be accessible from the Secure MPAM feature page.
</li><li>MSMON_OFLOW_MSI_ATTR_ns must only be accessible from the Non-secure MPAM feature page.
</li><li>MSMON_OFLOW_MSI_ATTR_rt must only be accessible from the Root MPAM feature page.
</li><li>MSMON_OFLOW_MSI_ATTR_rl must only be accessible from the Realm MPAM feature page.
</li></ul>

      
        <p>MSMON_OFLOW_MSI_ATTR_s, MSMON_OFLOW_MSI_ATTR_ns, MSMON_OFLOW_MSI_ATTR_rt, and MSMON_OFLOW_MSI_ATTR_rl must be separate registers:</p>

      
        <ul>
<li>The Secure instance (MSMON_OFLOW_MSI_ATTR_s) accesses the monitor overflow MSI write attributes of Secure monitors.
</li><li>The Non-secure instance (MSMON_OFLOW_MSI_ATTR_ns) accesses the monitor overflow MSI write attributes of Non-secure monitors.
</li><li>The Root instance (MSMON_OFLOW_MSI_ATTR_rt) accesses the monitor overflow MSI write attributes of Root monitors.
</li><li>The Realm instance (MSMON_OFLOW_MSI_ATTR_rl) accesses the monitor overflow MSI write attributes of Realm monitors.
</li></ul>
      <h4>MSMON_OFLOW_MSI_ATTR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x08EC</span></td><td>MSMON_OFLOW_MSI_ATTR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x08EC</span></td><td>MSMON_OFLOW_MSI_ATTR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x08EC</span></td><td>MSMON_OFLOW_MSI_ATTR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x08EC</span></td><td>MSMON_OFLOW_MSI_ATTR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RW</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
