(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (xor (bvuge (bvshl bv_4 #x453eec51 ) (bvlshr #x042c1324  bv_1)) (bvsgt (bvnor #x8b8bebb7  #xee172f07 ) (bvadd bv_2 bv_3))))
(assert (bvult (bvsdiv (bvashr #x735bb60e  #xf778955a ) (bvnand #x8d8a2ccc  #x42c478e0 )) (bvurem (bvlshr bv_3 bv_0) (bvlshr #xf9bae25e  #xeefef745 ))))
(assert (=> (bvsge (bvor bv_0 bv_0) (bvashr #x5edb5c24  bv_0)) (bvule (bvurem bv_3 #xe8ba1a45 ) (bvxor bv_1 #x7cfe46cf ))))
(assert (bvult (bvsdiv (bvor #x1aea569c  #xaf0c2066 ) (bvnand bv_0 bv_4)) (bvshl (bvsrem bv_3 #xd5f61ea3 ) (bvmul #x82b9ff82  #x1b03f84b ))))
(assert (bvslt (bvnor (bvand #x783ddf90  bv_0) (bvlshr #x58db4d28  #xa5e2eeb4 )) (bvsdiv (bvnor #xd954b39c  #xc3aa5f66 ) (bvsub #xd54ea852  bv_0))))
(check-sat)
(exit)
