git clone --depth 1 --no-tags https://github.com/ckyriakos/HW-Design.git f:/verilog_sva_gh_scraper/data/full_repos/363872655
git clone --depth 1 --no-tags https://github.com/kymmt80/MIPS_SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/363406964
git clone --depth 1 --no-tags https://github.com/Moein-Karami/CA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/358866349
git clone --depth 1 --no-tags https://github.com/gurjot273/KGP-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/361076274
git clone --depth 1 --no-tags https://github.com/Siddarth-Menon/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/361777553
git clone --depth 1 --no-tags https://github.com/Hainder/8bitDigit-to-7-segment.git f:/verilog_sva_gh_scraper/data/full_repos/359379456
git clone --depth 1 --no-tags https://github.com/LobnaElHawary/Pipelined-RISC-V-processor-.git f:/verilog_sva_gh_scraper/data/full_repos/359585572
git clone --depth 1 --no-tags https://github.com/suoglu/MCP9808.git f:/verilog_sva_gh_scraper/data/full_repos/359952795
git clone --depth 1 --no-tags https://github.com/ShamsArfeen/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/356028493
git clone --depth 1 --no-tags https://github.com/TheJojoJoseph/MAC-Multiply-and-Accumulate-.git f:/verilog_sva_gh_scraper/data/full_repos/356886310
git clone --depth 1 --no-tags https://github.com/mfkiwl/ecrv32B.git f:/verilog_sva_gh_scraper/data/full_repos/354146500
git clone --depth 1 --no-tags https://github.com/mec391/comm_protocols.git f:/verilog_sva_gh_scraper/data/full_repos/354197453
git clone --depth 1 --no-tags https://github.com/mashnoor/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/358952623
git clone --depth 1 --no-tags https://github.com/mabrains/i3c_slow_counters.git f:/verilog_sva_gh_scraper/data/full_repos/359162106
git clone --depth 1 --no-tags https://github.com/MohamedAbdelAzeem/Verilog-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/353523025
git clone --depth 1 --no-tags https://github.com/Aelounet/arm1-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/353739087
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/353904519
git clone --depth 1 --no-tags https://github.com/lancelotxk/fma9_pipe4_ip.git f:/verilog_sva_gh_scraper/data/full_repos/361325479
git clone --depth 1 --no-tags https://github.com/VARZero/PracticeFSMnDelay.git f:/verilog_sva_gh_scraper/data/full_repos/362023207
git clone --depth 1 --no-tags https://github.com/mario-yankov-todorov/Automated_synthesis_of_multiplication_device.git f:/verilog_sva_gh_scraper/data/full_repos/362401002
git clone --depth 1 --no-tags https://github.com/jeongjjw/Pipeline_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/362369908
git clone --depth 1 --no-tags https://github.com/janroker/zavrsni.git f:/verilog_sva_gh_scraper/data/full_repos/355619428
git clone --depth 1 --no-tags https://github.com/fjserola/fjserola.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/355573180
git clone --depth 1 --no-tags https://github.com/HarunaIppai/ECE_385_Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/355019931
git clone --depth 1 --no-tags https://github.com/artemisamsx/simulation.git f:/verilog_sva_gh_scraper/data/full_repos/354902917
git clone --depth 1 --no-tags https://github.com/Chen-Gary/ALU-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/354494747
git clone --depth 1 --no-tags https://github.com/shalan/DPC.git f:/verilog_sva_gh_scraper/data/full_repos/362085706
git clone --depth 1 --no-tags https://github.com/Huyyuh2000/read-module-sfr04-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/357208738
git clone --depth 1 --no-tags https://github.com/polachen0526/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/357428802
git clone --depth 1 --no-tags https://github.com/Revilo2157/ECE538Hw4.git f:/verilog_sva_gh_scraper/data/full_repos/357427434
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/Single_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/357586107
git clone --depth 1 --no-tags https://github.com/ChandlerCabrera/2DPingPongFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/357374382
git clone --depth 1 --no-tags https://github.com/caige13/Halloween-Decoration-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/357702708
git clone --depth 1 --no-tags https://github.com/parsa-hn/CAL-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/363921186
git clone --depth 1 --no-tags https://github.com/navneet-kour/2_level_cache_with_prefetcher.git f:/verilog_sva_gh_scraper/data/full_repos/363952872
git clone --depth 1 --no-tags https://github.com/heena123102/fifo_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/358657886
git clone --depth 1 --no-tags https://github.com/lovelycd/Graduate.git f:/verilog_sva_gh_scraper/data/full_repos/358760322
git clone --depth 1 --no-tags https://github.com/chaseblock/uart.v.git f:/verilog_sva_gh_scraper/data/full_repos/359015892
git clone --depth 1 --no-tags https://github.com/ssserghei/QuartusProjects.git f:/verilog_sva_gh_scraper/data/full_repos/359114648
git clone --depth 1 --no-tags https://github.com/pouyam79i/logic_lab_2021.git f:/verilog_sva_gh_scraper/data/full_repos/359137933
git clone --depth 1 --no-tags https://github.com/MostafaBJN/logic_lab_2021.git f:/verilog_sva_gh_scraper/data/full_repos/359137945
git clone --depth 1 --no-tags https://github.com/Winters123/Network_Comp_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/359130711
git clone --depth 1 --no-tags https://github.com/IanDood/Memorias.git f:/verilog_sva_gh_scraper/data/full_repos/358074501
git clone --depth 1 --no-tags https://github.com/jiazj-jiazj/NULL-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/358778664
git clone --depth 1 --no-tags https://github.com/JaxonCoward/UT_460M_Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/358471593
git clone --depth 1 --no-tags https://github.com/bobliu321/ensc450_finalProj.git f:/verilog_sva_gh_scraper/data/full_repos/359921900
git clone --depth 1 --no-tags https://github.com/phoenix61231/VLSI-PDA-hw1.git f:/verilog_sva_gh_scraper/data/full_repos/359673826
git clone --depth 1 --no-tags https://github.com/Masthanaiah-C/RISCV-CPU-PIPELINE-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/360357856
git clone --depth 1 --no-tags https://github.com/RafaelRL3/IF675-Microwave.git f:/verilog_sva_gh_scraper/data/full_repos/360717769
git clone --depth 1 --no-tags https://github.com/cjcordosi/417-FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/360272070
git clone --depth 1 --no-tags https://github.com/kimsooyoung/Verilog-Hanyang.git f:/verilog_sva_gh_scraper/data/full_repos/361459759
git clone --depth 1 --no-tags https://github.com/DrmnSamoLiu/Basys3_picosoc_withflash.git f:/verilog_sva_gh_scraper/data/full_repos/362126268
git clone --depth 1 --no-tags https://github.com/ChrisAndrea2011/RealTimeClock.git f:/verilog_sva_gh_scraper/data/full_repos/361563991
git clone --depth 1 --no-tags https://github.com/sakibchowdhury131/SAP_4BIT_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/353649965
git clone --depth 1 --no-tags https://github.com/nimra471/Single-Cycle-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/354347891
git clone --depth 1 --no-tags https://github.com/DavidHaighton/Verilog-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/354655159
git clone --depth 1 --no-tags https://github.com/alexzhang/morse-beacon-10m.git f:/verilog_sva_gh_scraper/data/full_repos/354400038
git clone --depth 1 --no-tags https://github.com/kyleshut/Design-of-an-8-bit-non-pipelined-processor-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/354714421
git clone --depth 1 --no-tags https://github.com/chrysocolla/Verilog_CPLD_Rocket.git f:/verilog_sva_gh_scraper/data/full_repos/355007874
git clone --depth 1 --no-tags https://github.com/pipixia244/verilogtest.git f:/verilog_sva_gh_scraper/data/full_repos/355165209
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/ATM_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/356375987
git clone --depth 1 --no-tags https://github.com/yanaerobe/conm.git f:/verilog_sva_gh_scraper/data/full_repos/355846505
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-Carry_Ripple_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/364084362
git clone --depth 1 --no-tags https://github.com/hiddenpunch/DigitalWatch.git f:/verilog_sva_gh_scraper/data/full_repos/363353971
git clone --depth 1 --no-tags https://github.com/karthikreddyarem/set-associative.git f:/verilog_sva_gh_scraper/data/full_repos/362874849
git clone --depth 1 --no-tags https://github.com/amoghyatnatti/CS4341-Project.git f:/verilog_sva_gh_scraper/data/full_repos/353174620
git clone --depth 1 --no-tags https://github.com/MegaSoC/Xilinx-primitive.git f:/verilog_sva_gh_scraper/data/full_repos/354202638
git clone --depth 1 --no-tags https://github.com/klabugue/full_system_v2.git f:/verilog_sva_gh_scraper/data/full_repos/354444742
git clone --depth 1 --no-tags https://github.com/RadLidia/Single-cycle-CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/353513743
git clone --depth 1 --no-tags https://github.com/vonzate/literate-spoon.git f:/verilog_sva_gh_scraper/data/full_repos/353552889
git clone --depth 1 --no-tags https://github.com/sangeeta-1/sangeet.git f:/verilog_sva_gh_scraper/data/full_repos/355433163
git clone --depth 1 --no-tags https://github.com/UA3MQJ/osc-test.git f:/verilog_sva_gh_scraper/data/full_repos/355159545
git clone --depth 1 --no-tags https://github.com/yuze98/CNN.git f:/verilog_sva_gh_scraper/data/full_repos/356442397
git clone --depth 1 --no-tags https://github.com/oskara-ai/-UART-implementation-with-CPLD-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/352959528
git clone --depth 1 --no-tags https://github.com/sonny-heera/finite-state-machines.git f:/verilog_sva_gh_scraper/data/full_repos/352819532
git clone --depth 1 --no-tags https://github.com/uestc-panda/CortexM0_SoC_Music.git f:/verilog_sva_gh_scraper/data/full_repos/353643692
git clone --depth 1 --no-tags https://github.com/kalj/fpga-uart.git f:/verilog_sva_gh_scraper/data/full_repos/356160177
git clone --depth 1 --no-tags https://github.com/kadirovgm/MIDI_interface_reciever.git f:/verilog_sva_gh_scraper/data/full_repos/356188855
git clone --depth 1 --no-tags https://github.com/HollyChou98/CMPEN417.git f:/verilog_sva_gh_scraper/data/full_repos/356699976
git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_LAB4_group14.git f:/verilog_sva_gh_scraper/data/full_repos/358664411
git clone --depth 1 --no-tags https://github.com/anhtuhk/alu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/357266475
git clone --depth 1 --no-tags https://github.com/KaiLongHu/Press-to-V-project.git f:/verilog_sva_gh_scraper/data/full_repos/357552939
git clone --depth 1 --no-tags https://github.com/tnguyen-tx/2_way_set_associative_cache_controller.git f:/verilog_sva_gh_scraper/data/full_repos/357416207
git clone --depth 1 --no-tags https://github.com/mchen77/lab5_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/359253908
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-4.git f:/verilog_sva_gh_scraper/data/full_repos/357774769
git clone --depth 1 --no-tags https://github.com/dino147/Cu-Siguranta-Nu-Module-Pentru-CID.git f:/verilog_sva_gh_scraper/data/full_repos/357439652
git clone --depth 1 --no-tags https://github.com/CPEN391ClockedIn/CPEN391_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/354968619
git clone --depth 1 --no-tags https://github.com/Brecht-CodeLab/verilog_code_T4_new_freq_alg.git f:/verilog_sva_gh_scraper/data/full_repos/358174896
git clone --depth 1 --no-tags https://github.com/davidetiddia/ISA_Lab3_modified_core.git f:/verilog_sva_gh_scraper/data/full_repos/358406000
git clone --depth 1 --no-tags https://github.com/Being97/computer-architecture-lab4.git f:/verilog_sva_gh_scraper/data/full_repos/356182352
git clone --depth 1 --no-tags https://github.com/MegaSoC/ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/358257724
git clone --depth 1 --no-tags https://github.com/ale-dam/HT-uP.git f:/verilog_sva_gh_scraper/data/full_repos/359802781
git clone --depth 1 --no-tags https://github.com/ManasaaChalla/Computer-Architechture.git f:/verilog_sva_gh_scraper/data/full_repos/361886538
git clone --depth 1 --no-tags https://github.com/shubhi704/Hand-Shaking-Protocol-.git f:/verilog_sva_gh_scraper/data/full_repos/362414992
git clone --depth 1 --no-tags https://github.com/bntmorgan/eric.git f:/verilog_sva_gh_scraper/data/full_repos/363373501
git clone --depth 1 --no-tags https://github.com/mylittlecorner/debouncer.git f:/verilog_sva_gh_scraper/data/full_repos/363481712
git clone --depth 1 --no-tags https://github.com/kotyadamohini/Offset_Binary_Coding-OBC-.git f:/verilog_sva_gh_scraper/data/full_repos/363585046
git clone --depth 1 --no-tags https://github.com/tiffinyk/mcpu.git f:/verilog_sva_gh_scraper/data/full_repos/361464559
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-Skip_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/364084534
git clone --depth 1 --no-tags https://github.com/sankaonfire/2to4Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/356729183
