INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sources_1/new/Parms.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sources_1/new/REGISTERFILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTERFILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aayus/FPGA_projects/PipelineCPU/FullPipeline/FullPipeline.srcs/sim_1/new/TB_REGISTERFILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_REGISTERFILE
