Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 11:53:19 2019
| Host         : DESKTOP-45TA9LH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file count_down_timer_core_control_sets_placed.rpt
| Design       : count_down_timer_core
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      6 |            1 |
|      8 |            1 |
|     15 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            4 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |              42 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+------------------------------+------------------+----------------+
|  U1/inst/clk_out1             |               | DC2/count_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  U1/inst/clk_out1             |               | DC2/count_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  U1/inst/clk_out1             | DC2/ce0       | DC2/count_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  U1/inst/clk_out1             | DC2/ce0       | DC2/count_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  DC2/count_reg[1]_LDC_i_1_n_0 |               | DC2/count_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  DC2/count_reg[0]_LDC_i_1_n_0 |               | DC2/count_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  U1/inst/clk_out1             | DC1/ce02_out  | load_second_reg_n_0          |                2 |              6 |
|  U1/inst/clk_out1             | R1/an_n_0     | U4/load_s                    |                5 |              8 |
|  U1/inst/clk_out1             |               |                              |                4 |             15 |
|  U1/inst/clk_out1             |               | U4/load_s                    |                3 |             15 |
|  U1/inst/clk_out1             |               | U4/start_delay_timer         |                5 |             17 |
|  U1/inst/clk_out1             |               | U4/cnt_done_reg              |                6 |             23 |
+-------------------------------+---------------+------------------------------+------------------+----------------+


