
---------- Begin Simulation Statistics ----------
final_tick                               1674433859000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701500                       # Number of bytes of host memory used
host_op_rate                                   347408                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   530.14                       # Real time elapsed on the host
host_tick_rate                             3158474057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.674434                       # Number of seconds simulated
sim_ticks                                1674433859000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.963880                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560942                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10564758                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1453                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10561532                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             173                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              146                       # Number of indirect misses.
system.cpu.branchPred.lookups                10569314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2641                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                              33.488677                       # CPI: cycles per instruction
system.cpu.discardedOps                          3926                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44892159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2085247                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           168585                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                      3057747290                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.029861                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       3348867718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       291120428                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20986648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42040099                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21048219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     42101811                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1419                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2106                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     20985872                       # Transaction distribution
system.membus.trans_dist::CleanEvict              767                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21051332                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21051332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2106                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            22                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     63093537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               63093537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672628960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672628960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21053460                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21053460    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21053460                       # Request fanout histogram
system.membus.respLayer1.occupancy        47679743750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         73548856000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     42033223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          263                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2791                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21051352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21051351                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1539                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          677                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           24                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           24                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     63152061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              63155402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673590064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673618896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20988058                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335773952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42041650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005935                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42040169    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1481      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42041650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31574712500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21052042994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1539998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   49                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   72                       # number of demand (read+write) hits
system.l2.demand_hits::total                      121                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  49                       # number of overall hits
system.l2.overall_hits::.cpu.data                  72                       # number of overall hits
system.l2.overall_hits::total                     121                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           21051957                       # number of demand (read+write) misses
system.l2.demand_misses::total               21053447                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1490                       # number of overall misses
system.l2.overall_misses::.cpu.data          21051957                       # number of overall misses
system.l2.overall_misses::total              21053447                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    113732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1587801093000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1587914825000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    113732000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1587801093000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1587914825000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21052029                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21053568                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21052029                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21053568                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999994                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999994                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76330.201342                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75422.968658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75423.032865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76330.201342                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75422.968658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75423.032865                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            20985872                       # number of writebacks
system.l2.writebacks::total                  20985872                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      21051951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21053439                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     21051951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21053439                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     98752000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1377281179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1377379931500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     98752000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1377281179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1377379931500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999994                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66365.591398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65422.970987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65423.037609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66365.591398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65422.970987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65423.037609                       # average overall mshr miss latency
system.l2.replacements                       20988058                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21047351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21047351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21047351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21047351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          258                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              258                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          258                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          258                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        21051333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            21051333                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1587749438500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1587749438500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      21051352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21051352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75422.750593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75422.750593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     21051333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       21051333                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1377236118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1377236118500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65422.751068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65422.751068                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    113732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    113732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968161                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76330.201342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76330.201342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     98752000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98752000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66365.591398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66365.591398                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     51654500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     51654500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.921713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82779.647436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82779.647436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     45061000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45061000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.912851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.912851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72914.239482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72914.239482                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              22                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       419500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       419500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.916667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19068.181818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19068.181818                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65354.982543                       # Cycle average of tags in use
system.l2.tags.total_refs                    42101718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21053596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999740                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.451048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.345782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65349.185712                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997238                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        52944                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 357867588                       # Number of tag accesses
system.l2.tags.data_accesses                357867588                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          23808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336831200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336855008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335773952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335773952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        21051950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21053438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     20985872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           20985872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         201161245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201175464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200529839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200529839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200529839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        201161245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            401705303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5249193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  21051950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001419362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328071                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328071                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63185679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4927965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21053438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   20985872                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21053438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 20985872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              15736679                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1315910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1315992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1316190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1316165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1316041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1316136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1316204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1315679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1315493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1315413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1315194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1315933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1315947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1315975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1315747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1315419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327939                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 113867880750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               105267190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            508619843250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5408.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24158.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19519848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4875996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              21053438                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4             20985872                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21051022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1906762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    882.840334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   799.266883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.522275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28874      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        78486      4.12%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55825      2.93%      8.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        96158      5.04%     13.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53334      2.80%     16.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        93695      4.91%     21.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52093      2.73%     24.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        60698      3.18%     27.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1387599     72.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1906762                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.173325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.977695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.774855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       328069    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328071                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.014502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328055    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328071                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1347420032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335946816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336855008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335773952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       804.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1674433842000                       # Total gap between requests
system.mem_ctrls.avgGap                      39830.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336831200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     83986704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 14218.537132436235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 201161245.151338040829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 50158269.046326063573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     21051950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     20985872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37919250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 508581924000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 40939385937250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25483.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24158.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1950807.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6806047920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3617500260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         75149363940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13698120420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     132178332000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     385391701440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     318442222080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       935283288060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.566875                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 815568666000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  55913000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 802952193000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6808239900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3618661530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         75172183380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13702541760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     132178332000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     385529555370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     318326134560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       935335648500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.598146                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 815262972000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  55913000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 803257887000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     53486175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53486175                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53486175                       # number of overall hits
system.cpu.icache.overall_hits::total        53486175                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1539                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1539                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1539                       # number of overall misses
system.cpu.icache.overall_misses::total          1539                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    118127000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118127000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118127000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118127000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53487714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53487714                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53487714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53487714                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76755.685510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76755.685510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76755.685510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76755.685510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          263                       # number of writebacks
system.cpu.icache.writebacks::total               263                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1539                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1539                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1539                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1539                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    116588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    116588000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116588000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75755.685510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75755.685510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75755.685510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75755.685510                       # average overall mshr miss latency
system.cpu.icache.replacements                    263                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     53486175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53486175                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1539                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1539                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53487714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53487714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76755.685510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76755.685510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    116588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75755.685510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75755.685510                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1088.929069                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53487714                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1539                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34754.849903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1088.929069                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.531704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.531704                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1276                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         106976967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        106976967                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     44287312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44287312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44287337                       # number of overall hits
system.cpu.dcache.overall_hits::total        44287337                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     42093637                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       42093637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     42093683                       # number of overall misses
system.cpu.dcache.overall_misses::total      42093683                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 3279999928999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3279999928999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 3279999928999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3279999928999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86381020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86381020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.487302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.487302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.487302                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.487302                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77921.514100                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77921.514100                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77921.428947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77921.428947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21047351                       # number of writebacks
system.cpu.dcache.writebacks::total          21047351                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     21041632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21041632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     21041632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21041632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21052005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21052005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21052051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21052051                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1619376872999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1619376872999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1619380464999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1619380464999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.243711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.243711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.243712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.243712                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76922.690879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76922.690879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76922.693423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76922.693423                       # average overall mshr miss latency
system.cpu.dcache.replacements               21047956                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51725000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51725000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79332.822086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79332.822086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49507500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78708.267091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78708.267091                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42243708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42243708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     42092962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     42092962                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 3279947512500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3279947512500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77921.518388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77921.518388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     21041609                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     21041609                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     21051353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     21051353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1619326697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1619326697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.249611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76922.689815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76922.689815                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.647887                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.647887                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3592000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3592000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.647887                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.647887                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78086.956522                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78086.956522                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           23                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           23                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       691499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       691499                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.638889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.638889                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 30065.173913                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 30065.173913                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           23                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           23                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       668499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       668499                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.638889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.638889                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 29065.173913                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 29065.173913                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           32                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           32                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058824                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.077488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65339455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21052052                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.103710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4095.077488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2837                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         193814228                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        193814228                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1674433859000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
