{
    "CMSSW_7_4_DEVEL_X_2015-03-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-04-01-1100": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-04-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-28-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-06-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-04-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-24-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-04-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-27-1500": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-29-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-03-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-04-05-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-04-05-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-27-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-04-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-04-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-04-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-03-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-04-06-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-04-01-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_DEVEL_X_2015-03-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-29-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-03-31-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-03-31-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_ROOT5_X_2015-04-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-04-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-30-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-04-01-1100": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-03-24-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-04-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-24-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-26-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_ROOT5_X_2015-04-06-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-04-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-04-03-1100": "slc6_amd64_gcc472", 
    "CMSSW_6_2_SLHCDEV_X_2015-04-05-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-03-31-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-04-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-04-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-04-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-04-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-29-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-04-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-04-05-1100": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-24-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_5_DEVEL_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-04-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-04-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-04-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-31-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-04-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-26-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_DEVEL_X_2015-04-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-04-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-04-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-24-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-04-05-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-04-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-30-2300": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_4_CLANG_X_2015-04-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-04-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-04-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-04-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-04-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-04-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-04-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-06-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-27-1500": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-25-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-04-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-27-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-04-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-29-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_ROOT5_X_2015-04-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-04-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-27-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_ROOT5_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-04-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-04-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-04-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-25-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-04-05-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-04-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-04-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-03-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-04-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-04-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-31-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-03-31-1300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-03-29-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-04-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-28-1100": "slc6_amd64_gcc491"
}